/**************************************************************************
**
** Version: @(#)regtc1798.xml	1.17 11/08/01
** Generated by @(#)XmlSfrfilePrinter.java	1.24 11/04/19
** 
** This file contains all SFR and BIT names and on-chip register definitions
** It is based on the following document(s):
** - mira/TC1798_UM_V1.1_20110317.xml.mvb (UM V1.1, 03.2011)
** 
** Copyright 2002-2014 Altium BV
**
**************************************************************************/
#ifndef _REGTC1798_H
#define _REGTC1798_H

/* Core Base */
#define core_base	0xf7e1	/* The base address off the memory for the CSFR's */

/* Core Special Function Registers (CSFR). Macros, such as MMU_CON, that expand to a 16-bit number do not directly represent a memory address.
   They are intended to be used with the intrinsic functions __mfcr(...) and __mtcr(...). */
#define MMU_CON	0x8000	/* MMU Control Register */
#define MMU_ASI	0x8004	/* Address Space Identifier Register */
#define PMA0	0x801c	/* Physical Memory Attributes */
#define DCON2	0x9000	/* Data Control Register 2 */
#define SMACON	0x900c	/* SIST Mode Access Control Register */
#define DSTR	0x9010	/* Data Synchronous Trap Register */
#define DATR	0x9018	/* Data Asynchronous Trap Register */
#define DEADD	0x901c	/* Data Error Address Register */
#define DIEAR	0x9020	/* Data Integrity Error Address Register */
#define DIETR	0x9024	/* Data Integrity Error Trap Register */
#define CCDIER	0x9028	/* Count of Corrected Data Integrity Errors Register */
#define DCON0	0x9040	/* Data Memory Control Register */
#define MIECON	0x9044	/* Memory Integrity Error Control Register */
#define MIECON2	0x9048	/* Memory Integrity Error Control Register 2 */
#define PSTR	0x9200	/* Program Synchronous Trap Register */
#define PCON1	0x9204	/* Program Control 1 */
#define PCON2	0x9208	/* Program Control 2 */
#define PCON0	0x920c	/* Program Control 0 */
#define PIEAR	0x9210	/* Program Integrity Error Address Register */
#define PIETR	0x9214	/* Program Integrity Error Trap Register */
#define CCPIER	0x9218	/* Count of Corrected Program Integrity Errors Register */
#define COMPAT	0x9400	/* Compatibility Control Register */
#define FPU_TRAP_CON	0xa000	/* Trap Control Register */
#define FPU_TRAP_PC	0xa004	/* Trapping Instruction Program Counter Register */
#define FPU_TRAP_OPC	0xa008	/* Trapping Instruction Opcode Register */
#define FPU_TRAP_SRC1	0xa010	/* Trapping Instruction Operand Register */
#define FPU_TRAP_SRC2	0xa014	/* Trapping Instruction Operand Register */
#define FPU_TRAP_SRC3	0xa018	/* Trapping Instruction Operand Register */
#define FPU_ID	0xa020	/* Trapping Identification Register */
#define DPR0_0L	0xc000	/* Data Segment Protection Register Set 0, Range 0, Lower Bound */
#define DPR0_1L	0xc400	/* Data Segment Protection Register Set 0, Range 1, Lower Bound */
#define DPR0_0U	0xc004	/* Data Segment Protection Register Set 0, Range 0, Upper Bound */
#define DPR0_1U	0xc404	/* Data Segment Protection Register Set 0, Range 1, Upper Bound */
#define DPR1_0L	0xc800	/* Data Segment Protection Register Set 1, Range 0, Lower Bound */
#define DPR1_1L	0xcc00	/* Data Segment Protection Register Set 1, Range 1, Lower Bound */
#define DPR1_0U	0xc804	/* Data Segment Protection Register Set 1, Range 0, Upper Bound */
#define DPR1_1U	0xcc04	/* Data Segment Protection Register Set 1, Range 1, Upper Bound */
#define DPR2_0L	0xc008	/* Data Segment Protection Register Set 2, Range 0, Lower Bound */
#define DPR2_1L	0xc408	/* Data Segment Protection Register Set 2, Range 1, Lower Bound */
#define DPR2_0U	0xc00c	/* Data Segment Protection Register Set 2, Range 0, Upper Bound */
#define DPR2_1U	0xc40c	/* Data Segment Protection Register Set 2, Range 1, Upper Bound */
#define DPR3_0L	0xc808	/* Data Segment Protection Register Set 3, Range 0, Lower Bound */
#define DPR3_1L	0xcc08	/* Data Segment Protection Register Set 3, Range 1, Lower Bound */
#define DPR3_0U	0xc80c	/* Data Segment Protection Register Set 3, Range 0, Upper Bound */
#define DPR3_1U	0xcc0c	/* Data Segment Protection Register Set 3, Range 1, Upper Bound */
#define DPR4_0L	0xc010	/* Data Segment Protection Register Set 4, Range 0, Lower Bound */
#define DPR4_1L	0xc410	/* Data Segment Protection Register Set 4, Range 1, Lower Bound */
#define DPR4_0U	0xc014	/* Data Segment Protection Register Set 4, Range 0, Upper Bound */
#define DPR4_1U	0xc414	/* Data Segment Protection Register Set 4, Range 1, Upper Bound */
#define DPR5_0L	0xc810	/* Data Segment Protection Register Set 5, Range 0, Lower Bound */
#define DPR5_1L	0xcc10	/* Data Segment Protection Register Set 5, Range 1, Lower Bound */
#define DPR5_0U	0xc814	/* Data Segment Protection Register Set 5, Range 0, Upper Bound */
#define DPR5_1U	0xcc14	/* Data Segment Protection Register Set 5, Range 1, Upper Bound */
#define DPR6_0L	0xc018	/* Data Segment Protection Register Set 6, Range 0, Lower Bound */
#define DPR6_1L	0xc418	/* Data Segment Protection Register Set 6, Range 1, Lower Bound */
#define DPR6_0U	0xc01c	/* Data Segment Protection Register Set 6, Range 0, Upper Bound */
#define DPR6_1U	0xc41c	/* Data Segment Protection Register Set 6, Range 1, Upper Bound */
#define DPR7_0L	0xc818	/* Data Segment Protection Register Set 7, Range 0, Lower Bound */
#define DPR7_1L	0xcc18	/* Data Segment Protection Register Set 7, Range 1, Lower Bound */
#define DPR7_0U	0xc81c	/* Data Segment Protection Register Set 7, Range 0, Upper Bound */
#define DPR7_1U	0xcc1c	/* Data Segment Protection Register Set 7, Range 1, Upper Bound */
#define CPR0_0L	0xd000	/* Code Segment Protection Register Set 0, Range 0, Lower Bound */
#define CPR0_1L	0xd400	/* Code Segment Protection Register Set 0, Range 1, Lower Bound */
#define CPR0_0U	0xd004	/* Code Segment Protection Register Set 0, Range 0, Upper Bound */
#define CPR0_1U	0xd404	/* Code Segment Protection Register Set 0, Range 1, Upper Bound */
#define CPR1_0L	0xd800	/* Code Segment Protection Register Set 1, Range 0, Lower Bound */
#define CPR1_1L	0xdc00	/* Code Segment Protection Register Set 1, Range 1, Lower Bound */
#define CPR1_0U	0xd804	/* Code Segment Protection Register Set 1, Range 0, Upper Bound */
#define CPR1_1U	0xdc04	/* Code Segment Protection Register Set 1, Range 1, Upper Bound */
#define CPR2_0L	0xd008	/* Code Segment Protection Register Set 2, Range 0, Lower Bound */
#define CPR2_1L	0xd408	/* Code Segment Protection Register Set 2, Range 1, Lower Bound */
#define CPR2_0U	0xd00c	/* Code Segment Protection Register Set 2, Range 0, Upper Bound */
#define CPR2_1U	0xd40c	/* Code Segment Protection Register Set 2, Range 1, Upper Bound */
#define CPR3_0L	0xd808	/* Code Segment Protection Register Set 3, Range 0, Lower Bound */
#define CPR3_1L	0xdc08	/* Code Segment Protection Register Set 3, Range 1, Lower Bound */
#define CPR3_0U	0xd80c	/* Code Segment Protection Register Set 3, Range 0, Upper Bound */
#define CPR3_1U	0xdc0c	/* Code Segment Protection Register Set 3, Range 1, Upper Bound */
#define DPS0	0xe000	/* Data Protection Set Configuration Register 0 */
#define DPS1	0xe080	/* Data Protection Set Configuration Register 1 */
#define DPS2	0xe100	/* Data Protection Set Configuration Register 2 */
#define DPS3	0xe180	/* Data Protection Set Configuration Register 3 */
#define CPS0	0xe200	/* Code Protection Set Configuration Register 0 */
#define CPS1	0xe280	/* Code Protection Set Configuration Register 1 */
#define CPS2	0xe300	/* Code Protection Set Configuration Register 2 */
#define CPS3	0xe380	/* Code Protection Set Configuration Register 3 */
#define TPS_TIMER0	0xe404	/* Temporal Protection System Timer Register 0 */
#define TPS_TIMER1	0xe408	/* Temporal Protection System Timer Register 1 */
#define TPS_CON	0xe400	/* Temporal Protection System Control Register */
#define DBGSR	0xfd00	/* Debug Status Register */
#define EXEVT	0xfd08	/* External Event Register */
#define CREVT	0xfd0c	/* Core Register Access Event */
#define SWEVT	0xfd10	/* Software Debug Event */
#define TR0EVT	0xf000	/* Trigger Event 0 */
#define TR1EVT	0xf008	/* Trigger Event 1 */
#define TR2EVT	0xf010	/* Trigger Event 2 */
#define TR3EVT	0xf018	/* Trigger Event 3 */
#define TR4EVT	0xf020	/* Trigger Event 4 */
#define TR5EVT	0xf028	/* Trigger Event 5 */
#define TR6EVT	0xf030	/* Trigger Event 6 */
#define TR7EVT	0xf038	/* Trigger Event 7 */
#define TR0ADR	0xf004	/* Trigger Address 0 */
#define TR1ADR	0xf00c	/* Trigger Address 1 */
#define TR2ADR	0xf014	/* Trigger Address 2 */
#define TR3ADR	0xf01c	/* Trigger Address 3 */
#define TR4ADR	0xf024	/* Trigger Address 4 */
#define TR5ADR	0xf02c	/* Trigger Address 5 */
#define TR6ADR	0xf034	/* Trigger Address 6 */
#define TR7ADR	0xf03c	/* Trigger Address 7 */
#define TRIG_ACC	0xfd30	/* Trigger Address x */
#define DMS	0xfd40	/* Debug Monitor Start Address */
#define DCX	0xfd44	/* Debug Context Save Area Pointer */
#define DBGTCR	0xfd48	/* Debug Trap Control Register */
#define CCTRL	0xfc00	/* Counter Control */
#define CCNT	0xfc04	/* CPU Clock Cycle Count */
#define ICNT	0xfc08	/* Instruction Count */
#define M1CNT	0xfc0c	/* Multi-Count Register 1 */
#define M2CNT	0xfc10	/* Multi-Count Register 2 */
#define M3CNT	0xfc14	/* Multi-Count Register 3 */
#define PCXI	0xfe00	/* Previous Context Information Register */
#define PSW	0xfe04	/* Program Status Word */
#define PC	0xfe08	/* Program Counter */
#define SYSCON	0xfe14	/* System Configuration Register */
#define CPU_ID	0xfe18	/* CPU Identification Register */
#define BIV	0xfe20	/* Base Interrupt Vector Table Pointer */
#define BTV	0xfe24	/* Base Trap Vector Table Pointer */
#define ISP	0xfe28	/* Interrupt Stack Pointer */
#define ICR	0xfe2c	/* Interrupt Control Register */
#define FCX	0xfe38	/* Free CSA List Head Pointer */
#define LCX	0xfe3c	/* Free CSA List Limit Pointer */

/* SCU */
typedef volatile union
{
	struct
	{ 
		unsigned int STMDIS         : 1;	/* STM Disable Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} SCU_ARSTDIS_type;
#define SCU_ARSTDIS	(*(__far SCU_ARSTDIS_type *) 0xf000055cu)	/* Application Reset Disable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDIV         : 4;	/* FPI-Bus Divider Reload Value */
		unsigned int                : 4;
		unsigned int SRIDIV         : 4;	/* SRI-Bus Divider Reload Value */
		unsigned int                : 4;
		unsigned int FSIDIV         : 4;	/* FSI Divider Reload Value */
		unsigned int                : 4;
		unsigned int PCPDIV         : 4;	/* PCP Divider Reload Value */
		unsigned int                : 3;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON0_type;
#define SCU_CCUCON0	(*(__far SCU_CCUCON0_type *) 0xf0000530u)	/* CCU Clock Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MCDSDIV        : 4;	/* MCDS Divider Reload Value */
		unsigned int                : 4;
		/* const */ unsigned int REFCLKDIV      : 4;	/* Reference Clock for MCDS Divider Reload Value */
		unsigned int                : 4;
		unsigned int EDBBBDIV       : 4;	/* ED part Backbone Bus Divider Reload Value */
		unsigned int                : 11;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON1_type;
#define SCU_CCUCON1	(*(__far SCU_CCUCON1_type *) 0xf0000534u)	/* CCU Clock Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ERAYDIV        : 4;	/* ERAY-Bus Divider Reload Value */
		unsigned int                : 4;
		unsigned int EBUDIV         : 4;	/* EBU-Bus Divider Reload Value */
		unsigned int                : 19;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON2_type;
#define SCU_CCUCON2	(*(__far SCU_CCUCON2_type *) 0xf0000544u)	/* CCU Clock Control Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHREV          : 8;	/* Chip Revision Number */
		unsigned int CHID           : 8;	/* Chip Identification Number */
		/* const */ unsigned int EEA            : 1;	/* Emulation Extension Available */
		unsigned int UCODE          : 7;	/* ?Code Version */
		unsigned int FSIZE          : 4;	/* Program Flash Size */
		unsigned int SP             : 2;	/* Speed */
		unsigned int                : 1;
		unsigned int CUBM           : 1;	/* Copper Bond Material */
	} B;
	int I;
	unsigned int U;

} SCU_CHIPID_type;
#define SCU_CHIPID	(*(__far SCU_CHIPID_type *) 0xf0000640u)	/* Chip Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PWD            : 1;	/* Sensor Power Down */
		unsigned int START          : 1;	/* Sensor Measurement Start */
		unsigned int                : 2;
		unsigned int CAL            : 20;	/* Calibration Value */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SCU_DTSCON_type;
#define SCU_DTSCON	(*(__far SCU_DTSCON_type *) 0xf00005e4u)	/* Die Temperature Sensor Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 10;	/* Result of the DTS Measurement */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RDY            : 1;	/* Sensor Ready Status */
		/* const */ unsigned int BUSY           : 1;	/* Sensor Busy Status */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_DTSSTAT_type;
#define SCU_DTSSTAT	(*(__far SCU_DTSSTAT_type *) 0xf00005e0u)	/* Die Temperature Sensor Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DSPR           : 1;	/* Clear DSPR and DCACHE EEC Error Status */
		unsigned int                : 1;
		unsigned int PSPR           : 1;	/* Clear PSPR and PCACHE EEC Error Status */
		unsigned int                : 1;
		unsigned int LMU            : 1;	/* Clear LMU Memory EEC Error Status */
		unsigned int PRAM           : 1;	/* Clear Parameter RAM Memory EEC Error Status */
		unsigned int CMEM           : 1;	/* Clear Parameter Code Memory EEC Error Status */
		unsigned int CAN            : 1;	/* Clear CAN Memory EEC Error Status */
		unsigned int ERAY           : 1;	/* Clear ERAY Memory EEC Error Status */
		unsigned int SRI            : 1;	/* Clear SRI-Bus EEC Error Status */
		unsigned int EBU            : 1;	/* Clear EBU EEC Error Status */
		unsigned int BMU            : 1;	/* Clear BMU EEC Error Status */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SCU_ECCCLR_type;
#define SCU_ECCCLR	(*(__far SCU_ECCCLR_type *) 0xf00005d8u)	/* ECC Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECCENDSPR      : 1;	/* ECC Error Trap Enable for DSPR and DCACHE Memory */
		unsigned int                : 1;
		unsigned int ECCENPSPR      : 1;	/* ECC Error Trap Enable for PDPR and ICACHE Memory */
		unsigned int                : 1;
		unsigned int ECCENLMU       : 1;	/* ECC Error Trap Enable for LMU Memory */
		unsigned int ECCENPRAM      : 1;	/* ECC Error Trap Enable for PCP PRAM */
		unsigned int ECCENCMEM      : 1;	/* ECC Error Trap Enable for PCP CMEM */
		unsigned int ECCENCAN       : 1;	/* ECC Error Trap Enable for CAN Memory */
		unsigned int ECCENERAY      : 1;	/* ECC Error Trap Enable for ERAY Memory */
		unsigned int ECCENSRI       : 1;	/* ECC Error Trap Enable for SRI-Bus */
		unsigned int ECCENEBU       : 1;	/* ECC Error Trap Enable for EBU */
		unsigned int ECCENBMU       : 1;	/* ECC Error Trap Enable for BMU */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SCU_ECCCON_type;
#define SCU_ECCCON	(*(__far SCU_ECCCON_type *) 0xf00005d0u)	/* ECC Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DSPR           : 1;	/* ECC Error Flag for DSPR and DCACHE Memory */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int PSPR           : 1;	/* ECC Error Flag for PSPR and ICACHE Memory */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int LMU            : 1;	/* ECC Error Flag for LMU Memory */
		/* const */ unsigned int PRAM           : 1;	/* ECC Error Flag for Parameter RAM Memory */
		/* const */ unsigned int CMEM           : 1;	/* ECC Error Flag for Code Memory */
		/* const */ unsigned int CAN            : 1;	/* ECC Error Flag for CAN Memory */
		/* const */ unsigned int ERAY           : 1;	/* ECC Error Flag for ERAY Memory */
		/* const */ unsigned int SRI            : 1;	/* ECC Error Flag for SRI-Bus */
		/* const */ unsigned int EBU            : 1;	/* ECC Error Flag for EBU */
		/* const */ unsigned int BMU            : 1;	/* ECC Error Flag for BMU */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SCU_ECCSTAT_type;
#define SCU_ECCSTAT	(*(__far SCU_ECCSTAT_type *) 0xf00005d4u)	/* ECC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS0          : 2;	/* External Input Selection 0 */
		unsigned int                : 2;
		unsigned int FEN0           : 1;	/* Falling Edge Enable 0 */
		unsigned int REN0           : 1;	/* Rising Edge Enable 0 */
		unsigned int LDEN0          : 1;	/* Level Detection Enable 0 */
		unsigned int EIEN0          : 1;	/* External Input Enable 0 */
		unsigned int INP0           : 3;	/* Input Node Pointer */
		unsigned int                : 5;
		unsigned int EXIS1          : 2;	/* External Input Selection 1 */
		unsigned int                : 2;
		unsigned int FEN1           : 1;	/* Falling Edge Enable 1 */
		unsigned int REN1           : 1;	/* Rising Edge Enable 1 */
		unsigned int LDEN1          : 1;	/* Level Detection Enable 1 */
		unsigned int EIEN1          : 1;	/* External Input Enable 1 */
		unsigned int INP1           : 3;	/* Input Node Pointer */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_EICR0_type;
#define SCU_EICR0	(*(__far SCU_EICR0_type *) 0xf0000580u)	/* External Input Channel Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS2          : 2;	/* External Input Selection 2 */
		unsigned int                : 2;
		unsigned int FEN2           : 1;	/* Falling Edge Enable 2 */
		unsigned int REN2           : 1;	/* Rising Edge Enable 2 */
		unsigned int LDEN2          : 1;	/* Level Detection Enable 2 */
		unsigned int EIEN2          : 1;	/* External Input Enable 2 */
		unsigned int INP2           : 3;	/* Input Node Pointer */
		unsigned int                : 5;
		unsigned int EXIS3          : 2;	/* External Input Selection 3 */
		unsigned int                : 2;
		unsigned int FEN3           : 1;	/* Falling Edge Enable 3 */
		unsigned int REN3           : 1;	/* Rising Edge Enable 3 */
		unsigned int LDEN3          : 1;	/* Level Detection Enable 3 */
		unsigned int EIEN3          : 1;	/* External Interrupt Enable 3 */
		unsigned int INP3           : 3;	/* Interrupt Node Pointer */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_EICR1_type;
#define SCU_EICR1	(*(__far SCU_EICR1_type *) 0xf0000584u)	/* External Input Channel Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INTF0          : 1;	/* External Interrupt Flag of Channel x */
		/* const */ unsigned int INTF1          : 1;	/* External Interrupt Flag of Channel x */
		/* const */ unsigned int INTF2          : 1;	/* External Interrupt Flag of Channel x */
		/* const */ unsigned int INTF3          : 1;	/* External Interrupt Flag of Channel x */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_EIFR_type;
#define SCU_EIFR	(*(__far SCU_EIFR_type *) 0xf0000588u)	/* External Input Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int POL            : 1;	/* Input Polarity */
		unsigned int MODE           : 1;	/* Mode Selection */
		unsigned int ENON           : 1;	/* Enable ON */
		unsigned int                : 13;
		/* const */ unsigned int EMSF           : 1;	/* Emergency Stop Flag */
		unsigned int                : 7;
		unsigned int EMSFM          : 2;	/* Emergency Stop Flag Modification */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SCU_EMSR_type;
#define SCU_EMSR	(*(__far SCU_EMSR_type *) 0xf0000600u)	/* Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int DFEN           : 1;	/* Digital Filter Enable */
		unsigned int                : 2;
		unsigned int EDCON          : 2;	/* Edge Detection Control */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SCU_ESRCFG0_type;
#define SCU_ESRCFG0	(*(__far SCU_ESRCFG0_type *) 0xf0000570u)	/* ESR0 Configuration Register */
#define SCU_ESRCFG1	(*(__far SCU_ESRCFG0_type *) 0xf0000574u)	/* ESR1 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* External Clock Enable for EXTCLK0 */
		unsigned int                : 1;
		unsigned int SEL0           : 4;	/* External Clock Select for EXTCLK0 */
		unsigned int GPTAINSEL      : 1;	/* GPTA Input Select */
		unsigned int                : 9;
		unsigned int EN1            : 1;	/* External Clock Enable for EXTCLK1 */
		unsigned int NSEL           : 1;	/* Negation Selection */
		unsigned int SEL1           : 4;	/* External Clock Select for EXTCLK1 */
		unsigned int                : 2;
		unsigned int DIV1           : 8;	/* External Clock Divider for EXTCLK1 */
	} B;
	int I;
	unsigned int U;

} SCU_EXTCON_type;
#define SCU_EXTCON	(*(__far SCU_EXTCON_type *) 0xf000053cu)	/* External Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int                : 4;
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 5;
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} SCU_FDR_type;
#define SCU_FDR	(*(__far SCU_FDR_type *) 0xf0000538u)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FS0            : 1;	/* Set Flag INTFx for Channel x */
		unsigned int FS1            : 1;	/* Set Flag INTFx for Channel x */
		unsigned int FS2            : 1;	/* Set Flag INTFx for Channel x */
		unsigned int FS3            : 1;	/* Set Flag INTFx for Channel x */
		unsigned int                : 12;
		unsigned int FC0            : 1;	/* Clear Flag INTFx for Channel x */
		unsigned int FC1            : 1;	/* Clear Flag INTFx for Channel x */
		unsigned int FC2            : 1;	/* Clear Flag INTFx for Channel x */
		unsigned int FC3            : 1;	/* Clear Flag INTFx for Channel x */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SCU_FMR_type;
#define SCU_FMR	(*(__far SCU_FMR_type *) 0xf000058cu)	/* Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} SCU_ID_type;
#define SCU_ID	(*(__far SCU_ID_type *) 0xf0000508u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN00         : 1;	/* Interrupt Pattern Enable for Channel 0 */
		unsigned int IPEN01         : 1;	/* Interrupt Pattern Enable for Channel 0 */
		unsigned int IPEN02         : 1;	/* Interrupt Pattern Enable for Channel 0 */
		unsigned int IPEN03         : 1;	/* Interrupt Pattern Enable for Channel 0 */
		unsigned int                : 4;
		unsigned int ISS0           : 2;	/* Internal Trigger Source Selection */
		unsigned int                : 3;
		unsigned int GEEN0          : 1;	/* Generate Event Enable 0 */
		unsigned int IGP0           : 2;	/* Interrupt Gating Pattern 0 */
		unsigned int IPEN10         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN11         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN12         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN13         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int                : 4;
		unsigned int ISS1           : 2;	/* Internal Trigger Source Selection */
		unsigned int                : 3;
		unsigned int GEEN1          : 1;	/* Generate Event Enable 1 */
		unsigned int IGP1           : 2;	/* Interrupt Gating Pattern 1 */
	} B;
	int I;
	unsigned int U;

} SCU_IGCR0_type;
#define SCU_IGCR0	(*(__far SCU_IGCR0_type *) 0xf0000594u)	/* Interrupt Gating Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN20         : 1;	/* Interrupt Pattern Enable for Channel 2 */
		unsigned int IPEN21         : 1;	/* Interrupt Pattern Enable for Channel 2 */
		unsigned int IPEN22         : 1;	/* Interrupt Pattern Enable for Channel 2 */
		unsigned int IPEN23         : 1;	/* Interrupt Pattern Enable for Channel 2 */
		unsigned int                : 4;
		unsigned int ISS2           : 2;	/* Internal Trigger Source Selection */
		unsigned int                : 3;
		unsigned int GEEN2          : 1;	/* Generate Event Enable 2 */
		unsigned int IGP2           : 2;	/* Interrupt Gating Pattern 2 */
		unsigned int IPEN30         : 1;	/* Interrupt Pattern Enable for Channel 3 */
		unsigned int IPEN31         : 1;	/* Interrupt Pattern Enable for Channel 3 */
		unsigned int IPEN32         : 1;	/* Interrupt Pattern Enable for Channel 3 */
		unsigned int IPEN33         : 1;	/* Interrupt Pattern Enable for Channel 3 */
		unsigned int                : 4;
		unsigned int ISS3           : 2;	/* Internal Trigger Source Selection */
		unsigned int                : 3;
		unsigned int GEEN3          : 1;	/* Generate Event Enable 3 */
		unsigned int IGP3           : 2;	/* Interrupt Gating Pattern 3 */
	} B;
	int I;
	unsigned int U;

} SCU_IGCR1_type;
#define SCU_IGCR1	(*(__far SCU_IGCR1_type *) 0xf0000598u)	/* Interrupt Gating Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;	/* Input Bit x */
		/* const */ unsigned int P1             : 1;	/* Input Bit x */
		/* const */ unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_IN_type;
#define SCU_IN	(*(__far SCU_IN_type *) 0xf00005acu)	/* Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WDTI           : 1;	/* Clear Interrupt Request Flag WDTI */
		unsigned int ERUI0          : 1;	/* Clear Interrupt Request Flag ERUI0 */
		unsigned int ERUI1          : 1;	/* Clear Interrupt Request Flag ERUI1 */
		unsigned int ERUI2          : 1;	/* Clear Interrupt Request Flag ERUI2 */
		unsigned int ERUI3          : 1;	/* Clear Interrupt Request Flag ERUI3 */
		unsigned int FL0I           : 1;	/* Clear Interrupt Request Flag FL0I */
		unsigned int FL1I           : 1;	/* Clear Interrupt Request Flag FL1I */
		unsigned int DTSI           : 1;	/* Clear Interrupt Request Flag DTSI */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_INTCLR_type;
#define SCU_INTCLR	(*(__far SCU_INTCLR_type *) 0xf0000618u)	/* Interrupt Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WDTI           : 1;	/* Disable Interrupt Request WDT */
		unsigned int ERUI0          : 1;	/* Disable Interrupt Request ERU0 */
		unsigned int ERUI1          : 1;	/* Disable Interrupt Request ERU1 */
		unsigned int ERUI2          : 1;	/* Disable Interrupt Request ERU2 */
		unsigned int ERUI3          : 1;	/* Disable Interrupt Request ERU3 */
		unsigned int FL0I           : 1;	/* Disable Interrupt Request Flash 0 */
		unsigned int FL1I           : 1;	/* Disable Interrupt Request Flash 1 */
		unsigned int DTSI           : 1;	/* Disable Interrupt Request DTS */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_INTDIS_type;
#define SCU_INTDIS	(*(__far SCU_INTDIS_type *) 0xf000061cu)	/* Interrupt Disable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WDT            : 2;	/* Interrupt Node Pointer for Interrupt WDT */
		unsigned int ERU0           : 2;	/* Interrupt Node Pointer for Interrupt ERU0 */
		unsigned int ERU1           : 2;	/* Interrupt Node Pointer for Interrupt ERU1 */
		unsigned int ERU2           : 2;	/* Interrupt Node Pointer for Interrupt ERU2 */
		unsigned int ERU3           : 2;	/* Interrupt Node Pointer for Interrupt ERU3 */
		unsigned int FL0            : 2;	/* Interrupt Node Pointer for Interrupt FL0 */
		unsigned int FL1            : 2;	/* Interrupt Node Pointer for Interrupt FL1 */
		unsigned int DTS            : 2;	/* Interrupt Node Pointer for Interrupt DTS */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_INTNP_type;
#define SCU_INTNP	(*(__far SCU_INTNP_type *) 0xf0000620u)	/* Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WDTI           : 1;	/* Set Interrupt Request Flag WDTI */
		unsigned int ERUI0          : 1;	/* Set Interrupt Request Flag ERUI0 */
		unsigned int ERUI1          : 1;	/* Set Interrupt Request Flag ERUI1 */
		unsigned int ERUI2          : 1;	/* Set Interrupt Request Flag ERUI2 */
		unsigned int ERUI3          : 1;	/* Set Interrupt Request Flag ERUI3 */
		unsigned int FL0I           : 1;	/* Set Interrupt Request Flag FL0I */
		unsigned int FL1I           : 1;	/* Set Interrupt Request Flag FL1I */
		unsigned int DTSI           : 1;	/* Set Interrupt Request Flag DTSI */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_INTSET_type;
#define SCU_INTSET	(*(__far SCU_INTSET_type *) 0xf0000614u)	/* Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WDTI           : 1;	/* Watchdog Timer Interrupt Request Flag */
		/* const */ unsigned int ERUI0          : 1;	/* ERU Channel 0 Interrupt Request Flag */
		/* const */ unsigned int ERUI1          : 1;	/* ERU Channel 1 Interrupt Request Flag */
		/* const */ unsigned int ERUI2          : 1;	/* ERU Channel 2 Interrupt Request Flag */
		/* const */ unsigned int ERUI3          : 1;	/* ERU Channel 3 Interrupt Request Flag */
		/* const */ unsigned int FL0I           : 1;	/* Flash 0 Interrupt Request Flag */
		/* const */ unsigned int FL1I           : 1;	/* Flash 1 Interrupt Request Flag */
		/* const */ unsigned int DTSI           : 1;	/* DTS Interrupt Request Flag */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_INTSTAT_type;
#define SCU_INTSTAT	(*(__far SCU_INTSTAT_type *) 0xf0000610u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;	/* Control for ESR0 Pin */
		unsigned int                : 4;
		unsigned int PC1            : 4;	/* Control for ESR1 Pin */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_IOCR_type;
#define SCU_IOCR	(*(__far SCU_IOCR_type *) 0xf00005a0u)	/* Input/Output Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEPT           : 5;	/* Department Identification Number */
		/* const */ unsigned int MANUF          : 11;	/* Manufacturer Identification Number */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_MANID_type;
#define SCU_MANID	(*(__far SCU_MANID_type *) 0xf0000644u)	/* Manufacturer Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* Set Bit x */
		unsigned int PS1            : 1;	/* Set Bit x */
		unsigned int                : 14;
		unsigned int PR0            : 1;	/* Clear Bit x */
		unsigned int PR1            : 1;	/* Clear Bit x */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} SCU_OMR_type;
#define SCU_OMR	(*(__far SCU_OMR_type *) 0xf00005a8u)	/* Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		/* const */ unsigned int PLLLV          : 1;	/* Oscillator for PLL Valid Low Status Bit */
		unsigned int OSCRES         : 1;	/* Oscillator Watchdog Reset */
		unsigned int GAINSEL        : 2;	/* Oscillator Gain Selection */
		unsigned int MODE           : 2;	/* Oscillator Mode */
		unsigned int                : 1;
		/* const */ unsigned int PLLHV          : 1;	/* Oscillator for PLL Valid High Status Bit */
		/* const */ unsigned int PLLSP          : 1;	/* Oscillator for PLL Valid Spike Status Bit */
		/* const */ unsigned int X1D            : 1;	/* XTAL1 Data Value */
		unsigned int X1DEN          : 1;	/* XTAL1 Data Enable */
		unsigned int                : 4;
		unsigned int OSCVAL         : 5;	/* OSC Frequency Value */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} SCU_OSCCON_type;
#define SCU_OSCCON	(*(__far SCU_OSCCON_type *) 0xf0000510u)	/* OSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;	/* Output Bit x */
		unsigned int P1             : 1;	/* Output Bit x */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_OUT_type;
#define SCU_OUT	(*(__far SCU_OUT_type *) 0xf00005a4u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PDR0           : 1;	/* Pattern Detection Result of Channel y */
		/* const */ unsigned int PDR1           : 1;	/* Pattern Detection Result of Channel y */
		/* const */ unsigned int PDR2           : 1;	/* Pattern Detection Result of Channel y */
		/* const */ unsigned int PDR3           : 1;	/* Pattern Detection Result of Channel y */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_PDRR_type;
#define SCU_PDRR	(*(__far SCU_PDRR_type *) 0xf0000590u)	/* Pattern Detection Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VCOBYP         : 1;	/* VCO Bypass */
		unsigned int VCOPWD         : 1;	/* VCO Power Saving Mode */
		unsigned int MODEN          : 1;	/* Modulation Enable */
		unsigned int                : 1;
		unsigned int SETFINDIS      : 1;	/* Set Status Bit PLLSTAT.FINDIS */
		unsigned int CLRFINDIS      : 1;	/* Clear Status Bit PLLSTAT.FINDIS */
		unsigned int OSCDISCDIS     : 1;	/* Oscillator Disconnect Disable */
		unsigned int                : 2;
		unsigned int NDIV           : 7;	/* N-Divider Value */
		unsigned int                : 2;
		unsigned int RESLD          : 1;	/* Restart VCO Lock Detection */
		unsigned int                : 5;
		unsigned int PDIV           : 4;	/* P-Divider Value */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON0_type;
#define SCU_PLLCON0	(*(__far SCU_PLLCON0_type *) 0xf0000518u)	/* PLL Configuration 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int K2DIV          : 7;	/* K2-Divider Value */
		unsigned int                : 9;
		unsigned int K1DIV          : 7;	/* K1-Divider Value */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON1_type;
#define SCU_PLLCON1	(*(__far SCU_PLLCON1_type *) 0xf000051cu)	/* PLL Configuration 1 Register */
#define SCU_PLLERAYCON1	(*(__far SCU_PLLCON1_type *) 0xf000052cu)	/* PLL_ERAY Configuration 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MODAMP         : 16;	/* Modulation Amplitude */
		unsigned int MODFREQ        : 16;	/* Modulation Frequency */
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON2_type;
#define SCU_PLLCON2	(*(__far SCU_PLLCON2_type *) 0xf0000520u)	/* PLL Configuration 2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VCOBYP         : 1;	/* VCO Bypass */
		unsigned int VCOPWD         : 1;	/* VCO Power Saving Mode */
		unsigned int                : 2;
		unsigned int SETFINDIS      : 1;	/* Set Status Bit PLLERAYSTAT.FINDIS */
		unsigned int CLRFINDIS      : 1;	/* Clear Status Bit PLLERAYSTAT.FINDIS */
		unsigned int OSCDISCDIS     : 1;	/* Oscillator Disconnect Disable */
		unsigned int                : 2;
		unsigned int NDIV           : 5;	/* N-Divider Value */
		unsigned int                : 4;
		unsigned int RESLD          : 1;	/* Restart VCO Lock Detection */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} SCU_PLLERAYCON0_type;
#define SCU_PLLERAYCON0	(*(__far SCU_PLLERAYCON0_type *) 0xf0000528u)	/* PLL_ERAY Configuration 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VCOBYST        : 1;	/* VCO Bypass Status */
		/* const */ unsigned int PWDSTAT        : 1;	/* PLL_ERAY Power-saving Mode Status */
		/* const */ unsigned int VCOLOCK        : 1;	/* PLL VCO Lock Status */
		/* const */ unsigned int FINDIS         : 1;	/* Input Clock Disconnect Select Status */
		/* const */ unsigned int K1RDY          : 1;	/* K1 Divider Ready Status */
		/* const */ unsigned int K2RDY          : 1;	/* K2 Divider Ready Status */
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_PLLERAYSTAT_type;
#define SCU_PLLERAYSTAT	(*(__far SCU_PLLERAYSTAT_type *) 0xf0000524u)	/* PLL_ERAY Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VCOBYST        : 1;	/* VCO Bypass Status */
		/* const */ unsigned int PWDSTAT        : 1;	/* PLL Power-saving Mode Status */
		/* const */ unsigned int VCOLOCK        : 1;	/* PLL VCO Lock Status */
		/* const */ unsigned int FINDIS         : 1;	/* Input Clock Disconnect Select Status */
		/* const */ unsigned int K1RDY          : 1;	/* K1 Divider Ready Status */
		/* const */ unsigned int K2RDY          : 1;	/* K2 Divider Ready Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MODRUN         : 1;	/* Modulation Run */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_PLLSTAT_type;
#define SCU_PLLSTAT	(*(__far SCU_PLLSTAT_type *) 0xf0000514u)	/* PLL Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQSLP         : 2;	/* Idle Mode and Sleep Mode Request */
		unsigned int                : 6;
		/* const */ unsigned int PMST           : 3;	/* Power Management Status */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} SCU_PMCSR_type;
#define SCU_PMCSR	(*(__far SCU_PMCSR_type *) 0xf00005b0u)	/* Power Management Control and Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RELSA          : 16;	/* System Application Reset Counter Reload Value */
		unsigned int RELD           : 16;	/* Debug 1 Reset Counter Reload Value */
	} B;
	int I;
	unsigned int U;

} SCU_RSTCNTCON_type;
#define SCU_RSTCNTCON	(*(__far SCU_RSTCNTCON_type *) 0xf0000554u)	/* Reset Counter Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0           : 2;	/* ESR0 Reset Request Trigger Reset Configuration */
		unsigned int ESR1           : 2;	/* ESR1 Reset Request Trigger Reset Configuration */
		unsigned int                : 2;
		unsigned int WDT            : 2;	/* WDT Reset Request Trigger Reset Configuration */
		unsigned int SW             : 2;	/* SW Reset Request Trigger Reset Configuration */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} SCU_RSTCON_type;
#define SCU_RSTCON	(*(__far SCU_RSTCON_type *) 0xf0000558u)	/* Reset Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ESR0           : 1;	/* Reset Request Trigger Reset Status for ESR0 */
		/* const */ unsigned int ESR1           : 1;	/* Reset Request Trigger Reset Status for ESR1 */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WDT            : 1;	/* Reset Request Trigger Reset Status for WDT */
		/* const */ unsigned int SW             : 1;	/* Reset Request Trigger Reset Status for SW */
		/* const */ unsigned int                : 11;
		/* const */ unsigned int PORST          : 1;	/* Reset Request Trigger Reset Status for PORST */
		/* const */ unsigned int OCDS           : 1;	/* Reset Request Trigger Reset Status for OCDS */
		/* const */ unsigned int CB0            : 1;	/* Reset Request Trigger Reset Status for Cerberus System Reset */
		/* const */ unsigned int CB1            : 1;	/* Reset Request Trigger Reset Status for Cerberus Debug Reset */
		/* const */ unsigned int CB3            : 1;	/* Reset Request Trigger Reset Status for Cerberus Application Reset */
		/* const */ unsigned int TP             : 1;	/* Reset Request Trigger Reset Status for TP */
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} SCU_RSTSTAT_type;
#define SCU_RSTSTAT	(*(__far SCU_RSTSTAT_type *) 0xf0000550u)	/* Reset Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RT0            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT1            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT2            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT3            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT4            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT5            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT6            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT7            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT8            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT9            : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT10           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT11           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT12           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT13           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT14           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int RT15           : 1;	/* Redesign Trace Bit x */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_RTID_type;
#define SCU_RTID	(*(__far SCU_RTID_type *) 0xf0000648u)	/* Redesign Tracing Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_SRC0_type;
#define SCU_SRC0	(*(__far SCU_SRC0_type *) 0xf00006fcu)	/* Service Request Control 0 Register */
#define SCU_SRC1	(*(__far SCU_SRC0_type *) 0xf00006f8u)	/* Service Request Control 1 Register */
#define SCU_SRC2	(*(__far SCU_SRC0_type *) 0xf00006f4u)	/* Service Request Control 2 Register */
#define SCU_SRC3	(*(__far SCU_SRC0_type *) 0xf00006f0u)	/* Service Request Control 3 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HWCFG          : 8;	/* Hardware Configuration Setting */
		unsigned int                : 5;
		unsigned int SFCBAE         : 1;	/* Set Flash Config. Sector Access Enable */
		unsigned int CFCBAE         : 1;	/* Clear Flash Config. Sector Access Enable */
		unsigned int STP            : 1;	/* Start-up Protection Setting */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_STCON_type;
#define SCU_STCON	(*(__far SCU_STCON_type *) 0xf00005c4u)	/* Start-up Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int HWCFG          : 8;	/* Hardware Configuration Setting */
		/* const */ unsigned int                : 7;
		/* const */ unsigned int Mode           : 1;	/* Mode */
		/* const */ unsigned int FCBAE          : 1;	/* Flash Config. Sector Access Enable */
		/* const */ unsigned int LUDIS          : 1;	/* Latch Update Disable */
		/* const */ unsigned int EXTBEN         : 1;	/* External Boot Enable */
		/* const */ unsigned int TRSTL          : 1;	/* TRSTL Status */
		/* const */ unsigned int SPDEN          : 1;	/* Single Pin DAP Mode Enable */
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} SCU_STSTAT_type;
#define SCU_STSTAT	(*(__far SCU_STSTAT_type *) 0xf00005c0u)	/* Start-up Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SWBOOT         : 1;	/* Software Boot Configuration Selection */
		unsigned int SWRSTREQ       : 1;	/* Software Reset Request */
		unsigned int                : 6;
		unsigned int SWCFG          : 8;	/* Software Boot Configuration */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_SWRSTCON_type;
#define SCU_SWRSTCON	(*(__far SCU_SWRSTCON_type *) 0xf0000560u)	/* Software Reset Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CCTRIG0        : 1;	/* Capture Compare Trigger x */
		unsigned int CCTRIG1        : 1;	/* Capture Compare Trigger x */
		unsigned int GPTAIS         : 2;	/* GPTA Input Select */
		unsigned int SETLUDIS       : 1;	/* Set Latch Update Disable */
		unsigned int SETEXTBEN      : 1;	/* Set External Boot Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_SYSCON_type;
#define SCU_SYSCON	(*(__far SCU_SYSCON_type *) 0xf0000540u)	/* System Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Clear Trap Request Flag ESR0T */
		unsigned int ESR1T          : 1;	/* Clear Trap Request Flag ESR1T */
		unsigned int                : 1;
		unsigned int WDTT           : 1;	/* Clear Trap Request Flag WDTT */
		unsigned int ECCT           : 1;	/* Clear Trap Request Flag ECCT */
		unsigned int OSCLWDTT       : 1;	/* Clear Trap Request Flag OSCLWDTT */
		unsigned int OSCHWDTT       : 1;	/* Clear Trap Request Flag OSCHWDTT */
		unsigned int OSCSPWDTT      : 1;	/* Clear Trap Request Flag OSCSPWDTT */
		unsigned int SYSVCOLCKT     : 1;	/* Clear Trap Request Flag SYSVCOLCKT */
		unsigned int ERAYVCOLCKT    : 1;	/* Clear Trap Request Flag ERAYVCOLCKT */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPCLR_type;
#define SCU_TRAPCLR	(*(__far SCU_TRAPCLR_type *) 0xf000062cu)	/* Trap Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Disable Trap Request ESR0T */
		unsigned int ESR1T          : 1;	/* Disable Trap Request ESR1T */
		unsigned int                : 1;
		unsigned int WDTT           : 1;	/* Disable Trap Request WDTT */
		unsigned int ECCT           : 1;	/* Disable Trap Request ECCT */
		unsigned int OSCLWDTT       : 1;	/* Disable Trap Request OSCLWDTT */
		unsigned int OSCHWDTT       : 1;	/* Disable Trap Request OSCHWDTT */
		unsigned int OSCSPWDTT      : 1;	/* Disable Trap Request OSCSPWDTT */
		unsigned int SYSVCOLCKT     : 1;	/* Disable Trap Request SYSVCOLCKT */
		unsigned int ERAYVCOLCKT    : 1;	/* Disable Trap Request ERAYVCOLCKT */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPDIS_type;
#define SCU_TRAPDIS	(*(__far SCU_TRAPDIS_type *) 0xf0000630u)	/* Trap Disable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Set Trap Request Flag ESR0T */
		unsigned int ESR1T          : 1;	/* Set Trap Request Flag ESR1T */
		unsigned int                : 1;
		unsigned int WDTT           : 1;	/* Set Trap Request Flag WDTT */
		unsigned int ECCT           : 1;	/* Set Trap Request Flag ECCT */
		unsigned int OSCLWDTT       : 1;	/* Set Trap Request Flag OSCLWDTT */
		unsigned int OSCHWDTT       : 1;	/* Set Trap Request Flag OSCHWDTT */
		unsigned int OSCSPWDTT      : 1;	/* Set Trap Request Flag OSCSPWDTT */
		unsigned int SYSVCOLCKT     : 1;	/* Set Trap Request Flag SYSVCOLCKT */
		unsigned int ERAYVCOLCKT    : 1;	/* Set Trap Request Flag ERAYVCOLCKT */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPSET_type;
#define SCU_TRAPSET	(*(__far SCU_TRAPSET_type *) 0xf0000628u)	/* Trap Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ESR0T          : 1;	/* ESR0 Trap Request Flag */
		/* const */ unsigned int ESR1T          : 1;	/* ESR1 Trap Request Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WDTT           : 1;	/* WDT Trap Request Flag */
		/* const */ unsigned int ECCT           : 1;	/* ECC Error Trap Request Flag */
		/* const */ unsigned int OSCLWDTT       : 1;	/* OSCWDT Low Trap Request Flag */
		/* const */ unsigned int OSCHWDTT       : 1;	/* OSCWDT High Trap Request Flag */
		/* const */ unsigned int OSCSPWDTT      : 1;	/* OSCWDT Spike Trap Request Flag */
		/* const */ unsigned int SYSVCOLCKT     : 1;	/* SYSVCOWDT Trap Request Flag */
		/* const */ unsigned int ERAYVCOLCKT    : 1;	/* ERAYVCOWDT Trap Request Flag */
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPSTAT_type;
#define SCU_TRAPSTAT	(*(__far SCU_TRAPSTAT_type *) 0xf0000624u)	/* Trap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENDINIT        : 1;	/* End-of-Initialization Control Bit */
		unsigned int LCK            : 1;	/* Lock Bit to Control Access to WDT_CON0 */
		unsigned int HPW0           : 2;	/* Hardware Password 0 */
		unsigned int HPW1           : 4;	/* Hardware Password 1 */
		unsigned int PW             : 8;	/* User-Definable Password Field for Access to WDT_CON0 */
		unsigned int REL            : 16;	/* Reload Value for the WDT */
	} B;
	int I;
	unsigned int U;

} WDT_CON0_type;
#define WDT_CON0	(*(__far WDT_CON0_type *) 0xf00005f0u)	/* WDT Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLRIRF         : 1;	/* Clear Internal Reset Flag */
		unsigned int                : 1;
		unsigned int IR             : 1;	/* Input Frequency Request Control Bit */
		unsigned int DR             : 1;	/* Disable Request Control Bit */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} WDT_CON1_type;
#define WDT_CON1	(*(__far WDT_CON1_type *) 0xf00005f4u)	/* WDT Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AE             : 1;	/* Watchdog Access Error Status Flag */
		/* const */ unsigned int OE             : 1;	/* Watchdog Overflow Error Status Flag */
		/* const */ unsigned int IS             : 1;	/* Watchdog Input Clock Status Flag */
		/* const */ unsigned int DS             : 1;	/* Watchdog Enable/Disable Status Flag */
		/* const */ unsigned int TO             : 1;	/* Watchdog Time-Out Mode Flag */
		/* const */ unsigned int PR             : 1;	/* Watchdog Prewarning Mode Flag */
		/* const */ unsigned int                : 10;
		/* const */ unsigned int TIM            : 16;	/* Timer Value */
	} B;
	int I;
	unsigned int U;

} WDT_SR_type;
#define WDT_SR	(*(__far WDT_SR_type *) 0xf00005f8u)	/* WDT Status Register */


/* CPU */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRPN           : 8;	/* Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved Field */
		unsigned __sfrbit32 TOS            : 2;	/* Type Of Service Control */
		unsigned __sfrbit32 SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned __sfrbit32 SRR            : 1;	/* Service Request Flag */
		unsigned __sfrbit32 CLRR           : 1;	/* Service Request Clear */
		unsigned __sfrbit32 SETR           : 1;	/* Service Request Set */
		/* const */ unsigned __sfrbit32 RES_8          : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CPU_SBSRC0_type;
#define CPU_SBSRC0	(*(__far CPU_SBSRC0_type *) 0xf7e0ffbcu)	/* Central Processing Unit Software Breakpoint Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRPN           : 8;	/* Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved */
		unsigned __sfrbit32 TOS            : 1;	/* Type of Service Control */
		/* const */ unsigned __sfrbit32 RES_4          : 1;	/* Reserved */
		unsigned __sfrbit32 SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned __sfrbit32 SRR            : 1;	/* Service Request Flag */
		unsigned __sfrbit32 CLRR           : 1;	/* Service Request Clear Bit */
		unsigned __sfrbit32 SETR           : 1;	/* Service Request Set Bit */
		/* const */ unsigned __sfrbit32 RES_9          : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CPU_SRC0_type;
#define CPU_SRC0	(*(__far CPU_SRC0_type *) 0xf7e0fffcu)	/* CPU Service Request Control Register 0 */
#define CPU_SRC1	(*(__far CPU_SRC0_type *) 0xf7e0fff8u)	/* CPU Service Request Control Register 1 */
#define CPU_SRC2	(*(__far CPU_SRC0_type *) 0xf7e0fff4u)	/* CPU Service Request Control Register 2 */
#define CPU_SRC3	(*(__far CPU_SRC0_type *) 0xf7e0fff0u)	/* CPU Service Request Control Register 3 */


/* BUS */
typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;	/* SBCU Bus Time-Out Value */
		unsigned int DBG            : 1;	/* SBCU Debug Trace Enable */
		unsigned int                : 2;
		unsigned int SPE            : 1;	/* SBCU Starvation Protection Enable */
		unsigned int                : 4;
		unsigned int SPC            : 8;	/* Starvation Period Control */
	} B;
	int I;
	unsigned int U;

} SBCU_CON_type;
#define SBCU_CON	(*(__far SBCU_CON_type *) 0xf0000110u)	/* SBCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR1           : 32;	/* Debug Trigger Address 1 */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR1_type;
#define SBCU_DBADR1	(*(__far SBCU_DBADR1_type *) 0xf0000138u)	/* SBCU Debug Address 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR2           : 32;	/* Debug Trigger Address 2 */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR2_type;
#define SBCU_DBADR2	(*(__far SBCU_DBADR2_type *) 0xf000013cu)	/* SBCU Debug Address 2 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIADR         : 32;	/* FPIBus Address Status */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADRT_type;
#define SBCU_DBADRT	(*(__far SBCU_DBADRT_type *) 0xf0000148u)	/* SBCU Debug Trapped Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int OPC            : 4;	/* Opcode for Signal Status Debug Trigger */
		unsigned int SVM            : 1;	/* SVM Signal for Status Debug Trigger */
		unsigned int                : 3;
		unsigned int WR             : 1;	/* Write Signal for Status Debug Trigger */
		unsigned int                : 3;
		unsigned int RD             : 1;	/* Write Signal for Status Debug Trigger */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOS_type;
#define SBCU_DBBOS	(*(__far SBCU_DBBOS_type *) 0xf0000140u)	/* SBCU Debug Bus Operation Signals Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIOPC         : 4;	/* FPIBus Opcode Status */
		/* const */ unsigned int FPISVM         : 1;	/* FPIBus Supervisor Mode Status */
		/* const */ unsigned int FPIACK         : 2;	/* FPIBus Acknowledge Status */
		/* const */ unsigned int FPIRDY         : 1;	/* FPIBus Ready Status */
		/* const */ unsigned int FPIWR          : 1;	/* FPIBus Write Indication Status */
		/* const */ unsigned int FPIRST         : 2;	/* FPIBus Reset Status */
		/* const */ unsigned int FPIOPS         : 1;	/* FPIBus OCDS Suspend Status */
		/* const */ unsigned int FPIRD          : 1;	/* FPIBus Read Indication Status */
		/* const */ unsigned int FPIABORT       : 1;	/* FPIBus Abort Status */
		/* const */ unsigned int FPITOUT        : 1;	/* FPIBus Time-out Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FPITAG         : 4;	/* FPIBus Master TAG Status */
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOST_type;
#define SBCU_DBBOST	(*(__far SBCU_DBBOST_type *) 0xf000014cu)	/* SBCU Debug Trapped Bus Operation Signals Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EO             : 1;	/* Status of SBCU Debug Support Enable */
		/* const */ unsigned int OA             : 1;	/* Status of SBCU Breakpoint Logic */
		unsigned int                : 2;
		unsigned int RA             : 1;	/* Rearm SBCU Breakpoint Logic */
		unsigned int                : 7;
		unsigned int CONCOM0        : 1;	/* Grant and Address Trigger Relation */
		unsigned int CONCOM1        : 1;	/* Address 1 and Address 2 Trigger Relation */
		unsigned int CONCOM2        : 1;	/* Address and Signal Trigger Relation */
		unsigned int                : 1;
		unsigned int ONG            : 1;	/* Grant Trigger Enable */
		unsigned int                : 3;
		unsigned int ONA1           : 2;	/* Address 1 Trigger Control */
		unsigned int                : 2;
		unsigned int ONA2           : 2;	/* Address 2 Trigger Control */
		unsigned int                : 2;
		unsigned int ONBOS0         : 1;	/* Opcode Signal Status Trigger Condition */
		unsigned int ONBOS1         : 1;	/* Supervisor Mode Signal Trigger Condition */
		unsigned int ONBOS2         : 1;	/* Write Signal Trigger Condition */
		unsigned int ONBOS3         : 1;	/* Read Signal Trigger Condition */
	} B;
	int I;
	unsigned int U;

} SBCU_DBCNTL_type;
#define SBCU_DBCNTL	(*(__far SBCU_DBCNTL_type *) 0xf0000130u)	/* SBCU Debug Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIDATA        : 32;	/* FPIBus Data Status */
	} B;
	int I;
	unsigned int U;

} SBCU_DBDAT_type;
#define SBCU_DBDAT	(*(__far SBCU_DBDAT_type *) 0xf0000150u)	/* SBCU Debug Data Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DMAH           : 1;	/* High-Priority DMA FPIBus Master StatusIncluding DMA transactions from DMA channels with high priority and from Cerberus with high priority. */
		/* const */ unsigned int ONE            : 1;	/* Reserved */
		/* const */ unsigned int SDMA           : 1;	/* SDMA FPIBus Master Status */
		/* const */ unsigned int PCP            : 1;	/* PCP FPIBus Master Status */
		/* const */ unsigned int DMAM           : 1;	/* Medium-Priority DMA FPIBus Master StatusIncluding DMA transactions from DMA channels with medium priority. */
		/* const */ unsigned int SFI            : 1;	/* SFI Bridge FPIBus Master Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int DMAL           : 1;	/* Low-Priority DMA FPIBus Master StatusIncluding DMA transactions from DMA channels with low priority, MLI and from Cerberus with low priority. */
		/* const */ unsigned int ONES           : 8;	/* Reserved */
		/* const */ unsigned int CHNR00         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR01         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR02         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR03         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR04         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR05         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR06         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int CHNR07         : 1;	/* DMA Channel Number Status */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGNTT_type;
#define SBCU_DBGNTT	(*(__far SBCU_DBGNTT_type *) 0xf0000144u)	/* SBCU Debug Trapped Master Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DMAH           : 1;	/* Cerberus Grant Trigger Enable, High PriorityIncluding DMA transactions from DMA channels with high priority and from Cerberus with high priority. */
		unsigned int ONE            : 1;	/* Reserved */
		unsigned int SDMA           : 1;	/* SDMA Grant Trigger Enable */
		unsigned int PCP            : 1;	/* PCP Grant Trigger Enable */
		unsigned int DMAM           : 1;	/* DMA Grant Trigger Enable, Medium PriorityIncluding DMA transactions from DMA channels with medium priority. */
		unsigned int SFI            : 1;	/* SFI Bridge Grant Trigger Enable */
		unsigned int                : 1;
		unsigned int DMAL           : 1;	/* DMA Grant Trigger Enable, Low PriorityIncluding DMA transactions from DMA channels with low priority, MLI and from Cerberus with low priority. */
		unsigned int ONES           : 8;	/* Reserved */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGRNT_type;
#define SBCU_DBGRNT	(*(__far SBCU_DBGRNT_type *) 0xf0000134u)	/* SBCU Debug Grant Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIADR         : 32;	/* Captured FPIBus Address */
	} B;
	int I;
	unsigned int U;

} SBCU_EADD_type;
#define SBCU_EADD	(*(__far SBCU_EADD_type *) 0xf0000124u)	/* SBCU Error Address Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRCNT         : 16;	/* FPIBus Error Counter */
		unsigned int TOUT           : 1;	/* State of FPIBus Time-Out Signal */
		unsigned int RDY            : 1;	/* State of FPIBus Ready Signal */
		unsigned int ABT            : 1;	/* State of FPI Bus Abort Signal */
		unsigned int ACK            : 2;	/* State of FPIBus Acknowledge Signals */
		unsigned int SVM            : 1;	/* State of FPIBus Supervisor Mode Signal */
		unsigned int WRN            : 1;	/* State of FPIBus Write Signal */
		unsigned int RDN            : 1;	/* State of FPIBus Read Signal */
		unsigned int TAG            : 4;	/* FPIBus Master Tag Number Signals */
		unsigned int OPC            : 4;	/* FPIBus Operation Code Signals */
	} B;
	int I;
	unsigned int U;

} SBCU_ECON_type;
#define SBCU_ECON	(*(__far SBCU_ECON_type *) 0xf0000120u)	/* SBCU Error Control Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDAT         : 32;	/* Captured FPIBus Data */
	} B;
	int I;
	unsigned int U;

} SBCU_EDAT_type;
#define SBCU_EDAT	(*(__far SBCU_EDAT_type *) 0xf0000128u)	/* SBCU Error Data Capture Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_NUMBER     : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_ID_type;
#define SBCU_ID	(*(__far SBCU_ID_type *) 0xf0000108u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_SRC_type;
#define SBCU_SRC	(*(__far SBCU_SRC_type *) 0xf00001fcu)	/* SBCU Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PRERREN        : 1;	/* SRI Protocol Error Enable */
		unsigned int SCERREN        : 1;	/* SRI Starvation Error Enable */
		unsigned int SETPRINT       : 1;	/* Set SRI Protocol Interrupt */
		unsigned int SETSCINT       : 1;	/* Set SRI Starvation Interrupt */
		unsigned int INTACK         : 1;	/* Interrupt Acknowledge */
		unsigned int                : 14;
		unsigned int SMEN           : 1;	/* Starvation Mode Enable */
		unsigned int SPC            : 12;	/* Starvation Protection Counter Reload Value */
	} B;
	int I;
	unsigned int U;

} XBAR_ARBCON0_type;
#define XBAR_ARBCON0	(*(__far XBAR_ARBCON0_type *) 0xf8700044u)	/* Arbiter Control Register 0 */
#define XBAR_ARBCON1	(*(__far XBAR_ARBCON0_type *) 0xf8700084u)	/* Arbiter Control Register 1 */
#define XBAR_ARBCON2	(*(__far XBAR_ARBCON0_type *) 0xf87000c4u)	/* Arbiter Control Register 2 */
#define XBAR_ARBCON3	(*(__far XBAR_ARBCON0_type *) 0xf8700104u)	/* Arbiter Control Register 3 */
#define XBAR_ARBCON4	(*(__far XBAR_ARBCON0_type *) 0xf8700144u)	/* Arbiter Control Register 4 */
#define XBAR_ARBCON5	(*(__far XBAR_ARBCON0_type *) 0xf8700184u)	/* Arbiter Control Register 5 */
#define XBAR_ARBCON6	(*(__far XBAR_ARBCON0_type *) 0xf87001c4u)	/* Arbiter Control Register 6 */
#define XBAR_ARBCOND	(*(__far XBAR_ARBCON0_type *) 0xf8700004u)	/* Arbiter Control Register D */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 28;	/* Debug Address Boundary */
		/* const */ unsigned int ONE            : 2;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD0_type;
#define XBAR_DBADD0	(*(__far XBAR_DBADD0_type *) 0xf870005cu)	/* Debug Mask Address Register 0 */
#define XBAR_DBMADD0	(*(__far XBAR_DBADD0_type *) 0xf8700060u)	/* Debug Mask Address Register 0 */
#define XBAR_DBMADD5	(*(__far XBAR_DBADD0_type *) 0xf87001a0u)	/* Debug Mask Address Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 20;	/* Debug Address Boundary */
		unsigned int                : 8;
		/* const */ unsigned int ONE            : 2;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD1_type;
#define XBAR_DBADD1	(*(__far XBAR_DBADD1_type *) 0xf870009cu)	/* Debug Mask Address Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 20;	/* Debug Address Boundary */
		unsigned int                : 6;
		/* const */ unsigned int ONE            : 4;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD2_type;
#define XBAR_DBADD2	(*(__far XBAR_DBADD2_type *) 0xf87000dcu)	/* Debug Mask Address Register 2 */
#define XBAR_DBMADD1	(*(__far XBAR_DBADD2_type *) 0xf87000a0u)	/* Debug Mask Address Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 29;	/* Debug Address Boundary */
		/* const */ unsigned int ONE            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD3_type;
#define XBAR_DBADD3	(*(__far XBAR_DBADD3_type *) 0xf870011cu)	/* Debug Mask Address Register 3 */
#define XBAR_DBADD4	(*(__far XBAR_DBADD3_type *) 0xf870015cu)	/* Debug Mask Address Register 4 */
#define XBAR_DBADD6	(*(__far XBAR_DBADD3_type *) 0xf87001dcu)	/* Debug Mask Address Register 6 */
#define XBAR_DBMADD3	(*(__far XBAR_DBADD3_type *) 0xf8700120u)	/* Debug Mask Address Register 3 */
#define XBAR_DBMADD4	(*(__far XBAR_DBADD3_type *) 0xf8700160u)	/* Debug Mask Address Register 4 */
#define XBAR_DBMADD6	(*(__far XBAR_DBADD3_type *) 0xf87001e0u)	/* Debug Mask Address Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 28;	/* Debug Address Boundary */
		unsigned int                : 1;
		/* const */ unsigned int ONE            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD5_type;
#define XBAR_DBADD5	(*(__far XBAR_DBADD5_type *) 0xf870019cu)	/* Debug Mask Address Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int UPPER          : 30;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADDD_type;
#define XBAR_DBADDD	(*(__far XBAR_DBADDD_type *) 0xf870001cu)	/* Debug Address Register D */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DBEN           : 1;	/* Status of OCDS Enable Signal */
		/* const */ unsigned int DBSAT          : 1;	/* Debug (OCDS) Trigger Status */
		unsigned int REARM          : 1;	/* Rearm Debug (OCDS) Trigger */
		unsigned int SETDBEVT       : 1;	/* Set Debug Event */
		unsigned int                : 12;
		unsigned int RDEN           : 1;	/* Read Trigger Enable */
		unsigned int WREN           : 1;	/* Write Trigger Enable */
		unsigned int SVMEN          : 1;	/* SVM Trigger Enable */
		unsigned int ADDEN          : 1;	/* Address Trigger Enable */
		unsigned int ERREN          : 1;	/* Error Trigger Enable */
		unsigned int                : 2;
		unsigned int MASEN          : 1;	/* Master Trigger Enable */
		unsigned int MASTER         : 4;	/* Master TAG ID Trigger Selector */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} XBAR_DBCON0_type;
#define XBAR_DBCON0	(*(__far XBAR_DBCON0_type *) 0xf8700058u)	/* Debug Control Register 0 */
#define XBAR_DBCON1	(*(__far XBAR_DBCON0_type *) 0xf8700098u)	/* Debug Control Register 1 */
#define XBAR_DBCON2	(*(__far XBAR_DBCON0_type *) 0xf87000d8u)	/* Debug Control Register 2 */
#define XBAR_DBCON3	(*(__far XBAR_DBCON0_type *) 0xf8700118u)	/* Debug Control Register 3 */
#define XBAR_DBCON4	(*(__far XBAR_DBCON0_type *) 0xf8700158u)	/* Debug Control Register 4 */
#define XBAR_DBCON5	(*(__far XBAR_DBCON0_type *) 0xf8700198u)	/* Debug Control Register 5 */
#define XBAR_DBCON6	(*(__far XBAR_DBCON0_type *) 0xf87001d8u)	/* Debug Control Register 6 */
#define XBAR_DBCOND	(*(__far XBAR_DBCON0_type *) 0xf8700018u)	/* Debug Control Register D */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 20;	/* Debug Address Boundary */
		/* const */ unsigned int ONE            : 10;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADD2_type;
#define XBAR_DBMADD2	(*(__far XBAR_DBMADD2_type *) 0xf87000e0u)	/* Debug Mask Address Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ADDRESS        : 30;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADDD_type;
#define XBAR_DBMADDD	(*(__far XBAR_DBMADDD_type *) 0xf8700020u)	/* Debug Mask Address Register D */

typedef volatile union
{
	struct
	{ 
		unsigned int SCI0           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI1           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI2           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI3           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI4           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI5           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int SCI6           : 1;	/* SCI Debug Trigger Event Status */
		unsigned int                : 8;
		unsigned int SCID           : 1;	/* Default Slave Debug Trigger Event Status */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} XBAR_DBSAT_type;
#define XBAR_DBSAT	(*(__far XBAR_DBSAT_type *) 0xf870040cu)	/* Debug Trigger Event Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD             : 1;	/* Read Indication Status */
		/* const */ unsigned int WR             : 1;	/* Write Indication Status */
		/* const */ unsigned int SVM            : 1;	/* Supervisor Mode Indication Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int OPC            : 4;	/* Operation Code */
		/* const */ unsigned int TR_ID          : 6;	/* Transaction ID */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ADDR_ECC       : 8;	/* SRI Address Phase Error Detection Information */
		/* const */ unsigned int MCI_SBS        : 8;	/* MCI Sideband Signals [7:0] */
	} B;
	int I;
	unsigned int U;

} XBAR_ERR0_type;
#define XBAR_ERR0	(*(__far XBAR_ERR0_type *) 0xf8700054u)	/* Error/Debug Capture Register 0 */
#define XBAR_ERR1	(*(__far XBAR_ERR0_type *) 0xf8700094u)	/* Error/Debug Capture Register 1 */
#define XBAR_ERR2	(*(__far XBAR_ERR0_type *) 0xf87000d4u)	/* Error/Debug Capture Register 2 */
#define XBAR_ERR3	(*(__far XBAR_ERR0_type *) 0xf8700114u)	/* Error/Debug Capture Register 3 */
#define XBAR_ERR4	(*(__far XBAR_ERR0_type *) 0xf8700154u)	/* Error/Debug Capture Register 4 */
#define XBAR_ERR5	(*(__far XBAR_ERR0_type *) 0xf8700194u)	/* Error/Debug Capture Register 5 */
#define XBAR_ERR6	(*(__far XBAR_ERR0_type *) 0xf87001d4u)	/* Error/Debug Capture Register 6 */
#define XBAR_ERRD	(*(__far XBAR_ERR0_type *) 0xf8700014u)	/* Error/Debug Capture Register D */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADDR           : 32;	/* Transaction Address */
	} B;
	int I;
	unsigned int U;

} XBAR_ERRADDR0_type;
#define XBAR_ERRADDR0	(*(__far XBAR_ERRADDR0_type *) 0xf8700050u)	/* Error/Debug Address Capture Register 0 */
#define XBAR_ERRADDR1	(*(__far XBAR_ERRADDR0_type *) 0xf8700090u)	/* Error/Debug Address Capture Register 1 */
#define XBAR_ERRADDR2	(*(__far XBAR_ERRADDR0_type *) 0xf87000d0u)	/* Error/Debug Address Capture Register 2 */
#define XBAR_ERRADDR3	(*(__far XBAR_ERRADDR0_type *) 0xf8700110u)	/* Error/Debug Address Capture Register 3 */
#define XBAR_ERRADDR4	(*(__far XBAR_ERRADDR0_type *) 0xf8700150u)	/* Error/Debug Address Capture Register 4 */
#define XBAR_ERRADDR5	(*(__far XBAR_ERRADDR0_type *) 0xf8700190u)	/* Error/Debug Address Capture Register 5 */
#define XBAR_ERRADDR6	(*(__far XBAR_ERRADDR0_type *) 0xf87001d0u)	/* Error/Debug Address Capture Register 6 */
#define XBAR_ERRADDRD	(*(__far XBAR_ERRADDR0_type *) 0xf8700010u)	/* Error/Debug Address Capture Register D */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int WFWD           : 1;	/* Wait for FPI Write Data */
		unsigned int FREQDISS       : 1;	/* Disable Fast Request Feature for SRI to FPI Transactions */
		unsigned int FFREQS         : 1;	/* Disable Fast Request Feature for SRI to FPI Transactions */
		unsigned int FREQDISF       : 1;	/* Disable Fast Request Feature for FPI to SRI Transactions */
		unsigned int                : 2;
		unsigned int NODELTR        : 1;	/* Control Signal for deferred transactions */
		unsigned int NORMW          : 1;	/* Control Signal for deferred transactions */
		unsigned int                : 2;
		unsigned int MAX_WS         : 7;	/* FPI-Bus Waitstait Retry Ratio */
		unsigned int RETRY_CNT      : 4;	/* MIF_FPI Retry Idle Count */
		unsigned int NOPDIS         : 1;	/* NOP-Inclusion Disable */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} XBAR_EXTCON2_type;
#define XBAR_EXTCON2	(*(__far XBAR_EXTCON2_type *) 0xf87000c0u)	/* External Control Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} XBAR_ID_type;
#define XBAR_ID	(*(__far XBAR_ID_type *) 0xf8700408u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENSCI0         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI1         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI2         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI3         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI4         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI5         : 1;	/* Enable ID Error from SCIn */
		unsigned int ENSCI6         : 1;	/* Enable ID Error from SCIn */
		unsigned int                : 8;
		unsigned int ENSCID         : 1;	/* Enable ID Error from Default Slave */
		unsigned int ENMCI16        : 1;	/* Enable ID Error from MCIn */
		unsigned int ENMCI17        : 1;	/* Enable ID Error from MCIn */
		unsigned int ENMCI18        : 1;	/* Enable ID Error from MCIn */
		unsigned int ENMCI19        : 1;	/* Enable ID Error from MCIn */
		unsigned int ENMCI20        : 1;	/* Enable ID Error from MCIn */
		unsigned int ENMCI21        : 1;	/* Enable ID Error from MCIn */
		unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} XBAR_IDINTEN_type;
#define XBAR_IDINTEN	(*(__far XBAR_IDINTEN_type *) 0xf8700418u)	/* Transaction ID Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IDSCI0         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI1         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI2         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI3         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI4         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI5         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int IDSCI6         : 1;	/* Transaction ID Error from SCIn Status */
		unsigned int                : 8;
		unsigned int IDSCID         : 1;	/* Transaction ID Error from Default Slave Status */
		unsigned int IDMCI16        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int IDMCI17        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int IDMCI18        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int IDMCI19        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int IDMCI20        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int IDMCI21        : 1;	/* Transaction ID Error from MCIn Status */
		unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} XBAR_IDINTSAT_type;
#define XBAR_IDINTSAT	(*(__far XBAR_IDINTSAT_type *) 0xf8700414u)	/* Transaction ID Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCSCI0         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI1         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI2         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI3         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI4         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI5         : 1;	/* Starvation Error from SCIn Status */
		unsigned int SCSCI6         : 1;	/* Starvation Error from SCIn Status */
		unsigned int                : 8;
		unsigned int SCSCID         : 1;	/* Starvation Error from Default Slave Status */
		unsigned int PRSCI16        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI17        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI18        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI19        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI20        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI21        : 1;	/* Protocol Error from SCIn Status */
		unsigned int PRSCI22        : 1;	/* Protocol Error from SCIn Status */
		unsigned int                : 8;
		unsigned int PRSCID         : 1;	/* Protocol Error from Default Slave Status */
	} B;
	int I;
	unsigned int U;

} XBAR_INTSAT_type;
#define XBAR_INTSAT	(*(__far XBAR_INTSAT_type *) 0xf8700410u)	/* Arbiter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MASTER0        : 4;	/* Master 0 Priority */
		unsigned int MASTER1        : 4;	/* Master 1 Priority */
		unsigned int MASTER2        : 4;	/* Master 2 Priority */
		unsigned int MASTER3        : 4;	/* Master 3 Priority */
		unsigned int MASTER4        : 4;	/* Master 4 Priority */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOL0_type;
#define XBAR_PRIOL0	(*(__far XBAR_PRIOL0_type *) 0xf870004cu)	/* Arbiter Priority Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MASTER0        : 4;	/* Master 0 Priority */
		unsigned int MASTER1        : 4;	/* Master 1 Priority */
		unsigned int MASTER2        : 4;	/* Master 2 Priority */
		unsigned int MASTER3        : 4;	/* Master 3 Priority */
		unsigned int                : 4;
		unsigned int MASTER5        : 4;	/* Master 5 Priority */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOL1_type;
#define XBAR_PRIOL1	(*(__far XBAR_PRIOL1_type *) 0xf870008cu)	/* Arbiter Priority Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int MASTER4        : 4;	/* Master 4 Priority */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOL2_type;
#define XBAR_PRIOL2	(*(__far XBAR_PRIOL2_type *) 0xf87000ccu)	/* Arbiter Priority Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int MASTER0        : 4;	/* Master 0 Priority */
		unsigned int MASTER1        : 4;	/* Master 1 Priority */
		unsigned int MASTER2        : 4;	/* Master 2 Priority */
		unsigned int MASTER3        : 4;	/* Master 3 Priority */
		unsigned int MASTER4        : 4;	/* Master 4 Priority */
		unsigned int MASTER5        : 4;	/* Master 5 Priority */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOL3_type;
#define XBAR_PRIOL3	(*(__far XBAR_PRIOL3_type *) 0xf870010cu)	/* Arbiter Priority Register 3 */
#define XBAR_PRIOL4	(*(__far XBAR_PRIOL3_type *) 0xf870014cu)	/* Arbiter Priority Register 4 */
#define XBAR_PRIOL5	(*(__far XBAR_PRIOL3_type *) 0xf870018cu)	/* Arbiter Priority Register 5 */
#define XBAR_PRIOL6	(*(__far XBAR_PRIOL3_type *) 0xf87001ccu)	/* Arbiter Priority Register 6 */
#define XBAR_PRIOLD	(*(__far XBAR_PRIOL3_type *) 0xf870000cu)	/* Arbiter Priority Register D */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 2;	/* Type-of-Service State */
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Flag Clear Bit */
		unsigned int SETR           : 1;	/* Request Flag Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} XBAR_SRC_type;
#define XBAR_SRC	(*(__far XBAR_SRC_type *) 0xf87004fcu)	/* XBar_SRI Service Request Control Register */


/* PMU */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RCODEL         : 8;	/* Error Correction Read Code Low */
		/* const */ unsigned int RCODEH         : 8;	/* Error Correction Read Code High */
		unsigned int                : 14;
		unsigned int DECDECDIS      : 1;	/* DFlash ECC Decoding Disable */
		unsigned int PECDECDIS      : 1;	/* PFlash ECC Decoding Disable */
	} B;
	int I;
	unsigned int U;

} FLASH0_ECCR_type;
#define FLASH0_ECCR	(*(__far FLASH0_ECCR_type *) 0xf80020e4u)	/* ECC Read Register */
#define FLASH1_ECCR	(*(__far FLASH0_ECCR_type *) 0xf80040e4u)	/* ECC Read Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WCODEL         : 8;	/* Error Correction Write Code Low */
		unsigned int WCODEH         : 8;	/* Error Correction Write Code High */
		unsigned int                : 14;
		unsigned int DECENCDIS      : 1;	/* DFlash ECC Encoding Disable */
		unsigned int PECENCDIS      : 1;	/* PFlash ECC Encoding Disable */
	} B;
	int I;
	unsigned int U;

} FLASH0_ECCW_type;
#define FLASH0_ECCW	(*(__far FLASH0_ECCW_type *) 0xf80020e0u)	/* ECC Write Register */
#define FLASH1_ECCW	(*(__far FLASH0_ECCW_type *) 0xf80040e0u)	/* ECC Write Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WSPFLASH       : 4;	/* Wait States for read access to PFlash */
		unsigned int WSECPF         : 1;	/* Wait State for Error Correction of PFlash */
		unsigned int                : 3;
		unsigned int WSDFLASH       : 4;	/* Wait States for read access to DFlash */
		unsigned int WSECDF         : 1;	/* Wait State for Error Correction of DFlash */
		unsigned int IDLE           : 1;	/* Dynamic Flash Idle */
		unsigned int ESLDIS         : 1;	/* External Sleep Request Disable */
		unsigned int SLEEP          : 1;	/* Flash SLEEP */
		/* const */ unsigned int RPA            : 1;	/* Read Protection Activated */
		unsigned int DCF            : 1;	/* Disable Code Fetch from Flash Memory */
		unsigned int DDF            : 1;	/* Disable Any Data Fetch from Flash */
		unsigned int                : 1;
		unsigned int DDFDMA         : 1;	/* Disable Data Fetch from DMA Controller */
		unsigned int DDFPCP         : 1;	/* Disable Data Fetch from PCP Controller */
		unsigned int DDFSHE         : 1;	/* Disable Data Fetch from SHE Module */
		unsigned int ADDECC         : 1;	/* Address ECC in PFlash */
		unsigned int VOPERM         : 1;	/* Verify and Operation Error Interrupt Mask */
		unsigned int SQERM          : 1;	/* Command Sequence Error Interrupt Mask */
		unsigned int PROERM         : 1;	/* Protection Error Interrupt Mask */
		unsigned int PFSBERM        : 1;	/* PFlash Single-Bit Error Interrupt Mask */
		unsigned int DFCBERM        : 1;	/* DFlash Correctable Bit Error Interrupt Mask */
		unsigned int PFDBERM        : 1;	/* PFlash Double-Bit Error Interrupt Mask */
		unsigned int DFMBERM        : 1;	/* DFlash Multi-Bit Error Interrupt Mask */
		unsigned int EOBM           : 1;	/* End of Busy Interrupt Mask */
	} B;
	int I;
	unsigned int U;

} FLASH0_FCON_type;
#define FLASH0_FCON	(*(__far FLASH0_FCON_type *) 0xf8002014u)	/* Flash Configuration Register */
#define FLASH1_FCON	(*(__far FLASH0_FCON_type *) 0xf8004014u)	/* Flash Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PBUSY          : 1;	/* Program Flash Busy Cleared with application reset (class 3 reset) */
		/* const */ unsigned int FABUSY         : 1;	/* Flash Array Busy */
		/* const */ unsigned int D0BUSY         : 1;	/* Data Flash Bank0 Busy */
		/* const */ unsigned int D1BUSY         : 1;	/* Data Flash Bank1 Busy */
		unsigned int PROG           : 1;	/* Programming State Cleared with command Clear Status Cleared with power-on reset (PORST) */
		unsigned int ERASE          : 1;	/* Erase State */
		/* const */ unsigned int PFPAGE         : 1;	/* Program Flash in Page Mode Cleared with command ?Reset to Read? */
		/* const */ unsigned int DFPAGE         : 1;	/* Data Flash in Page Mode */
		unsigned int PFOPER         : 1;	/* Program Flash Operation Error */
		unsigned int DFOPER         : 1;	/* Data Flash Operation Error */
		unsigned int SQER           : 1;	/* Command Sequence Error */
		unsigned int PROER          : 1;	/* Protection Error */
		unsigned int PFSBER         : 1;	/* PFlash Single-Bit Error and Correction */
		unsigned int DFCBER         : 1;	/* DFlash Correctable Bit Error and Correction */
		unsigned int PFDBER         : 1;	/* PFlash Double-Bit Error */
		unsigned int DFMBER         : 1;	/* DFlash Multi-Bit Error */
		/* const */ unsigned int PROIN          : 1;	/* Protection Installed */
		unsigned int                : 1;
		/* const */ unsigned int RPROIN         : 1;	/* Read Protection Installed */
		/* const */ unsigned int RPRODIS        : 1;	/* Read Protection Disable State Cleared with command ?Resume Protection? */
		unsigned int                : 1;
		/* const */ unsigned int WPROIN0        : 1;	/* Sector Write Protection Installed for User0 */
		/* const */ unsigned int WPROIN1        : 1;	/* Sector Write Protection Installed for User1 */
		/* const */ unsigned int WPROIN2        : 1;	/* Sector OTP Protection Installed for User2 */
		unsigned int                : 1;
		/* const */ unsigned int WPRODIS0       : 1;	/* Sector Write Protection Disabled for User0 */
		/* const */ unsigned int WPRODIS1       : 1;	/* Sector Write Protection Disabled for User1 */
		unsigned int                : 1;
		/* const */ unsigned int SLM            : 1;	/* Flash Sleep Mode */
		unsigned int                : 1;
		/* const */ unsigned int ORIER          : 1;	/* Original Error */
		unsigned int VER            : 1;	/* Verify Error */
	} B;
	int I;
	unsigned int U;

} FLASH0_FSR_type;
#define FLASH0_FSR	(*(__far FLASH0_FSR_type *) 0xf8002010u)	/* Flash Status Register */
#define FLASH1_FSR	(*(__far FLASH0_FSR_type *) 0xf8004010u)	/* Flash Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} FLASH0_ID_type;
#define FLASH0_ID	(*(__far FLASH0_ID_type *) 0xf8002008u)	/* Flash Module Identification Register */
#define FLASH1_ID	(*(__far FLASH0_ID_type *) 0xf8004008u)	/* Flash Module Identification Register */
#define PMU0_ID	(*(__far FLASH0_ID_type *) 0xf8000508u)	/* PMU0 Identification Register */
#define PMU1_ID	(*(__far FLASH0_ID_type *) 0xf8000608u)	/* PMU1 Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN         : 4;	/* DFLASH Margin Selection */
		unsigned int CTRL           : 1;	/* Margin Control Enable */
		unsigned int                : 10;
		unsigned int TRAPDIS        : 1;	/* DFLASH Multiple-Bit Error Trap Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_MARD_type;
#define FLASH0_MARD	(*(__far FLASH0_MARD_type *) 0xf800201cu)	/* Margin Control Register DFLASH */
#define FLASH1_MARD	(*(__far FLASH0_MARD_type *) 0xf800401cu)	/* Margin Control Register DFLASH */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN         : 4;	/* PFLASH Margin Selection */
		unsigned int                : 11;
		unsigned int TRAPDIS        : 1;	/* PFLASH Double-Bit Error Trap Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_MARP_type;
#define FLASH0_MARP	(*(__far FLASH0_MARP_type *) 0xf8002018u)	/* Margin Control Register PFLASH */
#define FLASH1_MARP	(*(__far FLASH0_MARP_type *) 0xf8004018u)	/* Margin Control Register PFLASH */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S1L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S2L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S3L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S4L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S5L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S6L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S7L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S8L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S9L            : 1;	/* Sector n Locked for Write Protection by User0 */
		/* const */ unsigned int S10_S11L       : 1;	/* Sectors 10 and 11 Locked for Write Protection by User0 */
		/* const */ unsigned int S12_S13L       : 1;	/* Sectors 12 and 13 Locked for Write Protection by User0 */
		/* const */ unsigned int S14_S15L       : 1;	/* Sectors 14 and 15 Locked for Write Protection by User0 */
		/* const */ unsigned int S16_S17L       : 1;	/* Reserved: Sectors 16 and 17 Locked for Write Protection by User0 */
		/* const */ unsigned int S18_S19L       : 1;	/* Reserved: Sectors 18 and 19 Locked for Write Protection by User0 */
		/* const */ unsigned int S20_S21L       : 1;	/* Reserved: Sectors 20 and 21 Locked for Write Protection by User0 */
		/* const */ unsigned int S22_S23L       : 1;	/* Reserved: Sectors 22 and 23 Locked for Write Protection by User0 */
		/* const */ unsigned int RES            : 12;	/* Reserved */
		/* const */ unsigned int ADDECC         : 1;	/* Address ECC Configuration */
		/* const */ unsigned int DFEXPRO        : 1;	/* Data Flash Excluded from Read Protection */
		/* const */ unsigned int RPRO           : 1;	/* Read Protection Configuration */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCON0_type;
#define FLASH0_PROCON0	(*(__far FLASH0_PROCON0_type *) 0xf8002020u)	/* Flash Protection Config. User 0 */
#define FLASH1_PROCON0	(*(__far FLASH0_PROCON0_type *) 0xf8004020u)	/* Flash Protection Config. User 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S1L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S2L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S3L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S4L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S5L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S6L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S7L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S8L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S9L            : 1;	/* Sector n Locked for Write Protection by User1 */
		/* const */ unsigned int S10_S11L       : 1;	/* Sectors 10 and 11 Locked for Write Protection by User1 */
		/* const */ unsigned int S12_S13L       : 1;	/* Sectors 12 and 13 Locked for Write Protection by User1 */
		/* const */ unsigned int S14_S15L       : 1;	/* Sectors 14 and 15 Locked for Write Protection by User1 */
		/* const */ unsigned int S16_S17L       : 1;	/* Reserved: Sectors 16 and 17 Locked for Write Protection by User1 */
		/* const */ unsigned int S18_S19L       : 1;	/* Reserved: Sectors 18 and 19 Locked for Write Protection by User1 */
		/* const */ unsigned int S20_S21L       : 1;	/* Reserved: Sectors 20 and 21 Locked for Write Protection by User1 */
		/* const */ unsigned int S22_S23L       : 1;	/* Reserved: Sectors 22 and 23 Locked for Write Protection by User1 */
		/* const */ unsigned int RES            : 6;	/* Reserved */
		/* const */ unsigned int SPREC          : 1;	/* SPREC */
		/* const */ unsigned int ALSEDIS        : 8;	/* ALSE Disable */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCON1_type;
#define FLASH0_PROCON1	(*(__far FLASH0_PROCON1_type *) 0xf8002024u)	/* Flash Protection Config. User 1 */
#define FLASH1_PROCON1	(*(__far FLASH0_PROCON1_type *) 0xf8004024u)	/* Flash Protection Config. User 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S1ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S2ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S3ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S4ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S5ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S6ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S7ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S8ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S9ROM          : 1;	/* Sector n Locked Forever by User2 */
		/* const */ unsigned int S10_S11ROM     : 1;	/* Sectors 10 and 11 Locked Forever by User2 */
		/* const */ unsigned int S12_S13ROM     : 1;	/* Sectors 12 and 13 Locked Forever by User2 */
		/* const */ unsigned int S14_S15ROM     : 1;	/* Sectors 14 and 15 Locked Forever by User2 */
		/* const */ unsigned int S16_S17ROM     : 1;	/* Reserved: Sectors 16 and 17 Locked Forever by User2 */
		/* const */ unsigned int S18_S19ROM     : 1;	/* Reserved: Sectors 18 and 19 Locked Forever by User2 */
		/* const */ unsigned int S20_S21ROM     : 1;	/* Reserved: Sectors 20 and 21 Locked Forever by User2 */
		/* const */ unsigned int S22_S23ROM     : 1;	/* Reserved: Sectors 22 and 23 Locked Forever by User2 */
		/* const */ unsigned int RES            : 13;	/* Reserved */
		/* const */ unsigned int DATM           : 1;	/* Disable ATM */
		/* const */ unsigned int RES31          : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCON2_type;
#define FLASH0_PROCON2	(*(__far FLASH0_PROCON2_type *) 0xf8002028u)	/* Flash Protection Config. User 2 */
#define FLASH1_PROCON2	(*(__far FLASH0_PROCON2_type *) 0xf8004028u)	/* Flash Protection Config. User 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TAG            : 4;	/* Master Tag */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} FLASH0_RDBCFG0_type;
#define FLASH0_RDBCFG0	(*(__far FLASH0_RDBCFG0_type *) 0xf8002040u)	/* Read Buffer Cfg 0 */
#define FLASH0_RDBCFG1	(*(__far FLASH0_RDBCFG0_type *) 0xf8002044u)	/* Read Buffer Cfg 1 */
#define FLASH0_RDBCFG2	(*(__far FLASH0_RDBCFG0_type *) 0xf8002048u)	/* Read Buffer Cfg 2 */
#define FLASH1_RDBCFG0	(*(__far FLASH0_RDBCFG0_type *) 0xf8004040u)	/* Read Buffer Cfg 0 */
#define FLASH1_RDBCFG1	(*(__far FLASH0_RDBCFG0_type *) 0xf8004044u)	/* Read Buffer Cfg 1 */
#define FLASH1_RDBCFG2	(*(__far FLASH0_RDBCFG0_type *) 0xf8004048u)	/* Read Buffer Cfg 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHE            : 1;	/* SHE Semaphore */
		unsigned int                : 1;
		unsigned int S1             : 1;	/* Semaphore x */
		unsigned int S1C            : 1;	/* Semaphore x Clear */
		unsigned int S2             : 1;	/* Semaphore x */
		unsigned int S2C            : 1;	/* Semaphore x Clear */
		unsigned int S3             : 1;	/* Semaphore x */
		unsigned int S3C            : 1;	/* Semaphore x Clear */
		unsigned int S4             : 1;	/* Semaphore x */
		unsigned int S4C            : 1;	/* Semaphore x Clear */
		unsigned int S5             : 1;	/* Semaphore x */
		unsigned int S5C            : 1;	/* Semaphore x Clear */
		unsigned int S6             : 1;	/* Semaphore x */
		unsigned int S6C            : 1;	/* Semaphore x Clear */
		unsigned int S7             : 1;	/* Semaphore x */
		unsigned int S7C            : 1;	/* Semaphore x Clear */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_SEMA_type;
#define FLASH0_SEMA	(*(__far FLASH0_SEMA_type *) 0xf8002030u)	/* Flash Access Semaphore */
#define FLASH1_SEMA	(*(__far FLASH0_SEMA_type *) 0xf8004030u)	/* Flash Access Semaphore */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SIZE           : 30;	/* SHE Bootloader Size */
		/* const */ unsigned int BGD            : 1;	/* Background Secure Boot */
		/* const */ unsigned int SHE            : 1;	/* Secure Boot Enable */
	} B;
	int I;
	unsigned int U;

} FLASH0_SHEBOOT0_type;
#define FLASH0_SHEBOOT0	(*(__far FLASH0_SHEBOOT0_type *) 0xf8002034u)	/* SHE Secure Boot Cfg */
#define FLASH0_SHEBOOT1	(*(__far FLASH0_SHEBOOT0_type *) 0xf8002038u)	/* SHE Secure Boot Cfg */
#define FLASH0_SHEBOOT2	(*(__far FLASH0_SHEBOOT0_type *) 0xf800203cu)	/* SHE Secure Boot Cfg */
#define FLASH1_SHEBOOT0	(*(__far FLASH0_SHEBOOT0_type *) 0xf8004034u)	/* SHE Secure Boot Cfg */
#define FLASH1_SHEBOOT1	(*(__far FLASH0_SHEBOOT0_type *) 0xf8004038u)	/* SHE Secure Boot Cfg */
#define FLASH1_SHEBOOT2	(*(__far FLASH0_SHEBOOT0_type *) 0xf800403cu)	/* SHE Secure Boot Cfg */

typedef volatile union
{
	struct
	{ 
		unsigned int PFDBER         : 1;	/* PFlash DBER */
		unsigned int PFADER         : 1;	/* PFlash Address ECC Error */
		unsigned int RES2           : 1;	/* Reserved */
		unsigned int RES3           : 1;	/* Reserved */
		unsigned int RES4           : 1;	/* Reserved */
		unsigned int SRIADDERR      : 1;	/* SRI Bus Address ECC Error */
		unsigned int SEMVIO         : 1;	/* Semaphore Violation */
		unsigned int                : 1;
		unsigned int PVER           : 1;	/* PFlash Verify Error */
		unsigned int D0VER          : 1;	/* D0Flash Verify Error */
		unsigned int D1VER          : 1;	/* D1Flash Verify Error */
		unsigned int RES11          : 1;	/* Reserved */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} FLASH0_XFSR_type;
#define FLASH0_XFSR	(*(__far FLASH0_XFSR_type *) 0xf800202cu)	/* Extended Flash Status Register */
#define FLASH1_XFSR	(*(__far FLASH0_XFSR_type *) 0xf800402cu)	/* Extended Flash Status Register */


/* LMU */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DISR           : 1;	/* LMU Disable Request Bit */
		/* const */ unsigned __sfrbit32 DISS           : 1;	/* LMU Disable Status Bit */
		/* const */ unsigned __sfrbit32 RES            : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} LMU_CLC_type;
#define LMU_CLC	(*(__far LMU_CLC_type *) 0xf8700800u)	/* LMU Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OLDAEN         : 1;	/* Online Data Acquisition Enabled */
		unsigned __sfrbit32 POLDAEN        : 1;	/* Protection Bit for OLDAEN */
		/* const */ unsigned __sfrbit32 RES0           : 5;	/* Reserved */
		unsigned __sfrbit32 ADDERR         : 1;	/* SRI Address Phase ECC Error */
		unsigned __sfrbit32 PMIC           : 1;	/* Protection Bit for Memory Integrity Control Bits */
		/* const */ unsigned __sfrbit32 RES1           : 1;	/* Reserved */
		unsigned __sfrbit32 DED_EN         : 1;	/* Memory Integrity Dual Error Detection Enable */
		/* const */ unsigned __sfrbit32 RES2           : 1;	/* Reserved */
		unsigned __sfrbit32 ERRDIS         : 1;	/* ECC Error Disable */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		/* const */ unsigned __sfrbit32 RES3           : 1;	/* Reserved */
		unsigned __sfrbit32 DBERR          : 1;	/* Double Bit Error Status */
		/* const */ unsigned __sfrbit32 RES4           : 8;	/* Reserved */
		/* const */ unsigned __sfrbit32 ECCR           : 8;	/* ECC Code for Last Read Access */
	} B;
	int I;
	unsigned int U;

} LMU_MEMCON_type;
#define LMU_MEMCON	(*(__far LMU_MEMCON_type *) 0xf8700804u)	/* LMU Memory Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ID_VALUE       : 32;	/* Module Identification Value */
	} B;
	int I;
	unsigned int U;

} LMU_MODID_type;
#define LMU_MODID	(*(__far LMU_MODID_type *) 0xf8700808u)	/* LMU Module ID Register */


/* OVC */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SHOVEN0        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN1        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN2        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN3        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN4        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN5        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN6        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN7        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN8        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN9        : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN10       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN11       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN12       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN13       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN14       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 SHOVEN15       : 1;	/* Shadow Overlay Enable x */
		unsigned __sfrbit32 OVSTRT         : 1;	/* Overlay Start */
		unsigned __sfrbit32 OVSTP          : 1;	/* Overlay Stop */
		unsigned __sfrbit32 DCINVAL        : 1;	/* Data Cache Invalidate */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OVCONF         : 1;	/* Overlay Configured */
		unsigned __sfrbit32 POVCONF        : 1;	/* Protection Bit for OVCONF */
		unsigned __sfrbit32                : 6;
	} B;
	int I;
	unsigned int U;

} OVC_OCON_type;
#define OVC_OCON	(*(__far OVC_OCON_type *) 0xf87ffbe0u)	/* Overlay Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OVEN           : 1;	/* Overlay Enable */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} OVC_OENABLE_type;
#define OVC_OENABLE	(*(__far OVC_OENABLE_type *) 0xf87ffbe8u)	/* Overlay Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OMASK          : 12;	/* Overlay Address Mask */
		/* const */ unsigned __sfrbit32 ONE            : 11;	/* Fixed ?1? Values */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} OVC_OMASK0_type;
#define OVC_OMASK0	(*(__far OVC_OMASK0_type *) 0xf87ffb28u)	/* Overlay Mask Register 0 */
#define OVC_OMASK1	(*(__far OVC_OMASK0_type *) 0xf87ffb34u)	/* Overlay Mask Register 1 */
#define OVC_OMASK10	(*(__far OVC_OMASK0_type *) 0xf87ffba0u)	/* Overlay Mask Register 10 */
#define OVC_OMASK11	(*(__far OVC_OMASK0_type *) 0xf87ffbacu)	/* Overlay Mask Register 11 */
#define OVC_OMASK12	(*(__far OVC_OMASK0_type *) 0xf87ffbb8u)	/* Overlay Mask Register 12 */
#define OVC_OMASK13	(*(__far OVC_OMASK0_type *) 0xf87ffbc4u)	/* Overlay Mask Register 13 */
#define OVC_OMASK14	(*(__far OVC_OMASK0_type *) 0xf87ffbd0u)	/* Overlay Mask Register 14 */
#define OVC_OMASK15	(*(__far OVC_OMASK0_type *) 0xf87ffbdcu)	/* Overlay Mask Register 15 */
#define OVC_OMASK2	(*(__far OVC_OMASK0_type *) 0xf87ffb40u)	/* Overlay Mask Register 2 */
#define OVC_OMASK3	(*(__far OVC_OMASK0_type *) 0xf87ffb4cu)	/* Overlay Mask Register 3 */
#define OVC_OMASK4	(*(__far OVC_OMASK0_type *) 0xf87ffb58u)	/* Overlay Mask Register 4 */
#define OVC_OMASK5	(*(__far OVC_OMASK0_type *) 0xf87ffb64u)	/* Overlay Mask Register 5 */
#define OVC_OMASK6	(*(__far OVC_OMASK0_type *) 0xf87ffb70u)	/* Overlay Mask Register 6 */
#define OVC_OMASK7	(*(__far OVC_OMASK0_type *) 0xf87ffb7cu)	/* Overlay Mask Register 7 */
#define OVC_OMASK8	(*(__far OVC_OMASK0_type *) 0xf87ffb88u)	/* Overlay Mask Register 8 */
#define OVC_OMASK9	(*(__far OVC_OMASK0_type *) 0xf87ffb94u)	/* Overlay Mask Register 9 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 TBASE          : 23;	/* Target Base */
		/* const */ unsigned __sfrbit32 TSEG           : 4;	/* Target Segment (reserved) */
	} B;
	int I;
	unsigned int U;

} OVC_OTAR0_type;
#define OVC_OTAR0	(*(__far OVC_OTAR0_type *) 0xf87ffb24u)	/* Overlay Target Address Register 0 */
#define OVC_OTAR1	(*(__far OVC_OTAR0_type *) 0xf87ffb30u)	/* Overlay Target Address Register 1 */
#define OVC_OTAR10	(*(__far OVC_OTAR0_type *) 0xf87ffb9cu)	/* Overlay Target Address Register 10 */
#define OVC_OTAR11	(*(__far OVC_OTAR0_type *) 0xf87ffba8u)	/* Overlay Target Address Register 11 */
#define OVC_OTAR12	(*(__far OVC_OTAR0_type *) 0xf87ffbb4u)	/* Overlay Target Address Register 12 */
#define OVC_OTAR13	(*(__far OVC_OTAR0_type *) 0xf87ffbc0u)	/* Overlay Target Address Register 13 */
#define OVC_OTAR14	(*(__far OVC_OTAR0_type *) 0xf87ffbccu)	/* Overlay Target Address Register 14 */
#define OVC_OTAR15	(*(__far OVC_OTAR0_type *) 0xf87ffbd8u)	/* Overlay Target Address Register 15 */
#define OVC_OTAR2	(*(__far OVC_OTAR0_type *) 0xf87ffb3cu)	/* Overlay Target Address Register 2 */
#define OVC_OTAR3	(*(__far OVC_OTAR0_type *) 0xf87ffb48u)	/* Overlay Target Address Register 3 */
#define OVC_OTAR4	(*(__far OVC_OTAR0_type *) 0xf87ffb54u)	/* Overlay Target Address Register 4 */
#define OVC_OTAR5	(*(__far OVC_OTAR0_type *) 0xf87ffb60u)	/* Overlay Target Address Register 5 */
#define OVC_OTAR6	(*(__far OVC_OTAR0_type *) 0xf87ffb6cu)	/* Overlay Target Address Register 6 */
#define OVC_OTAR7	(*(__far OVC_OTAR0_type *) 0xf87ffb78u)	/* Overlay Target Address Register 7 */
#define OVC_OTAR8	(*(__far OVC_OTAR0_type *) 0xf87ffb84u)	/* Overlay Target Address Register 8 */
#define OVC_OTAR9	(*(__far OVC_OTAR0_type *) 0xf87ffb90u)	/* Overlay Target Address Register 9 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OBASE          : 18;	/* Overlay Block Base Address */
		/* const */ unsigned __sfrbit32 FIXVAL         : 5;	/* Fixed Value */
		/* const */ unsigned __sfrbit32 RC0            : 1;	/* Reserved Control Bit */
		unsigned __sfrbit32 EXOMS          : 1;	/* External Overlay Memory Select */
		unsigned __sfrbit32 IEMS           : 1;	/* Internal or Emulation/External Memory Select */
		unsigned __sfrbit32 OVEN           : 1;	/* Overlay Enabled */
	} B;
	int I;
	unsigned int U;

} OVC_RABR0_type;
#define OVC_RABR0	(*(__far OVC_RABR0_type *) 0xf87ffb20u)	/* Redirected Address Base Register 0 */
#define OVC_RABR1	(*(__far OVC_RABR0_type *) 0xf87ffb2cu)	/* Redirected Address Base Register 1 */
#define OVC_RABR10	(*(__far OVC_RABR0_type *) 0xf87ffb98u)	/* Redirected Address Base Register 10 */
#define OVC_RABR11	(*(__far OVC_RABR0_type *) 0xf87ffba4u)	/* Redirected Address Base Register 11 */
#define OVC_RABR12	(*(__far OVC_RABR0_type *) 0xf87ffbb0u)	/* Redirected Address Base Register 12 */
#define OVC_RABR13	(*(__far OVC_RABR0_type *) 0xf87ffbbcu)	/* Redirected Address Base Register 13 */
#define OVC_RABR14	(*(__far OVC_RABR0_type *) 0xf87ffbc8u)	/* Redirected Address Base Register 14 */
#define OVC_RABR15	(*(__far OVC_RABR0_type *) 0xf87ffbd4u)	/* Redirected Address Base Register 15 */
#define OVC_RABR2	(*(__far OVC_RABR0_type *) 0xf87ffb38u)	/* Redirected Address Base Register 2 */
#define OVC_RABR3	(*(__far OVC_RABR0_type *) 0xf87ffb44u)	/* Redirected Address Base Register 3 */
#define OVC_RABR4	(*(__far OVC_RABR0_type *) 0xf87ffb50u)	/* Redirected Address Base Register 4 */
#define OVC_RABR5	(*(__far OVC_RABR0_type *) 0xf87ffb5cu)	/* Redirected Address Base Register 5 */
#define OVC_RABR6	(*(__far OVC_RABR0_type *) 0xf87ffb68u)	/* Redirected Address Base Register 6 */
#define OVC_RABR7	(*(__far OVC_RABR0_type *) 0xf87ffb74u)	/* Redirected Address Base Register 7 */
#define OVC_RABR8	(*(__far OVC_RABR0_type *) 0xf87ffb80u)	/* Redirected Address Base Register 8 */
#define OVC_RABR9	(*(__far OVC_RABR0_type *) 0xf87ffb8cu)	/* Redirected Address Base Register 9 */


/* PORT */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN1            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN2            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN3            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN4            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN5            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN6            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN7            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN8            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN9            : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN10           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN11           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN12           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN13           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN14           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int EN15           : 1;	/* Emergency Stop Enable for Port n Pin x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_ESR_type;
#define P0_ESR	(*(__far P0_ESR_type *) 0xf0000c50u)	/* Port 0 Emergency Stop Register */
#define P13_ESR	(*(__far P0_ESR_type *) 0xf0300150u)	/* Port 13 Emergency Stop Register */
#define P14_ESR	(*(__far P0_ESR_type *) 0xf0300250u)	/* Port 14 Emergency Stop Register */
#define P1_ESR	(*(__far P0_ESR_type *) 0xf0000d50u)	/* Port 1 Emergency Stop Register */
#define P2_ESR	(*(__far P0_ESR_type *) 0xf0000e50u)	/* Port 2 Emergency Stop Register */
#define P3_ESR	(*(__far P0_ESR_type *) 0xf0000f50u)	/* Port 3 Emergency Stop Register */
#define P4_ESR	(*(__far P0_ESR_type *) 0xf0001050u)	/* Port 4 Emergency Stop Register */
#define P5_ESR	(*(__far P0_ESR_type *) 0xf0001150u)	/* Port 5 Emergency Stop Register */
#define P8_ESR	(*(__far P0_ESR_type *) 0xf0001450u)	/* Port 8 Emergency Stop Register */
#define P9_ESR	(*(__far P0_ESR_type *) 0xf0001550u)	/* Port 9 Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P1             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P2             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P3             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P4             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P5             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P6             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P7             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P8             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P9             : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P10            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P11            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P12            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P13            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P14            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int P15            : 1;	/* Port n Input Bit x */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_IN_type;
#define P0_IN	(*(__far P0_IN_type *) 0xf0000c24u)	/* Port 0 Input Register */
#define P10_IN	(*(__far P0_IN_type *) 0xf0001624u)	/* Port 10 Input Register */
#define P11_IN	(*(__far P0_IN_type *) 0xf0001724u)	/* Port 11 Input Register */
#define P12_IN	(*(__far P0_IN_type *) 0xf0300024u)	/* Port 12 Input Register */
#define P13_IN	(*(__far P0_IN_type *) 0xf0300124u)	/* Port 13 Input Register */
#define P14_IN	(*(__far P0_IN_type *) 0xf0300224u)	/* Port 14 Input Register */
#define P15_IN	(*(__far P0_IN_type *) 0xf0300324u)	/* Port 15 Input Register */
#define P16_IN	(*(__far P0_IN_type *) 0xf0300424u)	/* Port 16 Input Register */
#define P17_IN	(*(__far P0_IN_type *) 0xf0300524u)	/* Port 17 Input Register */
#define P18_IN	(*(__far P0_IN_type *) 0xf0300624u)	/* Port 18 Input Register */
#define P1_IN	(*(__far P0_IN_type *) 0xf0000d24u)	/* Port 1 Input Register */
#define P2_IN	(*(__far P0_IN_type *) 0xf0000e24u)	/* Port 2 Input Register */
#define P3_IN	(*(__far P0_IN_type *) 0xf0000f24u)	/* Port 3 Input Register */
#define P4_IN	(*(__far P0_IN_type *) 0xf0001024u)	/* Port 4 Input Register */
#define P5_IN	(*(__far P0_IN_type *) 0xf0001124u)	/* Port 5 Input Register */
#define P6_IN	(*(__far P0_IN_type *) 0xf0001224u)	/* Port 6 Input Register */
#define P7_IN	(*(__far P0_IN_type *) 0xf0001324u)	/* Port 7 Input Register */
#define P8_IN	(*(__far P0_IN_type *) 0xf0001424u)	/* Port 8 Input Register */
#define P9_IN	(*(__far P0_IN_type *) 0xf0001524u)	/* Port 9 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 4;
		unsigned int PC1            : 4;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 4;
		unsigned int PC2            : 4;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 4;
		unsigned int PC3            : 4;	/* Port Control for Port n Pin 0 to 3 */
	} B;
	int I;
	unsigned int U;

} P0_IOCR0_type;
#define P0_IOCR0	(*(__far P0_IOCR0_type *) 0xf0000c10u)	/* Port 0 Input/Output Control Register 0 */
#define P10_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001610u)	/* Port 10 Input/Output Control Register 0 */
#define P11_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001710u)	/* Port 11 Input/Output Control Register 0 */
#define P12_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300010u)	/* Port 12 Input/Output Control Register 0 */
#define P13_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300110u)	/* Port 13 Input/Output Control Register 0 */
#define P14_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300210u)	/* Port 14 Input/Output Control Register 0 */
#define P15_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300310u)	/* Port 15 Input/Output Control Register 0 */
#define P16_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300410u)	/* Port 16 Input/Output Control Register 0 */
#define P18_IOCR0	(*(__far P0_IOCR0_type *) 0xf0300610u)	/* Port 18 Input/Output Control Register 0 */
#define P1_IOCR0	(*(__far P0_IOCR0_type *) 0xf0000d10u)	/* Port 1 Input/Output Control Register 0 */
#define P3_IOCR0	(*(__far P0_IOCR0_type *) 0xf0000f10u)	/* Port 3 Input/Output Control Register 0 */
#define P4_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001010u)	/* Port 4 Input/Output Control Register 0 */
#define P5_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001110u)	/* Port 5 Input/Output Control Register 0 */
#define P6_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001210u)	/* Port 6 Input/Output Control Register 0 */
#define P7_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001310u)	/* Port 7 Input/Output Control Register 0 */
#define P8_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001410u)	/* Port 8 Input/Output Control Register 0 */
#define P9_IOCR0	(*(__far P0_IOCR0_type *) 0xf0001510u)	/* Port 9 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;	/* Port Control for Port n Pin 12 to 15 */
		unsigned int                : 4;
		unsigned int PC13           : 4;	/* Port Control for Port n Pin 12 to 15 */
		unsigned int                : 4;
		unsigned int PC14           : 4;	/* Port Control for Port n Pin 12 to 15 */
		unsigned int                : 4;
		unsigned int PC15           : 4;	/* Port Control for Port n Pin 12 to 15 */
	} B;
	int I;
	unsigned int U;

} P0_IOCR12_type;
#define P0_IOCR12	(*(__far P0_IOCR12_type *) 0xf0000c1cu)	/* Port 0 Input/Output Control Register 12 */
#define P11_IOCR12	(*(__far P0_IOCR12_type *) 0xf000171cu)	/* Port 11 Input/Output Control Register 12 */
#define P13_IOCR12	(*(__far P0_IOCR12_type *) 0xf030011cu)	/* Port 13 Input/Output Control Register 12 */
#define P14_IOCR12	(*(__far P0_IOCR12_type *) 0xf030021cu)	/* Port 14 Input/Output Control Register 12 */
#define P15_IOCR12	(*(__far P0_IOCR12_type *) 0xf030031cu)	/* Port 15 Input/Output Control Register 12 */
#define P1_IOCR12	(*(__far P0_IOCR12_type *) 0xf0000d1cu)	/* Port 1 Input/Output Control Register 12 */
#define P2_IOCR12	(*(__far P0_IOCR12_type *) 0xf0000e1cu)	/* Port 2 Input/Output Control Register 12 */
#define P3_IOCR12	(*(__far P0_IOCR12_type *) 0xf0000f1cu)	/* Port 3 Input/Output Control Register 12 */
#define P4_IOCR12	(*(__far P0_IOCR12_type *) 0xf000101cu)	/* Port 4 Input/Output Control Register 12 */
#define P5_IOCR12	(*(__far P0_IOCR12_type *) 0xf000111cu)	/* Port 5 Input/Output Control Register 12 */
#define P6_IOCR12	(*(__far P0_IOCR12_type *) 0xf000121cu)	/* Port 6 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 4;
		unsigned int PC5            : 4;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 4;
		unsigned int PC6            : 4;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 4;
		unsigned int PC7            : 4;	/* Port Control for Port n Pin 4 to 7 */
	} B;
	int I;
	unsigned int U;

} P0_IOCR4_type;
#define P0_IOCR4	(*(__far P0_IOCR4_type *) 0xf0000c14u)	/* Port 0 Input/Output Control Register 4 */
#define P10_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001614u)	/* Port 10 Input/Output Control Register 4 */
#define P11_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001714u)	/* Port 11 Input/Output Control Register 4 */
#define P12_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300014u)	/* Port 12 Input/Output Control Register 4 */
#define P13_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300114u)	/* Port 13 Input/Output Control Register 4 */
#define P14_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300214u)	/* Port 14 Input/Output Control Register 4 */
#define P15_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300314u)	/* Port 15 Input/Output Control Register 4 */
#define P16_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300414u)	/* Port 16 Input/Output Control Register 4 */
#define P18_IOCR4	(*(__far P0_IOCR4_type *) 0xf0300614u)	/* Port 18 Input/Output Control Register 4 */
#define P1_IOCR4	(*(__far P0_IOCR4_type *) 0xf0000d14u)	/* Port 1 Input/Output Control Register 4 */
#define P2_IOCR4	(*(__far P0_IOCR4_type *) 0xf0000e14u)	/* Port 2 Input/Output Control Register 4 */
#define P3_IOCR4	(*(__far P0_IOCR4_type *) 0xf0000f14u)	/* Port 3 Input/Output Control Register 4 */
#define P4_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001014u)	/* Port 4 Input/Output Control Register 4 */
#define P5_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001114u)	/* Port 5 Input/Output Control Register 4 */
#define P6_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001214u)	/* Port 6 Input/Output Control Register 4 */
#define P7_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001314u)	/* Port 7 Input/Output Control Register 4 */
#define P8_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001414u)	/* Port 8 Input/Output Control Register 4 */
#define P9_IOCR4	(*(__far P0_IOCR4_type *) 0xf0001514u)	/* Port 9 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 4;
		unsigned int PC9            : 4;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 4;
		unsigned int PC10           : 4;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 4;
		unsigned int PC11           : 4;	/* Port Control for Port n Pin 8 to 11 */
	} B;
	int I;
	unsigned int U;

} P0_IOCR8_type;
#define P0_IOCR8	(*(__far P0_IOCR8_type *) 0xf0000c18u)	/* Port 0 Input/Output Control Register 8 */
#define P11_IOCR8	(*(__far P0_IOCR8_type *) 0xf0001718u)	/* Port 11Input/Output Control Register 8 */
#define P13_IOCR8	(*(__far P0_IOCR8_type *) 0xf0300118u)	/* Port 13 Input/Output Control Register 8 */
#define P14_IOCR8	(*(__far P0_IOCR8_type *) 0xf0300218u)	/* Port 14 Input/Output Control Register 8 */
#define P15_IOCR8	(*(__far P0_IOCR8_type *) 0xf0300318u)	/* Port 15 Input/Output Control Register 8 */
#define P16_IOCR8	(*(__far P0_IOCR8_type *) 0xf0300418u)	/* Port 16 Input/Output Control Register 8 */
#define P1_IOCR8	(*(__far P0_IOCR8_type *) 0xf0000d18u)	/* Port 1 Input/Output Control Register 8 */
#define P2_IOCR8	(*(__far P0_IOCR8_type *) 0xf0000e18u)	/* Port 2 Input/Output Control Register 8 */
#define P3_IOCR8	(*(__far P0_IOCR8_type *) 0xf0000f18u)	/* Port 3 Input/Output Control Register 8 */
#define P4_IOCR8	(*(__far P0_IOCR8_type *) 0xf0001018u)	/* Port 4 Input/Output Control Register 8 */
#define P5_IOCR8	(*(__far P0_IOCR8_type *) 0xf0001118u)	/* Port 5 Input/Output Control Register 8 */
#define P6_IOCR8	(*(__far P0_IOCR8_type *) 0xf0001218u)	/* Port 6 Input/Output Control Register 8 */
#define P9_IOCR8	(*(__far P0_IOCR8_type *) 0xf0001518u)	/* Port 9 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* Port n Set Bit x */
		unsigned int PS1            : 1;	/* Port n Set Bit x */
		unsigned int PS2            : 1;	/* Port n Set Bit x */
		unsigned int PS3            : 1;	/* Port n Set Bit x */
		unsigned int PS4            : 1;	/* Port n Set Bit x */
		unsigned int PS5            : 1;	/* Port n Set Bit x */
		unsigned int PS6            : 1;	/* Port n Set Bit x */
		unsigned int PS7            : 1;	/* Port n Set Bit x */
		unsigned int PS8            : 1;	/* Port n Set Bit x */
		unsigned int PS9            : 1;	/* Port n Set Bit x */
		unsigned int PS10           : 1;	/* Port n Set Bit x */
		unsigned int PS11           : 1;	/* Port n Set Bit x */
		unsigned int PS12           : 1;	/* Port n Set Bit x */
		unsigned int PS13           : 1;	/* Port n Set Bit x */
		unsigned int PS14           : 1;	/* Port n Set Bit x */
		unsigned int PS15           : 1;	/* Port n Set Bit x */
		unsigned int PR0            : 1;	/* Port n Reset Bit x */
		unsigned int PR1            : 1;	/* Port n Reset Bit x */
		unsigned int PR2            : 1;	/* Port n Reset Bit x */
		unsigned int PR3            : 1;	/* Port n Reset Bit x */
		unsigned int PR4            : 1;	/* Port n Reset Bit x */
		unsigned int PR5            : 1;	/* Port n Reset Bit x */
		unsigned int PR6            : 1;	/* Port n Reset Bit x */
		unsigned int PR7            : 1;	/* Port n Reset Bit x */
		unsigned int PR8            : 1;	/* Port n Reset Bit x */
		unsigned int PR9            : 1;	/* Port n Reset Bit x */
		unsigned int PR10           : 1;	/* Port n Reset Bit x */
		unsigned int PR11           : 1;	/* Port n Reset Bit x */
		unsigned int PR12           : 1;	/* Port n Reset Bit x */
		unsigned int PR13           : 1;	/* Port n Reset Bit x */
		unsigned int PR14           : 1;	/* Port n Reset Bit x */
		unsigned int PR15           : 1;	/* Port n Reset Bit x */
	} B;
	int I;
	unsigned int U;

} P0_OMR_type;
#define P0_OMR	(*(__far P0_OMR_type *) 0xf0000c04u)	/* Port 0 Output Modification Register */
#define P10_OMR	(*(__far P0_OMR_type *) 0xf0001604u)	/* Port 10 Output Modification Register */
#define P11_OMR	(*(__far P0_OMR_type *) 0xf0001704u)	/* Port 11 Output Modification Register */
#define P12_OMR	(*(__far P0_OMR_type *) 0xf0300004u)	/* Port 12 Output Modification Register */
#define P13_OMR	(*(__far P0_OMR_type *) 0xf0300104u)	/* Port 13 Output Modification Register */
#define P14_OMR	(*(__far P0_OMR_type *) 0xf0300204u)	/* Port 14 Output Modification Register */
#define P15_OMR	(*(__far P0_OMR_type *) 0xf0300304u)	/* Port 15 Output Modification Register */
#define P16_OMR	(*(__far P0_OMR_type *) 0xf0300404u)	/* Port 16 Output Modification Register */
#define P18_OMR	(*(__far P0_OMR_type *) 0xf0300604u)	/* Port 18 Output Modification Register */
#define P1_OMR	(*(__far P0_OMR_type *) 0xf0000d04u)	/* Port 1 Output Modification Register */
#define P2_OMR	(*(__far P0_OMR_type *) 0xf0000e04u)	/* Port 2 Output Modification Register */
#define P3_OMR	(*(__far P0_OMR_type *) 0xf0000f04u)	/* Port 3 Output Modification Register */
#define P4_OMR	(*(__far P0_OMR_type *) 0xf0001004u)	/* Port 4 Output Modification Register */
#define P5_OMR	(*(__far P0_OMR_type *) 0xf0001104u)	/* Port 5 Output Modification Register */
#define P6_OMR	(*(__far P0_OMR_type *) 0xf0001204u)	/* Port 6 Output Modification Register */
#define P7_OMR	(*(__far P0_OMR_type *) 0xf0001304u)	/* Port 7 Output Modification Register */
#define P8_OMR	(*(__far P0_OMR_type *) 0xf0001404u)	/* Port 8 Output Modification Register */
#define P9_OMR	(*(__far P0_OMR_type *) 0xf0001504u)	/* Port 9 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;	/* Port n Output Bit x */
		unsigned int P1             : 1;	/* Port n Output Bit x */
		unsigned int P2             : 1;	/* Port n Output Bit x */
		unsigned int P3             : 1;	/* Port n Output Bit x */
		unsigned int P4             : 1;	/* Port n Output Bit x */
		unsigned int P5             : 1;	/* Port n Output Bit x */
		unsigned int P6             : 1;	/* Port n Output Bit x */
		unsigned int P7             : 1;	/* Port n Output Bit x */
		unsigned int P8             : 1;	/* Port n Output Bit x */
		unsigned int P9             : 1;	/* Port n Output Bit x */
		unsigned int P10            : 1;	/* Port n Output Bit x */
		unsigned int P11            : 1;	/* Port n Output Bit x */
		unsigned int P12            : 1;	/* Port n Output Bit x */
		unsigned int P13            : 1;	/* Port n Output Bit x */
		unsigned int P14            : 1;	/* Port n Output Bit x */
		unsigned int P15            : 1;	/* Port n Output Bit x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_OUT_type;
#define P0_OUT	(*(__far P0_OUT_type *) 0xf0000c00u)	/* Port 0 Output Register */
#define P10_OUT	(*(__far P0_OUT_type *) 0xf0001600u)	/* Port 10 Output Register */
#define P11_OUT	(*(__far P0_OUT_type *) 0xf0001700u)	/* Port 11 Output Register */
#define P12_OUT	(*(__far P0_OUT_type *) 0xf0300000u)	/* Port 12 Output Register */
#define P13_OUT	(*(__far P0_OUT_type *) 0xf0300100u)	/* Port 13 Output Register */
#define P14_OUT	(*(__far P0_OUT_type *) 0xf0300200u)	/* Port 14 Output Register */
#define P15_OUT	(*(__far P0_OUT_type *) 0xf0300300u)	/* Port 15 Output Register */
#define P16_OUT	(*(__far P0_OUT_type *) 0xf0300400u)	/* Port 16 Output Register */
#define P18_OUT	(*(__far P0_OUT_type *) 0xf0300600u)	/* Port 18 Output Register */
#define P1_OUT	(*(__far P0_OUT_type *) 0xf0000d00u)	/* Port 1 Output Register */
#define P2_OUT	(*(__far P0_OUT_type *) 0xf0000e00u)	/* Port 2 Output Register */
#define P3_OUT	(*(__far P0_OUT_type *) 0xf0000f00u)	/* Port 3 Output Register */
#define P4_OUT	(*(__far P0_OUT_type *) 0xf0001000u)	/* Port 4 Output Register */
#define P5_OUT	(*(__far P0_OUT_type *) 0xf0001100u)	/* Port 5 Output Register */
#define P6_OUT	(*(__far P0_OUT_type *) 0xf0001200u)	/* Port 6 Output Register */
#define P7_OUT	(*(__far P0_OUT_type *) 0xf0001300u)	/* Port 7 Output Register */
#define P8_OUT	(*(__far P0_OUT_type *) 0xf0001400u)	/* Port 8 Output Register */
#define P9_OUT	(*(__far P0_OUT_type *) 0xf0001500u)	/* Port 9 Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Pn.0 */
		unsigned int                : 1;
		unsigned int PD1            : 3;	/* Pad Driver Mode for Pn.1 */
		unsigned int                : 1;
		unsigned int PD2            : 3;	/* Pad Driver Mode for Pn.2 */
		unsigned int                : 1;
		unsigned int PD3            : 3;	/* Pad Driver Mode for Pn.3 */
		unsigned int                : 1;
		unsigned int PD4            : 3;	/* Pad Driver Mode for Pn.4 */
		unsigned int                : 1;
		unsigned int PD5            : 3;	/* Pad Driver Mode for Pn.5 */
		unsigned int                : 1;
		unsigned int PD6            : 3;	/* Pad Driver Mode for Pn.6 */
		unsigned int                : 1;
		unsigned int PD7            : 3;	/* Pad Driver Mode for Pn.7 */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P0_PDR0_type;
#define P0_PDR0	(*(__far P0_PDR0_type *) 0xf0000c40u)	/* Port 0 Pad Driver Mode 0 Register */
#define P11_PDR0	(*(__far P0_PDR0_type *) 0xf0001740u)	/* Port 11 Pad Driver Mode 0 Register */
#define P12_PDR0	(*(__far P0_PDR0_type *) 0xf0300040u)	/* Port 12 Pad Driver Mode 0 Register */
#define P13_PDR0	(*(__far P0_PDR0_type *) 0xf0300140u)	/* Port 13 Pad Driver Mode 0 Register */
#define P14_PDR0	(*(__far P0_PDR0_type *) 0xf0300240u)	/* Port 14 Pad Driver Mode 0 Register */
#define P15_PDR0	(*(__far P0_PDR0_type *) 0xf0300340u)	/* Port 15 Pad Driver Mode 0 Register */
#define P16_PDR0	(*(__far P0_PDR0_type *) 0xf0300440u)	/* Port 16 Pad Driver Mode 0 Register */
#define P18_PDR0	(*(__far P0_PDR0_type *) 0xf0300640u)	/* Port 18 Pad Driver Mode 0 Register */
#define P1_PDR0	(*(__far P0_PDR0_type *) 0xf0000d40u)	/* Port 1 Pad Driver Mode 0 Register */
#define P3_PDR0	(*(__far P0_PDR0_type *) 0xf0000f40u)	/* Port 3 Pad Driver Mode 0 Register */
#define P4_PDR0	(*(__far P0_PDR0_type *) 0xf0001040u)	/* Port 4 Pad Driver Mode 0 Register */
#define P5_PDR0	(*(__far P0_PDR0_type *) 0xf0001140u)	/* Port 5 Pad Driver Mode 0 Register */
#define P7_PDR0	(*(__far P0_PDR0_type *) 0xf0001340u)	/* Port 7 Pad Driver Mode 0 Register */
#define P8_PDR0	(*(__far P0_PDR0_type *) 0xf0001440u)	/* Port 8 Pad Driver Mode 0 Register */
#define P9_PDR0	(*(__far P0_PDR0_type *) 0xf0001540u)	/* Port 9 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Pn.8 */
		unsigned int                : 1;
		unsigned int PD9            : 3;	/* Pad Driver Mode for Pn.9 */
		unsigned int                : 1;
		unsigned int PD10           : 3;	/* Pad Driver Mode for Pn.10 */
		unsigned int                : 1;
		unsigned int PD11           : 3;	/* Pad Driver Mode for Pn.11 */
		unsigned int                : 1;
		unsigned int PD12           : 3;	/* Pad Driver Mode for Pn.12 */
		unsigned int                : 1;
		unsigned int PD13           : 3;	/* Pad Driver Mode for Pn.13 */
		unsigned int                : 1;
		unsigned int PD14           : 3;	/* Pad Driver Mode for Pn.14 */
		unsigned int                : 1;
		unsigned int PD15           : 3;	/* Pad Driver Mode for Pn.15 */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P0_PDR1_type;
#define P0_PDR1	(*(__far P0_PDR1_type *) 0xf0000c44u)	/* Port 0 Pad Driver Mode 1 Register */
#define P11_PDR1	(*(__far P0_PDR1_type *) 0xf0001744u)	/* Port 11 Pad Driver Mode 1 Register */
#define P13_PDR1	(*(__far P0_PDR1_type *) 0xf0300144u)	/* Port 13 Pad Driver Mode 1 Register */
#define P14_PDR1	(*(__far P0_PDR1_type *) 0xf0300244u)	/* Port 14 Pad Driver Mode 1 Register */
#define P15_PDR1	(*(__far P0_PDR1_type *) 0xf0300344u)	/* Port 15 Pad Driver Mode 1 Register */
#define P1_PDR1	(*(__far P0_PDR1_type *) 0xf0000d44u)	/* Port 1 Pad Driver Mode 1 Register */
#define P2_PDR1	(*(__far P0_PDR1_type *) 0xf0000e44u)	/* Port 2 Pad Driver Mode 1 Register */
#define P3_PDR1	(*(__far P0_PDR1_type *) 0xf0000f44u)	/* Port 3 Pad Driver Mode 1 Register */
#define P4_PDR1	(*(__far P0_PDR1_type *) 0xf0001044u)	/* Port 4 Pad Driver Mode 1 Register */
#define P5_PDR1	(*(__far P0_PDR1_type *) 0xf0001144u)	/* Port 5 Pad Driver Mode 1 Register */
#define P6_PDR1	(*(__far P0_PDR1_type *) 0xf0001244u)	/* Port 6 Pad Driver Mode 1 Register */
#define P8_PDR1	(*(__far P0_PDR1_type *) 0xf0001444u)	/* Port 8 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for P10.0 */
		unsigned int                : 1;
		unsigned int PD1            : 3;	/* Pad Driver Mode for P10.1 */
		unsigned int                : 1;
		unsigned int PD2            : 3;	/* Pad Driver Mode for P10.2 */
		unsigned int                : 1;
		unsigned int PD3            : 3;	/* Pad Driver Mode for P10.3 */
		unsigned int                : 1;
		unsigned int PD4            : 3;	/* Pad Driver Mode for P10.4 */
		unsigned int                : 1;
		unsigned int PD5            : 3;	/* Pad Driver Mode for P10.5 */
		unsigned int                : 1;
		unsigned int PD6            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD7            : 3;	/* Reserved */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P10_PDR0_type;
#define P10_PDR0	(*(__far P10_PDR0_type *) 0xf0001640u)	/* Port 10 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;	/* Port Control for P16.12 */
		unsigned int                : 4;
		unsigned int PC13           : 4;	/* Reserved */
		unsigned int                : 4;
		unsigned int PC14           : 4;	/* Reserved */
		unsigned int                : 4;
		unsigned int PC15           : 4;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P16_IOCR12_type;
#define P16_IOCR12	(*(__far P16_IOCR12_type *) 0xf030041cu)	/* Port 16 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for P16.8 */
		unsigned int                : 1;
		unsigned int PD9            : 3;	/* Pad Driver Mode for P16.9 */
		unsigned int                : 1;
		unsigned int PD10           : 3;	/* Pad Driver Mode for P16.10 */
		unsigned int                : 1;
		unsigned int PD11           : 3;	/* Pad Driver Mode for P16.11 */
		unsigned int                : 1;
		unsigned int PD12           : 3;	/* Pad Driver Mode for P16.12 */
		unsigned int                : 1;
		unsigned int PD13           : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD13_7         : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD13_8         : 3;	/* Reserved */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P16_PDR1_type;
#define P16_PDR1	(*(__far P16_PDR1_type *) 0xf0300444u)	/* Port 16 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC1            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC2            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC3            : 4;	/* Port Control for Port n Pin x */
	} B;
	int I;
	unsigned int U;

} P17_IOCR0_type;
#define P17_IOCR0	(*(__far P17_IOCR0_type *) 0xf0300510u)	/* Port 17 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC13           : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC14           : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC15           : 4;	/* Port Control for Port n Pin x */
	} B;
	int I;
	unsigned int U;

} P17_IOCR12_type;
#define P17_IOCR12	(*(__far P17_IOCR12_type *) 0xf030051cu)	/* Port 17 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC5            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC6            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC7            : 4;	/* Port Control for Port n Pin x */
	} B;
	int I;
	unsigned int U;

} P17_IOCR4_type;
#define P17_IOCR4	(*(__far P17_IOCR4_type *) 0xf0300514u)	/* Port 17 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC9            : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC10           : 4;	/* Port Control for Port n Pin x */
		unsigned int                : 4;
		unsigned int PC11           : 4;	/* Port Control for Port n Pin x */
	} B;
	int I;
	unsigned int U;

} P17_IOCR8_type;
#define P17_IOCR8	(*(__far P17_IOCR8_type *) 0xf0300518u)	/* Port 17 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int PDIS0          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS1          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS2          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS3          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS4          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS5          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS6          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS7          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS8          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS9          : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS10         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS11         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS12         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS13         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS14         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int PDIS15         : 1;	/* Pad Disable for Port n Pin x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P17_PDISC_type;
#define P17_PDISC	(*(__far P17_PDISC_type *) 0xf0300560u)	/* Port 17 Pin Function Decision Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;	/* Reserved */
		unsigned int                : 4;
		unsigned int PC1            : 4;	/* Reserved */
		unsigned int                : 4;
		unsigned int PC2            : 4;	/* Port Control for Port 2.2 */
		unsigned int                : 4;
		unsigned int PC3            : 4;	/* Port Control for Port 2.3 */
	} B;
	int I;
	unsigned int U;

} P2_IOCR0_type;
#define P2_IOCR0	(*(__far P2_IOCR0_type *) 0xf0000e10u)	/* Port 2 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD1            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD2            : 3;	/* Pad Driver Mode for P2.2 */
		unsigned int                : 1;
		unsigned int PD3            : 3;	/* Pad Driver Mode for P2.3 */
		unsigned int                : 1;
		unsigned int PD4            : 3;	/* Pad Driver Mode for P2.4 */
		unsigned int                : 1;
		unsigned int PD5            : 3;	/* Pad Driver Mode for P2.5 */
		unsigned int                : 1;
		unsigned int PD6            : 3;	/* Pad Driver Mode for P2.6 */
		unsigned int                : 1;
		unsigned int PD7            : 3;	/* Pad Driver Mode for P2.7 */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P2_PDR0_type;
#define P2_PDR0	(*(__far P2_PDR0_type *) 0xf0000e40u)	/* Port 2 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD1            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD2            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD3            : 3;	/* Reserved */
		unsigned int                : 1;
		unsigned int PD4            : 3;	/* Pad Driver Mode for P6.4 */
		unsigned int                : 1;
		unsigned int PD5            : 3;	/* Pad Driver Mode for P6.5 */
		unsigned int                : 1;
		unsigned int PD6            : 3;	/* Pad Driver Mode for P6.6 */
		unsigned int                : 1;
		unsigned int PD7            : 3;	/* Pad Driver Mode for P6.7 */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P6_PDR0_type;
#define P6_PDR0	(*(__far P6_PDR0_type *) 0xf0001240u)	/* Port 6 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;	/* Port Control for P9.12 */
		unsigned int                : 4;
		unsigned int PC13           : 4;	/* Port Control for P9.13 */
		unsigned int                : 4;
		unsigned int PC14           : 4;	/* Port Control for P9.14 */
		unsigned int                : 4;
		unsigned int PC15           : 4;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P9_IOCR12_type;
#define P9_IOCR12	(*(__far P9_IOCR12_type *) 0xf000151cu)	/* Port 9 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for P9.8 */
		unsigned int                : 1;
		unsigned int PD9            : 3;	/* Pad Driver Mode for P9.9 */
		unsigned int                : 1;
		unsigned int PD10           : 3;	/* Pad Driver Mode for P9.10 */
		unsigned int                : 1;
		unsigned int PD11           : 3;	/* Pad Driver Mode for P9.11 */
		unsigned int                : 1;
		unsigned int PD12           : 3;	/* Pad Driver Mode for P9.12 */
		unsigned int                : 1;
		unsigned int PD13           : 3;	/* Pad Driver Mode for P9.13 */
		unsigned int                : 1;
		unsigned int PD14           : 3;	/* Pad Driver Mode for P9.14 */
		unsigned int                : 1;
		unsigned int PD15           : 3;	/* Reserved */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P9_PDR1_type;
#define P9_PDR1	(*(__far P9_PDR1_type *) 0xf0001544u)	/* Port 9 Pad Driver Mode 1 Register */


/* PCP2 */
#define PCP_RAM_BASE	0xF0050000	/* PCP Parameter Memory Start Address */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CNT1           : 12;	/* Outer Loop count for COPY Instruction or EXIT Instruction */
		unsigned __sfrbit32 GEN1           : 1;	/* General-use */
		unsigned __sfrbit32 GEN2           : 1;	/* General-use */
		unsigned __sfrbit32 TOS            : 2;	/* Type Of Service for EXIT Interrupt */
		unsigned __sfrbit32 SRPN           : 8;	/* Service Request Priority Number for EXIT Interrupt */
		unsigned __sfrbit32 CPPN           : 8;	/* PCP Priority Number Posted to PICU */
	} B;
	int I;
	unsigned int U;

} PCP_GPR6_type;

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 Z              : 1;	/* Zero flag */
		unsigned __sfrbit32 N              : 1;	/* Negative flag */
		unsigned __sfrbit32 C              : 1;	/* Carry flag */
		unsigned __sfrbit32 V              : 1;	/* Overflow flag */
		unsigned __sfrbit32 CNZ            : 1;	/* Outer Loop Counter 1 Zero Flag */
		unsigned __sfrbit32 IEN            : 1;	/* Enable Interrupt of Channel */
		unsigned __sfrbit32 CEN            : 1;	/* Channel Enable Control Bit */
		unsigned __sfrbit32 RES1           : 1;	/* Reserved */
		unsigned __sfrbit32 DPTR           : 8;	/* Data Pointer Segment Address for PRAM accesses */
		unsigned __sfrbit32 RES2           : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_GPR7_type;

typedef volatile struct
{
	PCP_GPR7_type R7;	/* General Purpose Register R7 */
	PCP_GPR6_type R6;	/* General Purpose Register R6 */
	unsigned int  R5;	/* General Purpose Register R5 */
	unsigned int  R4;	/* General Purpose Register R4 */
	unsigned int  R3;	/* General Purpose Register R3 */
	unsigned int  R2;	/* General Purpose Register R2 */
	unsigned int  R1;	/* General Purpose Register R1 */
	unsigned int  R0;	/* General Purpose Register R0 */

} PCP_CONTEXT_type;
/* PCP Channel n - full context */
#define	PCP_CONTEXT(n)	(*(PCP_CONTEXT_type*) (PCP_RAM_BASE + sizeof(PCP_CONTEXT_type) * (n)))

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 15;	/* Reserved */
		unsigned __sfrbit32 PCGDIS         : 1;	/* Clock Gating Disable Bit */
		/* const */ unsigned __sfrbit32 RES_3          : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_CLC_type;
#define PCP_CLC	(*(__far PCP_CLC_type *) 0xf0043f00u)	/* PCP Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 31;	/* Reserved */
		unsigned __sfrbit32 EN             : 1;	/* Register Protection Enable */
	} B;
	int I;
	unsigned int U;

} PCP_CPROT_type;
#define PCP_CPROT	(*(__far PCP_CPROT_type *) 0xf0043f74u)	/* CMEM Protection Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN             : 1;	/* PCP Enable */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		/* const */ unsigned __sfrbit32 RS             : 1;	/* PCP Run/Stop Status Flag */
		/* const */ unsigned __sfrbit32 RES_4          : 1;	/* Reserved */
		unsigned __sfrbit32 RCB            : 1;	/* Channel Start Mode Control */
		unsigned __sfrbit32 EIE            : 1;	/* Endinit Enable */
		unsigned __sfrbit32 CS             : 2;	/* Context Size Selection */
		unsigned __sfrbit32 PPE            : 1;	/* PRAM Partitioning Enable */
		unsigned __sfrbit32 PPS            : 7;	/* PRAM Partition Size */
		unsigned __sfrbit32 CWE            : 1;	/* Channel Watchdog Enable */
		unsigned __sfrbit32 CWT            : 7;	/* Channel Watchdog Threshold */
		unsigned __sfrbit32 ESR            : 8;	/* Error Service Request Number */
	} B;
	int I;
	unsigned int U;

} PCP_CS_type;
#define PCP_CS	(*(__far PCP_CS_type *) 0xf0043f10u)	/* PCP Control/Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 BER            : 1;	/* Bus Error Flag */
		/* const */ unsigned __sfrbit32 IOP            : 1;	/* Invalid Opcode */
		/* const */ unsigned __sfrbit32 DCR            : 1;	/* Disabled Channel Request Flag */
		/* const */ unsigned __sfrbit32 IAE            : 1;	/* Instruction Address Error */
		/* const */ unsigned __sfrbit32 DBE            : 1;	/* Debug Event Flag */
		/* const */ unsigned __sfrbit32 ME             : 1;	/* Memory Error */
		/* const */ unsigned __sfrbit32 CWD            : 1;	/* Channel Watchdog Triggered */
		/* const */ unsigned __sfrbit32 PPC            : 1;	/* PRAM Partitioning Check */
		/* const */ unsigned __sfrbit32 EPN            : 8;	/* Error Service Request Priority Number */
		/* const */ unsigned __sfrbit32 EPC            : 16;	/* Error PC */
	} B;
	int I;
	unsigned int U;

} PCP_ES_type;
#define PCP_ES	(*(__far PCP_ES_type *) 0xf0043f14u)	/* PCP Error/Debug Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BASE           : 24;	/* Window Base Address */
		unsigned __sfrbit32 SIZE           : 5;	/* Window Size */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		unsigned __sfrbit32 EX             : 1;	/* Window Mode */
		unsigned __sfrbit32 EN             : 1;	/* FPI Protection Enable */
	} B;
	int I;
	unsigned int U;

} PCP_FWWIN_type;
#define PCP_FWWIN	(*(__far PCP_FWWIN_type *) 0xf0043f7cu)	/* FPI Write Window Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 P0T            : 2;	/* PCP Interrupt Bus 0 TOS Mapping */
		/* const */ unsigned __sfrbit32 P1T            : 2;	/* PCP Interrupt Bus 1 TOS Mapping */
		/* const */ unsigned __sfrbit32 P2T            : 2;	/* PCP Interrupt Bus 2 TOS Mapping */
		/* const */ unsigned __sfrbit32 P3T            : 2;	/* PCP Interrupt Bus 3 TOS Mapping */
		/* const */ unsigned __sfrbit32 IP0E           : 1;	/* PCP Interrupt Bus 0 Enable */
		/* const */ unsigned __sfrbit32 IP1E           : 1;	/* PCP Interrupt Bus 1 Enable */
		/* const */ unsigned __sfrbit32 IP2E           : 1;	/* PCP Interrupt Bus 2 Enable */
		/* const */ unsigned __sfrbit32 IP3E           : 1;	/* PCP Interrupt Bus 3 Enable */
		/* const */ unsigned __sfrbit32 RES            : 20;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_ICON_type;
#define PCP_ICON	(*(__far PCP_ICON_type *) 0xf0043f28u)	/* PCP Interrupt Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CPPN           : 8;	/* Current PCP Priority Number */
		/* const */ unsigned __sfrbit32 IE             : 1;	/* Reserved */
		/* const */ unsigned __sfrbit32 RES            : 7;	/* Reserved */
		/* const */ unsigned __sfrbit32 PIPN           : 8;	/* Pending Interrupt Priority Number */
		unsigned __sfrbit32 PARBCYC        : 2;	/* Number of Arbitration Cycles Control */
		unsigned __sfrbit32 PONECYC        : 1;	/* Clocks per Arbitration Cycle Control */
		/* const */ unsigned __sfrbit32 RES_7          : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_ICR_type;
#define PCP_ICR	(*(__far PCP_ICR_type *) 0xf0043f20u)	/* PCP Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 REVNUM         : 8;	/* PCP Revision Number */
		/* const */ unsigned __sfrbit32 ID32BIT        : 8;	/* 32-bit Module Identification Number Marker */
		/* const */ unsigned __sfrbit32 MODNUM         : 16;	/* PCP Identification Number */
	} B;
	int I;
	unsigned int U;

} PCP_ID_type;
#define PCP_ID	(*(__far PCP_ID_type *) 0xf0043f08u)	/* PCP Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ITP            : 8;	/* PCP Interrupt Threshold Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 8;	/* Reserved */
		unsigned __sfrbit32 ITL            : 4;	/* Interrupt Threshold Level */
		/* const */ unsigned __sfrbit32 RES_4          : 12;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_ITR_type;
#define PCP_ITR	(*(__far PCP_ITR_type *) 0xf0043f24u)	/* PCP Interrupt Threshold Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PIEE           : 1;	/* PRAM Integrity Error Enable */
		unsigned __sfrbit32 CIEE           : 1;	/* CMEM Integrity Error Enable */
		/* const */ unsigned __sfrbit32 RES            : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_MIECON_type;
#define PCP_MIECON	(*(__far PCP_MIECON_type *) 0xf0043f50u)	/* SIST Mode Access Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ADDR           : 15;	/* CMEM Error Address */
		/* const */ unsigned __sfrbit32 RES            : 15;	/* Reserved */
		unsigned __sfrbit32 CLRRQ          : 1;	/* Clear Status Request Bit */
		/* const */ unsigned __sfrbit32 ERR            : 1;	/* CMEM Memory Integrity Error Flag */
	} B;
	int I;
	unsigned int U;

} PCP_MIESTATC_type;
#define PCP_MIESTATC	(*(__far PCP_MIESTATC_type *) 0xf0043f5cu)	/* Memory Integrity Error Status Register for CMEM */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ADDR           : 14;	/* PRAM Error Address */
		/* const */ unsigned __sfrbit32 RES            : 16;	/* Reserved */
		unsigned __sfrbit32 CLRRQ          : 1;	/* Clear Status Request Bit */
		/* const */ unsigned __sfrbit32 ERR            : 1;	/* PRAM Memory Integrity Error Flag */
	} B;
	int I;
	unsigned int U;

} PCP_MIESTATP_type;
#define PCP_MIESTATP	(*(__far PCP_MIESTATP_type *) 0xf0043f58u)	/* Memory Integrity Error Status Register for PRAM */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FBASE          : 8;	/* PRAM FPI Open Window Base */
		unsigned __sfrbit32 PSIZE          : 8;	/* PRAM Internally Protected Window Size */
		unsigned __sfrbit32 PTHRES         : 8;	/* Protected Channel Threshold */
		unsigned __sfrbit32 PCAT           : 1;	/* Protected Channels Above Threshold */
		/* const */ unsigned __sfrbit32 RES            : 5;	/* Reserved */
		unsigned __sfrbit32 ENI            : 1;	/* PRAM Protection Enable for Internal Writes */
		unsigned __sfrbit32 EN             : 1;	/* PRAM Protection Enable for FPI Writes */
	} B;
	int I;
	unsigned int U;

} PCP_PPROT_type;
#define PCP_PPROT	(*(__far PCP_PPROT_type *) 0xf0043f78u)	/* PRAM Protection Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 31;	/* Reserved */
		unsigned __sfrbit32 EN             : 1;	/* Register Protection Enable */
	} B;
	int I;
	unsigned int U;

} PCP_RPROT_type;
#define PCP_RPROT	(*(__far PCP_RPROT_type *) 0xf0043f70u)	/* Register Protection Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PRAM           : 2;	/* PRAM SIST mode access control */
		unsigned __sfrbit32 CMEM           : 2;	/* CMEM SIST mode access control */
		/* const */ unsigned __sfrbit32 RES            : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_SMACON_type;
#define PCP_SMACON	(*(__far PCP_SMACON_type *) 0xf0043f40u)	/* SIST Mode Access Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;	/* PCP Node m Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved */
		/* const */ unsigned __sfrbit32 TOS            : 2;	/* PCP Node m Type-of-Service State */
		/* const */ unsigned __sfrbit32 SRE            : 1;	/* PCP Node m Service Request Enable */
		/* const */ unsigned __sfrbit32 SRR            : 1;	/* PCP Node m Service Request Flag */
		/* const */ unsigned __sfrbit32 RES_6          : 18;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_SRC0_type;
#define PCP_SRC0	(*(__far PCP_SRC0_type *) 0xf0043ffcu)	/* PCP Service Request Control Register 0 */
#define PCP_SRC1	(*(__far PCP_SRC0_type *) 0xf0043ff8u)	/* PCP Service Request Control Register 1 */
#define PCP_SRC2	(*(__far PCP_SRC0_type *) 0xf0043ff4u)	/* PCP Service Request Control Register 2 */
#define PCP_SRC3	(*(__far PCP_SRC0_type *) 0xf0043ff0u)	/* PCP Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;	/* PCP Node m Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved */
		/* const */ unsigned __sfrbit32 TOS            : 2;	/* PCP Node m Type-of-Service State */
		/* const */ unsigned __sfrbit32 SRE            : 1;	/* PCP Node m Service Request Enable */
		/* const */ unsigned __sfrbit32 SRR            : 1;	/* PCP Node m Service Request Flag */
		/* const */ unsigned __sfrbit32 RES_6          : 2;	/* Reserved */
		/* const */ unsigned __sfrbit32 SRCN           : 8;	/* PCP Node m Service Request Channel Number */
		/* const */ unsigned __sfrbit32 RES_8          : 4;	/* Reserved */
		/* const */ unsigned __sfrbit32 RRQ            : 1;	/* PCP Node m Channel Restart Request */
		/* const */ unsigned __sfrbit32 RES_10         : 3;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_SRC10_type;
#define PCP_SRC10	(*(__far PCP_SRC10_type *) 0xf0043fd4u)	/* PCP Service Request Control Register 10 */
#define PCP_SRC11	(*(__far PCP_SRC10_type *) 0xf0043fd0u)	/* PCP Service Request Control Register 11 */
#define PCP_SRC9	(*(__far PCP_SRC10_type *) 0xf0043fd8u)	/* PCP Service Request Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;	/* PCP Node m Service Request Priority Number */
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved */
		unsigned __sfrbit32 TOS            : 2;	/* PCP Node m Type-of-Service State/Control */
		/* const */ unsigned __sfrbit32 SRE            : 1;	/* PCP Node m Service Request Enable */
		/* const */ unsigned __sfrbit32 SRR            : 1;	/* PCP Node m Service Request Flag */
		/* const */ unsigned __sfrbit32 RES_6          : 18;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_SRC4_type;
#define PCP_SRC4	(*(__far PCP_SRC4_type *) 0xf0043fecu)	/* PCP Service Request Control Register 4 */
#define PCP_SRC5	(*(__far PCP_SRC4_type *) 0xf0043fe8u)	/* PCP Service Request Control Register 5 */
#define PCP_SRC6	(*(__far PCP_SRC4_type *) 0xf0043fe4u)	/* PCP Service Request Control Register 6 */
#define PCP_SRC7	(*(__far PCP_SRC4_type *) 0xf0043fe0u)	/* PCP Service Request Control Register 7 */
#define PCP_SRC8	(*(__far PCP_SRC4_type *) 0xf0043fdcu)	/* PCP Service Request Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SSRN           : 8;	/* PCP Stalled Service Request Number */
		/* const */ unsigned __sfrbit32 STOS           : 2;	/* PCP Stalled Type-of-Service */
		/* const */ unsigned __sfrbit32 RES            : 5;	/* Reserved */
		/* const */ unsigned __sfrbit32 ST             : 1;	/* PCP Stalled Status */
		/* const */ unsigned __sfrbit32 SCHN           : 8;	/* PCP Stalled Channel Number */
		/* const */ unsigned __sfrbit32 RES_6          : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} PCP_SSR_type;
#define PCP_SSR	(*(__far PCP_SSR_type *) 0xf0043f2cu)	/* PCP Stall Status Register */


/* DMA */
typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;	/* Source Address Modification Factor */
		unsigned int INCS           : 1;	/* Increment of Source Address */
		unsigned int DMF            : 3;	/* Destination Address Modification Factor */
		unsigned int INCD           : 1;	/* Increment of Destination Address */
		unsigned int CBLS           : 4;	/* Circular Buffer Length Source */
		unsigned int CBLD           : 4;	/* Circular Buffer Length Destination */
		unsigned int SHCT           : 2;	/* Shadow Control */
		unsigned int SHWEN          : 1;	/* Shadow Address Register Write Enable */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR00_type;
#define DMA_ADRCR00	(*(__far DMA_ADRCR00_type *) 0xf0003c8cu)	/* DMA Channel 00 Address Control Register */
#define DMA_ADRCR01	(*(__far DMA_ADRCR00_type *) 0xf0003cacu)	/* DMA Channel 01 Address Control Register */
#define DMA_ADRCR02	(*(__far DMA_ADRCR00_type *) 0xf0003cccu)	/* DMA Channel 02 Address Control Register */
#define DMA_ADRCR03	(*(__far DMA_ADRCR00_type *) 0xf0003cecu)	/* DMA Channel 03 Address Control Register */
#define DMA_ADRCR04	(*(__far DMA_ADRCR00_type *) 0xf0003d0cu)	/* DMA Channel 04 Address Control Register */
#define DMA_ADRCR05	(*(__far DMA_ADRCR00_type *) 0xf0003d2cu)	/* DMA Channel 05 Address Control Register */
#define DMA_ADRCR06	(*(__far DMA_ADRCR00_type *) 0xf0003d4cu)	/* DMA Channel 06 Address Control Register */
#define DMA_ADRCR07	(*(__far DMA_ADRCR00_type *) 0xf0003d6cu)	/* DMA Channel 07 Address Control Register */
#define DMA_ADRCR10	(*(__far DMA_ADRCR00_type *) 0xf0003d8cu)	/* DMA Channel 10 Address Control Register */
#define DMA_ADRCR11	(*(__far DMA_ADRCR00_type *) 0xf0003dacu)	/* DMA Channel 11 Address Control Register */
#define DMA_ADRCR12	(*(__far DMA_ADRCR00_type *) 0xf0003dccu)	/* DMA Channel 12 Address Control Register */
#define DMA_ADRCR13	(*(__far DMA_ADRCR00_type *) 0xf0003decu)	/* DMA Channel 13 Address Control Register */
#define DMA_ADRCR14	(*(__far DMA_ADRCR00_type *) 0xf0003e0cu)	/* DMA Channel 14 Address Control Register */
#define DMA_ADRCR15	(*(__far DMA_ADRCR00_type *) 0xf0003e2cu)	/* DMA Channel 15 Address Control Register */
#define DMA_ADRCR16	(*(__far DMA_ADRCR00_type *) 0xf0003e4cu)	/* DMA Channel 16 Address Control Register */
#define DMA_ADRCR17	(*(__far DMA_ADRCR00_type *) 0xf0003e6cu)	/* DMA Channel 17 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 10;	/* Transfer Reload Value */
		unsigned int                : 2;
		unsigned int PRSEL          : 4;	/* Peripheral Request Select */
		unsigned int BLKM           : 3;	/* Block Mode */
		unsigned int RROAT          : 1;	/* Reset Request Only After Transaction */
		unsigned int CHMODE         : 1;	/* Channel Operation Mode */
		unsigned int CHDW           : 2;	/* Channel Data Width */
		unsigned int                : 1;
		unsigned int PATSEL         : 2;	/* Pattern Select */
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;	/* Channel Priority */
		unsigned int                : 1;
		unsigned int DMAPRIO        : 2;	/* DMA Priority */
	} B;
	int I;
	unsigned int U;

} DMA_CHCR00_type;
#define DMA_CHCR00	(*(__far DMA_CHCR00_type *) 0xf0003c84u)	/* DMA Channel 00 Control Register */
#define DMA_CHCR01	(*(__far DMA_CHCR00_type *) 0xf0003ca4u)	/* DMA Channel 01 Control Register */
#define DMA_CHCR02	(*(__far DMA_CHCR00_type *) 0xf0003cc4u)	/* DMA Channel 02 Control Register */
#define DMA_CHCR03	(*(__far DMA_CHCR00_type *) 0xf0003ce4u)	/* DMA Channel 03 Control Register */
#define DMA_CHCR04	(*(__far DMA_CHCR00_type *) 0xf0003d04u)	/* DMA Channel 04 Control Register */
#define DMA_CHCR05	(*(__far DMA_CHCR00_type *) 0xf0003d24u)	/* DMA Channel 05 Control Register */
#define DMA_CHCR06	(*(__far DMA_CHCR00_type *) 0xf0003d44u)	/* DMA Channel 06 Control Register */
#define DMA_CHCR07	(*(__far DMA_CHCR00_type *) 0xf0003d64u)	/* DMA Channel 07 Control Register */
#define DMA_CHCR10	(*(__far DMA_CHCR00_type *) 0xf0003d84u)	/* DMA Channel 10 Control Register */
#define DMA_CHCR11	(*(__far DMA_CHCR00_type *) 0xf0003da4u)	/* DMA Channel 11 Control Register */
#define DMA_CHCR12	(*(__far DMA_CHCR00_type *) 0xf0003dc4u)	/* DMA Channel 12 Control Register */
#define DMA_CHCR13	(*(__far DMA_CHCR00_type *) 0xf0003de4u)	/* DMA Channel 13 Control Register */
#define DMA_CHCR14	(*(__far DMA_CHCR00_type *) 0xf0003e04u)	/* DMA Channel 14 Control Register */
#define DMA_CHCR15	(*(__far DMA_CHCR00_type *) 0xf0003e24u)	/* DMA Channel 15 Control Register */
#define DMA_CHCR16	(*(__far DMA_CHCR00_type *) 0xf0003e44u)	/* DMA Channel 16 Control Register */
#define DMA_CHCR17	(*(__far DMA_CHCR00_type *) 0xf0003e64u)	/* DMA Channel 17 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;	/* Wrap Source Enable */
		unsigned int WRPDE          : 1;	/* Wrap Destination Enable */
		unsigned int INTCT          : 2;	/* Interrupt Control */
		unsigned int WRPP           : 4;	/* Wrap Pointer */
		unsigned int INTP           : 4;	/* Interrupt Pointer */
		unsigned int IRDV           : 4;	/* Interrupt Raise Detect Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR00_type;
#define DMA_CHICR00	(*(__far DMA_CHICR00_type *) 0xf0003c88u)	/* DMA Channel 00 Interrupt Control Register */
#define DMA_CHICR01	(*(__far DMA_CHICR00_type *) 0xf0003ca8u)	/* DMA Channel 01 Interrupt Control Register */
#define DMA_CHICR02	(*(__far DMA_CHICR00_type *) 0xf0003cc8u)	/* DMA Channel 02 Interrupt Control Register */
#define DMA_CHICR03	(*(__far DMA_CHICR00_type *) 0xf0003ce8u)	/* DMA Channel 03 Interrupt Control Register */
#define DMA_CHICR04	(*(__far DMA_CHICR00_type *) 0xf0003d08u)	/* DMA Channel 04 Interrupt Control Register */
#define DMA_CHICR05	(*(__far DMA_CHICR00_type *) 0xf0003d28u)	/* DMA Channel 05 Interrupt Control Register */
#define DMA_CHICR06	(*(__far DMA_CHICR00_type *) 0xf0003d48u)	/* DMA Channel 06 Interrupt Control Register */
#define DMA_CHICR07	(*(__far DMA_CHICR00_type *) 0xf0003d68u)	/* DMA Channel 07 Interrupt Control Register */
#define DMA_CHICR10	(*(__far DMA_CHICR00_type *) 0xf0003d88u)	/* DMA Channel 10 Interrupt Control Register */
#define DMA_CHICR11	(*(__far DMA_CHICR00_type *) 0xf0003da8u)	/* DMA Channel 11 Interrupt Control Register */
#define DMA_CHICR12	(*(__far DMA_CHICR00_type *) 0xf0003dc8u)	/* DMA Channel 12 Interrupt Control Register */
#define DMA_CHICR13	(*(__far DMA_CHICR00_type *) 0xf0003de8u)	/* DMA Channel 13 Interrupt Control Register */
#define DMA_CHICR14	(*(__far DMA_CHICR00_type *) 0xf0003e08u)	/* DMA Channel 14 Interrupt Control Register */
#define DMA_CHICR15	(*(__far DMA_CHICR00_type *) 0xf0003e28u)	/* DMA Channel 15 Interrupt Control Register */
#define DMA_CHICR16	(*(__far DMA_CHICR00_type *) 0xf0003e48u)	/* DMA Channel 16 Interrupt Control Register */
#define DMA_CHICR17	(*(__far DMA_CHICR00_type *) 0xf0003e68u)	/* DMA Channel 17 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CH00           : 1;	/* Channel 0n Reset */
		unsigned int CH01           : 1;	/* Channel 0n Reset */
		unsigned int CH02           : 1;	/* Channel 0n Reset */
		unsigned int CH03           : 1;	/* Channel 0n Reset */
		unsigned int CH04           : 1;	/* Channel 0n Reset */
		unsigned int CH05           : 1;	/* Channel 0n Reset */
		unsigned int CH06           : 1;	/* Channel 0n Reset */
		unsigned int CH07           : 1;	/* Channel 0n Reset */
		unsigned int CH10           : 1;	/* Channel 1n Reset */
		unsigned int CH11           : 1;	/* Channel 1n Reset */
		unsigned int CH12           : 1;	/* Channel 1n Reset */
		unsigned int CH13           : 1;	/* Channel 1n Reset */
		unsigned int CH14           : 1;	/* Channel 1n Reset */
		unsigned int CH15           : 1;	/* Channel 1n Reset */
		unsigned int CH16           : 1;	/* Channel 1n Reset */
		unsigned int CH17           : 1;	/* Channel 1n Reset */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHRSTR_type;
#define DMA_CHRSTR	(*(__far DMA_CHRSTR_type *) 0xf0003c10u)	/* DMA Channel Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 10;	/* Transfer Count Status */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int LXO            : 1;	/* Old Value of Pattern Detection */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR00_type;
#define DMA_CHSR00	(*(__far DMA_CHSR00_type *) 0xf0003c80u)	/* DMA Channel 00 Status Register */
#define DMA_CHSR01	(*(__far DMA_CHSR00_type *) 0xf0003ca0u)	/* DMA Channel 01 Status Register */
#define DMA_CHSR02	(*(__far DMA_CHSR00_type *) 0xf0003cc0u)	/* DMA Channel 02 Status Register */
#define DMA_CHSR03	(*(__far DMA_CHSR00_type *) 0xf0003ce0u)	/* DMA Channel 03 Status Register */
#define DMA_CHSR04	(*(__far DMA_CHSR00_type *) 0xf0003d00u)	/* DMA Channel 04 Status Register */
#define DMA_CHSR05	(*(__far DMA_CHSR00_type *) 0xf0003d20u)	/* DMA Channel 05 Status Register */
#define DMA_CHSR06	(*(__far DMA_CHSR00_type *) 0xf0003d40u)	/* DMA Channel 06 Status Register */
#define DMA_CHSR07	(*(__far DMA_CHSR00_type *) 0xf0003d60u)	/* DMA Channel 07 Status Register */
#define DMA_CHSR10	(*(__far DMA_CHSR00_type *) 0xf0003d80u)	/* DMA Channel 10 Status Register */
#define DMA_CHSR11	(*(__far DMA_CHSR00_type *) 0xf0003da0u)	/* DMA Channel 11 Status Register */
#define DMA_CHSR12	(*(__far DMA_CHSR00_type *) 0xf0003dc0u)	/* DMA Channel 12 Status Register */
#define DMA_CHSR13	(*(__far DMA_CHSR00_type *) 0xf0003de0u)	/* DMA Channel 13 Status Register */
#define DMA_CHSR14	(*(__far DMA_CHSR00_type *) 0xf0003e00u)	/* DMA Channel 14 Status Register */
#define DMA_CHSR15	(*(__far DMA_CHSR00_type *) 0xf0003e20u)	/* DMA Channel 15 Status Register */
#define DMA_CHSR16	(*(__far DMA_CHSR00_type *) 0xf0003e40u)	/* DMA Channel 16 Status Register */
#define DMA_CHSR17	(*(__far DMA_CHSR00_type *) 0xf0003e60u)	/* DMA Channel 17 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int ONE            : 1;
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} DMA_CLC_type;
#define DMA_CLC	(*(__far DMA_CLC_type *) 0xf0003c00u)	/* DMA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTL00          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL01          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL02          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL03          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL04          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL05          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL06          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL07          : 1;	/* Clear Transaction Request Lost for DMA Channel 0n */
		unsigned int CTL10          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL11          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL12          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL13          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL14          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL15          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL16          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CTL17          : 1;	/* Clear Transaction Request Lost for DMA Channel 1n */
		unsigned int CME0SER        : 1;	/* Clear Move Engine 0 Source Error */
		unsigned int CME0DER        : 1;	/* Clear Move Engine 0 Destination Error */
		unsigned int CME1SER        : 1;	/* Clear Move Engine 1 Source Error */
		unsigned int CME1DER        : 1;	/* Clear Move Engine 1 Destination Error */
		unsigned int CFPIER         : 1;	/* Clear FPI Error */
		unsigned int CSRIER         : 1;	/* Clear SRI Error */
		unsigned int CLCERBERUS     : 1;	/* Clear Cerberus Error */
		unsigned int                : 4;
		unsigned int CLRMLI0        : 1;	/* Clear MLI0 Error */
		unsigned int                : 3;
		unsigned int CLRMLI1        : 1;	/* Clear MLI1 Error */
	} B;
	int I;
	unsigned int U;

} DMA_CLRE_type;
#define DMA_CLRE	(*(__far DMA_CLRE_type *) 0xf0003c28u)	/* DMA Clear Error Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;	/* Destination Address */
	} B;
	int I;
	unsigned int U;

} DMA_DADR00_type;
#define DMA_DADR00	(*(__far DMA_DADR00_type *) 0xf0003c94u)	/* DMA Channel 00 Destination Address Register */
#define DMA_DADR01	(*(__far DMA_DADR00_type *) 0xf0003cb4u)	/* DMA Channel 01 Destination Address Register */
#define DMA_DADR02	(*(__far DMA_DADR00_type *) 0xf0003cd4u)	/* DMA Channel 02 Destination Address Register */
#define DMA_DADR03	(*(__far DMA_DADR00_type *) 0xf0003cf4u)	/* DMA Channel 03 Destination Address Register */
#define DMA_DADR04	(*(__far DMA_DADR00_type *) 0xf0003d14u)	/* DMA Channel 04 Destination Address Register */
#define DMA_DADR05	(*(__far DMA_DADR00_type *) 0xf0003d34u)	/* DMA Channel 05 Destination Address Register */
#define DMA_DADR06	(*(__far DMA_DADR00_type *) 0xf0003d54u)	/* DMA Channel 06 Destination Address Register */
#define DMA_DADR07	(*(__far DMA_DADR00_type *) 0xf0003d74u)	/* DMA Channel 07 Destination Address Register */
#define DMA_DADR10	(*(__far DMA_DADR00_type *) 0xf0003d94u)	/* DMA Channel 10 Destination Address Register */
#define DMA_DADR11	(*(__far DMA_DADR00_type *) 0xf0003db4u)	/* DMA Channel 11 Destination Address Register */
#define DMA_DADR12	(*(__far DMA_DADR00_type *) 0xf0003dd4u)	/* DMA Channel 12 Destination Address Register */
#define DMA_DADR13	(*(__far DMA_DADR00_type *) 0xf0003df4u)	/* DMA Channel 13 Destination Address Register */
#define DMA_DADR14	(*(__far DMA_DADR00_type *) 0xf0003e14u)	/* DMA Channel 14 Destination Address Register */
#define DMA_DADR15	(*(__far DMA_DADR00_type *) 0xf0003e34u)	/* DMA Channel 15 Destination Address Register */
#define DMA_DADR16	(*(__far DMA_DADR00_type *) 0xf0003e54u)	/* DMA Channel 16 Destination Address Register */
#define DMA_DADR17	(*(__far DMA_DADR00_type *) 0xf0003e74u)	/* DMA Channel 17 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRL00         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL01         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL02         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL03         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL04         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL05         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL06         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL07         : 1;	/* Enable Transaction Request Lost for DMA Channel 0n */
		unsigned int ETRL10         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL11         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL12         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL13         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL14         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL15         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL16         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int ETRL17         : 1;	/* Enable Transaction Request Lost for DMA Channel 1n */
		unsigned int EME0SER        : 1;	/* Enable Move Engine 0 Source Error */
		unsigned int EME0DER        : 1;	/* Enable Move Engine 0 Destination Error */
		unsigned int EME1SER        : 1;	/* Enable Move Engine 1 Source Error */
		unsigned int EME1DER        : 1;	/* Enable Move Engine 1 Destination Error */
		unsigned int ME0INP         : 4;	/* Move Engine 0 Error Interrupt Node Pointer */
		unsigned int ME1INP         : 4;	/* Move Engine 1 Error Interrupt Node Pointer */
		unsigned int TRLINP         : 4;	/* Transaction Lost Interrupt Node Pointer */
	} B;
	int I;
	unsigned int U;

} DMA_EER_type;
#define DMA_EER	(*(__far DMA_EER_type *) 0xf0003c20u)	/* DMA Enable Error Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRL00          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL01          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL02          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL03          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL04          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL05          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL06          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL07          : 1;	/* Transaction/Transfer Request Lost of DMA Channel0n */
		/* const */ unsigned int TRL10          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL11          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL12          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL13          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL14          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL15          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL16          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int TRL17          : 1;	/* Transaction/Transfer Request Lost of DMA Channel1n */
		/* const */ unsigned int ME0SER         : 1;	/* Move Engine 0 Source Error */
		/* const */ unsigned int ME0DER         : 1;	/* Move Engine 0 Destination Error */
		/* const */ unsigned int ME1SER         : 1;	/* Move Engine 1 Source Error */
		/* const */ unsigned int ME1DER         : 1;	/* Move Engine 1 Destination Error */
		/* const */ unsigned int FPIER          : 1;	/* SPB Error */
		/* const */ unsigned int SRIER          : 1;	/* SRI Error */
		/* const */ unsigned int CERBERUSER     : 1;	/* Cerberus Error Source */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int LECME0         : 3;	/* Last Error Channel Move Engine 0 */
		/* const */ unsigned int MLI0           : 1;	/* MLI0 Error Source */
		/* const */ unsigned int LECME1         : 3;	/* Last Error Channel Move Engine 1 */
		/* const */ unsigned int MLI1           : 1;	/* MLI1 Error Source */
	} B;
	int I;
	unsigned int U;

} DMA_ERRSR_type;
#define DMA_ERRSR	(*(__far DMA_ERRSR_type *) 0xf0003c24u)	/* DMA Error Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIDMA0         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA1         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA2         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA3         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA4         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA5         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA6         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA7         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA8         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA9         : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA10        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA11        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA12        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA13        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA14        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int SIDMA15        : 1;	/* Set DMA Interrupt Output Line x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_GINTR_type;
#define DMA_GINTR	(*(__far DMA_GINTR_type *) 0xf0003c2cu)	/* DMA Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECH00          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH01          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH02          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH03          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH04          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH05          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH06          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH07          : 1;	/* Enable Hardware Transfer Request for DMA Channel 0n */
		unsigned int ECH10          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH11          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH12          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH13          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH14          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH15          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH16          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int ECH17          : 1;	/* Enable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH00          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH01          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH02          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH03          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH04          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH05          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH06          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH07          : 1;	/* Disable Hardware Transfer Request for DMA Channel 0n */
		unsigned int DCH10          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH11          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH12          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH13          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH14          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH15          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH16          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
		unsigned int DCH17          : 1;	/* Disable Hardware Transfer Request for DMA Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_HTREQ_type;
#define DMA_HTREQ	(*(__far DMA_HTREQ_type *) 0xf0003c1cu)	/* DMA Hardware Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} DMA_ID_type;
#define DMA_ID	(*(__far DMA_ID_type *) 0xf0003c08u)	/* Module Identification Register */
#define MCHK_ID	(*(__far DMA_ID_type *) 0xf010c208u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CICH00         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH01         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH02         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH03         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH04         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH05         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH06         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH07         : 1;	/* Clear Interrupt for DMA Channel 0n */
		unsigned int CICH10         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH11         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH12         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH13         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH14         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH15         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH16         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CICH17         : 1;	/* Clear Interrupt for DMA Channel 1n */
		unsigned int CWRP00         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP01         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP02         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP03         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP04         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP05         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP06         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP07         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 0n */
		unsigned int CWRP10         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP11         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP12         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP13         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP14         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP15         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP16         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
		unsigned int CWRP17         : 1;	/* Clear Wrap Buffer Interrupt for DMA Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_INTCR_type;
#define DMA_INTCR	(*(__far DMA_INTCR_type *) 0xf0003c58u)	/* DMA Interrupt Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICH00          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH01          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH02          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH03          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH04          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH05          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH06          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH07          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH10          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH11          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH12          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH13          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH14          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH15          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH16          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int ICH17          : 1;	/* Interrupt from Channel 1n */
		/* const */ unsigned int IPM00          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM01          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM02          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM03          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM04          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM05          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM06          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM07          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM10          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM11          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM12          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM13          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM14          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM15          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM16          : 1;	/* Pattern Detection from Channel 1n */
		/* const */ unsigned int IPM17          : 1;	/* Pattern Detection from Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_INTSR_type;
#define DMA_INTSR	(*(__far DMA_INTSR_type *) 0xf0003c54u)	/* DMA Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;	/* Address Range x Enable */
		unsigned int AEN1           : 1;	/* Address Range x Enable */
		unsigned int AEN2           : 1;	/* Address Range x Enable */
		unsigned int AEN3           : 1;	/* Address Range x Enable */
		unsigned int AEN4           : 1;	/* Address Range x Enable */
		unsigned int AEN5           : 1;	/* Address Range x Enable */
		unsigned int AEN6           : 1;	/* Address Range x Enable */
		unsigned int AEN7           : 1;	/* Address Range x Enable */
		unsigned int AEN8           : 1;	/* Address Range x Enable */
		unsigned int AEN9           : 1;	/* Address Range x Enable */
		unsigned int AEN10          : 1;	/* Address Range x Enable */
		unsigned int AEN11          : 1;	/* Address Range x Enable */
		unsigned int AEN12          : 1;	/* Address Range x Enable */
		unsigned int AEN13          : 1;	/* Address Range x Enable */
		unsigned int AEN14          : 1;	/* Address Range x Enable */
		unsigned int AEN15          : 1;	/* Address Range x Enable */
		unsigned int AEN16          : 1;	/* Address Range x Enable */
		unsigned int AEN17          : 1;	/* Address Range x Enable */
		unsigned int AEN18          : 1;	/* Address Range x Enable */
		unsigned int AEN19          : 1;	/* Address Range x Enable */
		unsigned int AEN20          : 1;	/* Address Range x Enable */
		unsigned int AEN21          : 1;	/* Address Range x Enable */
		unsigned int AEN22          : 1;	/* Address Range x Enable */
		unsigned int AEN23          : 1;	/* Address Range x Enable */
		unsigned int AEN24          : 1;	/* Address Range x Enable */
		unsigned int AEN25          : 1;	/* Address Range x Enable */
		unsigned int AEN26          : 1;	/* Address Range x Enable */
		unsigned int AEN27          : 1;	/* Address Range x Enable */
		unsigned int AEN28          : 1;	/* Address Range x Enable */
		unsigned int AEN29          : 1;	/* Address Range x Enable */
		unsigned int AEN30          : 1;	/* Address Range x Enable */
		unsigned int AEN31          : 1;	/* Address Range x Enable */
	} B;
	int I;
	unsigned int U;

} DMA_ME0AENR0_type;
#define DMA_ME0AENR0	(*(__far DMA_ME0AENR0_type *) 0xf0003c44u)	/* DMA Move Engine 0 Access Enable Register 0 */
#define DMA_ME0AENR1	(*(__far DMA_ME0AENR0_type *) 0xf0003c6cu)	/* DMA Move Engine 0 Access Enable Register 1 */
#define DMA_ME1AENR0	(*(__far DMA_ME0AENR0_type *) 0xf0003c4cu)	/* DMA Move Engine 1 Access Enable Register 0 */
#define DMA_ME1AENR1	(*(__far DMA_ME0AENR0_type *) 0xf0003c74u)	/* DMA Move Engine 1 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;	/* Address Slice 0 */
		unsigned int SIZE0          : 3;	/* Address Size 0 */
		unsigned int SLICE1         : 5;	/* Address Slice 1 */
		unsigned int SIZE1          : 3;	/* Address Size 1 */
		unsigned int SLICE2         : 5;	/* Address Slice 2 */
		unsigned int SIZE2          : 3;	/* Address Size 2 */
		unsigned int SLICE3         : 5;	/* Address Slice 3 */
		unsigned int SIZE3          : 3;	/* Address Size 3 */
	} B;
	int I;
	unsigned int U;

} DMA_ME0ARR0_type;
#define DMA_ME0ARR0	(*(__far DMA_ME0ARR0_type *) 0xf0003c48u)	/* DMA Move Engine 0 Access Range Register 0 */
#define DMA_ME0ARR1	(*(__far DMA_ME0ARR0_type *) 0xf0003c70u)	/* DMA Move Engine 0 Access Range Register 1 */
#define DMA_ME1ARR0	(*(__far DMA_ME0ARR0_type *) 0xf0003c50u)	/* DMA Move Engine 1 Access Range Register 0 */
#define DMA_ME1ARR1	(*(__far DMA_ME0ARR0_type *) 0xf0003c78u)	/* DMA Move Engine 1 Access Range Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT00          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT01          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT02          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT03          : 8;	/* Pattern for Move Engine 0 */
	} B;
	int I;
	unsigned int U;

} DMA_ME0PR_type;
#define DMA_ME0PR	(*(__far DMA_ME0PR_type *) 0xf0003c3cu)	/* DMA Move Engine 0 Pattern Register */
#define DMA_ME1PR	(*(__far DMA_ME0PR_type *) 0xf0003c40u)	/* DMA Move Engine 1Pattern Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD00           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD01           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD02           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD03           : 8;	/* Read Value for Move Engine 0 */
	} B;
	int I;
	unsigned int U;

} DMA_ME0R_type;
#define DMA_ME0R	(*(__far DMA_ME0R_type *) 0xf0003c34u)	/* DMA Move Engine 0 Read Register */
#define DMA_ME1R	(*(__far DMA_ME0R_type *) 0xf0003c38u)	/* DMA Move Engine 1 Read Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME0RS          : 1;	/* Move Engine 0 Read Status */
		/* const */ unsigned int CH0            : 3;	/* Reading Channel in Move Engine 0 */
		/* const */ unsigned int ME0WS          : 1;	/* Move Engine 0 Write Status */
		/* const */ unsigned int RBTFPI         : 3;	/* Read Buffer Trace for FPI Bus Interface */
		/* const */ unsigned int ME1RS          : 1;	/* Move Engine 1 Read Status */
		/* const */ unsigned int CH1            : 3;	/* Reading Channel in Move Engine 1 */
		/* const */ unsigned int ME1WS          : 1;	/* Move Engine 1 Write Status */
		/* const */ unsigned int RBTSRI         : 3;	/* Read Buffer Trace for SRI Bus Interface */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MESR_type;
#define DMA_MESR	(*(__far DMA_MESR_type *) 0xf0003c30u)	/* DMA Move Engine Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC0_type;
#define DMA_MLI0SRC0	(*(__far DMA_MLI0SRC0_type *) 0xf0003eacu)	/* DMA MLI0 Service Request Control Register 0 */
#define DMA_MLI0SRC1	(*(__far DMA_MLI0SRC0_type *) 0xf0003ea8u)	/* DMA MLI0 Service Request Control Register 1 */
#define DMA_MLI0SRC2	(*(__far DMA_MLI0SRC0_type *) 0xf0003ea4u)	/* DMA MLI0 Service Request Control Register 2 */
#define DMA_MLI0SRC3	(*(__far DMA_MLI0SRC0_type *) 0xf0003ea0u)	/* DMA MLI0 Service Request Control Register 3 */
#define DMA_MLI1SRC0	(*(__far DMA_MLI0SRC0_type *) 0xf0003ebcu)	/* DMA MLI1 Service Request Control Register 0 */
#define DMA_MLI1SRC1	(*(__far DMA_MLI0SRC0_type *) 0xf0003eb8u)	/* DMA MLI1 Service Request Control Register 1 */
#define DMA_SRC0	(*(__far DMA_MLI0SRC0_type *) 0xf0003efcu)	/* DMA Service Request Control Register 0 */
#define DMA_SRC1	(*(__far DMA_MLI0SRC0_type *) 0xf0003ef8u)	/* DMA Service Request Control Register 1 */
#define DMA_SRC2	(*(__far DMA_MLI0SRC0_type *) 0xf0003ef4u)	/* DMA Service Request Control Register 2 */
#define DMA_SRC3	(*(__far DMA_MLI0SRC0_type *) 0xf0003ef0u)	/* DMA Service Request Control Register 3 */
#define DMA_SRC4	(*(__far DMA_MLI0SRC0_type *) 0xf0003eecu)	/* DMA Service Request Control Register 4 */
#define DMA_SRC5	(*(__far DMA_MLI0SRC0_type *) 0xf0003ee8u)	/* DMA Service Request Control Register 5 */
#define DMA_SRC6	(*(__far DMA_MLI0SRC0_type *) 0xf0003ee4u)	/* DMA Service Request Control Register 6 */
#define DMA_SRC7	(*(__far DMA_MLI0SRC0_type *) 0xf0003ee0u)	/* DMA Service Request Control Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int BTRC0          : 2;	/* Break Trigger Condition In Sub-Block 0 */
		unsigned int BCHS0          : 3;	/* Break Channel Select In Sub-Block 0 */
		unsigned int BRL0           : 1;	/* Break On Request Lost in Sub-Block 0 */
		unsigned int                : 2;
		unsigned int BTRC1          : 2;	/* Break Trigger Condition In Sub-Block 1 */
		unsigned int BCHS1          : 3;	/* Break Channel Select In Sub-Block 1 */
		unsigned int BRL1           : 1;	/* Break On Request Lost in Sub-Block 1 */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} DMA_OCDSR_type;
#define DMA_OCDSR	(*(__far DMA_OCDSR_type *) 0xf0003c64u)	/* DMA OCDS Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;	/* Source Start Address */
	} B;
	int I;
	unsigned int U;

} DMA_SADR00_type;
#define DMA_SADR00	(*(__far DMA_SADR00_type *) 0xf0003c90u)	/* DMA Channel 00 Source Address Register */
#define DMA_SADR01	(*(__far DMA_SADR00_type *) 0xf0003cb0u)	/* DMA Channel 01 Source Address Register */
#define DMA_SADR02	(*(__far DMA_SADR00_type *) 0xf0003cd0u)	/* DMA Channel 02 Source Address Register */
#define DMA_SADR03	(*(__far DMA_SADR00_type *) 0xf0003cf0u)	/* DMA Channel 03 Source Address Register */
#define DMA_SADR04	(*(__far DMA_SADR00_type *) 0xf0003d10u)	/* DMA Channel 04 Source Address Register */
#define DMA_SADR05	(*(__far DMA_SADR00_type *) 0xf0003d30u)	/* DMA Channel 05 Source Address Register */
#define DMA_SADR06	(*(__far DMA_SADR00_type *) 0xf0003d50u)	/* DMA Channel 06 Source Address Register */
#define DMA_SADR07	(*(__far DMA_SADR00_type *) 0xf0003d70u)	/* DMA Channel 07 Source Address Register */
#define DMA_SADR10	(*(__far DMA_SADR00_type *) 0xf0003d90u)	/* DMA Channel 10 Source Address Register */
#define DMA_SADR11	(*(__far DMA_SADR00_type *) 0xf0003db0u)	/* DMA Channel 11 Source Address Register */
#define DMA_SADR12	(*(__far DMA_SADR00_type *) 0xf0003dd0u)	/* DMA Channel 12 Source Address Register */
#define DMA_SADR13	(*(__far DMA_SADR00_type *) 0xf0003df0u)	/* DMA Channel 13 Source Address Register */
#define DMA_SADR14	(*(__far DMA_SADR00_type *) 0xf0003e10u)	/* DMA Channel 14 Source Address Register */
#define DMA_SADR15	(*(__far DMA_SADR00_type *) 0xf0003e30u)	/* DMA Channel 15 Source Address Register */
#define DMA_SADR16	(*(__far DMA_SADR00_type *) 0xf0003e50u)	/* DMA Channel 16 Source Address Register */
#define DMA_SADR17	(*(__far DMA_SADR00_type *) 0xf0003e70u)	/* DMA Channel 17 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SHADR          : 32;	/* Shadowed Address */
	} B;
	int I;
	unsigned int U;

} DMA_SHADR00_type;
#define DMA_SHADR00	(*(__far DMA_SHADR00_type *) 0xf0003c98u)	/* DMA Channel 00 Shadow Address Register */
#define DMA_SHADR01	(*(__far DMA_SHADR00_type *) 0xf0003cb8u)	/* DMA Channel 01 Shadow Address Register */
#define DMA_SHADR02	(*(__far DMA_SHADR00_type *) 0xf0003cd8u)	/* DMA Channel 02 Shadow Address Register */
#define DMA_SHADR03	(*(__far DMA_SHADR00_type *) 0xf0003cf8u)	/* DMA Channel 03 Shadow Address Register */
#define DMA_SHADR04	(*(__far DMA_SHADR00_type *) 0xf0003d18u)	/* DMA Channel 04 Shadow Address Register */
#define DMA_SHADR05	(*(__far DMA_SHADR00_type *) 0xf0003d38u)	/* DMA Channel 05 Shadow Address Register */
#define DMA_SHADR06	(*(__far DMA_SHADR00_type *) 0xf0003d58u)	/* DMA Channel 06 Shadow Address Register */
#define DMA_SHADR07	(*(__far DMA_SHADR00_type *) 0xf0003d78u)	/* DMA Channel 07 Shadow Address Register */
#define DMA_SHADR10	(*(__far DMA_SHADR00_type *) 0xf0003d98u)	/* DMA Channel 10 Shadow Address Register */
#define DMA_SHADR11	(*(__far DMA_SHADR00_type *) 0xf0003db8u)	/* DMA Channel 11 Shadow Address Register */
#define DMA_SHADR12	(*(__far DMA_SHADR00_type *) 0xf0003dd8u)	/* DMA Channel 12 Shadow Address Register */
#define DMA_SHADR13	(*(__far DMA_SHADR00_type *) 0xf0003df8u)	/* DMA Channel 13 Shadow Address Register */
#define DMA_SHADR14	(*(__far DMA_SHADR00_type *) 0xf0003e18u)	/* DMA Channel 14 Shadow Address Register */
#define DMA_SHADR15	(*(__far DMA_SHADR00_type *) 0xf0003e38u)	/* DMA Channel 15 Shadow Address Register */
#define DMA_SHADR16	(*(__far DMA_SHADR00_type *) 0xf0003e58u)	/* DMA Channel 16 Shadow Address Register */
#define DMA_SHADR17	(*(__far DMA_SHADR00_type *) 0xf0003e78u)	/* DMA Channel 17 Shadow Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCH00          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH01          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH02          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH03          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH04          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH05          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH06          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH07          : 1;	/* Set Transaction Request for DMA Channel 0n */
		unsigned int SCH10          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH11          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH12          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH13          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH14          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH15          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH16          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int SCH17          : 1;	/* Set Transaction Request for DMA Channel 1n */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_STREQ_type;
#define DMA_STREQ	(*(__far DMA_STREQ_type *) 0xf0003c18u)	/* DMA Software Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SUSEN00        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN01        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN02        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN03        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN04        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN05        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN06        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN07        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN10        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN11        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN12        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN13        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN14        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN15        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN16        : 1;	/* Suspend Enable for DMA Channel 1n */
		unsigned int SUSEN17        : 1;	/* Suspend Enable for DMA Channel 1n */
		/* const */ unsigned int SUSAC00        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC01        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC02        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC03        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC04        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC05        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC06        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC07        : 1;	/* Suspend Active for DMA Channel 0n */
		/* const */ unsigned int SUSAC10        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC11        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC12        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC13        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC14        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC15        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC16        : 1;	/* Suspend Active for DMA Channel 1n */
		/* const */ unsigned int SUSAC17        : 1;	/* Suspend Active for DMA Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_SUSPMR_type;
#define DMA_SUSPMR	(*(__far DMA_SUSPMR_type *) 0xf0003c68u)	/* DMA Suspend Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CH00           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH01           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH02           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH03           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH04           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH05           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH06           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH07           : 1;	/* Transaction Request State of DMA Channel 0n */
		/* const */ unsigned int CH10           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH11           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH12           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH13           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH14           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH15           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH16           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int CH17           : 1;	/* Transaction Request State of DMA Channel 1n */
		/* const */ unsigned int HTRE00         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE01         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE02         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE03         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE04         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE05         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE06         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE07         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 0n */
		/* const */ unsigned int HTRE10         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE11         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE12         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE13         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE14         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE15         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE16         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
		/* const */ unsigned int HTRE17         : 1;	/* Hardware Transaction Request Enable State of DMA Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_TRSR_type;
#define DMA_TRSR	(*(__far DMA_TRSR_type *) 0xf0003c14u)	/* DMA Transaction Request State Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WRPS00         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS01         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS02         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS03         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS04         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS05         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS06         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS07         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS10         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS11         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS12         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS13         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS14         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS15         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS16         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPS17         : 1;	/* Wrap Source Buffer for Channel 1n */
		/* const */ unsigned int WRPD00         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD01         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD02         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD03         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD04         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD05         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD06         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD07         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD10         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD11         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD12         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD13         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD14         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD15         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD16         : 1;	/* Wrap Destination Buffer for Channel 1n */
		/* const */ unsigned int WRPD17         : 1;	/* Wrap Destination Buffer for Channel 1n */
	} B;
	int I;
	unsigned int U;

} DMA_WRPSR_type;
#define DMA_WRPSR	(*(__far DMA_WRPSR_type *) 0xf0003c5cu)	/* DMA Wrap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MCHKCRC        : 32;	/* Memory Checker CRC */
	} B;
	int I;
	unsigned int U;

} MCHK_CRC0_type;
#define MCHK_CRC0	(*(__far MCHK_CRC0_type *) 0xf010c224u)	/* Memory Checker CRC Register */
#define MCHK_CRC1	(*(__far MCHK_CRC0_type *) 0xf010c228u)	/* Memory Checker CRC Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKIN         : 32;	/* Memory Checker Input */
	} B;
	int I;
	unsigned int U;

} MCHK_IR0_type;
#define MCHK_IR0	(*(__far MCHK_IR0_type *) 0xf010c210u)	/* Memory Checker Input Register */
#define MCHK_IR1	(*(__far MCHK_IR0_type *) 0xf010c218u)	/* Memory Checker Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKR          : 32;	/* Memory Checker Result */
	} B;
	int I;
	unsigned int U;

} MCHK_RR0_type;
#define MCHK_RR0	(*(__far MCHK_RR0_type *) 0xf010c214u)	/* Memory Checker Result Register */
#define MCHK_RR1	(*(__far MCHK_RR0_type *) 0xf010c21cu)	/* Memory Checker Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WO             : 32;	/* Write-Only */
	} B;
	int I;
	unsigned int U;

} MCHK_WR_type;
#define MCHK_WR	(*(__far MCHK_WR_type *) 0xf010c220u)	/* Memory Checker Write Register */


/* SDMA */
typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;	/* Source Address Modification Factor */
		unsigned int INCS           : 1;	/* Increment of Source Address */
		unsigned int DMF            : 3;	/* Destination Address Modification Factor */
		unsigned int INCD           : 1;	/* Increment of Destination Address */
		unsigned int CBLS           : 4;	/* Circular Buffer Length Source */
		unsigned int CBLD           : 4;	/* Circular Buffer Length Destination */
		unsigned int SHCT           : 2;	/* Shadow Control */
		unsigned int SHWEN          : 1;	/* Shadow Address Register Write Enable */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} SDMA_ADRCR00_type;
#define SDMA_ADRCR00	(*(__far SDMA_ADRCR00_type *) 0xf000388cu)	/* SDMA Channel 00 Address Control Register */
#define SDMA_ADRCR01	(*(__far SDMA_ADRCR00_type *) 0xf00038acu)	/* SDMA Channel 01 Address Control Register */
#define SDMA_ADRCR02	(*(__far SDMA_ADRCR00_type *) 0xf00038ccu)	/* SDMA Channel 02 Address Control Register */
#define SDMA_ADRCR03	(*(__far SDMA_ADRCR00_type *) 0xf00038ecu)	/* SDMA Channel 03 Address Control Register */
#define SDMA_ADRCR04	(*(__far SDMA_ADRCR00_type *) 0xf000390cu)	/* SDMA Channel 04 Address Control Register */
#define SDMA_ADRCR05	(*(__far SDMA_ADRCR00_type *) 0xf000392cu)	/* SDMA Channel 05 Address Control Register */
#define SDMA_ADRCR06	(*(__far SDMA_ADRCR00_type *) 0xf000394cu)	/* SDMA Channel 06 Address Control Register */
#define SDMA_ADRCR07	(*(__far SDMA_ADRCR00_type *) 0xf000396cu)	/* SDMA Channel 07 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 10;	/* Transfer Reload Value */
		unsigned int                : 2;
		unsigned int PRSEL          : 4;	/* Peripheral Request Select */
		unsigned int BLKM           : 3;	/* Block Mode */
		unsigned int RROAT          : 1;	/* Reset Request Only After Transaction */
		unsigned int CHMODE         : 1;	/* Channel Operation Mode */
		unsigned int CHDW           : 2;	/* Channel Data Width */
		unsigned int                : 1;
		unsigned int PATSEL         : 2;	/* Pattern Select */
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;	/* Channel Priority */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} SDMA_CHCR00_type;
#define SDMA_CHCR00	(*(__far SDMA_CHCR00_type *) 0xf0003884u)	/* SDMA Channel 00 Control Register */
#define SDMA_CHCR01	(*(__far SDMA_CHCR00_type *) 0xf00038a4u)	/* SDMA Channel 01 Control Register */
#define SDMA_CHCR02	(*(__far SDMA_CHCR00_type *) 0xf00038c4u)	/* SDMA Channel 02 Control Register */
#define SDMA_CHCR03	(*(__far SDMA_CHCR00_type *) 0xf00038e4u)	/* SDMA Channel 03 Control Register */
#define SDMA_CHCR04	(*(__far SDMA_CHCR00_type *) 0xf0003904u)	/* SDMA Channel 04 Control Register */
#define SDMA_CHCR05	(*(__far SDMA_CHCR00_type *) 0xf0003924u)	/* SDMA Channel 05 Control Register */
#define SDMA_CHCR06	(*(__far SDMA_CHCR00_type *) 0xf0003944u)	/* SDMA Channel 06 Control Register */
#define SDMA_CHCR07	(*(__far SDMA_CHCR00_type *) 0xf0003964u)	/* SDMA Channel 07 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;	/* Wrap Source Enable */
		unsigned int WRPDE          : 1;	/* Wrap Destination Enable */
		unsigned int INTCT          : 2;	/* Interrupt Control */
		unsigned int WRPP           : 4;	/* Wrap Pointer */
		unsigned int INTP           : 4;	/* Interrupt Pointer */
		unsigned int IRDV           : 4;	/* Interrupt Raise Detect Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SDMA_CHICR00_type;
#define SDMA_CHICR00	(*(__far SDMA_CHICR00_type *) 0xf0003888u)	/* SDMA Channel 00 Interrupt Control Register */
#define SDMA_CHICR01	(*(__far SDMA_CHICR00_type *) 0xf00038a8u)	/* SDMA Channel 01 Interrupt Control Register */
#define SDMA_CHICR02	(*(__far SDMA_CHICR00_type *) 0xf00038c8u)	/* SDMA Channel 02 Interrupt Control Register */
#define SDMA_CHICR03	(*(__far SDMA_CHICR00_type *) 0xf00038e8u)	/* SDMA Channel 03 Interrupt Control Register */
#define SDMA_CHICR04	(*(__far SDMA_CHICR00_type *) 0xf0003908u)	/* SDMA Channel 04 Interrupt Control Register */
#define SDMA_CHICR05	(*(__far SDMA_CHICR00_type *) 0xf0003928u)	/* SDMA Channel 05 Interrupt Control Register */
#define SDMA_CHICR06	(*(__far SDMA_CHICR00_type *) 0xf0003948u)	/* SDMA Channel 06 Interrupt Control Register */
#define SDMA_CHICR07	(*(__far SDMA_CHICR00_type *) 0xf0003968u)	/* SDMA Channel 07 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CH00           : 1;	/* Channel 0n Reset */
		unsigned int CH01           : 1;	/* Channel 0n Reset */
		unsigned int CH02           : 1;	/* Channel 0n Reset */
		unsigned int CH03           : 1;	/* Channel 0n Reset */
		unsigned int CH04           : 1;	/* Channel 0n Reset */
		unsigned int CH05           : 1;	/* Channel 0n Reset */
		unsigned int CH06           : 1;	/* Channel 0n Reset */
		unsigned int CH07           : 1;	/* Channel 0n Reset */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SDMA_CHRSTR_type;
#define SDMA_CHRSTR	(*(__far SDMA_CHRSTR_type *) 0xf0003810u)	/* SDMA Channel Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 10;	/* Transfer Count Status */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int LXO            : 1;	/* Old Value of Pattern Detection */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SDMA_CHSR00_type;
#define SDMA_CHSR00	(*(__far SDMA_CHSR00_type *) 0xf0003880u)	/* SDMA Channel 00 Status Register */
#define SDMA_CHSR01	(*(__far SDMA_CHSR00_type *) 0xf00038a0u)	/* SDMA Channel 01 Status Register */
#define SDMA_CHSR02	(*(__far SDMA_CHSR00_type *) 0xf00038c0u)	/* SDMA Channel 02 Status Register */
#define SDMA_CHSR03	(*(__far SDMA_CHSR00_type *) 0xf00038e0u)	/* SDMA Channel 03 Status Register */
#define SDMA_CHSR04	(*(__far SDMA_CHSR00_type *) 0xf0003900u)	/* SDMA Channel 04 Status Register */
#define SDMA_CHSR05	(*(__far SDMA_CHSR00_type *) 0xf0003920u)	/* SDMA Channel 05 Status Register */
#define SDMA_CHSR06	(*(__far SDMA_CHSR00_type *) 0xf0003940u)	/* SDMA Channel 06 Status Register */
#define SDMA_CHSR07	(*(__far SDMA_CHSR00_type *) 0xf0003960u)	/* SDMA Channel 07 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SDMA_CLC_type;
#define SDMA_CLC	(*(__far SDMA_CLC_type *) 0xf0003800u)	/* SDMA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTL00          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL01          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL02          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL03          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL04          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL05          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL06          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int CTL07          : 1;	/* Clear Transaction Request Lost for SDMA Channel 0n */
		unsigned int                : 8;
		unsigned int CME0SER        : 1;	/* Clear Move Engine 0 Source Error */
		unsigned int CME0DER        : 1;	/* Clear Move Engine 0 Destination Error */
		unsigned int                : 2;
		unsigned int CFPIER         : 1;	/* Clear FPI Error */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} SDMA_CLRE_type;
#define SDMA_CLRE	(*(__far SDMA_CLRE_type *) 0xf0003828u)	/* SDMA Clear Error Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;	/* Destination Address */
	} B;
	int I;
	unsigned int U;

} SDMA_DADR00_type;
#define SDMA_DADR00	(*(__far SDMA_DADR00_type *) 0xf0003894u)	/* SDMA Channel 00 Destination Address Register */
#define SDMA_DADR01	(*(__far SDMA_DADR00_type *) 0xf00038b4u)	/* SDMA Channel 01 Destination Address Register */
#define SDMA_DADR02	(*(__far SDMA_DADR00_type *) 0xf00038d4u)	/* SDMA Channel 02 Destination Address Register */
#define SDMA_DADR03	(*(__far SDMA_DADR00_type *) 0xf00038f4u)	/* SDMA Channel 03 Destination Address Register */
#define SDMA_DADR04	(*(__far SDMA_DADR00_type *) 0xf0003914u)	/* SDMA Channel 04 Destination Address Register */
#define SDMA_DADR05	(*(__far SDMA_DADR00_type *) 0xf0003934u)	/* SDMA Channel 05 Destination Address Register */
#define SDMA_DADR06	(*(__far SDMA_DADR00_type *) 0xf0003954u)	/* SDMA Channel 06 Destination Address Register */
#define SDMA_DADR07	(*(__far SDMA_DADR00_type *) 0xf0003974u)	/* SDMA Channel 07 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DAMAX          : 32;	/* Destination Address Upper Boundary */
	} B;
	int I;
	unsigned int U;

} SDMA_DAMAX00_type;
#define SDMA_DAMAX00	(*(__far SDMA_DAMAX00_type *) 0xf000398cu)	/* SDMA Channel 00 Destination Address Upper Boundary Register */
#define SDMA_DAMAX01	(*(__far SDMA_DAMAX00_type *) 0xf00039acu)	/* SDMA Channel 01 Destination Address Upper Boundary Register */
#define SDMA_DAMAX02	(*(__far SDMA_DAMAX00_type *) 0xf00039ccu)	/* SDMA Channel 02 Destination Address Upper Boundary Register */
#define SDMA_DAMAX03	(*(__far SDMA_DAMAX00_type *) 0xf00039ecu)	/* SDMA Channel 03 Destination Address Upper Boundary Register */
#define SDMA_DAMAX04	(*(__far SDMA_DAMAX00_type *) 0xf0003a0cu)	/* SDMA Channel 04 Destination Address Upper Boundary Register */
#define SDMA_DAMAX05	(*(__far SDMA_DAMAX00_type *) 0xf0003a2cu)	/* SDMA Channel 05 Destination Address Upper Boundary Register */
#define SDMA_DAMAX06	(*(__far SDMA_DAMAX00_type *) 0xf0003a4cu)	/* SDMA Channel 06 Destination Address Upper Boundary Register */
#define SDMA_DAMAX07	(*(__far SDMA_DAMAX00_type *) 0xf0003a6cu)	/* SDMA Channel 07 Destination Address Upper Boundary Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DAMIN          : 32;	/* Destination Address Lower Boundary */
	} B;
	int I;
	unsigned int U;

} SDMA_DAMIN00_type;
#define SDMA_DAMIN00	(*(__far SDMA_DAMIN00_type *) 0xf0003988u)	/* SDMA Channel 00 Destination Address Lower Boundary Register */
#define SDMA_DAMIN01	(*(__far SDMA_DAMIN00_type *) 0xf00039a8u)	/* SDMA Channel 01 Destination Address Lower Boundary Register */
#define SDMA_DAMIN02	(*(__far SDMA_DAMIN00_type *) 0xf00039c8u)	/* SDMA Channel 02 Destination Address Lower Boundary Register */
#define SDMA_DAMIN03	(*(__far SDMA_DAMIN00_type *) 0xf00039e8u)	/* SDMA Channel 03 Destination Address Lower Boundary Register */
#define SDMA_DAMIN04	(*(__far SDMA_DAMIN00_type *) 0xf0003a08u)	/* SDMA Channel 04 Destination Address Lower Boundary Register */
#define SDMA_DAMIN05	(*(__far SDMA_DAMIN00_type *) 0xf0003a28u)	/* SDMA Channel 05 Destination Address Lower Boundary Register */
#define SDMA_DAMIN06	(*(__far SDMA_DAMIN00_type *) 0xf0003a48u)	/* SDMA Channel 06 Destination Address Lower Boundary Register */
#define SDMA_DAMIN07	(*(__far SDMA_DAMIN00_type *) 0xf0003a68u)	/* SDMA Channel 07 Destination Address Lower Boundary Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DCRC           : 32;	/* Destination Address CRC */
	} B;
	int I;
	unsigned int U;

} SDMA_DCRC00_type;
#define SDMA_DCRC00	(*(__far SDMA_DCRC00_type *) 0xf0003994u)	/* SDMA Channel 00 Destination Address CRC Register */
#define SDMA_DCRC01	(*(__far SDMA_DCRC00_type *) 0xf00039b4u)	/* SDMA Channel 01 Destination Address CRC Register */
#define SDMA_DCRC02	(*(__far SDMA_DCRC00_type *) 0xf00039d4u)	/* SDMA Channel 02 Destination Address CRC Register */
#define SDMA_DCRC03	(*(__far SDMA_DCRC00_type *) 0xf00039f4u)	/* SDMA Channel 03 Destination Address CRC Register */
#define SDMA_DCRC04	(*(__far SDMA_DCRC00_type *) 0xf0003a14u)	/* SDMA Channel 04 Destination Address CRC Register */
#define SDMA_DCRC05	(*(__far SDMA_DCRC00_type *) 0xf0003a34u)	/* SDMA Channel 05 Destination Address CRC Register */
#define SDMA_DCRC06	(*(__far SDMA_DCRC00_type *) 0xf0003a54u)	/* SDMA Channel 06 Destination Address CRC Register */
#define SDMA_DCRC07	(*(__far SDMA_DCRC00_type *) 0xf0003a74u)	/* SDMA Channel 07 Destination Address CRC Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRL00         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL01         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL02         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL03         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL04         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL05         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL06         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int ETRL07         : 1;	/* Enable Transaction Request Lost for SDMA Channel 0n */
		unsigned int                : 8;
		unsigned int EME0SER        : 1;	/* Enable Move Engine 0 Source Error */
		unsigned int EME0DER        : 1;	/* Enable Move Engine 0 Destination Error */
		unsigned int                : 2;
		unsigned int ME0INP         : 4;	/* Move Engine 0 Error Interrupt Node Pointer */
		unsigned int                : 4;
		unsigned int TRLINP         : 4;	/* Transaction Lost Interrupt Node Pointer */
	} B;
	int I;
	unsigned int U;

} SDMA_EER_type;
#define SDMA_EER	(*(__far SDMA_EER_type *) 0xf0003820u)	/* SDMA Enable Error Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRL00          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL01          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL02          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL03          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL04          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL05          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL06          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int TRL07          : 1;	/* Transaction/Transfer Request Lost of SDMA Channel0n */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int ME0SER         : 1;	/* Move Engine 0 Source Error */
		/* const */ unsigned int ME0DER         : 1;	/* Move Engine 0 Destination Error */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int FPIER          : 1;	/* SPB Error */
		/* const */ unsigned int                : 3;
		/* const */ unsigned int LECME0         : 3;	/* Last Error Channel Move Engine 0 */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} SDMA_ERRSR_type;
#define SDMA_ERRSR	(*(__far SDMA_ERRSR_type *) 0xf0003824u)	/* SDMA Error Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIDMA0         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA1         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA2         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA3         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA4         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA5         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA6         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA7         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA8         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA9         : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA10        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA11        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA12        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA13        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA14        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int SIDMA15        : 1;	/* Set SDMA Interrupt Output Line x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SDMA_GINTR_type;
#define SDMA_GINTR	(*(__far SDMA_GINTR_type *) 0xf000382cu)	/* SDMA Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECH00          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH01          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH02          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH03          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH04          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH05          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH06          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int ECH07          : 1;	/* Enable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int                : 8;
		unsigned int DCH00          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH01          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH02          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH03          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH04          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH05          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH06          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int DCH07          : 1;	/* Disable Hardware Transfer Request for SDMA Channel 0n */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_HTREQ_type;
#define SDMA_HTREQ	(*(__far SDMA_HTREQ_type *) 0xf000381cu)	/* SDMA Hardware Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} SDMA_ID_type;
#define SDMA_ID	(*(__far SDMA_ID_type *) 0xf0003808u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CICH00         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH01         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH02         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH03         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH04         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH05         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH06         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int CICH07         : 1;	/* Clear Interrupt for SDMA Channel 0n */
		unsigned int                : 8;
		unsigned int CWRP00         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP01         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP02         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP03         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP04         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP05         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP06         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int CWRP07         : 1;	/* Clear Wrap Buffer Interrupt for SDMA Channel 0n */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_INTCR_type;
#define SDMA_INTCR	(*(__far SDMA_INTCR_type *) 0xf0003858u)	/* SDMA Interrupt Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICH00          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH01          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH02          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH03          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH04          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH05          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH06          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int ICH07          : 1;	/* Interrupt from Channel 0n */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int IPM00          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM01          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM02          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM03          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM04          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM05          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM06          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int IPM07          : 1;	/* Pattern Detection from Channel 0n */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_INTSR_type;
#define SDMA_INTSR	(*(__far SDMA_INTSR_type *) 0xf0003854u)	/* SDMA Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT00          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT01          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT02          : 8;	/* Pattern for Move Engine 0 */
		unsigned int PAT03          : 8;	/* Pattern for Move Engine 0 */
	} B;
	int I;
	unsigned int U;

} SDMA_ME0PR_type;
#define SDMA_ME0PR	(*(__far SDMA_ME0PR_type *) 0xf000383cu)	/* SDMA Move Engine 0 Pattern Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD00           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD01           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD02           : 8;	/* Read Value for Move Engine 0 */
		/* const */ unsigned int RD03           : 8;	/* Read Value for Move Engine 0 */
	} B;
	int I;
	unsigned int U;

} SDMA_ME0R_type;
#define SDMA_ME0R	(*(__far SDMA_ME0R_type *) 0xf0003834u)	/* SDMA Move Engine 0 Read Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME0RS          : 1;	/* Move Engine 0 Read Status */
		/* const */ unsigned int CH0            : 3;	/* Reading Channel in Move Engine 0 */
		/* const */ unsigned int ME0WS          : 1;	/* Move Engine 0 Write Status */
		/* const */ unsigned int RBTFPI         : 3;	/* Read Buffer Trace for FPI Bus Interface */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SDMA_MESR_type;
#define SDMA_MESR	(*(__far SDMA_MESR_type *) 0xf0003830u)	/* SDMA Move Engine Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BTRC0          : 2;	/* Break Trigger Condition In Sub-Block 0 */
		unsigned int BCHS0          : 3;	/* Break Channel Select In Sub-Block 0 */
		unsigned int BRL0           : 1;	/* Break On Request Lost in Sub-Block 0 */
		unsigned int                : 2;
		unsigned int BTRC1          : 2;	/* Break Trigger Condition In Sub-Block 1 */
		unsigned int BCHS1          : 3;	/* Break Channel Select In Sub-Block 1 */
		unsigned int BRL1           : 1;	/* Break On Request Lost in Sub-Block 1 */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SDMA_OCDSR_type;
#define SDMA_OCDSR	(*(__far SDMA_OCDSR_type *) 0xf0003864u)	/* SDMA OCDS Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RDCRC          : 32;	/* Read Data CRC */
	} B;
	int I;
	unsigned int U;

} SDMA_RDCRC00_type;
#define SDMA_RDCRC00	(*(__far SDMA_RDCRC00_type *) 0xf0003998u)	/* SDMA Channel 00 Read Data CRC Register */
#define SDMA_RDCRC01	(*(__far SDMA_RDCRC00_type *) 0xf00039b8u)	/* SDMA Channel 01 Read Data CRC Register */
#define SDMA_RDCRC02	(*(__far SDMA_RDCRC00_type *) 0xf00039d8u)	/* SDMA Channel 02 Read Data CRC Register */
#define SDMA_RDCRC03	(*(__far SDMA_RDCRC00_type *) 0xf00039f8u)	/* SDMA Channel 03 Read Data CRC Register */
#define SDMA_RDCRC04	(*(__far SDMA_RDCRC00_type *) 0xf0003a18u)	/* SDMA Channel 04 Read Data CRC Register */
#define SDMA_RDCRC05	(*(__far SDMA_RDCRC00_type *) 0xf0003a38u)	/* SDMA Channel 05 Read Data CRC Register */
#define SDMA_RDCRC06	(*(__far SDMA_RDCRC00_type *) 0xf0003a58u)	/* SDMA Channel 06 Read Data CRC Register */
#define SDMA_RDCRC07	(*(__far SDMA_RDCRC00_type *) 0xf0003a78u)	/* SDMA Channel 07 Read Data CRC Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;	/* Source Start Address */
	} B;
	int I;
	unsigned int U;

} SDMA_SADR00_type;
#define SDMA_SADR00	(*(__far SDMA_SADR00_type *) 0xf0003890u)	/* SDMA Channel 00 Source Address Register */
#define SDMA_SADR01	(*(__far SDMA_SADR00_type *) 0xf00038b0u)	/* SDMA Channel 01 Source Address Register */
#define SDMA_SADR02	(*(__far SDMA_SADR00_type *) 0xf00038d0u)	/* SDMA Channel 02 Source Address Register */
#define SDMA_SADR03	(*(__far SDMA_SADR00_type *) 0xf00038f0u)	/* SDMA Channel 03 Source Address Register */
#define SDMA_SADR04	(*(__far SDMA_SADR00_type *) 0xf0003910u)	/* SDMA Channel 04 Source Address Register */
#define SDMA_SADR05	(*(__far SDMA_SADR00_type *) 0xf0003930u)	/* SDMA Channel 05 Source Address Register */
#define SDMA_SADR06	(*(__far SDMA_SADR00_type *) 0xf0003950u)	/* SDMA Channel 06 Source Address Register */
#define SDMA_SADR07	(*(__far SDMA_SADR00_type *) 0xf0003970u)	/* SDMA Channel 07 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SAMAX          : 32;	/* Source Address Upper Boundary */
	} B;
	int I;
	unsigned int U;

} SDMA_SAMAX00_type;
#define SDMA_SAMAX00	(*(__far SDMA_SAMAX00_type *) 0xf0003984u)	/* SDMA Channel 00 Source Address Lower Boundary Register */
#define SDMA_SAMAX01	(*(__far SDMA_SAMAX00_type *) 0xf00039a4u)	/* SDMA Channel 01 Source Address Lower Boundary Register */
#define SDMA_SAMAX02	(*(__far SDMA_SAMAX00_type *) 0xf00039c4u)	/* SDMA Channel 02 Source Address Lower Boundary Register */
#define SDMA_SAMAX03	(*(__far SDMA_SAMAX00_type *) 0xf00039e4u)	/* SDMA Channel 03 Source Address Lower Boundary Register */
#define SDMA_SAMAX04	(*(__far SDMA_SAMAX00_type *) 0xf0003a04u)	/* SDMA Channel 04 Source Address Lower Boundary Register */
#define SDMA_SAMAX05	(*(__far SDMA_SAMAX00_type *) 0xf0003a24u)	/* SDMA Channel 05 Source Address Lower Boundary Register */
#define SDMA_SAMAX06	(*(__far SDMA_SAMAX00_type *) 0xf0003a44u)	/* SDMA Channel 06 Source Address Lower Boundary Register */
#define SDMA_SAMAX07	(*(__far SDMA_SAMAX00_type *) 0xf0003a64u)	/* SDMA Channel 07 Source Address Lower Boundary Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SAMIN          : 32;	/* Source Address Lower Boundary */
	} B;
	int I;
	unsigned int U;

} SDMA_SAMIN00_type;
#define SDMA_SAMIN00	(*(__far SDMA_SAMIN00_type *) 0xf0003980u)	/* SDMA Channel 00 Source Address Lower Boundary Register */
#define SDMA_SAMIN01	(*(__far SDMA_SAMIN00_type *) 0xf00039a0u)	/* SDMA Channel 01 Source Address Lower Boundary Register */
#define SDMA_SAMIN02	(*(__far SDMA_SAMIN00_type *) 0xf00039c0u)	/* SDMA Channel 02 Source Address Lower Boundary Register */
#define SDMA_SAMIN03	(*(__far SDMA_SAMIN00_type *) 0xf00039e0u)	/* SDMA Channel 03 Source Address Lower Boundary Register */
#define SDMA_SAMIN04	(*(__far SDMA_SAMIN00_type *) 0xf0003a00u)	/* SDMA Channel 04 Source Address Lower Boundary Register */
#define SDMA_SAMIN05	(*(__far SDMA_SAMIN00_type *) 0xf0003a20u)	/* SDMA Channel 05 Source Address Lower Boundary Register */
#define SDMA_SAMIN06	(*(__far SDMA_SAMIN00_type *) 0xf0003a40u)	/* SDMA Channel 06 Source Address Lower Boundary Register */
#define SDMA_SAMIN07	(*(__far SDMA_SAMIN00_type *) 0xf0003a60u)	/* SDMA Channel 07 Source Address Lower Boundary Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SCRC           : 32;	/* Source Address CRC */
	} B;
	int I;
	unsigned int U;

} SDMA_SCRC00_type;
#define SDMA_SCRC00	(*(__far SDMA_SCRC00_type *) 0xf0003990u)	/* SDMA Channel 00 Source Address CRC Register */
#define SDMA_SCRC01	(*(__far SDMA_SCRC00_type *) 0xf00039b0u)	/* SDMA Channel 01 Source Address CRC Register */
#define SDMA_SCRC02	(*(__far SDMA_SCRC00_type *) 0xf00039d0u)	/* SDMA Channel 02 Source Address CRC Register */
#define SDMA_SCRC03	(*(__far SDMA_SCRC00_type *) 0xf00039f0u)	/* SDMA Channel 03 Source Address CRC Register */
#define SDMA_SCRC04	(*(__far SDMA_SCRC00_type *) 0xf0003a10u)	/* SDMA Channel 04 Source Address CRC Register */
#define SDMA_SCRC05	(*(__far SDMA_SCRC00_type *) 0xf0003a30u)	/* SDMA Channel 05 Source Address CRC Register */
#define SDMA_SCRC06	(*(__far SDMA_SCRC00_type *) 0xf0003a50u)	/* SDMA Channel 06 Source Address CRC Register */
#define SDMA_SCRC07	(*(__far SDMA_SCRC00_type *) 0xf0003a70u)	/* SDMA Channel 07 Source Address CRC Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SHADR          : 32;	/* Shadowed Address */
	} B;
	int I;
	unsigned int U;

} SDMA_SHADR00_type;
#define SDMA_SHADR00	(*(__far SDMA_SHADR00_type *) 0xf0003898u)	/* SDMA Channel 00 Shadow Address Register */
#define SDMA_SHADR01	(*(__far SDMA_SHADR00_type *) 0xf00038b8u)	/* SDMA Channel 01 Shadow Address Register */
#define SDMA_SHADR02	(*(__far SDMA_SHADR00_type *) 0xf00038d8u)	/* SDMA Channel 02 Shadow Address Register */
#define SDMA_SHADR03	(*(__far SDMA_SHADR00_type *) 0xf00038f8u)	/* SDMA Channel 03 Shadow Address Register */
#define SDMA_SHADR04	(*(__far SDMA_SHADR00_type *) 0xf0003918u)	/* SDMA Channel 04 Shadow Address Register */
#define SDMA_SHADR05	(*(__far SDMA_SHADR00_type *) 0xf0003938u)	/* SDMA Channel 05 Shadow Address Register */
#define SDMA_SHADR06	(*(__far SDMA_SHADR00_type *) 0xf0003958u)	/* SDMA Channel 06 Shadow Address Register */
#define SDMA_SHADR07	(*(__far SDMA_SHADR00_type *) 0xf0003978u)	/* SDMA Channel 07 Shadow Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SDMA_SRC0_type;
#define SDMA_SRC0	(*(__far SDMA_SRC0_type *) 0xf0003afcu)	/* SDMA Service Request Control Register 0 */
#define SDMA_SRC1	(*(__far SDMA_SRC0_type *) 0xf0003af8u)	/* SDMA Service Request Control Register 1 */
#define SDMA_SRC2	(*(__far SDMA_SRC0_type *) 0xf0003af4u)	/* SDMA Service Request Control Register 2 */
#define SDMA_SRC3	(*(__far SDMA_SRC0_type *) 0xf0003af0u)	/* SDMA Service Request Control Register 3 */
#define SDMA_SRC4	(*(__far SDMA_SRC0_type *) 0xf0003aecu)	/* SDMA Service Request Control Register 4 */
#define SDMA_SRC5	(*(__far SDMA_SRC0_type *) 0xf0003ae8u)	/* SDMA Service Request Control Register 5 */
#define SDMA_SRC6	(*(__far SDMA_SRC0_type *) 0xf0003ae4u)	/* SDMA Service Request Control Register 6 */
#define SDMA_SRC7	(*(__far SDMA_SRC0_type *) 0xf0003ae0u)	/* SDMA Service Request Control Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int SCH00          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH01          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH02          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH03          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH04          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH05          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH06          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int SCH07          : 1;	/* Set Transaction Request for SDMA Channel 0n */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SDMA_STREQ_type;
#define SDMA_STREQ	(*(__far SDMA_STREQ_type *) 0xf0003818u)	/* SDMA Software Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SUSEN00        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN01        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN02        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN03        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN04        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN05        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN06        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int SUSEN07        : 1;	/* Suspend Enable for SDMA Channel 0n */
		unsigned int                : 8;
		/* const */ unsigned int SUSAC00        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC01        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC02        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC03        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC04        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC05        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC06        : 1;	/* Suspend Active for SDMA Channel 0n */
		/* const */ unsigned int SUSAC07        : 1;	/* Suspend Active for SDMA Channel 0n */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_SUSPMR_type;
#define SDMA_SUSPMR	(*(__far SDMA_SUSPMR_type *) 0xf0003868u)	/* SDMA Suspend Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CH00           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH01           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH02           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH03           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH04           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH05           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH06           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int CH07           : 1;	/* Transaction Request State of SDMA Channel 0n */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int HTRE00         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE01         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE02         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE03         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE04         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE05         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE06         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int HTRE07         : 1;	/* Hardware Transaction Request Enable State of SDMA Channel 0n */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_TRSR_type;
#define SDMA_TRSR	(*(__far SDMA_TRSR_type *) 0xf0003814u)	/* SDMA Transaction Request State Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WRPS00         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS01         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS02         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS03         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS04         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS05         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS06         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int WRPS07         : 1;	/* Wrap Source Buffer for Channel 0n */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int WRPD00         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD01         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD02         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD03         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD04         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD05         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD06         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int WRPD07         : 1;	/* Wrap Destination Buffer for Channel 0n */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SDMA_WRPSR_type;
#define SDMA_WRPSR	(*(__far SDMA_WRPSR_type *) 0xf000385cu)	/* SDMA Wrap Status Register */


/* FCE */
typedef volatile union
{
	struct
	{ 
		unsigned int CMI            : 1;	/* CRC Mismatch Interrupt */
		unsigned int CEI            : 1;	/* Configuration Error Interrupt */
		unsigned int LEI            : 1;	/* Length Error Interrupt */
		unsigned int FEI            : 1;	/* FPI Error Interrupt */
		unsigned int CCE            : 1;	/* CRC Check Comparison */
		unsigned int                : 3;
		unsigned int REFIN          : 1;	/* IR Byte Wise Reflection */
		unsigned int REFOUT         : 1;	/* CRC 32-Bit Wise Reflection */
		unsigned int XSEL           : 1;	/* Selects the value to be xored with the final CRC */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} FCE_CFG0_type;
#define FCE_CFG0	(*(__far FCE_CFG0_type *) 0xf0320028u)	/* CRC Configuration Register 0 */
#define FCE_CFG1	(*(__far FCE_CFG0_type *) 0xf0320048u)	/* CRC Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CHECK          : 32;	/* CHECK Register */
	} B;
	int I;
	unsigned int U;

} FCE_CHECK0_type;
#define FCE_CHECK0	(*(__far FCE_CHECK0_type *) 0xf0320034u)	/* CRC Check Register 0 */
#define FCE_CHECK1	(*(__far FCE_CHECK0_type *) 0xf0320054u)	/* CRC Check Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Bit Request */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Bit Status */
		unsigned int SPEN           : 1;	/* Module Suspend Enable */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} FCE_CLC_type;
#define FCE_CLC	(*(__far FCE_CLC_type *) 0xf0320000u)	/* Control Clock Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CRC            : 32;	/* CRC Register */
	} B;
	int I;
	unsigned int U;

} FCE_CRC0_type;
#define FCE_CRC0	(*(__far FCE_CRC0_type *) 0xf0320038u)	/* CRC Register 0 */
#define FCE_CRC1	(*(__far FCE_CRC0_type *) 0xf0320058u)	/* CRC Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int FCM            : 1;	/* Force CRC Mismatch */
		unsigned int FRM_CFG        : 1;	/* Force CFG Register Mismatch */
		unsigned int FRM_CHECK      : 1;	/* Force Check Register Mismatch */
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} FCE_CTR0_type;
#define FCE_CTR0	(*(__far FCE_CTR0_type *) 0xf032003cu)	/* CRC Test Register 0 */
#define FCE_CTR1	(*(__far FCE_CTR0_type *) 0xf032005cu)	/* CRC Test Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} FCE_ID_type;
#define FCE_ID	(*(__far FCE_ID_type *) 0xf0320008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IR             : 32;	/* Input Register */
	} B;
	int I;
	unsigned int U;

} FCE_IR0_type;
#define FCE_IR0	(*(__far FCE_IR0_type *) 0xf0320020u)	/* Input Register 0 */
#define FCE_IR1	(*(__far FCE_IR0_type *) 0xf0320040u)	/* Input Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LENGTH         : 16;	/* Message Length Register */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FCE_LENGTH0_type;
#define FCE_LENGTH0	(*(__far FCE_LENGTH0_type *) 0xf0320030u)	/* CRC Length Register 0 */
#define FCE_LENGTH1	(*(__far FCE_LENGTH0_type *) 0xf0320050u)	/* CRC Length Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 32;	/* Result Register */
	} B;
	int I;
	unsigned int U;

} FCE_RES0_type;
#define FCE_RES0	(*(__far FCE_RES0_type *) 0xf0320024u)	/* CRC Result Register 0 */
#define FCE_RES1	(*(__far FCE_RES0_type *) 0xf0320044u)	/* CRC Result Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FCE_SRC_type;
#define FCE_SRC	(*(__far FCE_SRC_type *) 0xf03200fcu)	/* Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMF            : 1;	/* CRC Mismatch Flag */
		unsigned int CEF            : 1;	/* Configuration Error Flag */
		unsigned int LEF            : 1;	/* Length Error Flag */
		unsigned int FEF            : 1;	/* FPI Error Flag */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} FCE_STS0_type;
#define FCE_STS0	(*(__far FCE_STS0_type *) 0xf032002cu)	/* CRC Status Register 0 */
#define FCE_STS1	(*(__far FCE_STS0_type *) 0xf032004cu)	/* CRC Status Register 1 */


/* EBU */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REGENAB        : 1;	/* Memory Region Enable */
		unsigned __sfrbit32 ALTENAB        : 1;	/* Alternate Segment Comparison Enable */
		unsigned __sfrbit32 WPROT          : 1;	/* Memory Region Write Protect */
		unsigned __sfrbit32 GLOBALCS       : 1;	/* Combined Chip Select Control */
		unsigned __sfrbit32 MASK           : 4;	/* Memory Region Address Mask */
		unsigned __sfrbit32 ALTSEG         : 4;	/* Memory Region Alternate Segment */
		unsigned __sfrbit32 BASE           : 20;	/* Memory Region Base Address */
	} B;
	int I;
	unsigned int U;

} EBU_ADDRSEL0_type;
#define EBU_ADDRSEL0	(*(__far EBU_ADDRSEL0_type *) 0xf8000018u)	/* EBU Address Select Register 0 */
#define EBU_ADDRSEL1	(*(__far EBU_ADDRSEL0_type *) 0xf800001cu)	/* EBU Address Select Register 1-3 */
#define EBU_ADDRSEL2	(*(__far EBU_ADDRSEL0_type *) 0xf8000020u)	/* EBU Address Select Register 1-3 */
#define EBU_ADDRSEL3	(*(__far EBU_ADDRSEL0_type *) 0xf8000024u)	/* EBU Address Select Register 1-3 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RDDTACS        : 4;	/* Recovery Cycles between Different Regions */
		unsigned __sfrbit32 RDRECOVC       : 3;	/* Recovery Cycles after Read Accesses */
		unsigned __sfrbit32 WAITRDC        : 5;	/* Programmed Wait States for read accesses */
		unsigned __sfrbit32 DATAC          : 4;	/* Data Hold Cycles for Read Accesses */
		unsigned __sfrbit32 EXTCLOCK       : 2;	/* Frequency of external clock at pin BFCLKO or SDCLKO */
		unsigned __sfrbit32 EXTDATA        : 2;	/* Extended data */
		unsigned __sfrbit32 CMDDELAY       : 4;	/* Command Delay Cycles */
		unsigned __sfrbit32 AHOLDC         : 4;	/* Address Hold Cycles */
		unsigned __sfrbit32 ADDRC          : 4;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSRAP0_type;
#define EBU_BUSRAP0	(*(__far EBU_BUSRAP0_type *) 0xf800002cu)	/* EBU Bus Read Access Parameter Register */
#define EBU_BUSRAP1	(*(__far EBU_BUSRAP0_type *) 0xf800003cu)	/* EBU Bus Read Access Parameter Register */
#define EBU_BUSRAP2	(*(__far EBU_BUSRAP0_type *) 0xf800004cu)	/* EBU Bus Read Access Parameter Register */
#define EBU_BUSRAP3	(*(__far EBU_BUSRAP0_type *) 0xf800005cu)	/* EBU Bus Read Access Parameter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FETBLEN        : 3;	/* Burst Length for Synchronous Burst */
		unsigned __sfrbit32 FBBMSEL        : 1;	/* Synchronous burst buffer mode select */
		/* const */ unsigned __sfrbit32 RESERVED       : 1;	/* Reserved */
		unsigned __sfrbit32 FDBKEN         : 1;	/* Burst FLASH Clock Feedback Enable */
		unsigned __sfrbit32 BFCMSEL        : 1;	/* Burst Flash Clock Mode Select */
		unsigned __sfrbit32 NAA            : 1;	/* Enable flash non-array access workaround */
		/* const */ unsigned __sfrbit32 RES1           : 8;	/* Reserved */
		unsigned __sfrbit32 ECSE           : 1;	/* Early Chip Select for Synchronous Burst */
		unsigned __sfrbit32 EBSE           : 1;	/* Early Burst Signal Enable for Synchronous Burst */
		unsigned __sfrbit32 DBA            : 1;	/* Disable Burst Address Wrapping */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Byte Control Signal Control */
		unsigned __sfrbit32 PORTW          : 2;	/* Device Addressing Mode */
		unsigned __sfrbit32 WAIT           : 2;	/* External Wait Control */
		unsigned __sfrbit32 AAP            : 1;	/* Asynchronous Address phase: */
		/* const */ unsigned __sfrbit32 RES0           : 1;	/* Reserved, always 0 */
		unsigned __sfrbit32 AGEN           : 4;	/* Device Type for Region */
	} B;
	int I;
	unsigned int U;

} EBU_BUSRCON0_type;
#define EBU_BUSRCON0	(*(__far EBU_BUSRCON0_type *) 0xf8000028u)	/* EBU Bus Configuration Register */
#define EBU_BUSRCON1	(*(__far EBU_BUSRCON0_type *) 0xf8000038u)	/* EBU Bus Configuration Register */
#define EBU_BUSRCON2	(*(__far EBU_BUSRCON0_type *) 0xf8000048u)	/* EBU Bus Configuration Register */
#define EBU_BUSRCON3	(*(__far EBU_BUSRCON0_type *) 0xf8000058u)	/* EBU Bus Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 WRDTACS        : 4;	/* Recovery Cycles between Different Regions */
		unsigned __sfrbit32 WRRECOVC       : 3;	/* Recovery Cycles after Write Accesses */
		unsigned __sfrbit32 WAITWRC        : 5;	/* Programmed Wait States for write accesses */
		unsigned __sfrbit32 DATAC          : 4;	/* Data Hold Cycles for Write Accesses */
		unsigned __sfrbit32 EXTCLOCK       : 2;	/* Frequency of external clock at pin BFCLKO or SDCLKO */
		unsigned __sfrbit32 EXTDATA        : 2;	/* Extended data */
		unsigned __sfrbit32 CMDDELAY       : 4;	/* Command Delay Cycles */
		unsigned __sfrbit32 AHOLDC         : 4;	/* Address Hold Cycles */
		unsigned __sfrbit32 ADDRC          : 4;	/* Address Cycles */
	} B;
	int I;
	unsigned int U;

} EBU_BUSWAP0_type;
#define EBU_BUSWAP0	(*(__far EBU_BUSWAP0_type *) 0xf8000034u)	/* EBU Bus Write Access Parameter Register */
#define EBU_BUSWAP1	(*(__far EBU_BUSWAP0_type *) 0xf8000044u)	/* EBU Bus Write Access Parameter Register */
#define EBU_BUSWAP2	(*(__far EBU_BUSWAP0_type *) 0xf8000054u)	/* EBU Bus Write Access Parameter Register */
#define EBU_BUSWAP3	(*(__far EBU_BUSWAP0_type *) 0xf8000064u)	/* EBU Bus Write Access Parameter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FETBLEN        : 3;	/* Burst Length for Synchronous Burst */
		unsigned __sfrbit32 FBBMSEL        : 1;	/* Synchronous burst buffer mode select */
		/* const */ unsigned __sfrbit32 RES            : 3;	/* Reserved, always reads 0 */
		/* const */ unsigned __sfrbit32 NAA            : 1;	/* Enable flash non-array access workaround */
		/* const */ unsigned __sfrbit32 RES0           : 8;	/* Reserved */
		unsigned __sfrbit32 ECSE           : 1;	/* Early Chip Select for Synchronous Burst */
		unsigned __sfrbit32 EBSE           : 1;	/* Early Burst Signal Enable for Synchronous Burst */
		/* const */ unsigned __sfrbit32 RES1           : 1;	/* Reserved, always reads 0 */
		unsigned __sfrbit32 WAITINV        : 1;	/* Reversed polarity at WAIT */
		unsigned __sfrbit32 BCGEN          : 2;	/* Byte Control Signal Control */
		/* const */ unsigned __sfrbit32 PORTW          : 2;	/* Device Addressing Mode */
		unsigned __sfrbit32 WAIT           : 2;	/* External Wait Control */
		unsigned __sfrbit32 AAP            : 1;	/* Asynchronous Address phase: */
		unsigned __sfrbit32 LOCKCS         : 1;	/* Lock Chip Select */
		unsigned __sfrbit32 AGEN           : 4;	/* Device Type for Region */
	} B;
	int I;
	unsigned int U;

} EBU_BUSWCON0_type;
#define EBU_BUSWCON0	(*(__far EBU_BUSWCON0_type *) 0xf8000030u)	/* EBU Bus Write Configuration Register */
#define EBU_BUSWCON1	(*(__far EBU_BUSWCON0_type *) 0xf8000040u)	/* EBU Bus Write Configuration Register */
#define EBU_BUSWCON2	(*(__far EBU_BUSWCON0_type *) 0xf8000050u)	/* EBU Bus Write Configuration Register */
#define EBU_BUSWCON3	(*(__far EBU_BUSWCON0_type *) 0xf8000060u)	/* EBU Bus Write Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DISR           : 1;	/* EBU Disable Request BitWhile the DISR bit is implemented in the EBU, it connects to the standby logic which will disable the clock tree. Standby mode will be exited automatically when an attempt is made to access the EBU. */
		/* const */ unsigned __sfrbit32 DISS           : 1;	/* EBU Disable Status Bit */
		/* const */ unsigned __sfrbit32 RES            : 6;	/* Reserved */
		unsigned __sfrbit32 EPE            : 1;	/* Endinit Protection EnableThis register can be Endinit-protected after initialization. Writing to this register in this state will cause the EBU to generate an SRI Error. */
		/* const */ unsigned __sfrbit32 RES_5          : 7;	/* Reserved */
		unsigned __sfrbit32 SYNC           : 1;	/* EBU Clocking Mode */
		unsigned __sfrbit32 DIV2           : 1;	/* DIV2 Clocking Mode */
		unsigned __sfrbit32 EBUDIV         : 2;	/* EBU Clock Divide Ratio */
		/* const */ unsigned __sfrbit32 SYNCACK        : 1;	/* EBU Clocking Mode Status */
		/* const */ unsigned __sfrbit32 DIV2ACK        : 1;	/* DIV2 Clocking Mode Status */
		/* const */ unsigned __sfrbit32 EBUDIVACK      : 2;	/* EBU Clock Divide Ratio Status */
		/* const */ unsigned __sfrbit32 RES_12         : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} EBU_CLC_type;
#define EBU_CLC	(*(__far EBU_CLC_type *) 0xf8000000u)	/* EBU Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CRCD           : 8;	/* Row to column delay counter */
		unsigned __sfrbit32 CRSC           : 4;	/* Mode register set-up time */
		unsigned __sfrbit32 PAGESIZE       : 4;	/* Device Page Size */
		unsigned __sfrbit32 CRP            : 4;	/* PREACTIVE to ACTIVE command delay */
		unsigned __sfrbit32 CSRR           : 4;	/* MRS to SRR command delay */
		unsigned __sfrbit32 CSRS           : 4;	/* SRR to next command delay */
		unsigned __sfrbit32 MAXADD         : 3;	/* NVM Device Size */
		unsigned __sfrbit32 MODE           : 1;	/* Device Operating Mode */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNCON_type;
#define EBU_DDRNCON	(*(__far EBU_DDRNCON_type *) 0xf800007cu)	/* EBU LPDDR NVM Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BURSTL         : 3;	/* Burst length */
		unsigned __sfrbit32 BTYP           : 1;	/* Burst type */
		unsigned __sfrbit32 CASLAT         : 3;	/* CAS latency */
		unsigned __sfrbit32 OPMODE         : 7;	/* Operation Mode */
		/* const */ unsigned __sfrbit32 Res            : 2;	/* Reserved */
		unsigned __sfrbit32 XOPM           : 14;	/* Extended Operation Mode */
		unsigned __sfrbit32 XBA            : 2;	/* Extended Operation Bank Select */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNMOD_type;
#define EBU_DDRNMOD	(*(__far EBU_DDRNMOD_type *) 0xf8000080u)	/* EBU DDR NVM Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 16;	/* Reserved */
		unsigned __sfrbit32 XOPM           : 12;	/* Extended Operation Mode */
		/* const */ unsigned __sfrbit32 DEV_SEL        : 1;	/* Device Select */
		unsigned __sfrbit32 XBA            : 2;	/* Extended Operation Bank Select */
		unsigned __sfrbit32 ACT            : 1;	/* Status Register Operation Active */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNMOD2_type;
#define EBU_DDRNMOD2	(*(__far EBU_DDRNMOD2_type *) 0xf8000084u)	/* EBU DDR NVM Extended Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PAGE           : 29;	/* Preload Page */
		unsigned __sfrbit32 BA             : 2;	/* Bank Address */
		/* const */ unsigned __sfrbit32 ACTIVE         : 1;	/* Preload Active */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNPRLD_type;
#define EBU_DDRNPRLD	(*(__far EBU_DDRNPRLD_type *) 0xf800008cu)	/* EBU DDR NVM Page Preload Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRRDATA0       : 16;	/* Status Register Read Data */
		/* const */ unsigned __sfrbit32 SRRDATA1       : 16;	/* Status Register Read Data */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNSRR_type;
#define EBU_DDRNSRR	(*(__far EBU_DDRNSRR_type *) 0xf8000088u)	/* EBU DDR NVM Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TAG            : 31;	/* Current Value for Page Tag */
		unsigned __sfrbit32 ACTIVE         : 1;	/* Page Tag Active Status */
	} B;
	int I;
	unsigned int U;

} EBU_DDRNTAG0_type;
#define EBU_DDRNTAG0	(*(__far EBU_DDRNTAG0_type *) 0xf8000090u)	/* EBU DDR Tag Registers */
#define EBU_DDRNTAG1	(*(__far EBU_DDRNTAG0_type *) 0xf8000094u)	/* EBU DDR Tag Registers */
#define EBU_DDRNTAG2	(*(__far EBU_DDRNTAG0_type *) 0xf8000098u)	/* EBU DDR Tag Registers */
#define EBU_DDRNTAG3	(*(__far EBU_DDRNTAG0_type *) 0xf800009cu)	/* EBU DDR Tag Registers */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DLL_VALUE      : 9;	/* DLL Lock Value */
		/* const */ unsigned __sfrbit32 RES2           : 2;	/* Reserved */
		/* const */ unsigned __sfrbit32 DCC_EN         : 1;	/* Duty Cycle Correction Enable */
		/* const */ unsigned __sfrbit32 DLL_LCK        : 1;	/* DLL Lock Status */
		unsigned __sfrbit32 DLL_DIS        : 1;	/* Disable DLL Lock Function */
		unsigned __sfrbit32 DLL_RST        : 1;	/* Reset the DLL */
		unsigned __sfrbit32 ALGO           : 1;	/* Lock Algorithm Control */
		unsigned __sfrbit32 WR_D_ADJ       : 3;	/* Write Data Adjust */
		/* const */ unsigned __sfrbit32 RES1           : 1;	/* Reserved */
		unsigned __sfrbit32 RD_DQS_ADJ     : 3;	/* Read DQS Adjust */
		/* const */ unsigned __sfrbit32 RES0           : 4;	/* Reserved */
		unsigned __sfrbit32 WIN_EN         : 1;	/* Drift Window Enable */
		unsigned __sfrbit32 RD_EN          : 1;	/* Read Delay Enable */
		unsigned __sfrbit32 WR_EN          : 1;	/* Write Delay Enable */
		unsigned __sfrbit32 AMODE          : 2;	/* Mode for generating address bits on DDR accesses. */
	} B;
	int I;
	unsigned int U;

} EBU_DLLCON_type;
#define EBU_DLLCON	(*(__far EBU_DLLCON_type *) 0xf8000078u)	/* EBU DLL Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CFGEND         : 1;	/* Configuration End */
		/* const */ unsigned __sfrbit32 CFGERR         : 1;	/* Configuration Fetch Error */
		/* const */ unsigned __sfrbit32 RES            : 29;	/* Reserved */
		unsigned __sfrbit32 EBUCFG         : 1;	/* Configuration Word Fetch */
	} B;
	int I;
	unsigned int U;

} EBU_EXTBOOT_type;
#define EBU_EXTBOOT	(*(__far EBU_EXTBOOT_type *) 0xf8000010u)	/* EBU External Boot Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ID_VALUE       : 32;	/* Module Identification Value */
	} B;
	int I;
	unsigned int U;

} EBU_ID_type;
#define EBU_ID	(*(__far EBU_ID_type *) 0xf8000008u)	/* EBU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 STS            : 1;	/* Memory Status Bit */
		unsigned __sfrbit32 LCKABRT        : 1;	/* Lock Abort */
		unsigned __sfrbit32 SDTRI          : 1;	/* SDRAM Tristate */
		unsigned __sfrbit32 CLK_COMB       : 1;	/* Combined External Bus Clock */
		unsigned __sfrbit32 EXTLOCK        : 1;	/* External Bus Lock Control */
		unsigned __sfrbit32 ARBSYNC        : 1;	/* Arbitration Signal Synchronization Control */
		unsigned __sfrbit32 ARBMODE        : 2;	/* Arbitration Mode Selection */
		unsigned __sfrbit32 TIMEOUTC       : 8;	/* Bus Time-out Control */
		unsigned __sfrbit32 LOCKTIMEOUT    : 8;	/* Lock Timeout Counter Preload */
		unsigned __sfrbit32 FIFO_BYPASS    : 1;	/* Read Mode for SDRAM/DDR Memories */
		unsigned __sfrbit32 FAST_SRI       : 1;	/* Clock Cycles used for SRI Address Decode */
		unsigned __sfrbit32 OCDS_SUSP_DIS  : 1;	/* OCDS SUSPEND Disable */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		unsigned __sfrbit32 ACCSINH        : 1;	/* Access Inhibit request */
		/* const */ unsigned __sfrbit32 ACCSINHACK     : 1;	/* Access inhibit acknowledge */
		/* const */ unsigned __sfrbit32 BUSSTATE       : 1;	/* External Bus State */
		unsigned __sfrbit32 ALE            : 1;	/* ALE Mode */
	} B1;
	struct
	{ 
		/* const */ unsigned __sfrbit32 STS            : 1;	/* Memory Status Bit */
		unsigned __sfrbit32 LCKABRT        : 1;	/* Lock Abort */
		unsigned __sfrbit32 SDTRI          : 1;	/* SDRAM Tristate */
		unsigned __sfrbit32 CLK_COMB       : 1;	/* Combined External Bus Clock */
		unsigned __sfrbit32 EXTLOCK        : 1;	/* External Bus Lock Control */
		unsigned __sfrbit32 ARBSYNC        : 1;	/* Arbitration Signal Synchronization Control */
		unsigned __sfrbit32 ARBMODE        : 2;	/* Arbitration Mode Selection */
		unsigned __sfrbit32 TIMEOUTC       : 8;	/* Bus Time-out Control */
		unsigned __sfrbit32 LOCKTIMEOUT    : 8;	/* Lock Timeout Counter Preload */
		unsigned __sfrbit32 FIFO_BYPASS    : 1;	/* Read Mode for SDRAM/DDR Memories */
		unsigned __sfrbit32 FAST_SRI       : 1;	/* Clock Cycles used for SRI Address Decode */
		unsigned __sfrbit32 OCDS_SUSP_DIS  : 1;	/* OCDS SUSPEND Disable */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		unsigned __sfrbit32 ACCSINH        : 1;	/* Access Inhibit request */
		/* const */ unsigned __sfrbit32 ACCSINHACK     : 1;	/* Access inhibit acknowledge */
		/* const */ unsigned __sfrbit32 BUSSTATE       : 1;	/* External Bus State */
		unsigned __sfrbit32 ALE            : 1;	/* ALE Mode */
	} B2;
	int I;
	unsigned int U;

} EBU_MODCON_type;
#define EBU_MODCON	(*(__far EBU_MODCON_type *) 0xf8000004u)	/* EBU Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CRAS           : 4;	/* Row to precharge delay counter */
		unsigned __sfrbit32 CRFSH          : 4;	/* Initialization refresh commands counter */
		unsigned __sfrbit32 CRSC           : 2;	/* Mode register set-up time */
		unsigned __sfrbit32 CRP            : 2;	/* Row precharge time counter */
		unsigned __sfrbit32 AWIDTH         : 2;	/* Width of column address */
		unsigned __sfrbit32 CRCD           : 2;	/* Row to column delay counter */
		unsigned __sfrbit32 CRC            : 6;	/* Refresh cycle time counter */
		unsigned __sfrbit32 BANKM          : 3;	/* Mask for bank tag */
		/* const */ unsigned __sfrbit32 RES            : 3;	/* Reserved */
		unsigned __sfrbit32 CLKDIS         : 1;	/* Disable SDRAM clock output */
		unsigned __sfrbit32 PWR_MODE       : 2;	/* Power Save Mode used for gated clock mode */
		unsigned __sfrbit32 SDCMSEL        : 1;	/* SDRAM clock mode select */
	} B;
	int I;
	unsigned int U;

} EBU_SDRMCON_type;
#define EBU_SDRMCON	(*(__far EBU_SDRMCON_type *) 0xf8000068u)	/* EBU SDRAM Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BURSTL         : 3;	/* Burst length */
		unsigned __sfrbit32 BTYP           : 1;	/* Burst type */
		unsigned __sfrbit32 CASLAT         : 3;	/* CAS latency */
		unsigned __sfrbit32 OPMODE         : 7;	/* Operation Mode */
		/* const */ unsigned __sfrbit32 RES            : 1;	/* Reserved */
		unsigned __sfrbit32 COLDSTART      : 1;	/* SDRAM coldstart */
		unsigned __sfrbit32 XOPM           : 14;	/* Extended Operation Mode */
		unsigned __sfrbit32 XBA            : 2;	/* Extended Operation Bank Select */
	} B;
	int I;
	unsigned int U;

} EBU_SDRMOD_type;
#define EBU_SDRMOD	(*(__far EBU_SDRMOD_type *) 0xf800006cu)	/* EBU SDRAM Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REFRESHC       : 6;	/* Refresh counter period */
		unsigned __sfrbit32 REFRESHR       : 3;	/* Number of refresh commands */
		/* const */ unsigned __sfrbit32 SELFREXST      : 1;	/* Self Refresh Exit Status. */
		unsigned __sfrbit32 SELFREX        : 1;	/* Self Refresh Exit (Power Up). */
		/* const */ unsigned __sfrbit32 SELFRENST      : 1;	/* Self Refresh Entry Status. */
		unsigned __sfrbit32 SELFREN        : 1;	/* Self Refresh Entry */
		unsigned __sfrbit32 AUTOSELFR      : 1;	/* Automatic Self Refresh */
		unsigned __sfrbit32 ERFSHC         : 2;	/* Extended Refresh Counter Period */
		unsigned __sfrbit32 SELFREX_DLY    : 8;	/* Self Refresh Exit Delay */
		unsigned __sfrbit32 ARFSH          : 1;	/* Auto Refresh on Self refresh Exit */
		unsigned __sfrbit32 RES_DLY        : 3;	/* Delay on Power Down Exit */
		/* const */ unsigned __sfrbit32 RES            : 4;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} EBU_SDRMREF_type;
#define EBU_SDRMREF	(*(__far EBU_SDRMREF_type *) 0xf8000070u)	/* EBU SDRAM Refresh Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 REFERR         : 1;	/* SDRAM Refresh Error */
		/* const */ unsigned __sfrbit32 SDRMBUSY       : 1;	/* SDRAM Busy */
		unsigned __sfrbit32 SDERR          : 1;	/* SDRAM read error */
		unsigned __sfrbit32 DRIFT_WARN     : 1;	/* DLL Drift Warning */
		/* const */ unsigned __sfrbit32 RES            : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} EBU_SDRSTAT_type;
#define EBU_SDRSTAT	(*(__far EBU_SDRSTAT_type *) 0xf8000074u)	/* EBU SDRAM Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DIP            : 1;	/* Disable Internal Pipelining */
		unsigned __sfrbit32 NAF            : 7;	/* No Assigned Function */
		/* const */ unsigned __sfrbit32 RES1           : 8;	/* Reserved */
		unsigned __sfrbit32 ADDIO          : 9;	/* Address Pins to GPIO Mode */
		/* const */ unsigned __sfrbit32 RES            : 5;	/* Reserved */
		unsigned __sfrbit32 ADVIO          : 1;	/* ADV Pin to GPIO Mode */
		unsigned __sfrbit32 ADDLSW         : 1;	/* Enable Address LSW, A(15:0) for GPIO */
	} B;
	int I;
	unsigned int U;

} EBU_USERCON_type;
#define EBU_USERCON	(*(__far EBU_USERCON_type *) 0xf800000cu)	/* EBU Test/Control Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PORTW          : 2;	/* Port width */
		unsigned __sfrbit32 WAITRDC        : 5;	/* Read wait states */
		unsigned __sfrbit32 ADDRC          : 4;	/* Address cycles */
		unsigned __sfrbit32 WAITINV        : 1;	/* WAIT Level */
		unsigned __sfrbit32 WAIT           : 2;	/* Variable wait-state insertion */
		unsigned __sfrbit32 BCGEN          : 2;	/* Byte control signal timing */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} EBU_BOOTCFG_type;
#define EBU_BOOTCFG	(*(__far EBU_BOOTCFG_type *) 0xA0000004u)	/* External Boot Memory Configuration Word */


/* STM */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_55_32_     : 24;	/* Captured System Timer Bits [55:32] */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_CAP_type;
#define STM_CAP	(*(__far STM_CAP_type *) 0xf000022cu)	/* STM Timer Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 2;
		unsigned int RMC            : 3;	/* Clock Divider in Run Mode */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} STM_CLC_type;
#define STM_CLC	(*(__far STM_CLC_type *) 0xf0000200u)	/* STM Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIZE0         : 5;	/* Compare Register Size for CMP0 */
		unsigned int                : 3;
		unsigned int MSTART0        : 5;	/* Start Bit Location for CMP0 */
		unsigned int                : 3;
		unsigned int MSIZE1         : 5;	/* Compare Register Size for CMP1 */
		unsigned int                : 3;
		unsigned int MSTART1        : 5;	/* Start Bit Location for CMP1 */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} STM_CMCON_type;
#define STM_CMCON	(*(__far STM_CMCON_type *) 0xf0000238u)	/* STM Compare Match Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;	/* Compare Value of Compare Register x */
	} B;
	int I;
	unsigned int U;

} STM_CMP0_type;
#define STM_CMP0	(*(__far STM_CMP0_type *) 0xf0000230u)	/* STM Compare Register 0 */
#define STM_CMP1	(*(__far STM_CMP0_type *) 0xf0000234u)	/* STM Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0EN         : 1;	/* Compare Register CMP0 Interrupt Enable Control */
		/* const */ unsigned int CMP0IR         : 1;	/* Compare Register CMP0 Interrupt Request Flag */
		unsigned int CMP0OS         : 1;	/* Compare Register CMP0 Interrupt Output Selection */
		unsigned int                : 1;
		unsigned int CMP1EN         : 1;	/* Compare Register CMP1 Interrupt Enable Control */
		/* const */ unsigned int CMP1IR         : 1;	/* Compare Register CMP1 Interrupt Request Flag */
		unsigned int CMP1OS         : 1;	/* Compare Register CMP1 Interrupt Output Selection */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} STM_ICR_type;
#define STM_ICR	(*(__far STM_ICR_type *) 0xf000023cu)	/* STM Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} STM_ID_type;
#define STM_ID	(*(__far STM_ID_type *) 0xf0000208u)	/* STM Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0IRR        : 1;	/* Reset Compare Register CMP0 Interrupt Flag */
		unsigned int CMP0IRS        : 1;	/* Set Compare Register CMP0 Interrupt Flag */
		unsigned int CMP1IRR        : 1;	/* Reset Compare Register CMP1 Interrupt Flag */
		unsigned int CMP1IRS        : 1;	/* Set Compare Register CMP1 Interrupt Flag */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} STM_ISRR_type;
#define STM_ISRR	(*(__far STM_ISRR_type *) 0xf0000240u)	/* STM Interrupt Set/Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} STM_SRC0_type;
#define STM_SRC0	(*(__far STM_SRC0_type *) 0xf00002fcu)	/* STM Service Request Control Register 0 */
#define STM_SRC1	(*(__far STM_SRC0_type *) 0xf00002f8u)	/* STM Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_31_0_      : 32;	/* System Timer Bits [31:0] */
	} B;
	int I;
	unsigned int U;

} STM_TIM0_type;
#define STM_TIM0	(*(__far STM_TIM0_type *) 0xf0000210u)	/* STM Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_35_4_      : 32;	/* System Timer Bits [35:4] */
	} B;
	int I;
	unsigned int U;

} STM_TIM1_type;
#define STM_TIM1	(*(__far STM_TIM1_type *) 0xf0000214u)	/* STM Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_39_8_      : 32;	/* System Timer Bits [39:8] */
	} B;
	int I;
	unsigned int U;

} STM_TIM2_type;
#define STM_TIM2	(*(__far STM_TIM2_type *) 0xf0000218u)	/* STM Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_43_12_     : 32;	/* System Timer Bits [43:12] */
	} B;
	int I;
	unsigned int U;

} STM_TIM3_type;
#define STM_TIM3	(*(__far STM_TIM3_type *) 0xf000021cu)	/* STM Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_47_16_     : 32;	/* System Timer Bits [47:16] */
	} B;
	int I;
	unsigned int U;

} STM_TIM4_type;
#define STM_TIM4	(*(__far STM_TIM4_type *) 0xf0000220u)	/* STM Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_51_20_     : 32;	/* System Timer Bits [51:20] */
	} B;
	int I;
	unsigned int U;

} STM_TIM5_type;
#define STM_TIM5	(*(__far STM_TIM5_type *) 0xf0000224u)	/* STM Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_55_32_     : 24;	/* System Timer Bits [55:32] */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_TIM6_type;
#define STM_TIM6	(*(__far STM_TIM6_type *) 0xf0000228u)	/* STM Timer Register 6 */

#define SYSTIME_LOW	STM_TIM0.U
#define SYSTIME_HIGH	STM_CAP.U

/* BMU */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Bit Request */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Bit Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} BMU_CLC_type;
#define BMU_CLC	(*(__far BMU_CLC_type *) 0xf0323000u)	/* Control Clock Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MODE           : 1;	/* Access Mode */
		unsigned int TMF            : 1;	/* Transaction Master Filtering */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} BMU_CTL_type;
#define BMU_CTL	(*(__far BMU_CTL_type *) 0xf0323020u)	/* Transaction Filtering Control */

typedef volatile union
{
	struct
	{ 
		unsigned int FHT_INT        : 1;	/* Interrupt Enable for Fifo High Threshold */
		unsigned int OVF_INT        : 1;	/* Interrupt Enable for Overflow Detection */
		unsigned int UDF_INT        : 1;	/* Interrupt Enable for Underflow Detection */
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} BMU_FMCTL_type;
#define BMU_FMCTL	(*(__far BMU_FMCTL_type *) 0xf0323040u)	/* Fifo Monitor control register */

typedef volatile union
{
	struct
	{ 
		unsigned int FHT_STS        : 1;	/* Status Flag for Fifo High Threshold interrupt */
		unsigned int OVF_STS        : 1;	/* Status Flag for Overrun interrupt */
		unsigned int UDF_STS        : 1;	/* Status Flag for Underflow interrupt */
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} BMU_FMSTS_type;
#define BMU_FMSTS	(*(__far BMU_FMSTS_type *) 0xf0323044u)	/* Fifo Monitor Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FHT            : 10;	/* Fifo High Threshold */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} BMU_FMTH_type;
#define BMU_FMTH	(*(__far BMU_FMTH_type *) 0xf0323048u)	/* Fifo Monitor: Fullness Threshold Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int UCELLS         : 11;	/* Number of valid (used) entries in the BTF */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int FCELLS         : 11;	/* Number of free entries in the BTF */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} BMU_FULLNESS_type;
#define BMU_FULLNESS	(*(__far BMU_FULLNESS_type *) 0xf0323028u)	/* Fullness Information for Bus Transaction Fifo */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} BMU_ID_type;
#define BMU_ID	(*(__far BMU_ID_type *) 0xf0323008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DED_EN         : 1;	/* Double error detection enable */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} BMU_MIECON_type;
#define BMU_MIECON	(*(__far BMU_MIECON_type *) 0xf0323054u)	/* Memory Integrity Error Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEC_EN         : 1;	/* Single error correction enable */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} BMU_MIECON2_type;
#define BMU_MIECON2	(*(__far BMU_MIECON2_type *) 0xf0323058u)	/* Memory Integrity Error Control 2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPI_SEL0       : 1;	/* Select Bit for FPI Region 0 */
		unsigned int FPI_SEL1       : 1;	/* Select Bit for FPI Region 1 */
		unsigned int FPI_SEL2       : 1;	/* Select Bit for FPI Region 2 */
		unsigned int FPI_SEL3       : 1;	/* Select Bit for FPI Region 3 */
		unsigned int FPI_SEL4       : 1;	/* Select Bit for FPI Region 4 */
		unsigned int FPI_SEL5       : 1;	/* Select Bit for FPI Region 5 */
		unsigned int FPI_SEL6       : 1;	/* Select Bit for FPI Region 6 */
		unsigned int FPI_SEL7       : 1;	/* Select Bit for FPI Region 7 */
		unsigned int FPI_SEL8       : 1;	/* Select Bit for FPI Region 8 */
		unsigned int FPI_SEL9       : 1;	/* Select Bit for FPI Region 9 */
		unsigned int FPI_SEL10      : 1;	/* Select Bit for FPI Region 10 */
		unsigned int FPI_SEL11      : 1;	/* Select Bit for FPI Region 11 */
		unsigned int FPI_SEL12      : 1;	/* Select Bit for FPI Region 12 */
		unsigned int FPI_SEL13      : 1;	/* Select Bit for FPI Region 13 */
		unsigned int FPI_SEL14      : 1;	/* Select Bit for FPI Region 14 */
		unsigned int FPI_SEL15      : 1;	/* Select Bit for FPI Region 15 */
		unsigned int FPI_SEL16      : 1;	/* Select Bit for FPI Region 16 */
		unsigned int FPI_SEL17      : 1;	/* Select Bit for FPI Region 17 */
		unsigned int FPI_SEL18      : 1;	/* Select Bit for FPI Region 18 */
		unsigned int FPI_SEL19      : 1;	/* Select Bit for FPI Region 19 */
		unsigned int FPI_SEL20      : 1;	/* Select Bit for FPI Region 20 */
		unsigned int FPI_SEL21      : 1;	/* Select Bit for FPI Region 21 */
		unsigned int FPI_SEL22      : 1;	/* Select Bit for FPI Region 22 */
		unsigned int FPI_SEL23      : 1;	/* Select Bit for FPI Region 23 */
		unsigned int FPI_SEL24      : 1;	/* Select Bit for FPI Region 24 */
		unsigned int FPI_SEL25      : 1;	/* Select Bit for FPI Region 25 */
		unsigned int FPI_SEL26      : 1;	/* Select Bit for FPI Region 26 */
		unsigned int FPI_SEL27      : 1;	/* Select Bit for FPI Region 27 */
		unsigned int FPI_SEL28      : 1;	/* Select Bit for FPI Region 28 */
		unsigned int FPI_SEL29      : 1;	/* Select Bit for FPI Region 29 */
		unsigned int FPI_SEL30      : 1;	/* Select Bit for FPI Region 30 */
		unsigned int FPI_SEL31      : 1;	/* Select Bit for FPI Region 31 */
	} B;
	int I;
	unsigned int U;

} BMU_PSET0_type;
#define BMU_PSET0	(*(__far BMU_PSET0_type *) 0xf0323030u)	/* Peripheral Set 0 Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int FPI_SEL32      : 1;	/* Select Bit for FPI Region 32 */
		unsigned int FPI_SEL33      : 1;	/* Select Bit for FPI Region 33 */
		unsigned int FPI_SEL34      : 1;	/* Select Bit for FPI Region 34 */
		unsigned int FPI_SEL35      : 1;	/* Select Bit for FPI Region 35 */
		unsigned int FPI_SEL36      : 1;	/* Select Bit for FPI Region 36 */
		unsigned int FPI_SEL37      : 1;	/* Select Bit for FPI Region 37 */
		unsigned int FPI_SEL38      : 1;	/* Select Bit for FPI Region 38 */
		unsigned int FPI_SEL39      : 1;	/* Select Bit for FPI Region 39 */
		unsigned int FPI_SEL40      : 1;	/* Select Bit for FPI Region 40 */
		unsigned int FPI_SEL41      : 1;	/* Select Bit for FPI Region 41 */
		unsigned int FPI_SEL42      : 1;	/* Select Bit for FPI Region 42 */
		unsigned int FPI_SEL43      : 1;	/* Select Bit for FPI Region 43 */
		unsigned int FPI_SEL44      : 1;	/* Select Bit for FPI Region 44 */
		unsigned int FPI_SEL45      : 1;	/* Select Bit for FPI Region 45 */
		unsigned int FPI_SEL46      : 1;	/* Select Bit for FPI Region 46 */
		unsigned int FPI_SEL47      : 1;	/* Select Bit for FPI Region 47 */
		unsigned int FPI_SEL48      : 1;	/* Select Bit for FPI Region 48 */
		unsigned int FPI_SEL49      : 1;	/* Select Bit for FPI Region 49 */
		unsigned int FPI_SEL50      : 1;	/* Select Bit for FPI Region 50 */
		unsigned int FPI_SEL51      : 1;	/* Select Bit for FPI Region 51 */
		unsigned int FPI_SEL52      : 1;	/* Select Bit for FPI Region 52 */
		unsigned int FPI_SEL53      : 1;	/* Select Bit for FPI Region 53 */
		unsigned int FPI_SEL54      : 1;	/* Select Bit for FPI Region 54 */
		unsigned int FPI_SEL55      : 1;	/* Select Bit for FPI Region 55 */
		unsigned int FPI_SEL56      : 1;	/* Select Bit for FPI Region 56 */
		unsigned int FPI_SEL57      : 1;	/* Select Bit for FPI Region 57 */
		unsigned int FPI_SEL58      : 1;	/* Select Bit for FPI Region 58 */
		unsigned int FPI_SEL59      : 1;	/* Select Bit for FPI Region 59 */
		unsigned int FPI_SEL60      : 1;	/* Select Bit for FPI Region 60 */
		unsigned int FPI_SEL61      : 1;	/* Select Bit for FPI Region 61 */
		unsigned int FPI_SEL62      : 1;	/* Select Bit for FPI Region 62 */
		unsigned int FPI_SEL63      : 1;	/* Select Bit for FPI Region 63 */
	} B;
	int I;
	unsigned int U;

} BMU_PSET1_type;
#define BMU_PSET1	(*(__far BMU_PSET1_type *) 0xf0323034u)	/* Peripheral Set 1 Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RPTR           : 10;	/* Read Pointer for a 1024 entry SRAM */
		/* const */ unsigned int                : 6;
		/* const */ unsigned int WPTR           : 10;	/* Write Pointer for a 1024 entry SRAM */
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} BMU_PTR_type;
#define BMU_PTR	(*(__far BMU_PTR_type *) 0xf0323024u)	/* Pointer Information for Bus Transaction Fifo */

typedef volatile union
{
	struct
	{ 
		unsigned int BMURAM         : 2;	/* SIST mode access control */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} BMU_SMACON_type;
#define BMU_SMACON	(*(__far BMU_SMACON_type *) 0xf0323050u)	/* SIST Mode Access Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} BMU_SRC_type;
#define BMU_SRC	(*(__far BMU_SRC_type *) 0xf03230fcu)	/* Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TID0           : 4;	/* Transaction Identifier 0 */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} BMU_TID_type;
#define BMU_TID	(*(__far BMU_TID_type *) 0xf0323038u)	/* FPI Transaction ID Set 0 Configuration */


/* ASC */
typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 13;	/* Baud Rate Timer/Reload Register Value */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ASC0_BG_type;
#define ASC0_BG	(*(__far ASC0_BG_type *) 0xf0000a14u)	/* Baud Rate Timer/Reload Register */
#define ASC1_BG	(*(__far ASC0_BG_type *) 0xf0000b14u)	/* Baud Rate Timer/Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 2;
		unsigned int RMC            : 8;	/* 8-bit Clock Divider Value in RUN Mode */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CLC_type;
#define ASC0_CLC	(*(__far ASC0_CLC_type *) 0xf0000a00u)	/* ASC0 Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int M              : 3;	/* Mode Selection */
		unsigned int STP            : 1;	/* Number of Stop Bit Selection */
		unsigned int REN            : 1;	/* Receiver Enable Control */
		unsigned int PEN            : 1;	/* Parity Check Enable (asynchronous mode only) */
		unsigned int FEN            : 1;	/* Framing Check Enable (asynchronous mode only) */
		unsigned int OEN            : 1;	/* Overrun Check Enable */
		unsigned int PE             : 1;	/* Parity Error Flag */
		unsigned int FE             : 1;	/* Framing Error Flag */
		unsigned int OE             : 1;	/* Overrun Error Flag */
		unsigned int FDE            : 1;	/* Fractional Divider Enable */
		unsigned int ODD            : 1;	/* Parity Selection */
		unsigned int BRS            : 1;	/* Baud Rate Selection */
		unsigned int LB             : 1;	/* Loop-back Mode Enable */
		unsigned int R              : 1;	/* Baud Rate Generator Run Control */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CON_type;
#define ASC0_CON	(*(__far ASC0_CON_type *) 0xf0000a10u)	/* Control Register */
#define ASC1_CON	(*(__far ASC0_CON_type *) 0xf0000b10u)	/* Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_ESRC_type;
#define ASC0_ESRC	(*(__far ASC0_ESRC_type *) 0xf0000af8u)	/* Error Interrupt Service Request Control Register */
#define ASC0_RSRC	(*(__far ASC0_ESRC_type *) 0xf0000af4u)	/* Receive Interrupt Service Request Control Register */
#define ASC0_TBSRC	(*(__far ASC0_ESRC_type *) 0xf0000afcu)	/* Transmit Buffer Interrupt Service Request Control Register */
#define ASC0_TSRC	(*(__far ASC0_ESRC_type *) 0xf0000af0u)	/* Transmit Interrupt Service Request Control Register */
#define ASC1_ESRC	(*(__far ASC0_ESRC_type *) 0xf0000bf8u)	/* Error Interrupt Service Request Control Register */
#define ASC1_RSRC	(*(__far ASC0_ESRC_type *) 0xf0000bf4u)	/* Receive Interrupt Service Request Control Register */
#define ASC1_TBSRC	(*(__far ASC0_ESRC_type *) 0xf0000bfcu)	/* Transmit Buffer Interrupt Service Request Control Register */
#define ASC1_TSRC	(*(__far ASC0_ESRC_type *) 0xf0000bf0u)	/* Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FD_VALUE       : 9;	/* Fractional Divider Register Value */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_FDV_type;
#define ASC0_FDV	(*(__far ASC0_FDV_type *) 0xf0000a18u)	/* Fractional Divider Register */
#define ASC1_FDV	(*(__far ASC0_FDV_type *) 0xf0000b18u)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODNUM         : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_ID_type;
#define ASC0_ID	(*(__far ASC0_ID_type *) 0xf0000a08u)	/* Module Identification Register */
#define ASC1_ID	(*(__far ASC0_ID_type *) 0xf0000b08u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;	/* Receive Input Select */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC0_PISEL_type;
#define ASC0_PISEL	(*(__far ASC0_PISEL_type *) 0xf0000a04u)	/* ASC0 Peripheral Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD_VALUE       : 9;	/* Receive Data Register Value */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_RBUF_type;
#define ASC0_RBUF	(*(__far ASC0_RBUF_type *) 0xf0000a24u)	/* Receive Buffer Register */
#define ASC1_RBUF	(*(__far ASC0_RBUF_type *) 0xf0000b24u)	/* Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TD_VALUE       : 9;	/* Transmit Data Register Value */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_TBUF_type;
#define ASC0_TBUF	(*(__far ASC0_TBUF_type *) 0xf0000a20u)	/* Transmit Buffer Register */
#define ASC1_TBUF	(*(__far ASC0_TBUF_type *) 0xf0000b20u)	/* Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int CLRREN         : 1;	/* Clear Receiver Enable Bit */
		unsigned int SETREN         : 1;	/* Set Receiver Enable Bit */
		unsigned int                : 2;
		unsigned int CLRPE          : 1;	/* Clear Parity Error Flag */
		unsigned int CLRFE          : 1;	/* Clear Framing Error Flag */
		unsigned int CLROE          : 1;	/* Clear Overrun Error Flag */
		unsigned int SETPE          : 1;	/* Set Parity Error Flag */
		unsigned int SETFE          : 1;	/* Set Framing Error Flag */
		unsigned int SETOE          : 1;	/* Set Overrun Error Flag */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ASC0_WHBCON_type;
#define ASC0_WHBCON	(*(__far ASC0_WHBCON_type *) 0xf0000a50u)	/* Write Hardware Bits Control Register */
#define ASC1_WHBCON	(*(__far ASC0_WHBCON_type *) 0xf0000b50u)	/* Write Hardware Bits Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;	/* Receive Input Select */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC1_PISEL_type;
#define ASC1_PISEL	(*(__far ASC1_PISEL_type *) 0xf0000b04u)	/* ASC1 Peripheral Input Select Register */


/* SSC */
typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;	/* Baud Rate Timer/Reload Register Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_BR_type;
#define SSC0_BR	(*(__far SSC0_BR_type *) 0xf0310014u)	/* Baud Rate Timer Reload Register */
#define SSC1_BR	(*(__far SSC0_BR_type *) 0xf0310114u)	/* Baud Rate Timer Reload Register */
#define SSC2_BR	(*(__far SSC0_BR_type *) 0xf0310214u)	/* Baud Rate Timer Reload Register */
#define SSC3_BR	(*(__far SSC0_BR_type *) 0xf0310314u)	/* Baud Rate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSC0_CLC_type;
#define SSC0_CLC	(*(__far SSC0_CLC_type *) 0xf0310000u)	/* SSC0_Clock Control Register */
#define SSC1_CLC	(*(__far SSC0_CLC_type *) 0xf0310100u)	/* SSC1 Clock Control Register */
#define SSC2_CLC	(*(__far SSC0_CLC_type *) 0xf0310200u)	/* SSC2 Clock Control Register */
#define SSC3_CLC	(*(__far SSC0_CLC_type *) 0xf0310300u)	/* SSC3 Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;	/* Frame Width Selection */
		unsigned int HB             : 1;	/* Heading Bit Control */
		unsigned int PH             : 1;	/* Clock Phase Control */
		unsigned int PO             : 1;	/* Clock Polarity Control */
		unsigned int LB             : 1;	/* Loop-Back Control */
		unsigned int TEN            : 1;	/* Transmit Error Enable */
		unsigned int REN            : 1;	/* Receive Error Enable */
		unsigned int PEN            : 1;	/* Phase Error Enable */
		unsigned int BEN            : 1;	/* Baud Rate Error Enable */
		unsigned int AREN           : 1;	/* Automatic Reset Enable */
		unsigned int                : 1;
		unsigned int MS             : 1;	/* Master Select */
		unsigned int EN             : 1;	/* Enable Bit */
		unsigned int PARTEN         : 1;	/* Parity Transmit Enable Bit */
		unsigned int PARREN         : 1;	/* Parity Receive Enable Bit */
		unsigned int PARTYP         : 1;	/* Parity Type Bit */
		unsigned int PAREEN         : 1;	/* Parity Error Enable */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SSC0_CON_type;
#define SSC0_CON	(*(__far SSC0_CON_type *) 0xf0310010u)	/* Control Register */
#define SSC1_CON	(*(__far SSC0_CON_type *) 0xf0310110u)	/* Control Register */
#define SSC2_CON	(*(__far SSC0_CON_type *) 0xf0310210u)	/* Control Register */
#define SSC3_CON	(*(__far SSC0_CON_type *) 0xf0310310u)	/* Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLRPARE        : 1;	/* Clear Parity Error Flag */
		unsigned int                : 3;
		unsigned int SETPARE        : 1;	/* Set Parity Error Flag */
		unsigned int                : 3;
		unsigned int CLRTE          : 1;	/* Clear Transmit Error Flag */
		unsigned int CLRRE          : 1;	/* Clear Receive Error Flag */
		unsigned int CLRPE          : 1;	/* Clear Phase Error Flag */
		unsigned int CLRBE          : 1;	/* Clear Baud Rate Error Flag */
		unsigned int SETTE          : 1;	/* Set Transmit Error Flag */
		unsigned int SETRE          : 1;	/* Set Receive Error Flag */
		unsigned int SETPE          : 1;	/* Set Phase Error Flag */
		unsigned int SETBE          : 1;	/* Set Baud Rate Error Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_EFM_type;
#define SSC0_EFM	(*(__far SSC0_EFM_type *) 0xf031002cu)	/* Error Flag Modification Register */
#define SSC1_EFM	(*(__far SSC0_EFM_type *) 0xf031012cu)	/* Error Flag Modification Register */
#define SSC2_EFM	(*(__far SSC0_EFM_type *) 0xf031022cu)	/* Error Flag Modification Register */
#define SSC3_EFM	(*(__far SSC0_EFM_type *) 0xf031032cu)	/* Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_ESRC_type;
#define SSC0_ESRC	(*(__far SSC0_ESRC_type *) 0xf03100fcu)	/* Error Interrupt Service Request Control Register */
#define SSC0_RSRC	(*(__far SSC0_ESRC_type *) 0xf03100f8u)	/* Receive Interrupt Service Request Control Register */
#define SSC0_TSRC	(*(__far SSC0_ESRC_type *) 0xf03100f4u)	/* Transmit Interrupt Service Request Control Register */
#define SSC1_ESRC	(*(__far SSC0_ESRC_type *) 0xf03101fcu)	/* Error Interrupt Service Request Control Register */
#define SSC1_RSRC	(*(__far SSC0_ESRC_type *) 0xf03101f8u)	/* Receive Interrupt Service Request Control Register */
#define SSC1_TSRC	(*(__far SSC0_ESRC_type *) 0xf03101f4u)	/* Transmit Interrupt Service Request Control Register */
#define SSC2_ESRC	(*(__far SSC0_ESRC_type *) 0xf03102fcu)	/* Error Interrupt Service Request Control Register */
#define SSC2_RSRC	(*(__far SSC0_ESRC_type *) 0xf03102f8u)	/* Receive Interrupt Service Request Control Register */
#define SSC2_TSRC	(*(__far SSC0_ESRC_type *) 0xf03102f4u)	/* Transmit Interrupt Service Request Control Register */
#define SSC3_ESRC	(*(__far SSC0_ESRC_type *) 0xf03103fcu)	/* Error Interrupt Service Request Control Register */
#define SSC3_RSRC	(*(__far SSC0_ESRC_type *) 0xf03103f8u)	/* Receive Interrupt Service Request Control Register */
#define SSC3_TSRC	(*(__far SSC0_ESRC_type *) 0xf03103f4u)	/* Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} SSC0_FDR_type;
#define SSC0_FDR	(*(__far SSC0_FDR_type *) 0xf031000cu)	/* SSC0 Fractional Divider Register */
#define SSC1_FDR	(*(__far SSC0_FDR_type *) 0xf031010cu)	/* SSC1 Fractional Divider Register */
#define SSC2_FDR	(*(__far SSC0_FDR_type *) 0xf031020cu)	/* SSC2 Fractional Divider Register */
#define SSC3_FDR	(*(__far SSC0_FDR_type *) 0xf031030cu)	/* SSC3 Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODNUM         : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_ID_type;
#define SSC0_ID	(*(__far SSC0_ID_type *) 0xf0310008u)	/* Module Identification Register */
#define SSC1_ID	(*(__far SSC0_ID_type *) 0xf0310108u)	/* Module Identification Register */
#define SSC2_ID	(*(__far SSC0_ID_type *) 0xf0310208u)	/* Module Identification Register */
#define SSC3_ID	(*(__far SSC0_ID_type *) 0xf0310308u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;	/* Master Mode Receive Input Select */
		unsigned int SRIS           : 1;	/* Slave Mode Receive Input Select */
		unsigned int SCIS           : 1;	/* Slave Mode Clock Input Select */
		unsigned int SLSIS          : 3;	/* Slave Mode Slave Select Input Selection */
		unsigned int                : 2;
		unsigned int STIP           : 1;	/* Slave Transmit Idle State Polarity */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC0_PISEL_type;
#define SSC0_PISEL	(*(__far SSC0_PISEL_type *) 0xf0310004u)	/* Port Input Select Register */
#define SSC1_PISEL	(*(__far SSC0_PISEL_type *) 0xf0310104u)	/* Port Input Select Register */
#define SSC2_PISEL	(*(__far SSC0_PISEL_type *) 0xf0310204u)	/* Port Input Select Register */
#define SSC3_PISEL	(*(__far SSC0_PISEL_type *) 0xf0310304u)	/* Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;	/* Receive Data Register Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_RB_type;
#define SSC0_RB	(*(__far SSC0_RB_type *) 0xf0310024u)	/* Receive Buffer Register */
#define SSC1_RB	(*(__far SSC0_RB_type *) 0xf0310124u)	/* Receive Buffer Register */
#define SSC2_RB	(*(__far SSC0_RB_type *) 0xf0310224u)	/* Receive Buffer Register */
#define SSC3_RB	(*(__far SSC0_RB_type *) 0xf0310324u)	/* Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;	/* Active Output Level */
		unsigned int AOL1           : 1;	/* Active Output Level */
		unsigned int AOL2           : 1;	/* Active Output Level */
		unsigned int AOL3           : 1;	/* Active Output Level */
		unsigned int AOL4           : 1;	/* Active Output Level */
		unsigned int AOL5           : 1;	/* Active Output Level */
		unsigned int AOL6           : 1;	/* Active Output Level */
		unsigned int AOL7           : 1;	/* Active Output Level */
		unsigned int OEN0           : 1;	/* Output n Enable Control */
		unsigned int OEN1           : 1;	/* Output n Enable Control */
		unsigned int OEN2           : 1;	/* Output n Enable Control */
		unsigned int OEN3           : 1;	/* Output n Enable Control */
		unsigned int OEN4           : 1;	/* Output n Enable Control */
		unsigned int OEN5           : 1;	/* Output n Enable Control */
		unsigned int OEN6           : 1;	/* Output n Enable Control */
		unsigned int OEN7           : 1;	/* Output n Enable Control */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOC_type;
#define SSC0_SSOC	(*(__far SSC0_SSOC_type *) 0xf0310018u)	/* Slave Select Output Control Register */
#define SSC1_SSOC	(*(__far SSC0_SSOC_type *) 0xf0310118u)	/* Slave Select Output Control Register */
#define SSC2_SSOC	(*(__far SSC0_SSOC_type *) 0xf0310218u)	/* Slave Select Output Control Register */
#define SSC3_SSOC	(*(__far SSC0_SSOC_type *) 0xf0310318u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;	/* Slave Output Select Leading Delay */
		unsigned int TRAIL          : 2;	/* Slave Output Select Trailing Delay */
		unsigned int INACT          : 2;	/* Slave Output Select Inactive Delay */
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;	/* SLSO7 Delayed Mode Selection */
		unsigned int                : 5;
		unsigned int QSMEN          : 1;	/* Queued SSC Mode Enabled */
		unsigned int EN             : 1;	/* Enable Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOTC_type;
#define SSC0_SSOTC	(*(__far SSC0_SSOTC_type *) 0xf031001cu)	/* Slave Select Output Timing Control Register */
#define SSC1_SSOTC	(*(__far SSC0_SSOTC_type *) 0xf031011cu)	/* Slave Select Output Timing Control Register */
#define SSC2_SSOTC	(*(__far SSC0_SSOTC_type *) 0xf031021cu)	/* Slave Select Output Timing Control Register */
#define SSC3_SSOTC	(*(__far SSC0_SSOTC_type *) 0xf031031cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;	/* Bit Count Status */
		/* const */ unsigned int PARE           : 1;	/* Parity Error Flag */
		/* const */ unsigned int PARTVAL        : 1;	/* Parity Transmit Value */
		/* const */ unsigned int PARRVAL        : 1;	/* Parity Receive Value */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int TE             : 1;	/* Transmit Error Flag */
		/* const */ unsigned int RE             : 1;	/* Receive Error Flag */
		/* const */ unsigned int PE             : 1;	/* Phase Error Flag */
		/* const */ unsigned int BE             : 1;	/* Baud Rate Error Flag */
		/* const */ unsigned int BSY            : 1;	/* Busy Flag */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSC0_STAT_type;
#define SSC0_STAT	(*(__far SSC0_STAT_type *) 0xf0310028u)	/* Status Register */
#define SSC1_STAT	(*(__far SSC0_STAT_type *) 0xf0310128u)	/* Status Register */
#define SSC2_STAT	(*(__far SSC0_STAT_type *) 0xf0310228u)	/* Status Register */
#define SSC3_STAT	(*(__far SSC0_STAT_type *) 0xf0310328u)	/* Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;	/* Transmit Data Register Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_TB_type;
#define SSC0_TB	(*(__far SSC0_TB_type *) 0xf0310020u)	/* Transmit Buffer Register */
#define SSC1_TB	(*(__far SSC0_TB_type *) 0xf0310120u)	/* Transmit Buffer Register */
#define SSC2_TB	(*(__far SSC0_TB_type *) 0xf0310220u)	/* Transmit Buffer Register */
#define SSC3_TB	(*(__far SSC0_TB_type *) 0xf0310320u)	/* Transmit Buffer Register */


/* SSCG */
typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;	/* Baud Rate Timer/Reload Register Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_BR_type;
#define SSCG0_BR	(*(__far SSCG0_BR_type *) 0xf0310814u)	/* Baud Rate Timer Reload Register */
#define SSCG1_BR	(*(__far SSCG0_BR_type *) 0xf0310a14u)	/* Baud Rate Timer Reload Register */
#define SSCG2_BR	(*(__far SSCG0_BR_type *) 0xf0310c14u)	/* Baud Rate Timer Reload Register */
#define SSCG3_BR	(*(__far SSCG0_BR_type *) 0xf0310e14u)	/* Baud Rate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSCG0_CLC_type;
#define SSCG0_CLC	(*(__far SSCG0_CLC_type *) 0xf0310800u)	/* Clock Control Register */
#define SSCG1_CLC	(*(__far SSCG0_CLC_type *) 0xf0310a00u)	/* Clock Control Register */
#define SSCG2_CLC	(*(__far SSCG0_CLC_type *) 0xf0310c00u)	/* Clock Control Register */
#define SSCG3_CLC	(*(__far SSCG0_CLC_type *) 0xf0310e00u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;	/* Frame Width Selection */
		unsigned int HB             : 1;	/* Heading Bit Control */
		unsigned int PH             : 1;	/* Clock Phase Control */
		unsigned int PO             : 1;	/* Clock Polarity Control */
		unsigned int LB             : 1;	/* Loop-Back Control */
		unsigned int TEN            : 1;	/* Transmit Error Enable */
		unsigned int REN            : 1;	/* Receive Error Enable */
		unsigned int PEN            : 1;	/* Phase Error Enable */
		unsigned int BEN            : 1;	/* Baud Rate Error Enable */
		unsigned int AREN           : 1;	/* Automatic Reset Enable */
		unsigned int                : 1;
		unsigned int MS             : 1;	/* Master Select */
		unsigned int EN             : 1;	/* Enable Bit */
		unsigned int PARTEN         : 1;	/* Parity Transmit Enable Bit */
		unsigned int PARREN         : 1;	/* Parity Receive Enable Bit */
		unsigned int PARTYP         : 1;	/* Parity Type Bit */
		unsigned int PAREEN         : 1;	/* Parity Error Enable */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SSCG0_CON_type;
#define SSCG0_CON	(*(__far SSCG0_CON_type *) 0xf0310810u)	/* Control Register */
#define SSCG1_CON	(*(__far SSCG0_CON_type *) 0xf0310a10u)	/* Control Register */
#define SSCG2_CON	(*(__far SSCG0_CON_type *) 0xf0310c10u)	/* Control Register */
#define SSCG3_CON	(*(__far SSCG0_CON_type *) 0xf0310e10u)	/* Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLRPARE        : 1;	/* Clear Parity Error Flag */
		unsigned int                : 3;
		unsigned int SETPARE        : 1;	/* Set Parity Error Flag */
		unsigned int                : 3;
		unsigned int CLRTE          : 1;	/* Clear Transmit Error Flag */
		unsigned int CLRRE          : 1;	/* Clear Receive Error Flag */
		unsigned int CLRPE          : 1;	/* Clear Phase Error Flag */
		unsigned int CLRBE          : 1;	/* Clear Baud Rate Error Flag */
		unsigned int SETTE          : 1;	/* Set Transmit Error Flag */
		unsigned int SETRE          : 1;	/* Set Receive Error Flag */
		unsigned int SETPE          : 1;	/* Set Phase Error Flag */
		unsigned int SETBE          : 1;	/* Set Baud Rate Error Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_EFM_type;
#define SSCG0_EFM	(*(__far SSCG0_EFM_type *) 0xf031082cu)	/* Error Flag Modification Register */
#define SSCG1_EFM	(*(__far SSCG0_EFM_type *) 0xf0310a2cu)	/* Error Flag Modification Register */
#define SSCG2_EFM	(*(__far SSCG0_EFM_type *) 0xf0310c2cu)	/* Error Flag Modification Register */
#define SSCG3_EFM	(*(__far SSCG0_EFM_type *) 0xf0310e2cu)	/* Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} SSCG0_FDR_type;
#define SSCG0_FDR	(*(__far SSCG0_FDR_type *) 0xf031080cu)	/* Fractional Divider Register */
#define SSCG1_FDR	(*(__far SSCG0_FDR_type *) 0xf0310a0cu)	/* Fractional Divider Register */
#define SSCG2_FDR	(*(__far SSCG0_FDR_type *) 0xf0310c0cu)	/* Fractional Divider Register */
#define SSCG3_FDR	(*(__far SSCG0_FDR_type *) 0xf0310e0cu)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLRCE          : 1;	/* Clear Compare Error Flag */
		unsigned int                : 1;
		unsigned int SCTC           : 2;	/* Set Clear Toggle the SCLK Error Flag */
		unsigned int                : 4;
		unsigned int SETCE          : 1;	/* Set Compare Error Flag */
		unsigned int                : 7;
		unsigned int SCT0           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT1           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT2           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT3           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT4           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT5           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT6           : 2;	/* Set Clear Toggle the SLSx Error Flag */
		unsigned int SCT7           : 2;	/* Set Clear Toggle the SLSx Error Flag */
	} B;
	int I;
	unsigned int U;

} SSCG0_GEFM_type;
#define SSCG0_GEFM	(*(__far SSCG0_GEFM_type *) 0xf0310910u)	/* Guardian Error Flag Modification Register */
#define SSCG1_GEFM	(*(__far SSCG0_GEFM_type *) 0xf0310b10u)	/* Guardian Error Flag Modification Register */
#define SSCG2_GEFM	(*(__far SSCG0_GEFM_type *) 0xf0310d10u)	/* Guardian Error Flag Modification Register */
#define SSCG3_GEFM	(*(__far SSCG0_GEFM_type *) 0xf0310f10u)	/* Guardian Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEN0           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN1           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN2           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN3           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN4           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN5           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN6           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int SEN7           : 1;	/* Slave Select x Monitoring Enable */
		unsigned int CEN            : 1;	/* Clock Monitoring Enable */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSCG0_GEN_type;
#define SSCG0_GEN	(*(__far SSCG0_GEN_type *) 0xf0310914u)	/* Guardian Enable Register */
#define SSCG1_GEN	(*(__far SSCG0_GEN_type *) 0xf0310b14u)	/* Guardian Enable Register */
#define SSCG2_GEN	(*(__far SSCG0_GEN_type *) 0xf0310d14u)	/* Guardian Enable Register */
#define SSCG3_GEN	(*(__far SSCG0_GEN_type *) 0xf0310f14u)	/* Guardian Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_GSRC_type;
#define SSCG0_GSRC	(*(__far SSCG0_GSRC_type *) 0xf03109fcu)	/* Guardian Interrupt Service Request Control Register */
#define SSCG1_GSRC	(*(__far SSCG0_GSRC_type *) 0xf0310bfcu)	/* Guardian Interrupt Service Request Control Register */
#define SSCG2_GSRC	(*(__far SSCG0_GSRC_type *) 0xf0310dfcu)	/* Guardian Interrupt Service Request Control Register */
#define SSCG3_GSRC	(*(__far SSCG0_GSRC_type *) 0xf0310ffcu)	/* Guardian Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CE             : 1;	/* Compare Error Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SCLK           : 1;	/* SCLK Error Flag */
		/* const */ unsigned int                : 13;
		/* const */ unsigned int S0             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S1             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S2             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S3             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S4             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S5             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S6             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int S7             : 1;	/* SLSx Error Flag */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SSCG0_GSTAT_type;
#define SSCG0_GSTAT	(*(__far SSCG0_GSTAT_type *) 0xf031090cu)	/* Guardian Status Register */
#define SSCG1_GSTAT	(*(__far SSCG0_GSTAT_type *) 0xf0310b0cu)	/* Guardian Status Register */
#define SSCG2_GSTAT	(*(__far SSCG0_GSTAT_type *) 0xf0310d0cu)	/* Guardian Status Register */
#define SSCG3_GSTAT	(*(__far SSCG0_GSTAT_type *) 0xf0310f0cu)	/* Guardian Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} SSCG0_ID_type;
#define SSCG0_ID	(*(__far SSCG0_ID_type *) 0xf0310808u)	/* Module Identification Register */
#define SSCG1_ID	(*(__far SSCG0_ID_type *) 0xf0310a08u)	/* Module Identification Register */
#define SSCG2_ID	(*(__far SSCG0_ID_type *) 0xf0310c08u)	/* Module Identification Register */
#define SSCG3_ID	(*(__far SSCG0_ID_type *) 0xf0310e08u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;	/* Master Mode Receive Input Select */
		unsigned int SRIS           : 1;	/* Slave Mode Receive Input Select */
		unsigned int SCIS           : 1;	/* Slave Mode Clock Input Select */
		unsigned int SLSIS          : 3;	/* Slave Mode Slave Select Input Selection */
		unsigned int                : 2;
		unsigned int STIP           : 1;	/* Slave Transmit Idle State Polarity */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSCG0_PISEL_type;
#define SSCG0_PISEL	(*(__far SSCG0_PISEL_type *) 0xf0310804u)	/* Port Input Select Register */
#define SSCG1_PISEL	(*(__far SSCG0_PISEL_type *) 0xf0310a04u)	/* Port Input Select Register */
#define SSCG2_PISEL	(*(__far SSCG0_PISEL_type *) 0xf0310c04u)	/* Port Input Select Register */
#define SSCG3_PISEL	(*(__far SSCG0_PISEL_type *) 0xf0310e04u)	/* Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;	/* Receive Data Register Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_RB_type;
#define SSCG0_RB	(*(__far SSCG0_RB_type *) 0xf0310824u)	/* Receive Buffer Register */
#define SSCG1_RB	(*(__far SSCG0_RB_type *) 0xf0310a24u)	/* Receive Buffer Register */
#define SSCG2_RB	(*(__far SSCG0_RB_type *) 0xf0310c24u)	/* Receive Buffer Register */
#define SSCG3_RB	(*(__far SSCG0_RB_type *) 0xf0310e24u)	/* Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;	/* Receive Snapshot Register Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_RBSNAP_type;
#define SSCG0_RBSNAP	(*(__far SSCG0_RBSNAP_type *) 0xf0310908u)	/* Receive Buffer Snapshot Register */
#define SSCG1_RBSNAP	(*(__far SSCG0_RBSNAP_type *) 0xf0310b08u)	/* Receive Buffer Snapshot Register */
#define SSCG2_RBSNAP	(*(__far SSCG0_RBSNAP_type *) 0xf0310d08u)	/* Receive Buffer Snapshot Register */
#define SSCG3_RBSNAP	(*(__far SSCG0_RBSNAP_type *) 0xf0310f08u)	/* Receive Buffer Snapshot Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;	/* Active Output Level */
		unsigned int AOL1           : 1;	/* Active Output Level */
		unsigned int AOL2           : 1;	/* Active Output Level */
		unsigned int AOL3           : 1;	/* Active Output Level */
		unsigned int AOL4           : 1;	/* Active Output Level */
		unsigned int AOL5           : 1;	/* Active Output Level */
		unsigned int AOL6           : 1;	/* Active Output Level */
		unsigned int AOL7           : 1;	/* Active Output Level */
		unsigned int OEN0           : 1;	/* Output n Enable Control */
		unsigned int OEN1           : 1;	/* Output n Enable Control */
		unsigned int OEN2           : 1;	/* Output n Enable Control */
		unsigned int OEN3           : 1;	/* Output n Enable Control */
		unsigned int OEN4           : 1;	/* Output n Enable Control */
		unsigned int OEN5           : 1;	/* Output n Enable Control */
		unsigned int OEN6           : 1;	/* Output n Enable Control */
		unsigned int OEN7           : 1;	/* Output n Enable Control */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_SSOC_type;
#define SSCG0_SSOC	(*(__far SSCG0_SSOC_type *) 0xf0310818u)	/* Slave Select Output Control Register */
#define SSCG1_SSOC	(*(__far SSCG0_SSOC_type *) 0xf0310a18u)	/* Slave Select Output Control Register */
#define SSCG2_SSOC	(*(__far SSCG0_SSOC_type *) 0xf0310c18u)	/* Slave Select Output Control Register */
#define SSCG3_SSOC	(*(__far SSCG0_SSOC_type *) 0xf0310e18u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;	/* Slave Output Select Leading Delay */
		unsigned int TRAIL          : 2;	/* Slave Output Select Trailing Delay */
		unsigned int INACT          : 2;	/* Slave Output Select Inactive Delay */
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;	/* SLSO7 Delayed Mode Selection */
		unsigned int                : 5;
		unsigned int QSMEN          : 1;	/* Queued SSC Mode Enabled */
		unsigned int EN             : 1;	/* Enable Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_SSOTC_type;
#define SSCG0_SSOTC	(*(__far SSCG0_SSOTC_type *) 0xf031081cu)	/* Slave Select Output Timing Control Register */
#define SSCG1_SSOTC	(*(__far SSCG0_SSOTC_type *) 0xf0310a1cu)	/* Slave Select Output Timing Control Register */
#define SSCG2_SSOTC	(*(__far SSCG0_SSOTC_type *) 0xf0310c1cu)	/* Slave Select Output Timing Control Register */
#define SSCG3_SSOTC	(*(__far SSCG0_SSOTC_type *) 0xf0310e1cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;	/* Bit Count Status */
		/* const */ unsigned int PARE           : 1;	/* Parity Error Flag */
		/* const */ unsigned int PARTVAL        : 1;	/* Parity Transmit Value */
		/* const */ unsigned int PARRVAL        : 1;	/* Parity Receive Value */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int TE             : 1;	/* Transmit Error Flag */
		/* const */ unsigned int RE             : 1;	/* Receive Error Flag */
		/* const */ unsigned int PE             : 1;	/* Phase Error Flag */
		/* const */ unsigned int BE             : 1;	/* Baud Rate Error Flag */
		/* const */ unsigned int BSY            : 1;	/* Busy Flag */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSCG0_STAT_type;
#define SSCG0_STAT	(*(__far SSCG0_STAT_type *) 0xf0310828u)	/* Status Register */
#define SSCG1_STAT	(*(__far SSCG0_STAT_type *) 0xf0310a28u)	/* Status Register */
#define SSCG2_STAT	(*(__far SSCG0_STAT_type *) 0xf0310c28u)	/* Status Register */
#define SSCG3_STAT	(*(__far SSCG0_STAT_type *) 0xf0310e28u)	/* Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;	/* Transmit Data Register Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_TB_type;
#define SSCG0_TB	(*(__far SSCG0_TB_type *) 0xf0310820u)	/* Transmit Buffer Register */
#define SSCG0_TB1	(*(__far SSCG0_TB_type *) 0xf0310900u)	/* Transmit Buffer Compare Register */
#define SSCG1_TB	(*(__far SSCG0_TB_type *) 0xf0310a20u)	/* Transmit Buffer Register */
#define SSCG1_TB1	(*(__far SSCG0_TB_type *) 0xf0310b00u)	/* Transmit Buffer Compare Register */
#define SSCG2_TB	(*(__far SSCG0_TB_type *) 0xf0310c20u)	/* Transmit Buffer Register */
#define SSCG2_TB1	(*(__far SSCG0_TB_type *) 0xf0310d00u)	/* Transmit Buffer Compare Register */
#define SSCG3_TB	(*(__far SSCG0_TB_type *) 0xf0310e20u)	/* Transmit Buffer Register */
#define SSCG3_TB1	(*(__far SSCG0_TB_type *) 0xf0310f00u)	/* Transmit Buffer Compare Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;	/* Transmit Data Snapshot Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSCG0_TB1SNAP_type;
#define SSCG0_TB1SNAP	(*(__far SSCG0_TB1SNAP_type *) 0xf0310904u)	/* Transmit Buffer Snapshot Register */
#define SSCG1_TB1SNAP	(*(__far SSCG0_TB1SNAP_type *) 0xf0310b04u)	/* Transmit Buffer Snapshot Register */
#define SSCG2_TB1SNAP	(*(__far SSCG0_TB1SNAP_type *) 0xf0310d04u)	/* Transmit Buffer Snapshot Register */
#define SSCG3_TB1SNAP	(*(__far SSCG0_TB1SNAP_type *) 0xf0310f04u)	/* Transmit Buffer Snapshot Register */


/* MSC */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} MSC0_CLC_type;
#define MSC0_CLC	(*(__far MSC0_CLC_type *) 0xf0000800u)	/* MSC0 Clock Control Register */
#define MSC1_CLC	(*(__far MSC0_CLC_type *) 0xf0000900u)	/* MSC1 Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCL            : 16;	/* Downstream Command for SRL Shift Register */
		unsigned int DCH            : 16;	/* Downstream Command for SRH Shift Register */
	} B;
	int I;
	unsigned int U;

} MSC0_DC_type;
#define MSC0_DC	(*(__far MSC0_DC_type *) 0xf0000820u)	/* Downstream Command Register */
#define MSC1_DC	(*(__far MSC0_DC_type *) 0xf0000920u)	/* Downstream Command Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DDL            : 16;	/* Downstream Data for SRL Shift Register */
		unsigned int DDH            : 16;	/* Downstream Data for SRH Shift Register */
	} B;
	int I;
	unsigned int U;

} MSC0_DD_type;
#define MSC0_DD	(*(__far MSC0_DD_type *) 0xf000081cu)	/* Downstream Data Register */
#define MSC1_DD	(*(__far MSC0_DD_type *) 0xf000091cu)	/* Downstream Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TM             : 1;	/* Transmission Mode */
		/* const */ unsigned int CP             : 1;	/* Command Pending */
		/* const */ unsigned int DP             : 1;	/* Data Pending */
		unsigned int NDBL           : 5;	/* Number of SRL Bits Shifted at Data Frames */
		unsigned int NDBH           : 5;	/* Number of SRH Bits Shifted at Data Frames */
		unsigned int ENSELL         : 1;	/* Enable SRL Active Phase Selection Bit */
		unsigned int ENSELH         : 1;	/* Enable SRH Active Phase Selection Bit */
		/* const */ unsigned int DSDIS          : 1;	/* Downstream Disable */
		unsigned int NBC            : 6;	/* Number of Bits Shifted at Command Frames */
		unsigned int                : 2;
		unsigned int PPD            : 5;	/* Passive Phase Length at Data Frames */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} MSC0_DSC_type;
#define MSC0_DSC	(*(__far MSC0_DSC_type *) 0xf0000814u)	/* Downstream Control Register */
#define MSC1_DSC	(*(__far MSC0_DSC_type *) 0xf0000914u)	/* Downstream Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SH0            : 2;	/* Select Source for SRH */
		unsigned int SH1            : 2;	/* Select Source for SRH */
		unsigned int SH2            : 2;	/* Select Source for SRH */
		unsigned int SH3            : 2;	/* Select Source for SRH */
		unsigned int SH4            : 2;	/* Select Source for SRH */
		unsigned int SH5            : 2;	/* Select Source for SRH */
		unsigned int SH6            : 2;	/* Select Source for SRH */
		unsigned int SH7            : 2;	/* Select Source for SRH */
		unsigned int SH8            : 2;	/* Select Source for SRH */
		unsigned int SH9            : 2;	/* Select Source for SRH */
		unsigned int SH10           : 2;	/* Select Source for SRH */
		unsigned int SH11           : 2;	/* Select Source for SRH */
		unsigned int SH12           : 2;	/* Select Source for SRH */
		unsigned int SH13           : 2;	/* Select Source for SRH */
		unsigned int SH14           : 2;	/* Select Source for SRH */
		unsigned int SH15           : 2;	/* Select Source for SRH */
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSH_type;
#define MSC0_DSDSH	(*(__far MSC0_DSDSH_type *) 0xf0000828u)	/* Downstream Select Data Source High Register */
#define MSC1_DSDSH	(*(__far MSC0_DSDSH_type *) 0xf0000928u)	/* Downstream Select Data Source High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SL0            : 2;	/* Select Source for SRL */
		unsigned int SL1            : 2;	/* Select Source for SRL */
		unsigned int SL2            : 2;	/* Select Source for SRL */
		unsigned int SL3            : 2;	/* Select Source for SRL */
		unsigned int SL4            : 2;	/* Select Source for SRL */
		unsigned int SL5            : 2;	/* Select Source for SRL */
		unsigned int SL6            : 2;	/* Select Source for SRL */
		unsigned int SL7            : 2;	/* Select Source for SRL */
		unsigned int SL8            : 2;	/* Select Source for SRL */
		unsigned int SL9            : 2;	/* Select Source for SRL */
		unsigned int SL10           : 2;	/* Select Source for SRL */
		unsigned int SL11           : 2;	/* Select Source for SRL */
		unsigned int SL12           : 2;	/* Select Source for SRL */
		unsigned int SL13           : 2;	/* Select Source for SRL */
		unsigned int SL14           : 2;	/* Select Source for SRL */
		unsigned int SL15           : 2;	/* Select Source for SRL */
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSL_type;
#define MSC0_DSDSL	(*(__far MSC0_DSDSL_type *) 0xf0000824u)	/* Downstream Select Data Source Low Register */
#define MSC1_DSDSL	(*(__far MSC0_DSDSL_type *) 0xf0000924u)	/* Downstream Select Data Source Low Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFC            : 4;	/* Passive Time Frame Counter */
		unsigned int                : 4;
		unsigned int NPTF           : 4;	/* Number Of Passive Time Frames */
		unsigned int                : 4;
		/* const */ unsigned int DC             : 7;	/* Downstream Counter */
		unsigned int                : 1;
		/* const */ unsigned int DFA            : 1;	/* Data Frame Active */
		/* const */ unsigned int CFA            : 1;	/* Command Frame Active */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MSC0_DSS_type;
#define MSC0_DSS	(*(__far MSC0_DSS_type *) 0xf0000818u)	/* Downstream Status Register */
#define MSC1_DSS	(*(__far MSC0_DSS_type *) 0xf0000918u)	/* Downstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENL0           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL1           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL2           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL3           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL4           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL5           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL6           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL7           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL8           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL9           : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL10          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL11          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL12          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL13          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL14          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENL15          : 1;	/* Emergency Stop Enable for Bit x in SRL */
		unsigned int ENH0           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH1           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH2           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH3           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH4           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH5           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH6           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH7           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH8           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH9           : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH10          : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH11          : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH12          : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH13          : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH14          : 1;	/* Emergency Stop Enable for Bit x in SRH */
		unsigned int ENH15          : 1;	/* Emergency Stop Enable for Bit x in SRH */
	} B;
	int I;
	unsigned int U;

} MSC0_ESR_type;
#define MSC0_ESR	(*(__far MSC0_ESR_type *) 0xf000082cu)	/* Emergency Stop Register */
#define MSC1_ESR	(*(__far MSC0_ESR_type *) 0xf000092cu)	/* Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} MSC0_FDR_type;
#define MSC0_FDR	(*(__far MSC0_FDR_type *) 0xf000080cu)	/* MSC0 Fractional Divider Register */
#define MSC1_FDR	(*(__far MSC0_FDR_type *) 0xf000090cu)	/* MSC1 Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EDIP           : 2;	/* Data Frame Interrupt Node Pointer */
		unsigned int EDIE           : 2;	/* Data Frame Interrupt Enable */
		unsigned int ECIP           : 2;	/* Command Frame Interrupt Node Pointer */
		unsigned int                : 1;
		unsigned int ECIE           : 1;	/* Command Frame Interrupt Enable */
		unsigned int TFIP           : 2;	/* Time Frame Interrupt Pointer */
		unsigned int                : 1;
		unsigned int TFIE           : 1;	/* Time Frame Interrupt Enable */
		unsigned int RDIP           : 2;	/* Receive Data Interrupt Pointer */
		unsigned int RDIE           : 2;	/* Receive Data Interrupt Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_ICR_type;
#define MSC0_ICR	(*(__far MSC0_ICR_type *) 0xf0000840u)	/* Interrupt Control Register */
#define MSC1_ICR	(*(__far MSC0_ICR_type *) 0xf0000940u)	/* Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} MSC0_ID_type;
#define MSC0_ID	(*(__far MSC0_ID_type *) 0xf0000808u)	/* Module Identification Register */
#define MSC1_ID	(*(__far MSC0_ID_type *) 0xf0000908u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CDEDI          : 1;	/* Clear DEDI Flag */
		unsigned int CDECI          : 1;	/* Clear DECI Flag */
		unsigned int CDTFI          : 1;	/* Clear DTFI Flag */
		unsigned int CURDI          : 1;	/* Clear URDI Flag */
		unsigned int CDP            : 1;	/* Clear DP Flag */
		unsigned int CCP            : 1;	/* Clear CP Flag */
		unsigned int CDDIS          : 1;	/* Clear DSDIS Flag */
		unsigned int                : 9;
		unsigned int SDEDI          : 1;	/* Set DEDI Flag */
		unsigned int SDECI          : 1;	/* Set DECI Flag */
		unsigned int SDTFI          : 1;	/* Set DTFI Flag */
		unsigned int SURDI          : 1;	/* Set URDI Flag */
		unsigned int SDP            : 1;	/* Set DP Bit */
		unsigned int SCP            : 1;	/* Set CP Flag */
		unsigned int SDDIS          : 1;	/* Set DSDIS Flag */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_ISC_type;
#define MSC0_ISC	(*(__far MSC0_ISC_type *) 0xf0000848u)	/* Interrupt Set Clear Register */
#define MSC1_ISC	(*(__far MSC0_ISC_type *) 0xf0000948u)	/* Interrupt Set Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEDI           : 1;	/* Data Frame Interrupt Flag */
		/* const */ unsigned int DECI           : 1;	/* Command Frame Interrupt Flag */
		/* const */ unsigned int DTFI           : 1;	/* Time Frame Interrupt Flag */
		/* const */ unsigned int URDI           : 1;	/* Receive Data Interrupt Flag */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} MSC0_ISR_type;
#define MSC0_ISR	(*(__far MSC0_ISR_type *) 0xf0000844u)	/* Interrupt Status Register */
#define MSC1_ISR	(*(__far MSC0_ISR_type *) 0xf0000944u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLP            : 1;	/* FCLP Line Polarity */
		unsigned int SLP            : 1;	/* SOP Line Polarity */
		unsigned int CSLP           : 1;	/* Chip Selection Lines Polarity */
		unsigned int ILP            : 1;	/* SDI Line Polarity */
		unsigned int                : 4;
		unsigned int CLKCTRL        : 1;	/* Clock Control */
		unsigned int CSL            : 2;	/* Chip Enable Selection for ENL */
		unsigned int CSH            : 2;	/* Chip Enable Selection for ENH */
		unsigned int CSC            : 2;	/* Chip Enable Selection for ENC */
		unsigned int                : 1;
		unsigned int SDISEL         : 3;	/* Serial Data Input Selection */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} MSC0_OCR_type;
#define MSC0_OCR	(*(__far MSC0_OCR_type *) 0xf000084cu)	/* Output Control Register */
#define MSC1_OCR	(*(__far MSC0_OCR_type *) 0xf000094cu)	/* Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_SRC0_type;
#define MSC0_SRC0	(*(__far MSC0_SRC0_type *) 0xf00008fcu)	/* Service Request Control Register 0 */
#define MSC0_SRC1	(*(__far MSC0_SRC0_type *) 0xf00008f8u)	/* Service Request Control Register 1 */
#define MSC1_SRC0	(*(__far MSC0_SRC0_type *) 0xf00009fcu)	/* Service Request Control Register 0 */
#define MSC1_SRC1	(*(__far MSC0_SRC0_type *) 0xf00009f8u)	/* Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;	/* Received Data */
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;	/* Valid Bit */
		/* const */ unsigned int P              : 1;	/* Parity Bit */
		unsigned int C              : 1;	/* Clear Bit */
		/* const */ unsigned int LABF           : 2;	/* Lower Address Bit Field */
		/* const */ unsigned int IPF            : 1;	/* Internal Parity Flag */
		/* const */ unsigned int PERR           : 1;	/* Parity Error */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD0_type;
#define MSC0_UD0	(*(__far MSC0_UD0_type *) 0xf0000830u)	/* Upstream Data Register 0 */
#define MSC0_UD1	(*(__far MSC0_UD0_type *) 0xf0000834u)	/* Upstream Data Register 1 */
#define MSC0_UD2	(*(__far MSC0_UD0_type *) 0xf0000838u)	/* Upstream Data Register 2 */
#define MSC0_UD3	(*(__far MSC0_UD0_type *) 0xf000083cu)	/* Upstream Data Register 3 */
#define MSC1_UD0	(*(__far MSC0_UD0_type *) 0xf0000930u)	/* Upstream Data Register 0 */
#define MSC1_UD1	(*(__far MSC0_UD0_type *) 0xf0000934u)	/* Upstream Data Register 1 */
#define MSC1_UD2	(*(__far MSC0_UD0_type *) 0xf0000938u)	/* Upstream Data Register 2 */
#define MSC1_UD3	(*(__far MSC0_UD0_type *) 0xf000093cu)	/* Upstream Data Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int UFT            : 1;	/* Upstream Channel Frame Type */
		unsigned int URR            : 3;	/* Upstream Channel Receiving Rate */
		unsigned int PCTR           : 1;	/* Parity Control */
		unsigned int                : 11;
		/* const */ unsigned int UC             : 5;	/* Upstream Counter */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} MSC0_USR_type;
#define MSC0_USR	(*(__far MSC0_USR_type *) 0xf0000810u)	/* Upstream Status Register */
#define MSC1_USR	(*(__far MSC0_USR_type *) 0xf0000910u)	/* Upstream Status Register */


/* CAN */
typedef volatile union
{
	struct
	{ 
		unsigned int AWDV           : 8;	/* Application Watchdog Value */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CAN_AWDR_type;
#define CAN_AWDR	(*(__far CAN_AWDR_type *) 0xf00042a4u)	/* Application Watchdog Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_CLC_type;
#define CAN_CLC	(*(__far CAN_CLC_type *) 0xf0004000u)	/* CAN Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CYCTM          : 16;	/* Cycle Time */
		/* const */ unsigned int BCC            : 6;	/* Basic Cycle Count */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CSM            : 6;	/* Column of System Matrix */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN_CYCTMR_type;
#define CAN_CYCTMR	(*(__far CAN_CYCTMR_type *) 0xf0004294u)	/* Cycle Time Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} CAN_FDR_type;
#define CAN_FDR	(*(__far CAN_FDR_type *) 0xf000400cu)	/* CAN Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int GMFR           : 7;	/* Global Mark Fraction */
		/* const */ unsigned int GM             : 16;	/* Global Mark */
	} B;
	int I;
	unsigned int U;

} CAN_GMR_type;
#define CAN_GMR	(*(__far CAN_GMR_type *) 0xf000429cu)	/* Global Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} CAN_ID_type;
#define CAN_ID	(*(__far CAN_ID_type *) 0xf0004008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int LGMFR          : 7;	/* Last Global Mark Fraction */
		/* const */ unsigned int LGM            : 16;	/* Last Global Mark */
	} B;
	int I;
	unsigned int U;

} CAN_LGMR_type;
#define CAN_LGMR	(*(__far CAN_LGMR_type *) 0xf00042a0u)	/* Last Global Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;	/* List Begin */
		/* const */ unsigned int END            : 8;	/* List End */
		/* const */ unsigned int SIZE           : 8;	/* List Size */
		/* const */ unsigned int EMPTY          : 1;	/* List Empty Indication */
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN_LIST0_type;
#define CAN_LIST0	(*(__far CAN_LIST0_type *) 0xf0004100u)	/* List Register 0 */
#define CAN_LIST1	(*(__far CAN_LIST0_type *) 0xf0004104u)	/* List Register 1 */
#define CAN_LIST2	(*(__far CAN_LIST0_type *) 0xf0004108u)	/* List Register 2 */
#define CAN_LIST3	(*(__far CAN_LIST0_type *) 0xf000410cu)	/* List Register 3 */
#define CAN_LIST4	(*(__far CAN_LIST0_type *) 0xf0004110u)	/* List Register 4 */
#define CAN_LIST5	(*(__far CAN_LIST0_type *) 0xf0004114u)	/* List Register 5 */
#define CAN_LIST6	(*(__far CAN_LIST0_type *) 0xf0004118u)	/* List Register 6 */
#define CAN_LIST7	(*(__far CAN_LIST0_type *) 0xf000411cu)	/* List Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NEWDISC        : 1;	/* New Discontinuity Bit */
		/* const */ unsigned int DISC           : 1;	/* Discontinuity Bit */
		unsigned int                : 7;
		unsigned int LOFFR          : 7;	/* Local Offset Fraction */
		unsigned int LOF            : 16;	/* Local Offset */
	} B;
	int I;
	unsigned int U;

} CAN_LOR_type;
#define CAN_LOR	(*(__far CAN_LOR_type *) 0xf0004298u)	/* Local Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int LREFMFR        : 7;	/* Last Reference Mark Fraction */
		/* const */ unsigned int LREFM          : 16;	/* Last Reference Mark */
	} B;
	int I;
	unsigned int U;

} CAN_LREFMR_type;
#define CAN_LREFMR	(*(__far CAN_LREFMR_type *) 0xf000428cu)	/* Last Reference Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LTFR           : 10;	/* Local Time Fraction */
		/* const */ unsigned int LT             : 16;	/* Local Time */
	} B;
	int I;
	unsigned int U;

} CAN_LTR_type;
#define CAN_LTR	(*(__far CAN_LTR_type *) 0xf0004280u)	/* Local Time Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 12;
		unsigned int MPSEL          : 4;	/* Message Pending Selector */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MCR_type;
#define CAN_MCR	(*(__far CAN_MCR_type *) 0xf00041c8u)	/* Module Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IT             : 16;	/* Interrupt Trigger */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_MITR_type;
#define CAN_MITR	(*(__far CAN_MITR_type *) 0xf00041ccu)	/* Module Interrupt Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AM             : 29;	/* Acceptance Mask for Message Identifier */
		unsigned int MIDE           : 1;	/* Acceptance Mask Bit for Message IDE Bit */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN_MOAMR0_type;
#define CAN_MOAMR0	(*(__far CAN_MOAMR0_type *) 0xf000500cu)	/* Message Object 0 Acceptance Mask Register */
#define CAN_MOAMR1	(*(__far CAN_MOAMR0_type *) 0xf000502cu)	/* Message Object 1 Acceptance Mask Register */
#define CAN_MOAMR10	(*(__far CAN_MOAMR0_type *) 0xf000514cu)	/* Message Object 10 Acceptance Mask Register */
#define CAN_MOAMR100	(*(__far CAN_MOAMR0_type *) 0xf0005c8cu)	/* Message Object 100 Acceptance Mask Register */
#define CAN_MOAMR101	(*(__far CAN_MOAMR0_type *) 0xf0005cacu)	/* Message Object 101 Acceptance Mask Register */
#define CAN_MOAMR102	(*(__far CAN_MOAMR0_type *) 0xf0005cccu)	/* Message Object 102 Acceptance Mask Register */
#define CAN_MOAMR103	(*(__far CAN_MOAMR0_type *) 0xf0005cecu)	/* Message Object 103 Acceptance Mask Register */
#define CAN_MOAMR104	(*(__far CAN_MOAMR0_type *) 0xf0005d0cu)	/* Message Object 104 Acceptance Mask Register */
#define CAN_MOAMR105	(*(__far CAN_MOAMR0_type *) 0xf0005d2cu)	/* Message Object 105 Acceptance Mask Register */
#define CAN_MOAMR106	(*(__far CAN_MOAMR0_type *) 0xf0005d4cu)	/* Message Object 106 Acceptance Mask Register */
#define CAN_MOAMR107	(*(__far CAN_MOAMR0_type *) 0xf0005d6cu)	/* Message Object 107 Acceptance Mask Register */
#define CAN_MOAMR108	(*(__far CAN_MOAMR0_type *) 0xf0005d8cu)	/* Message Object 108 Acceptance Mask Register */
#define CAN_MOAMR109	(*(__far CAN_MOAMR0_type *) 0xf0005dacu)	/* Message Object 109 Acceptance Mask Register */
#define CAN_MOAMR11	(*(__far CAN_MOAMR0_type *) 0xf000516cu)	/* Message Object 11 Acceptance Mask Register */
#define CAN_MOAMR110	(*(__far CAN_MOAMR0_type *) 0xf0005dccu)	/* Message Object 110 Acceptance Mask Register */
#define CAN_MOAMR111	(*(__far CAN_MOAMR0_type *) 0xf0005decu)	/* Message Object 111 Acceptance Mask Register */
#define CAN_MOAMR112	(*(__far CAN_MOAMR0_type *) 0xf0005e0cu)	/* Message Object 112 Acceptance Mask Register */
#define CAN_MOAMR113	(*(__far CAN_MOAMR0_type *) 0xf0005e2cu)	/* Message Object 113 Acceptance Mask Register */
#define CAN_MOAMR114	(*(__far CAN_MOAMR0_type *) 0xf0005e4cu)	/* Message Object 114 Acceptance Mask Register */
#define CAN_MOAMR115	(*(__far CAN_MOAMR0_type *) 0xf0005e6cu)	/* Message Object 115 Acceptance Mask Register */
#define CAN_MOAMR116	(*(__far CAN_MOAMR0_type *) 0xf0005e8cu)	/* Message Object 116 Acceptance Mask Register */
#define CAN_MOAMR117	(*(__far CAN_MOAMR0_type *) 0xf0005eacu)	/* Message Object 117 Acceptance Mask Register */
#define CAN_MOAMR118	(*(__far CAN_MOAMR0_type *) 0xf0005eccu)	/* Message Object 118 Acceptance Mask Register */
#define CAN_MOAMR119	(*(__far CAN_MOAMR0_type *) 0xf0005eecu)	/* Message Object 119 Acceptance Mask Register */
#define CAN_MOAMR12	(*(__far CAN_MOAMR0_type *) 0xf000518cu)	/* Message Object 12 Acceptance Mask Register */
#define CAN_MOAMR120	(*(__far CAN_MOAMR0_type *) 0xf0005f0cu)	/* Message Object 120 Acceptance Mask Register */
#define CAN_MOAMR121	(*(__far CAN_MOAMR0_type *) 0xf0005f2cu)	/* Message Object 121 Acceptance Mask Register */
#define CAN_MOAMR122	(*(__far CAN_MOAMR0_type *) 0xf0005f4cu)	/* Message Object 122 Acceptance Mask Register */
#define CAN_MOAMR123	(*(__far CAN_MOAMR0_type *) 0xf0005f6cu)	/* Message Object 123 Acceptance Mask Register */
#define CAN_MOAMR124	(*(__far CAN_MOAMR0_type *) 0xf0005f8cu)	/* Message Object 124 Acceptance Mask Register */
#define CAN_MOAMR125	(*(__far CAN_MOAMR0_type *) 0xf0005facu)	/* Message Object 125 Acceptance Mask Register */
#define CAN_MOAMR126	(*(__far CAN_MOAMR0_type *) 0xf0005fccu)	/* Message Object 126 Acceptance Mask Register */
#define CAN_MOAMR127	(*(__far CAN_MOAMR0_type *) 0xf0005fecu)	/* Message Object 127 Acceptance Mask Register */
#define CAN_MOAMR13	(*(__far CAN_MOAMR0_type *) 0xf00051acu)	/* Message Object 13 Acceptance Mask Register */
#define CAN_MOAMR14	(*(__far CAN_MOAMR0_type *) 0xf00051ccu)	/* Message Object 14 Acceptance Mask Register */
#define CAN_MOAMR15	(*(__far CAN_MOAMR0_type *) 0xf00051ecu)	/* Message Object 15 Acceptance Mask Register */
#define CAN_MOAMR16	(*(__far CAN_MOAMR0_type *) 0xf000520cu)	/* Message Object 16 Acceptance Mask Register */
#define CAN_MOAMR17	(*(__far CAN_MOAMR0_type *) 0xf000522cu)	/* Message Object 17 Acceptance Mask Register */
#define CAN_MOAMR18	(*(__far CAN_MOAMR0_type *) 0xf000524cu)	/* Message Object 18 Acceptance Mask Register */
#define CAN_MOAMR19	(*(__far CAN_MOAMR0_type *) 0xf000526cu)	/* Message Object 19 Acceptance Mask Register */
#define CAN_MOAMR2	(*(__far CAN_MOAMR0_type *) 0xf000504cu)	/* Message Object 2 Acceptance Mask Register */
#define CAN_MOAMR20	(*(__far CAN_MOAMR0_type *) 0xf000528cu)	/* Message Object 20 Acceptance Mask Register */
#define CAN_MOAMR21	(*(__far CAN_MOAMR0_type *) 0xf00052acu)	/* Message Object 21 Acceptance Mask Register */
#define CAN_MOAMR22	(*(__far CAN_MOAMR0_type *) 0xf00052ccu)	/* Message Object 22 Acceptance Mask Register */
#define CAN_MOAMR23	(*(__far CAN_MOAMR0_type *) 0xf00052ecu)	/* Message Object 23 Acceptance Mask Register */
#define CAN_MOAMR24	(*(__far CAN_MOAMR0_type *) 0xf000530cu)	/* Message Object 24 Acceptance Mask Register */
#define CAN_MOAMR25	(*(__far CAN_MOAMR0_type *) 0xf000532cu)	/* Message Object 25 Acceptance Mask Register */
#define CAN_MOAMR26	(*(__far CAN_MOAMR0_type *) 0xf000534cu)	/* Message Object 26 Acceptance Mask Register */
#define CAN_MOAMR27	(*(__far CAN_MOAMR0_type *) 0xf000536cu)	/* Message Object 27 Acceptance Mask Register */
#define CAN_MOAMR28	(*(__far CAN_MOAMR0_type *) 0xf000538cu)	/* Message Object 28 Acceptance Mask Register */
#define CAN_MOAMR29	(*(__far CAN_MOAMR0_type *) 0xf00053acu)	/* Message Object 29 Acceptance Mask Register */
#define CAN_MOAMR3	(*(__far CAN_MOAMR0_type *) 0xf000506cu)	/* Message Object 3 Acceptance Mask Register */
#define CAN_MOAMR30	(*(__far CAN_MOAMR0_type *) 0xf00053ccu)	/* Message Object 30 Acceptance Mask Register */
#define CAN_MOAMR31	(*(__far CAN_MOAMR0_type *) 0xf00053ecu)	/* Message Object 31 Acceptance Mask Register */
#define CAN_MOAMR32	(*(__far CAN_MOAMR0_type *) 0xf000540cu)	/* Message Object 32 Acceptance Mask Register */
#define CAN_MOAMR33	(*(__far CAN_MOAMR0_type *) 0xf000542cu)	/* Message Object 33 Acceptance Mask Register */
#define CAN_MOAMR34	(*(__far CAN_MOAMR0_type *) 0xf000544cu)	/* Message Object 34 Acceptance Mask Register */
#define CAN_MOAMR35	(*(__far CAN_MOAMR0_type *) 0xf000546cu)	/* Message Object 35 Acceptance Mask Register */
#define CAN_MOAMR36	(*(__far CAN_MOAMR0_type *) 0xf000548cu)	/* Message Object 36 Acceptance Mask Register */
#define CAN_MOAMR37	(*(__far CAN_MOAMR0_type *) 0xf00054acu)	/* Message Object 37 Acceptance Mask Register */
#define CAN_MOAMR38	(*(__far CAN_MOAMR0_type *) 0xf00054ccu)	/* Message Object 38 Acceptance Mask Register */
#define CAN_MOAMR39	(*(__far CAN_MOAMR0_type *) 0xf00054ecu)	/* Message Object 39 Acceptance Mask Register */
#define CAN_MOAMR4	(*(__far CAN_MOAMR0_type *) 0xf000508cu)	/* Message Object 4 Acceptance Mask Register */
#define CAN_MOAMR40	(*(__far CAN_MOAMR0_type *) 0xf000550cu)	/* Message Object 40 Acceptance Mask Register */
#define CAN_MOAMR41	(*(__far CAN_MOAMR0_type *) 0xf000552cu)	/* Message Object 41 Acceptance Mask Register */
#define CAN_MOAMR42	(*(__far CAN_MOAMR0_type *) 0xf000554cu)	/* Message Object 42 Acceptance Mask Register */
#define CAN_MOAMR43	(*(__far CAN_MOAMR0_type *) 0xf000556cu)	/* Message Object 43 Acceptance Mask Register */
#define CAN_MOAMR44	(*(__far CAN_MOAMR0_type *) 0xf000558cu)	/* Message Object 44 Acceptance Mask Register */
#define CAN_MOAMR45	(*(__far CAN_MOAMR0_type *) 0xf00055acu)	/* Message Object 45 Acceptance Mask Register */
#define CAN_MOAMR46	(*(__far CAN_MOAMR0_type *) 0xf00055ccu)	/* Message Object 46 Acceptance Mask Register */
#define CAN_MOAMR47	(*(__far CAN_MOAMR0_type *) 0xf00055ecu)	/* Message Object 47 Acceptance Mask Register */
#define CAN_MOAMR48	(*(__far CAN_MOAMR0_type *) 0xf000560cu)	/* Message Object 48 Acceptance Mask Register */
#define CAN_MOAMR49	(*(__far CAN_MOAMR0_type *) 0xf000562cu)	/* Message Object 49 Acceptance Mask Register */
#define CAN_MOAMR5	(*(__far CAN_MOAMR0_type *) 0xf00050acu)	/* Message Object 5 Acceptance Mask Register */
#define CAN_MOAMR50	(*(__far CAN_MOAMR0_type *) 0xf000564cu)	/* Message Object 50 Acceptance Mask Register */
#define CAN_MOAMR51	(*(__far CAN_MOAMR0_type *) 0xf000566cu)	/* Message Object 51 Acceptance Mask Register */
#define CAN_MOAMR52	(*(__far CAN_MOAMR0_type *) 0xf000568cu)	/* Message Object 52 Acceptance Mask Register */
#define CAN_MOAMR53	(*(__far CAN_MOAMR0_type *) 0xf00056acu)	/* Message Object 53 Acceptance Mask Register */
#define CAN_MOAMR54	(*(__far CAN_MOAMR0_type *) 0xf00056ccu)	/* Message Object 54 Acceptance Mask Register */
#define CAN_MOAMR55	(*(__far CAN_MOAMR0_type *) 0xf00056ecu)	/* Message Object 55 Acceptance Mask Register */
#define CAN_MOAMR56	(*(__far CAN_MOAMR0_type *) 0xf000570cu)	/* Message Object 56 Acceptance Mask Register */
#define CAN_MOAMR57	(*(__far CAN_MOAMR0_type *) 0xf000572cu)	/* Message Object 57 Acceptance Mask Register */
#define CAN_MOAMR58	(*(__far CAN_MOAMR0_type *) 0xf000574cu)	/* Message Object 58 Acceptance Mask Register */
#define CAN_MOAMR59	(*(__far CAN_MOAMR0_type *) 0xf000576cu)	/* Message Object 59 Acceptance Mask Register */
#define CAN_MOAMR6	(*(__far CAN_MOAMR0_type *) 0xf00050ccu)	/* Message Object 6 Acceptance Mask Register */
#define CAN_MOAMR60	(*(__far CAN_MOAMR0_type *) 0xf000578cu)	/* Message Object 60 Acceptance Mask Register */
#define CAN_MOAMR61	(*(__far CAN_MOAMR0_type *) 0xf00057acu)	/* Message Object 61 Acceptance Mask Register */
#define CAN_MOAMR62	(*(__far CAN_MOAMR0_type *) 0xf00057ccu)	/* Message Object 62 Acceptance Mask Register */
#define CAN_MOAMR63	(*(__far CAN_MOAMR0_type *) 0xf00057ecu)	/* Message Object 63 Acceptance Mask Register */
#define CAN_MOAMR64	(*(__far CAN_MOAMR0_type *) 0xf000580cu)	/* Message Object 64 Acceptance Mask Register */
#define CAN_MOAMR65	(*(__far CAN_MOAMR0_type *) 0xf000582cu)	/* Message Object 65 Acceptance Mask Register */
#define CAN_MOAMR66	(*(__far CAN_MOAMR0_type *) 0xf000584cu)	/* Message Object 66 Acceptance Mask Register */
#define CAN_MOAMR67	(*(__far CAN_MOAMR0_type *) 0xf000586cu)	/* Message Object 67 Acceptance Mask Register */
#define CAN_MOAMR68	(*(__far CAN_MOAMR0_type *) 0xf000588cu)	/* Message Object 68 Acceptance Mask Register */
#define CAN_MOAMR69	(*(__far CAN_MOAMR0_type *) 0xf00058acu)	/* Message Object 69 Acceptance Mask Register */
#define CAN_MOAMR7	(*(__far CAN_MOAMR0_type *) 0xf00050ecu)	/* Message Object 7 Acceptance Mask Register */
#define CAN_MOAMR70	(*(__far CAN_MOAMR0_type *) 0xf00058ccu)	/* Message Object 70 Acceptance Mask Register */
#define CAN_MOAMR71	(*(__far CAN_MOAMR0_type *) 0xf00058ecu)	/* Message Object 71 Acceptance Mask Register */
#define CAN_MOAMR72	(*(__far CAN_MOAMR0_type *) 0xf000590cu)	/* Message Object 72 Acceptance Mask Register */
#define CAN_MOAMR73	(*(__far CAN_MOAMR0_type *) 0xf000592cu)	/* Message Object 73 Acceptance Mask Register */
#define CAN_MOAMR74	(*(__far CAN_MOAMR0_type *) 0xf000594cu)	/* Message Object 74 Acceptance Mask Register */
#define CAN_MOAMR75	(*(__far CAN_MOAMR0_type *) 0xf000596cu)	/* Message Object 75 Acceptance Mask Register */
#define CAN_MOAMR76	(*(__far CAN_MOAMR0_type *) 0xf000598cu)	/* Message Object 76 Acceptance Mask Register */
#define CAN_MOAMR77	(*(__far CAN_MOAMR0_type *) 0xf00059acu)	/* Message Object 77 Acceptance Mask Register */
#define CAN_MOAMR78	(*(__far CAN_MOAMR0_type *) 0xf00059ccu)	/* Message Object 78 Acceptance Mask Register */
#define CAN_MOAMR79	(*(__far CAN_MOAMR0_type *) 0xf00059ecu)	/* Message Object 79 Acceptance Mask Register */
#define CAN_MOAMR8	(*(__far CAN_MOAMR0_type *) 0xf000510cu)	/* Message Object 8 Acceptance Mask Register */
#define CAN_MOAMR80	(*(__far CAN_MOAMR0_type *) 0xf0005a0cu)	/* Message Object 80 Acceptance Mask Register */
#define CAN_MOAMR81	(*(__far CAN_MOAMR0_type *) 0xf0005a2cu)	/* Message Object 81 Acceptance Mask Register */
#define CAN_MOAMR82	(*(__far CAN_MOAMR0_type *) 0xf0005a4cu)	/* Message Object 82 Acceptance Mask Register */
#define CAN_MOAMR83	(*(__far CAN_MOAMR0_type *) 0xf0005a6cu)	/* Message Object 83 Acceptance Mask Register */
#define CAN_MOAMR84	(*(__far CAN_MOAMR0_type *) 0xf0005a8cu)	/* Message Object 84 Acceptance Mask Register */
#define CAN_MOAMR85	(*(__far CAN_MOAMR0_type *) 0xf0005aacu)	/* Message Object 85 Acceptance Mask Register */
#define CAN_MOAMR86	(*(__far CAN_MOAMR0_type *) 0xf0005accu)	/* Message Object 86 Acceptance Mask Register */
#define CAN_MOAMR87	(*(__far CAN_MOAMR0_type *) 0xf0005aecu)	/* Message Object 87 Acceptance Mask Register */
#define CAN_MOAMR88	(*(__far CAN_MOAMR0_type *) 0xf0005b0cu)	/* Message Object 88 Acceptance Mask Register */
#define CAN_MOAMR89	(*(__far CAN_MOAMR0_type *) 0xf0005b2cu)	/* Message Object 89 Acceptance Mask Register */
#define CAN_MOAMR9	(*(__far CAN_MOAMR0_type *) 0xf000512cu)	/* Message Object 9 Acceptance Mask Register */
#define CAN_MOAMR90	(*(__far CAN_MOAMR0_type *) 0xf0005b4cu)	/* Message Object 90 Acceptance Mask Register */
#define CAN_MOAMR91	(*(__far CAN_MOAMR0_type *) 0xf0005b6cu)	/* Message Object 91 Acceptance Mask Register */
#define CAN_MOAMR92	(*(__far CAN_MOAMR0_type *) 0xf0005b8cu)	/* Message Object 92 Acceptance Mask Register */
#define CAN_MOAMR93	(*(__far CAN_MOAMR0_type *) 0xf0005bacu)	/* Message Object 93 Acceptance Mask Register */
#define CAN_MOAMR94	(*(__far CAN_MOAMR0_type *) 0xf0005bccu)	/* Message Object 94 Acceptance Mask Register */
#define CAN_MOAMR95	(*(__far CAN_MOAMR0_type *) 0xf0005becu)	/* Message Object 95 Acceptance Mask Register */
#define CAN_MOAMR96	(*(__far CAN_MOAMR0_type *) 0xf0005c0cu)	/* Message Object 96 Acceptance Mask Register */
#define CAN_MOAMR97	(*(__far CAN_MOAMR0_type *) 0xf0005c2cu)	/* Message Object 97 Acceptance Mask Register */
#define CAN_MOAMR98	(*(__far CAN_MOAMR0_type *) 0xf0005c4cu)	/* Message Object 98 Acceptance Mask Register */
#define CAN_MOAMR99	(*(__far CAN_MOAMR0_type *) 0xf0005c6cu)	/* Message Object 99 Acceptance Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ID             : 29;	/* CAN Identifier of Message Object n */
		unsigned int IDE            : 1;	/* Identifier Extension Bit of Message Object n */
		unsigned int PRI            : 2;	/* Priority Class */
	} B;
	int I;
	unsigned int U;

} CAN_MOAR0_type;
#define CAN_MOAR0	(*(__far CAN_MOAR0_type *) 0xf0005018u)	/* Message Object 0 Arbitration Register */
#define CAN_MOAR1	(*(__far CAN_MOAR0_type *) 0xf0005038u)	/* Message Object 1 Arbitration Register */
#define CAN_MOAR10	(*(__far CAN_MOAR0_type *) 0xf0005158u)	/* Message Object 10 Arbitration Register */
#define CAN_MOAR100	(*(__far CAN_MOAR0_type *) 0xf0005c98u)	/* Message Object 100 Arbitration Register */
#define CAN_MOAR101	(*(__far CAN_MOAR0_type *) 0xf0005cb8u)	/* Message Object 101 Arbitration Register */
#define CAN_MOAR102	(*(__far CAN_MOAR0_type *) 0xf0005cd8u)	/* Message Object 102 Arbitration Register */
#define CAN_MOAR103	(*(__far CAN_MOAR0_type *) 0xf0005cf8u)	/* Message Object 103 Arbitration Register */
#define CAN_MOAR104	(*(__far CAN_MOAR0_type *) 0xf0005d18u)	/* Message Object 104 Arbitration Register */
#define CAN_MOAR105	(*(__far CAN_MOAR0_type *) 0xf0005d38u)	/* Message Object 105 Arbitration Register */
#define CAN_MOAR106	(*(__far CAN_MOAR0_type *) 0xf0005d58u)	/* Message Object 106 Arbitration Register */
#define CAN_MOAR107	(*(__far CAN_MOAR0_type *) 0xf0005d78u)	/* Message Object 107 Arbitration Register */
#define CAN_MOAR108	(*(__far CAN_MOAR0_type *) 0xf0005d98u)	/* Message Object 108 Arbitration Register */
#define CAN_MOAR109	(*(__far CAN_MOAR0_type *) 0xf0005db8u)	/* Message Object 109 Arbitration Register */
#define CAN_MOAR11	(*(__far CAN_MOAR0_type *) 0xf0005178u)	/* Message Object 11 Arbitration Register */
#define CAN_MOAR110	(*(__far CAN_MOAR0_type *) 0xf0005dd8u)	/* Message Object 110 Arbitration Register */
#define CAN_MOAR111	(*(__far CAN_MOAR0_type *) 0xf0005df8u)	/* Message Object 111 Arbitration Register */
#define CAN_MOAR112	(*(__far CAN_MOAR0_type *) 0xf0005e18u)	/* Message Object 112 Arbitration Register */
#define CAN_MOAR113	(*(__far CAN_MOAR0_type *) 0xf0005e38u)	/* Message Object 113 Arbitration Register */
#define CAN_MOAR114	(*(__far CAN_MOAR0_type *) 0xf0005e58u)	/* Message Object 114 Arbitration Register */
#define CAN_MOAR115	(*(__far CAN_MOAR0_type *) 0xf0005e78u)	/* Message Object 115 Arbitration Register */
#define CAN_MOAR116	(*(__far CAN_MOAR0_type *) 0xf0005e98u)	/* Message Object 116 Arbitration Register */
#define CAN_MOAR117	(*(__far CAN_MOAR0_type *) 0xf0005eb8u)	/* Message Object 117 Arbitration Register */
#define CAN_MOAR118	(*(__far CAN_MOAR0_type *) 0xf0005ed8u)	/* Message Object 118 Arbitration Register */
#define CAN_MOAR119	(*(__far CAN_MOAR0_type *) 0xf0005ef8u)	/* Message Object 119 Arbitration Register */
#define CAN_MOAR12	(*(__far CAN_MOAR0_type *) 0xf0005198u)	/* Message Object 12 Arbitration Register */
#define CAN_MOAR120	(*(__far CAN_MOAR0_type *) 0xf0005f18u)	/* Message Object 120 Arbitration Register */
#define CAN_MOAR121	(*(__far CAN_MOAR0_type *) 0xf0005f38u)	/* Message Object 121 Arbitration Register */
#define CAN_MOAR122	(*(__far CAN_MOAR0_type *) 0xf0005f58u)	/* Message Object 122 Arbitration Register */
#define CAN_MOAR123	(*(__far CAN_MOAR0_type *) 0xf0005f78u)	/* Message Object 123 Arbitration Register */
#define CAN_MOAR124	(*(__far CAN_MOAR0_type *) 0xf0005f98u)	/* Message Object 124 Arbitration Register */
#define CAN_MOAR125	(*(__far CAN_MOAR0_type *) 0xf0005fb8u)	/* Message Object 125 Arbitration Register */
#define CAN_MOAR126	(*(__far CAN_MOAR0_type *) 0xf0005fd8u)	/* Message Object 126 Arbitration Register */
#define CAN_MOAR127	(*(__far CAN_MOAR0_type *) 0xf0005ff8u)	/* Message Object 127 Arbitration Register */
#define CAN_MOAR13	(*(__far CAN_MOAR0_type *) 0xf00051b8u)	/* Message Object 13 Arbitration Register */
#define CAN_MOAR14	(*(__far CAN_MOAR0_type *) 0xf00051d8u)	/* Message Object 14 Arbitration Register */
#define CAN_MOAR15	(*(__far CAN_MOAR0_type *) 0xf00051f8u)	/* Message Object 15 Arbitration Register */
#define CAN_MOAR16	(*(__far CAN_MOAR0_type *) 0xf0005218u)	/* Message Object 16 Arbitration Register */
#define CAN_MOAR17	(*(__far CAN_MOAR0_type *) 0xf0005238u)	/* Message Object 17 Arbitration Register */
#define CAN_MOAR18	(*(__far CAN_MOAR0_type *) 0xf0005258u)	/* Message Object 18 Arbitration Register */
#define CAN_MOAR19	(*(__far CAN_MOAR0_type *) 0xf0005278u)	/* Message Object 19 Arbitration Register */
#define CAN_MOAR2	(*(__far CAN_MOAR0_type *) 0xf0005058u)	/* Message Object 2 Arbitration Register */
#define CAN_MOAR20	(*(__far CAN_MOAR0_type *) 0xf0005298u)	/* Message Object 20 Arbitration Register */
#define CAN_MOAR21	(*(__far CAN_MOAR0_type *) 0xf00052b8u)	/* Message Object 21 Arbitration Register */
#define CAN_MOAR22	(*(__far CAN_MOAR0_type *) 0xf00052d8u)	/* Message Object 22 Arbitration Register */
#define CAN_MOAR23	(*(__far CAN_MOAR0_type *) 0xf00052f8u)	/* Message Object 23 Arbitration Register */
#define CAN_MOAR24	(*(__far CAN_MOAR0_type *) 0xf0005318u)	/* Message Object 24 Arbitration Register */
#define CAN_MOAR25	(*(__far CAN_MOAR0_type *) 0xf0005338u)	/* Message Object 25 Arbitration Register */
#define CAN_MOAR26	(*(__far CAN_MOAR0_type *) 0xf0005358u)	/* Message Object 26 Arbitration Register */
#define CAN_MOAR27	(*(__far CAN_MOAR0_type *) 0xf0005378u)	/* Message Object 27 Arbitration Register */
#define CAN_MOAR28	(*(__far CAN_MOAR0_type *) 0xf0005398u)	/* Message Object 28 Arbitration Register */
#define CAN_MOAR29	(*(__far CAN_MOAR0_type *) 0xf00053b8u)	/* Message Object 29 Arbitration Register */
#define CAN_MOAR3	(*(__far CAN_MOAR0_type *) 0xf0005078u)	/* Message Object 3 Arbitration Register */
#define CAN_MOAR30	(*(__far CAN_MOAR0_type *) 0xf00053d8u)	/* Message Object 30 Arbitration Register */
#define CAN_MOAR31	(*(__far CAN_MOAR0_type *) 0xf00053f8u)	/* Message Object 31 Arbitration Register */
#define CAN_MOAR32	(*(__far CAN_MOAR0_type *) 0xf0005418u)	/* Message Object 32 Arbitration Register */
#define CAN_MOAR33	(*(__far CAN_MOAR0_type *) 0xf0005438u)	/* Message Object 33 Arbitration Register */
#define CAN_MOAR34	(*(__far CAN_MOAR0_type *) 0xf0005458u)	/* Message Object 34 Arbitration Register */
#define CAN_MOAR35	(*(__far CAN_MOAR0_type *) 0xf0005478u)	/* Message Object 35 Arbitration Register */
#define CAN_MOAR36	(*(__far CAN_MOAR0_type *) 0xf0005498u)	/* Message Object 36 Arbitration Register */
#define CAN_MOAR37	(*(__far CAN_MOAR0_type *) 0xf00054b8u)	/* Message Object 37 Arbitration Register */
#define CAN_MOAR38	(*(__far CAN_MOAR0_type *) 0xf00054d8u)	/* Message Object 38 Arbitration Register */
#define CAN_MOAR39	(*(__far CAN_MOAR0_type *) 0xf00054f8u)	/* Message Object 39 Arbitration Register */
#define CAN_MOAR4	(*(__far CAN_MOAR0_type *) 0xf0005098u)	/* Message Object 4 Arbitration Register */
#define CAN_MOAR40	(*(__far CAN_MOAR0_type *) 0xf0005518u)	/* Message Object 40 Arbitration Register */
#define CAN_MOAR41	(*(__far CAN_MOAR0_type *) 0xf0005538u)	/* Message Object 41 Arbitration Register */
#define CAN_MOAR42	(*(__far CAN_MOAR0_type *) 0xf0005558u)	/* Message Object 42 Arbitration Register */
#define CAN_MOAR43	(*(__far CAN_MOAR0_type *) 0xf0005578u)	/* Message Object 43 Arbitration Register */
#define CAN_MOAR44	(*(__far CAN_MOAR0_type *) 0xf0005598u)	/* Message Object 44 Arbitration Register */
#define CAN_MOAR45	(*(__far CAN_MOAR0_type *) 0xf00055b8u)	/* Message Object 45 Arbitration Register */
#define CAN_MOAR46	(*(__far CAN_MOAR0_type *) 0xf00055d8u)	/* Message Object 46 Arbitration Register */
#define CAN_MOAR47	(*(__far CAN_MOAR0_type *) 0xf00055f8u)	/* Message Object 47 Arbitration Register */
#define CAN_MOAR48	(*(__far CAN_MOAR0_type *) 0xf0005618u)	/* Message Object 48 Arbitration Register */
#define CAN_MOAR49	(*(__far CAN_MOAR0_type *) 0xf0005638u)	/* Message Object 49 Arbitration Register */
#define CAN_MOAR5	(*(__far CAN_MOAR0_type *) 0xf00050b8u)	/* Message Object 5 Arbitration Register */
#define CAN_MOAR50	(*(__far CAN_MOAR0_type *) 0xf0005658u)	/* Message Object 50 Arbitration Register */
#define CAN_MOAR51	(*(__far CAN_MOAR0_type *) 0xf0005678u)	/* Message Object 51 Arbitration Register */
#define CAN_MOAR52	(*(__far CAN_MOAR0_type *) 0xf0005698u)	/* Message Object 52 Arbitration Register */
#define CAN_MOAR53	(*(__far CAN_MOAR0_type *) 0xf00056b8u)	/* Message Object 53 Arbitration Register */
#define CAN_MOAR54	(*(__far CAN_MOAR0_type *) 0xf00056d8u)	/* Message Object 54 Arbitration Register */
#define CAN_MOAR55	(*(__far CAN_MOAR0_type *) 0xf00056f8u)	/* Message Object 55 Arbitration Register */
#define CAN_MOAR56	(*(__far CAN_MOAR0_type *) 0xf0005718u)	/* Message Object 56 Arbitration Register */
#define CAN_MOAR57	(*(__far CAN_MOAR0_type *) 0xf0005738u)	/* Message Object 57 Arbitration Register */
#define CAN_MOAR58	(*(__far CAN_MOAR0_type *) 0xf0005758u)	/* Message Object 58 Arbitration Register */
#define CAN_MOAR59	(*(__far CAN_MOAR0_type *) 0xf0005778u)	/* Message Object 59 Arbitration Register */
#define CAN_MOAR6	(*(__far CAN_MOAR0_type *) 0xf00050d8u)	/* Message Object 6 Arbitration Register */
#define CAN_MOAR60	(*(__far CAN_MOAR0_type *) 0xf0005798u)	/* Message Object 60 Arbitration Register */
#define CAN_MOAR61	(*(__far CAN_MOAR0_type *) 0xf00057b8u)	/* Message Object 61 Arbitration Register */
#define CAN_MOAR62	(*(__far CAN_MOAR0_type *) 0xf00057d8u)	/* Message Object 62 Arbitration Register */
#define CAN_MOAR63	(*(__far CAN_MOAR0_type *) 0xf00057f8u)	/* Message Object 63 Arbitration Register */
#define CAN_MOAR64	(*(__far CAN_MOAR0_type *) 0xf0005818u)	/* Message Object 64 Arbitration Register */
#define CAN_MOAR65	(*(__far CAN_MOAR0_type *) 0xf0005838u)	/* Message Object 65 Arbitration Register */
#define CAN_MOAR66	(*(__far CAN_MOAR0_type *) 0xf0005858u)	/* Message Object 66 Arbitration Register */
#define CAN_MOAR67	(*(__far CAN_MOAR0_type *) 0xf0005878u)	/* Message Object 67 Arbitration Register */
#define CAN_MOAR68	(*(__far CAN_MOAR0_type *) 0xf0005898u)	/* Message Object 68 Arbitration Register */
#define CAN_MOAR69	(*(__far CAN_MOAR0_type *) 0xf00058b8u)	/* Message Object 69 Arbitration Register */
#define CAN_MOAR7	(*(__far CAN_MOAR0_type *) 0xf00050f8u)	/* Message Object 7 Arbitration Register */
#define CAN_MOAR70	(*(__far CAN_MOAR0_type *) 0xf00058d8u)	/* Message Object 70 Arbitration Register */
#define CAN_MOAR71	(*(__far CAN_MOAR0_type *) 0xf00058f8u)	/* Message Object 71 Arbitration Register */
#define CAN_MOAR72	(*(__far CAN_MOAR0_type *) 0xf0005918u)	/* Message Object 72 Arbitration Register */
#define CAN_MOAR73	(*(__far CAN_MOAR0_type *) 0xf0005938u)	/* Message Object 73 Arbitration Register */
#define CAN_MOAR74	(*(__far CAN_MOAR0_type *) 0xf0005958u)	/* Message Object 74 Arbitration Register */
#define CAN_MOAR75	(*(__far CAN_MOAR0_type *) 0xf0005978u)	/* Message Object 75 Arbitration Register */
#define CAN_MOAR76	(*(__far CAN_MOAR0_type *) 0xf0005998u)	/* Message Object 76 Arbitration Register */
#define CAN_MOAR77	(*(__far CAN_MOAR0_type *) 0xf00059b8u)	/* Message Object 77 Arbitration Register */
#define CAN_MOAR78	(*(__far CAN_MOAR0_type *) 0xf00059d8u)	/* Message Object 78 Arbitration Register */
#define CAN_MOAR79	(*(__far CAN_MOAR0_type *) 0xf00059f8u)	/* Message Object 79 Arbitration Register */
#define CAN_MOAR8	(*(__far CAN_MOAR0_type *) 0xf0005118u)	/* Message Object 8 Arbitration Register */
#define CAN_MOAR80	(*(__far CAN_MOAR0_type *) 0xf0005a18u)	/* Message Object 80 Arbitration Register */
#define CAN_MOAR81	(*(__far CAN_MOAR0_type *) 0xf0005a38u)	/* Message Object 81 Arbitration Register */
#define CAN_MOAR82	(*(__far CAN_MOAR0_type *) 0xf0005a58u)	/* Message Object 82 Arbitration Register */
#define CAN_MOAR83	(*(__far CAN_MOAR0_type *) 0xf0005a78u)	/* Message Object 83 Arbitration Register */
#define CAN_MOAR84	(*(__far CAN_MOAR0_type *) 0xf0005a98u)	/* Message Object 84 Arbitration Register */
#define CAN_MOAR85	(*(__far CAN_MOAR0_type *) 0xf0005ab8u)	/* Message Object 85 Arbitration Register */
#define CAN_MOAR86	(*(__far CAN_MOAR0_type *) 0xf0005ad8u)	/* Message Object 86 Arbitration Register */
#define CAN_MOAR87	(*(__far CAN_MOAR0_type *) 0xf0005af8u)	/* Message Object 87 Arbitration Register */
#define CAN_MOAR88	(*(__far CAN_MOAR0_type *) 0xf0005b18u)	/* Message Object 88 Arbitration Register */
#define CAN_MOAR89	(*(__far CAN_MOAR0_type *) 0xf0005b38u)	/* Message Object 89 Arbitration Register */
#define CAN_MOAR9	(*(__far CAN_MOAR0_type *) 0xf0005138u)	/* Message Object 9 Arbitration Register */
#define CAN_MOAR90	(*(__far CAN_MOAR0_type *) 0xf0005b58u)	/* Message Object 90 Arbitration Register */
#define CAN_MOAR91	(*(__far CAN_MOAR0_type *) 0xf0005b78u)	/* Message Object 91 Arbitration Register */
#define CAN_MOAR92	(*(__far CAN_MOAR0_type *) 0xf0005b98u)	/* Message Object 92 Arbitration Register */
#define CAN_MOAR93	(*(__far CAN_MOAR0_type *) 0xf0005bb8u)	/* Message Object 93 Arbitration Register */
#define CAN_MOAR94	(*(__far CAN_MOAR0_type *) 0xf0005bd8u)	/* Message Object 94 Arbitration Register */
#define CAN_MOAR95	(*(__far CAN_MOAR0_type *) 0xf0005bf8u)	/* Message Object 95 Arbitration Register */
#define CAN_MOAR96	(*(__far CAN_MOAR0_type *) 0xf0005c18u)	/* Message Object 96 Arbitration Register */
#define CAN_MOAR97	(*(__far CAN_MOAR0_type *) 0xf0005c38u)	/* Message Object 97 Arbitration Register */
#define CAN_MOAR98	(*(__far CAN_MOAR0_type *) 0xf0005c58u)	/* Message Object 98 Arbitration Register */
#define CAN_MOAR99	(*(__far CAN_MOAR0_type *) 0xf0005c78u)	/* Message Object 99 Arbitration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESRXPND       : 1;	/* Reset/Set Receive Pending */
		unsigned int RESTXPND       : 1;	/* Reset/Set Transmit Pending */
		unsigned int RESRXUPD       : 1;	/* Reset/Set Receive Updating */
		unsigned int RESNEWDAT      : 1;	/* Reset/Set New Data */
		unsigned int RESMSGLST      : 1;	/* Reset/Set Message Lost */
		unsigned int RESMSGVAL      : 1;	/* Reset/Set Message Valid */
		unsigned int RESRTSEL       : 1;	/* Reset/Set Receive/Transmit Selected */
		unsigned int RESRXEN        : 1;	/* Reset/Set Receive Enable */
		unsigned int RESTXRQ        : 1;	/* Reset/Set Transmit Request */
		unsigned int RESTXEN0       : 1;	/* Reset/Set Transmit Enable 0 */
		unsigned int RESTXEN1       : 1;	/* Reset/Set Transmit Enable 1 */
		unsigned int RESDIR         : 1;	/* Reset/Set Message Direction */
		unsigned int                : 4;
		unsigned int SETRXPND       : 1;	/* Reset/Set Receive Pending */
		unsigned int SETTXPND       : 1;	/* Reset/Set Transmit Pending */
		unsigned int SETRXUPD       : 1;	/* Reset/Set Receive Updating */
		unsigned int SETNEWDAT      : 1;	/* Reset/Set New Data */
		unsigned int SETMSGLST      : 1;	/* Reset/Set Message Lost */
		unsigned int SETMSGVAL      : 1;	/* Reset/Set Message Valid */
		unsigned int SETRTSEL       : 1;	/* Reset/Set Receive/Transmit Selected */
		unsigned int SETRXEN        : 1;	/* Reset/Set Receive Enable */
		unsigned int SETTXRQ        : 1;	/* Reset/Set Transmit Request */
		unsigned int SETTXEN0       : 1;	/* Reset/Set Transmit Enable 0 */
		unsigned int SETTXEN1       : 1;	/* Reset/Set Transmit Enable 1 */
		unsigned int SETDIR         : 1;	/* Reset/Set Message Direction */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} CAN_MOCTR0_type;
#define CAN_MOCTR0	(*(__far CAN_MOCTR0_type *) 0xf000501cu)	/* Message Object 0 Control Register */
#define CAN_MOCTR1	(*(__far CAN_MOCTR0_type *) 0xf000503cu)	/* Message Object 1 Control Register */
#define CAN_MOCTR10	(*(__far CAN_MOCTR0_type *) 0xf000515cu)	/* Message Object 10 Control Register */
#define CAN_MOCTR100	(*(__far CAN_MOCTR0_type *) 0xf0005c9cu)	/* Message Object 100 Control Register */
#define CAN_MOCTR101	(*(__far CAN_MOCTR0_type *) 0xf0005cbcu)	/* Message Object 101 Control Register */
#define CAN_MOCTR102	(*(__far CAN_MOCTR0_type *) 0xf0005cdcu)	/* Message Object 102 Control Register */
#define CAN_MOCTR103	(*(__far CAN_MOCTR0_type *) 0xf0005cfcu)	/* Message Object 103 Control Register */
#define CAN_MOCTR104	(*(__far CAN_MOCTR0_type *) 0xf0005d1cu)	/* Message Object 104 Control Register */
#define CAN_MOCTR105	(*(__far CAN_MOCTR0_type *) 0xf0005d3cu)	/* Message Object 105 Control Register */
#define CAN_MOCTR106	(*(__far CAN_MOCTR0_type *) 0xf0005d5cu)	/* Message Object 106 Control Register */
#define CAN_MOCTR107	(*(__far CAN_MOCTR0_type *) 0xf0005d7cu)	/* Message Object 107 Control Register */
#define CAN_MOCTR108	(*(__far CAN_MOCTR0_type *) 0xf0005d9cu)	/* Message Object 108 Control Register */
#define CAN_MOCTR109	(*(__far CAN_MOCTR0_type *) 0xf0005dbcu)	/* Message Object 109 Control Register */
#define CAN_MOCTR11	(*(__far CAN_MOCTR0_type *) 0xf000517cu)	/* Message Object 11 Control Register */
#define CAN_MOCTR110	(*(__far CAN_MOCTR0_type *) 0xf0005ddcu)	/* Message Object 110 Control Register */
#define CAN_MOCTR111	(*(__far CAN_MOCTR0_type *) 0xf0005dfcu)	/* Message Object 111 Control Register */
#define CAN_MOCTR112	(*(__far CAN_MOCTR0_type *) 0xf0005e1cu)	/* Message Object 112 Control Register */
#define CAN_MOCTR113	(*(__far CAN_MOCTR0_type *) 0xf0005e3cu)	/* Message Object 113 Control Register */
#define CAN_MOCTR114	(*(__far CAN_MOCTR0_type *) 0xf0005e5cu)	/* Message Object 114 Control Register */
#define CAN_MOCTR115	(*(__far CAN_MOCTR0_type *) 0xf0005e7cu)	/* Message Object 115 Control Register */
#define CAN_MOCTR116	(*(__far CAN_MOCTR0_type *) 0xf0005e9cu)	/* Message Object 116 Control Register */
#define CAN_MOCTR117	(*(__far CAN_MOCTR0_type *) 0xf0005ebcu)	/* Message Object 117 Control Register */
#define CAN_MOCTR118	(*(__far CAN_MOCTR0_type *) 0xf0005edcu)	/* Message Object 118 Control Register */
#define CAN_MOCTR119	(*(__far CAN_MOCTR0_type *) 0xf0005efcu)	/* Message Object 119 Control Register */
#define CAN_MOCTR12	(*(__far CAN_MOCTR0_type *) 0xf000519cu)	/* Message Object 12 Control Register */
#define CAN_MOCTR120	(*(__far CAN_MOCTR0_type *) 0xf0005f1cu)	/* Message Object 120 Control Register */
#define CAN_MOCTR121	(*(__far CAN_MOCTR0_type *) 0xf0005f3cu)	/* Message Object 121 Control Register */
#define CAN_MOCTR122	(*(__far CAN_MOCTR0_type *) 0xf0005f5cu)	/* Message Object 122 Control Register */
#define CAN_MOCTR123	(*(__far CAN_MOCTR0_type *) 0xf0005f7cu)	/* Message Object 123 Control Register */
#define CAN_MOCTR124	(*(__far CAN_MOCTR0_type *) 0xf0005f9cu)	/* Message Object 124 Control Register */
#define CAN_MOCTR125	(*(__far CAN_MOCTR0_type *) 0xf0005fbcu)	/* Message Object 125 Control Register */
#define CAN_MOCTR126	(*(__far CAN_MOCTR0_type *) 0xf0005fdcu)	/* Message Object 126 Control Register */
#define CAN_MOCTR127	(*(__far CAN_MOCTR0_type *) 0xf0005ffcu)	/* Message Object 127 Control Register */
#define CAN_MOCTR13	(*(__far CAN_MOCTR0_type *) 0xf00051bcu)	/* Message Object 13 Control Register */
#define CAN_MOCTR14	(*(__far CAN_MOCTR0_type *) 0xf00051dcu)	/* Message Object 14 Control Register */
#define CAN_MOCTR15	(*(__far CAN_MOCTR0_type *) 0xf00051fcu)	/* Message Object 15 Control Register */
#define CAN_MOCTR16	(*(__far CAN_MOCTR0_type *) 0xf000521cu)	/* Message Object 16 Control Register */
#define CAN_MOCTR17	(*(__far CAN_MOCTR0_type *) 0xf000523cu)	/* Message Object 17 Control Register */
#define CAN_MOCTR18	(*(__far CAN_MOCTR0_type *) 0xf000525cu)	/* Message Object 18 Control Register */
#define CAN_MOCTR19	(*(__far CAN_MOCTR0_type *) 0xf000527cu)	/* Message Object 19 Control Register */
#define CAN_MOCTR2	(*(__far CAN_MOCTR0_type *) 0xf000505cu)	/* Message Object 2 Control Register */
#define CAN_MOCTR20	(*(__far CAN_MOCTR0_type *) 0xf000529cu)	/* Message Object 20 Control Register */
#define CAN_MOCTR21	(*(__far CAN_MOCTR0_type *) 0xf00052bcu)	/* Message Object 21 Control Register */
#define CAN_MOCTR22	(*(__far CAN_MOCTR0_type *) 0xf00052dcu)	/* Message Object 22 Control Register */
#define CAN_MOCTR23	(*(__far CAN_MOCTR0_type *) 0xf00052fcu)	/* Message Object 23 Control Register */
#define CAN_MOCTR24	(*(__far CAN_MOCTR0_type *) 0xf000531cu)	/* Message Object 24 Control Register */
#define CAN_MOCTR25	(*(__far CAN_MOCTR0_type *) 0xf000533cu)	/* Message Object 25 Control Register */
#define CAN_MOCTR26	(*(__far CAN_MOCTR0_type *) 0xf000535cu)	/* Message Object 26 Control Register */
#define CAN_MOCTR27	(*(__far CAN_MOCTR0_type *) 0xf000537cu)	/* Message Object 27 Control Register */
#define CAN_MOCTR28	(*(__far CAN_MOCTR0_type *) 0xf000539cu)	/* Message Object 28 Control Register */
#define CAN_MOCTR29	(*(__far CAN_MOCTR0_type *) 0xf00053bcu)	/* Message Object 29 Control Register */
#define CAN_MOCTR3	(*(__far CAN_MOCTR0_type *) 0xf000507cu)	/* Message Object 3 Control Register */
#define CAN_MOCTR30	(*(__far CAN_MOCTR0_type *) 0xf00053dcu)	/* Message Object 30 Control Register */
#define CAN_MOCTR31	(*(__far CAN_MOCTR0_type *) 0xf00053fcu)	/* Message Object 31 Control Register */
#define CAN_MOCTR32	(*(__far CAN_MOCTR0_type *) 0xf000541cu)	/* Message Object 32 Control Register */
#define CAN_MOCTR33	(*(__far CAN_MOCTR0_type *) 0xf000543cu)	/* Message Object 33 Control Register */
#define CAN_MOCTR34	(*(__far CAN_MOCTR0_type *) 0xf000545cu)	/* Message Object 34 Control Register */
#define CAN_MOCTR35	(*(__far CAN_MOCTR0_type *) 0xf000547cu)	/* Message Object 35 Control Register */
#define CAN_MOCTR36	(*(__far CAN_MOCTR0_type *) 0xf000549cu)	/* Message Object 36 Control Register */
#define CAN_MOCTR37	(*(__far CAN_MOCTR0_type *) 0xf00054bcu)	/* Message Object 37 Control Register */
#define CAN_MOCTR38	(*(__far CAN_MOCTR0_type *) 0xf00054dcu)	/* Message Object 38 Control Register */
#define CAN_MOCTR39	(*(__far CAN_MOCTR0_type *) 0xf00054fcu)	/* Message Object 39 Control Register */
#define CAN_MOCTR4	(*(__far CAN_MOCTR0_type *) 0xf000509cu)	/* Message Object 4 Control Register */
#define CAN_MOCTR40	(*(__far CAN_MOCTR0_type *) 0xf000551cu)	/* Message Object 40 Control Register */
#define CAN_MOCTR41	(*(__far CAN_MOCTR0_type *) 0xf000553cu)	/* Message Object 41 Control Register */
#define CAN_MOCTR42	(*(__far CAN_MOCTR0_type *) 0xf000555cu)	/* Message Object 42 Control Register */
#define CAN_MOCTR43	(*(__far CAN_MOCTR0_type *) 0xf000557cu)	/* Message Object 43 Control Register */
#define CAN_MOCTR44	(*(__far CAN_MOCTR0_type *) 0xf000559cu)	/* Message Object 44 Control Register */
#define CAN_MOCTR45	(*(__far CAN_MOCTR0_type *) 0xf00055bcu)	/* Message Object 45 Control Register */
#define CAN_MOCTR46	(*(__far CAN_MOCTR0_type *) 0xf00055dcu)	/* Message Object 46 Control Register */
#define CAN_MOCTR47	(*(__far CAN_MOCTR0_type *) 0xf00055fcu)	/* Message Object 47 Control Register */
#define CAN_MOCTR48	(*(__far CAN_MOCTR0_type *) 0xf000561cu)	/* Message Object 48 Control Register */
#define CAN_MOCTR49	(*(__far CAN_MOCTR0_type *) 0xf000563cu)	/* Message Object 49 Control Register */
#define CAN_MOCTR5	(*(__far CAN_MOCTR0_type *) 0xf00050bcu)	/* Message Object 5 Control Register */
#define CAN_MOCTR50	(*(__far CAN_MOCTR0_type *) 0xf000565cu)	/* Message Object 50 Control Register */
#define CAN_MOCTR51	(*(__far CAN_MOCTR0_type *) 0xf000567cu)	/* Message Object 51 Control Register */
#define CAN_MOCTR52	(*(__far CAN_MOCTR0_type *) 0xf000569cu)	/* Message Object 52 Control Register */
#define CAN_MOCTR53	(*(__far CAN_MOCTR0_type *) 0xf00056bcu)	/* Message Object 53 Control Register */
#define CAN_MOCTR54	(*(__far CAN_MOCTR0_type *) 0xf00056dcu)	/* Message Object 54 Control Register */
#define CAN_MOCTR55	(*(__far CAN_MOCTR0_type *) 0xf00056fcu)	/* Message Object 55 Control Register */
#define CAN_MOCTR56	(*(__far CAN_MOCTR0_type *) 0xf000571cu)	/* Message Object 56 Control Register */
#define CAN_MOCTR57	(*(__far CAN_MOCTR0_type *) 0xf000573cu)	/* Message Object 57 Control Register */
#define CAN_MOCTR58	(*(__far CAN_MOCTR0_type *) 0xf000575cu)	/* Message Object 58 Control Register */
#define CAN_MOCTR59	(*(__far CAN_MOCTR0_type *) 0xf000577cu)	/* Message Object 59 Control Register */
#define CAN_MOCTR6	(*(__far CAN_MOCTR0_type *) 0xf00050dcu)	/* Message Object 6 Control Register */
#define CAN_MOCTR60	(*(__far CAN_MOCTR0_type *) 0xf000579cu)	/* Message Object 60 Control Register */
#define CAN_MOCTR61	(*(__far CAN_MOCTR0_type *) 0xf00057bcu)	/* Message Object 61 Control Register */
#define CAN_MOCTR62	(*(__far CAN_MOCTR0_type *) 0xf00057dcu)	/* Message Object 62 Control Register */
#define CAN_MOCTR63	(*(__far CAN_MOCTR0_type *) 0xf00057fcu)	/* Message Object 63 Control Register */
#define CAN_MOCTR64	(*(__far CAN_MOCTR0_type *) 0xf000581cu)	/* Message Object 64 Control Register */
#define CAN_MOCTR65	(*(__far CAN_MOCTR0_type *) 0xf000583cu)	/* Message Object 65 Control Register */
#define CAN_MOCTR66	(*(__far CAN_MOCTR0_type *) 0xf000585cu)	/* Message Object 66 Control Register */
#define CAN_MOCTR67	(*(__far CAN_MOCTR0_type *) 0xf000587cu)	/* Message Object 67 Control Register */
#define CAN_MOCTR68	(*(__far CAN_MOCTR0_type *) 0xf000589cu)	/* Message Object 68 Control Register */
#define CAN_MOCTR69	(*(__far CAN_MOCTR0_type *) 0xf00058bcu)	/* Message Object 69 Control Register */
#define CAN_MOCTR7	(*(__far CAN_MOCTR0_type *) 0xf00050fcu)	/* Message Object 7 Control Register */
#define CAN_MOCTR70	(*(__far CAN_MOCTR0_type *) 0xf00058dcu)	/* Message Object 70 Control Register */
#define CAN_MOCTR71	(*(__far CAN_MOCTR0_type *) 0xf00058fcu)	/* Message Object 71 Control Register */
#define CAN_MOCTR72	(*(__far CAN_MOCTR0_type *) 0xf000591cu)	/* Message Object 72 Control Register */
#define CAN_MOCTR73	(*(__far CAN_MOCTR0_type *) 0xf000593cu)	/* Message Object 73 Control Register */
#define CAN_MOCTR74	(*(__far CAN_MOCTR0_type *) 0xf000595cu)	/* Message Object 74 Control Register */
#define CAN_MOCTR75	(*(__far CAN_MOCTR0_type *) 0xf000597cu)	/* Message Object 75 Control Register */
#define CAN_MOCTR76	(*(__far CAN_MOCTR0_type *) 0xf000599cu)	/* Message Object 76 Control Register */
#define CAN_MOCTR77	(*(__far CAN_MOCTR0_type *) 0xf00059bcu)	/* Message Object 77 Control Register */
#define CAN_MOCTR78	(*(__far CAN_MOCTR0_type *) 0xf00059dcu)	/* Message Object 78 Control Register */
#define CAN_MOCTR79	(*(__far CAN_MOCTR0_type *) 0xf00059fcu)	/* Message Object 79 Control Register */
#define CAN_MOCTR8	(*(__far CAN_MOCTR0_type *) 0xf000511cu)	/* Message Object 8 Control Register */
#define CAN_MOCTR80	(*(__far CAN_MOCTR0_type *) 0xf0005a1cu)	/* Message Object 80 Control Register */
#define CAN_MOCTR81	(*(__far CAN_MOCTR0_type *) 0xf0005a3cu)	/* Message Object 81 Control Register */
#define CAN_MOCTR82	(*(__far CAN_MOCTR0_type *) 0xf0005a5cu)	/* Message Object 82 Control Register */
#define CAN_MOCTR83	(*(__far CAN_MOCTR0_type *) 0xf0005a7cu)	/* Message Object 83 Control Register */
#define CAN_MOCTR84	(*(__far CAN_MOCTR0_type *) 0xf0005a9cu)	/* Message Object 84 Control Register */
#define CAN_MOCTR85	(*(__far CAN_MOCTR0_type *) 0xf0005abcu)	/* Message Object 85 Control Register */
#define CAN_MOCTR86	(*(__far CAN_MOCTR0_type *) 0xf0005adcu)	/* Message Object 86 Control Register */
#define CAN_MOCTR87	(*(__far CAN_MOCTR0_type *) 0xf0005afcu)	/* Message Object 87 Control Register */
#define CAN_MOCTR88	(*(__far CAN_MOCTR0_type *) 0xf0005b1cu)	/* Message Object 88 Control Register */
#define CAN_MOCTR89	(*(__far CAN_MOCTR0_type *) 0xf0005b3cu)	/* Message Object 89 Control Register */
#define CAN_MOCTR9	(*(__far CAN_MOCTR0_type *) 0xf000513cu)	/* Message Object 9 Control Register */
#define CAN_MOCTR90	(*(__far CAN_MOCTR0_type *) 0xf0005b5cu)	/* Message Object 90 Control Register */
#define CAN_MOCTR91	(*(__far CAN_MOCTR0_type *) 0xf0005b7cu)	/* Message Object 91 Control Register */
#define CAN_MOCTR92	(*(__far CAN_MOCTR0_type *) 0xf0005b9cu)	/* Message Object 92 Control Register */
#define CAN_MOCTR93	(*(__far CAN_MOCTR0_type *) 0xf0005bbcu)	/* Message Object 93 Control Register */
#define CAN_MOCTR94	(*(__far CAN_MOCTR0_type *) 0xf0005bdcu)	/* Message Object 94 Control Register */
#define CAN_MOCTR95	(*(__far CAN_MOCTR0_type *) 0xf0005bfcu)	/* Message Object 95 Control Register */
#define CAN_MOCTR96	(*(__far CAN_MOCTR0_type *) 0xf0005c1cu)	/* Message Object 96 Control Register */
#define CAN_MOCTR97	(*(__far CAN_MOCTR0_type *) 0xf0005c3cu)	/* Message Object 97 Control Register */
#define CAN_MOCTR98	(*(__far CAN_MOCTR0_type *) 0xf0005c5cu)	/* Message Object 98 Control Register */
#define CAN_MOCTR99	(*(__far CAN_MOCTR0_type *) 0xf0005c7cu)	/* Message Object 99 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DB4            : 8;	/* Data Byte 4 of Message Object n */
		unsigned int DB5            : 8;	/* Data Byte 5 of Message Object n */
		unsigned int DB6            : 8;	/* Data Byte 6 of Message Object n */
		unsigned int DB7            : 8;	/* Data Byte 7 of Message Object n */
	} B;
	int I;
	unsigned int U;

} CAN_MODATAH0_type;
#define CAN_MODATAH0	(*(__far CAN_MODATAH0_type *) 0xf0005014u)	/* Message Object 0 Data Register High */
#define CAN_MODATAH1	(*(__far CAN_MODATAH0_type *) 0xf0005034u)	/* Message Object 1 Data Register High */
#define CAN_MODATAH10	(*(__far CAN_MODATAH0_type *) 0xf0005154u)	/* Message Object 10 Data Register High */
#define CAN_MODATAH100	(*(__far CAN_MODATAH0_type *) 0xf0005c94u)	/* Message Object 100 Data Register High */
#define CAN_MODATAH101	(*(__far CAN_MODATAH0_type *) 0xf0005cb4u)	/* Message Object 101 Data Register High */
#define CAN_MODATAH102	(*(__far CAN_MODATAH0_type *) 0xf0005cd4u)	/* Message Object 102 Data Register High */
#define CAN_MODATAH103	(*(__far CAN_MODATAH0_type *) 0xf0005cf4u)	/* Message Object 103 Data Register High */
#define CAN_MODATAH104	(*(__far CAN_MODATAH0_type *) 0xf0005d14u)	/* Message Object 104 Data Register High */
#define CAN_MODATAH105	(*(__far CAN_MODATAH0_type *) 0xf0005d34u)	/* Message Object 105 Data Register High */
#define CAN_MODATAH106	(*(__far CAN_MODATAH0_type *) 0xf0005d54u)	/* Message Object 106 Data Register High */
#define CAN_MODATAH107	(*(__far CAN_MODATAH0_type *) 0xf0005d74u)	/* Message Object 107 Data Register High */
#define CAN_MODATAH108	(*(__far CAN_MODATAH0_type *) 0xf0005d94u)	/* Message Object 108 Data Register High */
#define CAN_MODATAH109	(*(__far CAN_MODATAH0_type *) 0xf0005db4u)	/* Message Object 109 Data Register High */
#define CAN_MODATAH11	(*(__far CAN_MODATAH0_type *) 0xf0005174u)	/* Message Object 11 Data Register High */
#define CAN_MODATAH110	(*(__far CAN_MODATAH0_type *) 0xf0005dd4u)	/* Message Object 110 Data Register High */
#define CAN_MODATAH111	(*(__far CAN_MODATAH0_type *) 0xf0005df4u)	/* Message Object 111 Data Register High */
#define CAN_MODATAH112	(*(__far CAN_MODATAH0_type *) 0xf0005e14u)	/* Message Object 112 Data Register High */
#define CAN_MODATAH113	(*(__far CAN_MODATAH0_type *) 0xf0005e34u)	/* Message Object 113 Data Register High */
#define CAN_MODATAH114	(*(__far CAN_MODATAH0_type *) 0xf0005e54u)	/* Message Object 114 Data Register High */
#define CAN_MODATAH115	(*(__far CAN_MODATAH0_type *) 0xf0005e74u)	/* Message Object 115 Data Register High */
#define CAN_MODATAH116	(*(__far CAN_MODATAH0_type *) 0xf0005e94u)	/* Message Object 116 Data Register High */
#define CAN_MODATAH117	(*(__far CAN_MODATAH0_type *) 0xf0005eb4u)	/* Message Object 117 Data Register High */
#define CAN_MODATAH118	(*(__far CAN_MODATAH0_type *) 0xf0005ed4u)	/* Message Object 118 Data Register High */
#define CAN_MODATAH119	(*(__far CAN_MODATAH0_type *) 0xf0005ef4u)	/* Message Object 119 Data Register High */
#define CAN_MODATAH12	(*(__far CAN_MODATAH0_type *) 0xf0005194u)	/* Message Object 12 Data Register High */
#define CAN_MODATAH120	(*(__far CAN_MODATAH0_type *) 0xf0005f14u)	/* Message Object 120 Data Register High */
#define CAN_MODATAH121	(*(__far CAN_MODATAH0_type *) 0xf0005f34u)	/* Message Object 121 Data Register High */
#define CAN_MODATAH122	(*(__far CAN_MODATAH0_type *) 0xf0005f54u)	/* Message Object 122 Data Register High */
#define CAN_MODATAH123	(*(__far CAN_MODATAH0_type *) 0xf0005f74u)	/* Message Object 123 Data Register High */
#define CAN_MODATAH124	(*(__far CAN_MODATAH0_type *) 0xf0005f94u)	/* Message Object 124 Data Register High */
#define CAN_MODATAH125	(*(__far CAN_MODATAH0_type *) 0xf0005fb4u)	/* Message Object 125 Data Register High */
#define CAN_MODATAH126	(*(__far CAN_MODATAH0_type *) 0xf0005fd4u)	/* Message Object 126 Data Register High */
#define CAN_MODATAH127	(*(__far CAN_MODATAH0_type *) 0xf0005ff4u)	/* Message Object 127 Data Register High */
#define CAN_MODATAH13	(*(__far CAN_MODATAH0_type *) 0xf00051b4u)	/* Message Object 13 Data Register High */
#define CAN_MODATAH14	(*(__far CAN_MODATAH0_type *) 0xf00051d4u)	/* Message Object 14 Data Register High */
#define CAN_MODATAH15	(*(__far CAN_MODATAH0_type *) 0xf00051f4u)	/* Message Object 15 Data Register High */
#define CAN_MODATAH16	(*(__far CAN_MODATAH0_type *) 0xf0005214u)	/* Message Object 16 Data Register High */
#define CAN_MODATAH17	(*(__far CAN_MODATAH0_type *) 0xf0005234u)	/* Message Object 17 Data Register High */
#define CAN_MODATAH18	(*(__far CAN_MODATAH0_type *) 0xf0005254u)	/* Message Object 18 Data Register High */
#define CAN_MODATAH19	(*(__far CAN_MODATAH0_type *) 0xf0005274u)	/* Message Object 19 Data Register High */
#define CAN_MODATAH2	(*(__far CAN_MODATAH0_type *) 0xf0005054u)	/* Message Object 2 Data Register High */
#define CAN_MODATAH20	(*(__far CAN_MODATAH0_type *) 0xf0005294u)	/* Message Object 20 Data Register High */
#define CAN_MODATAH21	(*(__far CAN_MODATAH0_type *) 0xf00052b4u)	/* Message Object 21 Data Register High */
#define CAN_MODATAH22	(*(__far CAN_MODATAH0_type *) 0xf00052d4u)	/* Message Object 22 Data Register High */
#define CAN_MODATAH23	(*(__far CAN_MODATAH0_type *) 0xf00052f4u)	/* Message Object 23 Data Register High */
#define CAN_MODATAH24	(*(__far CAN_MODATAH0_type *) 0xf0005314u)	/* Message Object 24 Data Register High */
#define CAN_MODATAH25	(*(__far CAN_MODATAH0_type *) 0xf0005334u)	/* Message Object 25 Data Register High */
#define CAN_MODATAH26	(*(__far CAN_MODATAH0_type *) 0xf0005354u)	/* Message Object 26 Data Register High */
#define CAN_MODATAH27	(*(__far CAN_MODATAH0_type *) 0xf0005374u)	/* Message Object 27 Data Register High */
#define CAN_MODATAH28	(*(__far CAN_MODATAH0_type *) 0xf0005394u)	/* Message Object 28 Data Register High */
#define CAN_MODATAH29	(*(__far CAN_MODATAH0_type *) 0xf00053b4u)	/* Message Object 29 Data Register High */
#define CAN_MODATAH3	(*(__far CAN_MODATAH0_type *) 0xf0005074u)	/* Message Object 3 Data Register High */
#define CAN_MODATAH30	(*(__far CAN_MODATAH0_type *) 0xf00053d4u)	/* Message Object 30 Data Register High */
#define CAN_MODATAH31	(*(__far CAN_MODATAH0_type *) 0xf00053f4u)	/* Message Object 31 Data Register High */
#define CAN_MODATAH32	(*(__far CAN_MODATAH0_type *) 0xf0005414u)	/* Message Object 32 Data Register High */
#define CAN_MODATAH33	(*(__far CAN_MODATAH0_type *) 0xf0005434u)	/* Message Object 33 Data Register High */
#define CAN_MODATAH34	(*(__far CAN_MODATAH0_type *) 0xf0005454u)	/* Message Object 34 Data Register High */
#define CAN_MODATAH35	(*(__far CAN_MODATAH0_type *) 0xf0005474u)	/* Message Object 35 Data Register High */
#define CAN_MODATAH36	(*(__far CAN_MODATAH0_type *) 0xf0005494u)	/* Message Object 36 Data Register High */
#define CAN_MODATAH37	(*(__far CAN_MODATAH0_type *) 0xf00054b4u)	/* Message Object 37 Data Register High */
#define CAN_MODATAH38	(*(__far CAN_MODATAH0_type *) 0xf00054d4u)	/* Message Object 38 Data Register High */
#define CAN_MODATAH39	(*(__far CAN_MODATAH0_type *) 0xf00054f4u)	/* Message Object 39 Data Register High */
#define CAN_MODATAH4	(*(__far CAN_MODATAH0_type *) 0xf0005094u)	/* Message Object 4 Data Register High */
#define CAN_MODATAH40	(*(__far CAN_MODATAH0_type *) 0xf0005514u)	/* Message Object 40 Data Register High */
#define CAN_MODATAH41	(*(__far CAN_MODATAH0_type *) 0xf0005534u)	/* Message Object 41 Data Register High */
#define CAN_MODATAH42	(*(__far CAN_MODATAH0_type *) 0xf0005554u)	/* Message Object 42 Data Register High */
#define CAN_MODATAH43	(*(__far CAN_MODATAH0_type *) 0xf0005574u)	/* Message Object 43 Data Register High */
#define CAN_MODATAH44	(*(__far CAN_MODATAH0_type *) 0xf0005594u)	/* Message Object 44 Data Register High */
#define CAN_MODATAH45	(*(__far CAN_MODATAH0_type *) 0xf00055b4u)	/* Message Object 45 Data Register High */
#define CAN_MODATAH46	(*(__far CAN_MODATAH0_type *) 0xf00055d4u)	/* Message Object 46 Data Register High */
#define CAN_MODATAH47	(*(__far CAN_MODATAH0_type *) 0xf00055f4u)	/* Message Object 47 Data Register High */
#define CAN_MODATAH48	(*(__far CAN_MODATAH0_type *) 0xf0005614u)	/* Message Object 48 Data Register High */
#define CAN_MODATAH49	(*(__far CAN_MODATAH0_type *) 0xf0005634u)	/* Message Object 49 Data Register High */
#define CAN_MODATAH5	(*(__far CAN_MODATAH0_type *) 0xf00050b4u)	/* Message Object 5 Data Register High */
#define CAN_MODATAH50	(*(__far CAN_MODATAH0_type *) 0xf0005654u)	/* Message Object 50 Data Register High */
#define CAN_MODATAH51	(*(__far CAN_MODATAH0_type *) 0xf0005674u)	/* Message Object 51 Data Register High */
#define CAN_MODATAH52	(*(__far CAN_MODATAH0_type *) 0xf0005694u)	/* Message Object 52 Data Register High */
#define CAN_MODATAH53	(*(__far CAN_MODATAH0_type *) 0xf00056b4u)	/* Message Object 53 Data Register High */
#define CAN_MODATAH54	(*(__far CAN_MODATAH0_type *) 0xf00056d4u)	/* Message Object 54 Data Register High */
#define CAN_MODATAH55	(*(__far CAN_MODATAH0_type *) 0xf00056f4u)	/* Message Object 55 Data Register High */
#define CAN_MODATAH56	(*(__far CAN_MODATAH0_type *) 0xf0005714u)	/* Message Object 56 Data Register High */
#define CAN_MODATAH57	(*(__far CAN_MODATAH0_type *) 0xf0005734u)	/* Message Object 57 Data Register High */
#define CAN_MODATAH58	(*(__far CAN_MODATAH0_type *) 0xf0005754u)	/* Message Object 58 Data Register High */
#define CAN_MODATAH59	(*(__far CAN_MODATAH0_type *) 0xf0005774u)	/* Message Object 59 Data Register High */
#define CAN_MODATAH6	(*(__far CAN_MODATAH0_type *) 0xf00050d4u)	/* Message Object 6 Data Register High */
#define CAN_MODATAH60	(*(__far CAN_MODATAH0_type *) 0xf0005794u)	/* Message Object 60 Data Register High */
#define CAN_MODATAH61	(*(__far CAN_MODATAH0_type *) 0xf00057b4u)	/* Message Object 61 Data Register High */
#define CAN_MODATAH62	(*(__far CAN_MODATAH0_type *) 0xf00057d4u)	/* Message Object 62 Data Register High */
#define CAN_MODATAH63	(*(__far CAN_MODATAH0_type *) 0xf00057f4u)	/* Message Object 63 Data Register High */
#define CAN_MODATAH64	(*(__far CAN_MODATAH0_type *) 0xf0005814u)	/* Message Object 64 Data Register High */
#define CAN_MODATAH65	(*(__far CAN_MODATAH0_type *) 0xf0005834u)	/* Message Object 65 Data Register High */
#define CAN_MODATAH66	(*(__far CAN_MODATAH0_type *) 0xf0005854u)	/* Message Object 66 Data Register High */
#define CAN_MODATAH67	(*(__far CAN_MODATAH0_type *) 0xf0005874u)	/* Message Object 67 Data Register High */
#define CAN_MODATAH68	(*(__far CAN_MODATAH0_type *) 0xf0005894u)	/* Message Object 68 Data Register High */
#define CAN_MODATAH69	(*(__far CAN_MODATAH0_type *) 0xf00058b4u)	/* Message Object 69 Data Register High */
#define CAN_MODATAH7	(*(__far CAN_MODATAH0_type *) 0xf00050f4u)	/* Message Object 7 Data Register High */
#define CAN_MODATAH70	(*(__far CAN_MODATAH0_type *) 0xf00058d4u)	/* Message Object 70 Data Register High */
#define CAN_MODATAH71	(*(__far CAN_MODATAH0_type *) 0xf00058f4u)	/* Message Object 71 Data Register High */
#define CAN_MODATAH72	(*(__far CAN_MODATAH0_type *) 0xf0005914u)	/* Message Object 72 Data Register High */
#define CAN_MODATAH73	(*(__far CAN_MODATAH0_type *) 0xf0005934u)	/* Message Object 73 Data Register High */
#define CAN_MODATAH74	(*(__far CAN_MODATAH0_type *) 0xf0005954u)	/* Message Object 74 Data Register High */
#define CAN_MODATAH75	(*(__far CAN_MODATAH0_type *) 0xf0005974u)	/* Message Object 75 Data Register High */
#define CAN_MODATAH76	(*(__far CAN_MODATAH0_type *) 0xf0005994u)	/* Message Object 76 Data Register High */
#define CAN_MODATAH77	(*(__far CAN_MODATAH0_type *) 0xf00059b4u)	/* Message Object 77 Data Register High */
#define CAN_MODATAH78	(*(__far CAN_MODATAH0_type *) 0xf00059d4u)	/* Message Object 78 Data Register High */
#define CAN_MODATAH79	(*(__far CAN_MODATAH0_type *) 0xf00059f4u)	/* Message Object 79 Data Register High */
#define CAN_MODATAH8	(*(__far CAN_MODATAH0_type *) 0xf0005114u)	/* Message Object 8 Data Register High */
#define CAN_MODATAH80	(*(__far CAN_MODATAH0_type *) 0xf0005a14u)	/* Message Object 80 Data Register High */
#define CAN_MODATAH81	(*(__far CAN_MODATAH0_type *) 0xf0005a34u)	/* Message Object 81 Data Register High */
#define CAN_MODATAH82	(*(__far CAN_MODATAH0_type *) 0xf0005a54u)	/* Message Object 82 Data Register High */
#define CAN_MODATAH83	(*(__far CAN_MODATAH0_type *) 0xf0005a74u)	/* Message Object 83 Data Register High */
#define CAN_MODATAH84	(*(__far CAN_MODATAH0_type *) 0xf0005a94u)	/* Message Object 84 Data Register High */
#define CAN_MODATAH85	(*(__far CAN_MODATAH0_type *) 0xf0005ab4u)	/* Message Object 85 Data Register High */
#define CAN_MODATAH86	(*(__far CAN_MODATAH0_type *) 0xf0005ad4u)	/* Message Object 86 Data Register High */
#define CAN_MODATAH87	(*(__far CAN_MODATAH0_type *) 0xf0005af4u)	/* Message Object 87 Data Register High */
#define CAN_MODATAH88	(*(__far CAN_MODATAH0_type *) 0xf0005b14u)	/* Message Object 88 Data Register High */
#define CAN_MODATAH89	(*(__far CAN_MODATAH0_type *) 0xf0005b34u)	/* Message Object 89 Data Register High */
#define CAN_MODATAH9	(*(__far CAN_MODATAH0_type *) 0xf0005134u)	/* Message Object 9 Data Register High */
#define CAN_MODATAH90	(*(__far CAN_MODATAH0_type *) 0xf0005b54u)	/* Message Object 90 Data Register High */
#define CAN_MODATAH91	(*(__far CAN_MODATAH0_type *) 0xf0005b74u)	/* Message Object 91 Data Register High */
#define CAN_MODATAH92	(*(__far CAN_MODATAH0_type *) 0xf0005b94u)	/* Message Object 92 Data Register High */
#define CAN_MODATAH93	(*(__far CAN_MODATAH0_type *) 0xf0005bb4u)	/* Message Object 93 Data Register High */
#define CAN_MODATAH94	(*(__far CAN_MODATAH0_type *) 0xf0005bd4u)	/* Message Object 94 Data Register High */
#define CAN_MODATAH95	(*(__far CAN_MODATAH0_type *) 0xf0005bf4u)	/* Message Object 95 Data Register High */
#define CAN_MODATAH96	(*(__far CAN_MODATAH0_type *) 0xf0005c14u)	/* Message Object 96 Data Register High */
#define CAN_MODATAH97	(*(__far CAN_MODATAH0_type *) 0xf0005c34u)	/* Message Object 97 Data Register High */
#define CAN_MODATAH98	(*(__far CAN_MODATAH0_type *) 0xf0005c54u)	/* Message Object 98 Data Register High */
#define CAN_MODATAH99	(*(__far CAN_MODATAH0_type *) 0xf0005c74u)	/* Message Object 99 Data Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int DB0            : 8;	/* Data Byte 0 of Message Object n */
		unsigned int DB1            : 8;	/* Data Byte 1 of Message Object n */
		unsigned int DB2            : 8;	/* Data Byte 2 of Message Object n */
		unsigned int DB3            : 8;	/* Data Byte 3 of Message Object n */
	} B;
	int I;
	unsigned int U;

} CAN_MODATAL0_type;
#define CAN_MODATAL0	(*(__far CAN_MODATAL0_type *) 0xf0005010u)	/* Message Object 0 Data Register Low */
#define CAN_MODATAL1	(*(__far CAN_MODATAL0_type *) 0xf0005030u)	/* Message Object 1 Data Register Low */
#define CAN_MODATAL10	(*(__far CAN_MODATAL0_type *) 0xf0005150u)	/* Message Object 10 Data Register Low */
#define CAN_MODATAL100	(*(__far CAN_MODATAL0_type *) 0xf0005c90u)	/* Message Object 100 Data Register Low */
#define CAN_MODATAL101	(*(__far CAN_MODATAL0_type *) 0xf0005cb0u)	/* Message Object 101 Data Register Low */
#define CAN_MODATAL102	(*(__far CAN_MODATAL0_type *) 0xf0005cd0u)	/* Message Object 102 Data Register Low */
#define CAN_MODATAL103	(*(__far CAN_MODATAL0_type *) 0xf0005cf0u)	/* Message Object 103 Data Register Low */
#define CAN_MODATAL104	(*(__far CAN_MODATAL0_type *) 0xf0005d10u)	/* Message Object 104 Data Register Low */
#define CAN_MODATAL105	(*(__far CAN_MODATAL0_type *) 0xf0005d30u)	/* Message Object 105 Data Register Low */
#define CAN_MODATAL106	(*(__far CAN_MODATAL0_type *) 0xf0005d50u)	/* Message Object 106 Data Register Low */
#define CAN_MODATAL107	(*(__far CAN_MODATAL0_type *) 0xf0005d70u)	/* Message Object 107 Data Register Low */
#define CAN_MODATAL108	(*(__far CAN_MODATAL0_type *) 0xf0005d90u)	/* Message Object 108 Data Register Low */
#define CAN_MODATAL109	(*(__far CAN_MODATAL0_type *) 0xf0005db0u)	/* Message Object 109 Data Register Low */
#define CAN_MODATAL11	(*(__far CAN_MODATAL0_type *) 0xf0005170u)	/* Message Object 11 Data Register Low */
#define CAN_MODATAL110	(*(__far CAN_MODATAL0_type *) 0xf0005dd0u)	/* Message Object 110 Data Register Low */
#define CAN_MODATAL111	(*(__far CAN_MODATAL0_type *) 0xf0005df0u)	/* Message Object 111 Data Register Low */
#define CAN_MODATAL112	(*(__far CAN_MODATAL0_type *) 0xf0005e10u)	/* Message Object 112 Data Register Low */
#define CAN_MODATAL113	(*(__far CAN_MODATAL0_type *) 0xf0005e30u)	/* Message Object 113 Data Register Low */
#define CAN_MODATAL114	(*(__far CAN_MODATAL0_type *) 0xf0005e50u)	/* Message Object 114 Data Register Low */
#define CAN_MODATAL115	(*(__far CAN_MODATAL0_type *) 0xf0005e70u)	/* Message Object 115 Data Register Low */
#define CAN_MODATAL116	(*(__far CAN_MODATAL0_type *) 0xf0005e90u)	/* Message Object 116 Data Register Low */
#define CAN_MODATAL117	(*(__far CAN_MODATAL0_type *) 0xf0005eb0u)	/* Message Object 117 Data Register Low */
#define CAN_MODATAL118	(*(__far CAN_MODATAL0_type *) 0xf0005ed0u)	/* Message Object 118 Data Register Low */
#define CAN_MODATAL119	(*(__far CAN_MODATAL0_type *) 0xf0005ef0u)	/* Message Object 119 Data Register Low */
#define CAN_MODATAL12	(*(__far CAN_MODATAL0_type *) 0xf0005190u)	/* Message Object 12 Data Register Low */
#define CAN_MODATAL120	(*(__far CAN_MODATAL0_type *) 0xf0005f10u)	/* Message Object 120 Data Register Low */
#define CAN_MODATAL121	(*(__far CAN_MODATAL0_type *) 0xf0005f30u)	/* Message Object 121 Data Register Low */
#define CAN_MODATAL122	(*(__far CAN_MODATAL0_type *) 0xf0005f50u)	/* Message Object 122 Data Register Low */
#define CAN_MODATAL123	(*(__far CAN_MODATAL0_type *) 0xf0005f70u)	/* Message Object 123 Data Register Low */
#define CAN_MODATAL124	(*(__far CAN_MODATAL0_type *) 0xf0005f90u)	/* Message Object 124 Data Register Low */
#define CAN_MODATAL125	(*(__far CAN_MODATAL0_type *) 0xf0005fb0u)	/* Message Object 125 Data Register Low */
#define CAN_MODATAL126	(*(__far CAN_MODATAL0_type *) 0xf0005fd0u)	/* Message Object 126 Data Register Low */
#define CAN_MODATAL127	(*(__far CAN_MODATAL0_type *) 0xf0005ff0u)	/* Message Object 127 Data Register Low */
#define CAN_MODATAL13	(*(__far CAN_MODATAL0_type *) 0xf00051b0u)	/* Message Object 13 Data Register Low */
#define CAN_MODATAL14	(*(__far CAN_MODATAL0_type *) 0xf00051d0u)	/* Message Object 14 Data Register Low */
#define CAN_MODATAL15	(*(__far CAN_MODATAL0_type *) 0xf00051f0u)	/* Message Object 15 Data Register Low */
#define CAN_MODATAL16	(*(__far CAN_MODATAL0_type *) 0xf0005210u)	/* Message Object 16 Data Register Low */
#define CAN_MODATAL17	(*(__far CAN_MODATAL0_type *) 0xf0005230u)	/* Message Object 17 Data Register Low */
#define CAN_MODATAL18	(*(__far CAN_MODATAL0_type *) 0xf0005250u)	/* Message Object 18 Data Register Low */
#define CAN_MODATAL19	(*(__far CAN_MODATAL0_type *) 0xf0005270u)	/* Message Object 19 Data Register Low */
#define CAN_MODATAL2	(*(__far CAN_MODATAL0_type *) 0xf0005050u)	/* Message Object 2 Data Register Low */
#define CAN_MODATAL20	(*(__far CAN_MODATAL0_type *) 0xf0005290u)	/* Message Object 20 Data Register Low */
#define CAN_MODATAL21	(*(__far CAN_MODATAL0_type *) 0xf00052b0u)	/* Message Object 21 Data Register Low */
#define CAN_MODATAL22	(*(__far CAN_MODATAL0_type *) 0xf00052d0u)	/* Message Object 22 Data Register Low */
#define CAN_MODATAL23	(*(__far CAN_MODATAL0_type *) 0xf00052f0u)	/* Message Object 23 Data Register Low */
#define CAN_MODATAL24	(*(__far CAN_MODATAL0_type *) 0xf0005310u)	/* Message Object 24 Data Register Low */
#define CAN_MODATAL25	(*(__far CAN_MODATAL0_type *) 0xf0005330u)	/* Message Object 25 Data Register Low */
#define CAN_MODATAL26	(*(__far CAN_MODATAL0_type *) 0xf0005350u)	/* Message Object 26 Data Register Low */
#define CAN_MODATAL27	(*(__far CAN_MODATAL0_type *) 0xf0005370u)	/* Message Object 27 Data Register Low */
#define CAN_MODATAL28	(*(__far CAN_MODATAL0_type *) 0xf0005390u)	/* Message Object 28 Data Register Low */
#define CAN_MODATAL29	(*(__far CAN_MODATAL0_type *) 0xf00053b0u)	/* Message Object 29 Data Register Low */
#define CAN_MODATAL3	(*(__far CAN_MODATAL0_type *) 0xf0005070u)	/* Message Object 3 Data Register Low */
#define CAN_MODATAL30	(*(__far CAN_MODATAL0_type *) 0xf00053d0u)	/* Message Object 30 Data Register Low */
#define CAN_MODATAL31	(*(__far CAN_MODATAL0_type *) 0xf00053f0u)	/* Message Object 31 Data Register Low */
#define CAN_MODATAL32	(*(__far CAN_MODATAL0_type *) 0xf0005410u)	/* Message Object 32 Data Register Low */
#define CAN_MODATAL33	(*(__far CAN_MODATAL0_type *) 0xf0005430u)	/* Message Object 33 Data Register Low */
#define CAN_MODATAL34	(*(__far CAN_MODATAL0_type *) 0xf0005450u)	/* Message Object 34 Data Register Low */
#define CAN_MODATAL35	(*(__far CAN_MODATAL0_type *) 0xf0005470u)	/* Message Object 35 Data Register Low */
#define CAN_MODATAL36	(*(__far CAN_MODATAL0_type *) 0xf0005490u)	/* Message Object 36 Data Register Low */
#define CAN_MODATAL37	(*(__far CAN_MODATAL0_type *) 0xf00054b0u)	/* Message Object 37 Data Register Low */
#define CAN_MODATAL38	(*(__far CAN_MODATAL0_type *) 0xf00054d0u)	/* Message Object 38 Data Register Low */
#define CAN_MODATAL39	(*(__far CAN_MODATAL0_type *) 0xf00054f0u)	/* Message Object 39 Data Register Low */
#define CAN_MODATAL4	(*(__far CAN_MODATAL0_type *) 0xf0005090u)	/* Message Object 4 Data Register Low */
#define CAN_MODATAL40	(*(__far CAN_MODATAL0_type *) 0xf0005510u)	/* Message Object 40 Data Register Low */
#define CAN_MODATAL41	(*(__far CAN_MODATAL0_type *) 0xf0005530u)	/* Message Object 41 Data Register Low */
#define CAN_MODATAL42	(*(__far CAN_MODATAL0_type *) 0xf0005550u)	/* Message Object 42 Data Register Low */
#define CAN_MODATAL43	(*(__far CAN_MODATAL0_type *) 0xf0005570u)	/* Message Object 43 Data Register Low */
#define CAN_MODATAL44	(*(__far CAN_MODATAL0_type *) 0xf0005590u)	/* Message Object 44 Data Register Low */
#define CAN_MODATAL45	(*(__far CAN_MODATAL0_type *) 0xf00055b0u)	/* Message Object 45 Data Register Low */
#define CAN_MODATAL46	(*(__far CAN_MODATAL0_type *) 0xf00055d0u)	/* Message Object 46 Data Register Low */
#define CAN_MODATAL47	(*(__far CAN_MODATAL0_type *) 0xf00055f0u)	/* Message Object 47 Data Register Low */
#define CAN_MODATAL48	(*(__far CAN_MODATAL0_type *) 0xf0005610u)	/* Message Object 48 Data Register Low */
#define CAN_MODATAL49	(*(__far CAN_MODATAL0_type *) 0xf0005630u)	/* Message Object 49 Data Register Low */
#define CAN_MODATAL5	(*(__far CAN_MODATAL0_type *) 0xf00050b0u)	/* Message Object 5 Data Register Low */
#define CAN_MODATAL50	(*(__far CAN_MODATAL0_type *) 0xf0005650u)	/* Message Object 50 Data Register Low */
#define CAN_MODATAL51	(*(__far CAN_MODATAL0_type *) 0xf0005670u)	/* Message Object 51 Data Register Low */
#define CAN_MODATAL52	(*(__far CAN_MODATAL0_type *) 0xf0005690u)	/* Message Object 52 Data Register Low */
#define CAN_MODATAL53	(*(__far CAN_MODATAL0_type *) 0xf00056b0u)	/* Message Object 53 Data Register Low */
#define CAN_MODATAL54	(*(__far CAN_MODATAL0_type *) 0xf00056d0u)	/* Message Object 54 Data Register Low */
#define CAN_MODATAL55	(*(__far CAN_MODATAL0_type *) 0xf00056f0u)	/* Message Object 55 Data Register Low */
#define CAN_MODATAL56	(*(__far CAN_MODATAL0_type *) 0xf0005710u)	/* Message Object 56 Data Register Low */
#define CAN_MODATAL57	(*(__far CAN_MODATAL0_type *) 0xf0005730u)	/* Message Object 57 Data Register Low */
#define CAN_MODATAL58	(*(__far CAN_MODATAL0_type *) 0xf0005750u)	/* Message Object 58 Data Register Low */
#define CAN_MODATAL59	(*(__far CAN_MODATAL0_type *) 0xf0005770u)	/* Message Object 59 Data Register Low */
#define CAN_MODATAL6	(*(__far CAN_MODATAL0_type *) 0xf00050d0u)	/* Message Object 6 Data Register Low */
#define CAN_MODATAL60	(*(__far CAN_MODATAL0_type *) 0xf0005790u)	/* Message Object 60 Data Register Low */
#define CAN_MODATAL61	(*(__far CAN_MODATAL0_type *) 0xf00057b0u)	/* Message Object 61 Data Register Low */
#define CAN_MODATAL62	(*(__far CAN_MODATAL0_type *) 0xf00057d0u)	/* Message Object 62 Data Register Low */
#define CAN_MODATAL63	(*(__far CAN_MODATAL0_type *) 0xf00057f0u)	/* Message Object 63 Data Register Low */
#define CAN_MODATAL64	(*(__far CAN_MODATAL0_type *) 0xf0005810u)	/* Message Object 64 Data Register Low */
#define CAN_MODATAL65	(*(__far CAN_MODATAL0_type *) 0xf0005830u)	/* Message Object 65 Data Register Low */
#define CAN_MODATAL66	(*(__far CAN_MODATAL0_type *) 0xf0005850u)	/* Message Object 66 Data Register Low */
#define CAN_MODATAL67	(*(__far CAN_MODATAL0_type *) 0xf0005870u)	/* Message Object 67 Data Register Low */
#define CAN_MODATAL68	(*(__far CAN_MODATAL0_type *) 0xf0005890u)	/* Message Object 68 Data Register Low */
#define CAN_MODATAL69	(*(__far CAN_MODATAL0_type *) 0xf00058b0u)	/* Message Object 69 Data Register Low */
#define CAN_MODATAL7	(*(__far CAN_MODATAL0_type *) 0xf00050f0u)	/* Message Object 7 Data Register Low */
#define CAN_MODATAL70	(*(__far CAN_MODATAL0_type *) 0xf00058d0u)	/* Message Object 70 Data Register Low */
#define CAN_MODATAL71	(*(__far CAN_MODATAL0_type *) 0xf00058f0u)	/* Message Object 71 Data Register Low */
#define CAN_MODATAL72	(*(__far CAN_MODATAL0_type *) 0xf0005910u)	/* Message Object 72 Data Register Low */
#define CAN_MODATAL73	(*(__far CAN_MODATAL0_type *) 0xf0005930u)	/* Message Object 73 Data Register Low */
#define CAN_MODATAL74	(*(__far CAN_MODATAL0_type *) 0xf0005950u)	/* Message Object 74 Data Register Low */
#define CAN_MODATAL75	(*(__far CAN_MODATAL0_type *) 0xf0005970u)	/* Message Object 75 Data Register Low */
#define CAN_MODATAL76	(*(__far CAN_MODATAL0_type *) 0xf0005990u)	/* Message Object 76 Data Register Low */
#define CAN_MODATAL77	(*(__far CAN_MODATAL0_type *) 0xf00059b0u)	/* Message Object 77 Data Register Low */
#define CAN_MODATAL78	(*(__far CAN_MODATAL0_type *) 0xf00059d0u)	/* Message Object 78 Data Register Low */
#define CAN_MODATAL79	(*(__far CAN_MODATAL0_type *) 0xf00059f0u)	/* Message Object 79 Data Register Low */
#define CAN_MODATAL8	(*(__far CAN_MODATAL0_type *) 0xf0005110u)	/* Message Object 8 Data Register Low */
#define CAN_MODATAL80	(*(__far CAN_MODATAL0_type *) 0xf0005a10u)	/* Message Object 80 Data Register Low */
#define CAN_MODATAL81	(*(__far CAN_MODATAL0_type *) 0xf0005a30u)	/* Message Object 81 Data Register Low */
#define CAN_MODATAL82	(*(__far CAN_MODATAL0_type *) 0xf0005a50u)	/* Message Object 82 Data Register Low */
#define CAN_MODATAL83	(*(__far CAN_MODATAL0_type *) 0xf0005a70u)	/* Message Object 83 Data Register Low */
#define CAN_MODATAL84	(*(__far CAN_MODATAL0_type *) 0xf0005a90u)	/* Message Object 84 Data Register Low */
#define CAN_MODATAL85	(*(__far CAN_MODATAL0_type *) 0xf0005ab0u)	/* Message Object 85 Data Register Low */
#define CAN_MODATAL86	(*(__far CAN_MODATAL0_type *) 0xf0005ad0u)	/* Message Object 86 Data Register Low */
#define CAN_MODATAL87	(*(__far CAN_MODATAL0_type *) 0xf0005af0u)	/* Message Object 87 Data Register Low */
#define CAN_MODATAL88	(*(__far CAN_MODATAL0_type *) 0xf0005b10u)	/* Message Object 88 Data Register Low */
#define CAN_MODATAL89	(*(__far CAN_MODATAL0_type *) 0xf0005b30u)	/* Message Object 89 Data Register Low */
#define CAN_MODATAL9	(*(__far CAN_MODATAL0_type *) 0xf0005130u)	/* Message Object 9 Data Register Low */
#define CAN_MODATAL90	(*(__far CAN_MODATAL0_type *) 0xf0005b50u)	/* Message Object 90 Data Register Low */
#define CAN_MODATAL91	(*(__far CAN_MODATAL0_type *) 0xf0005b70u)	/* Message Object 91 Data Register Low */
#define CAN_MODATAL92	(*(__far CAN_MODATAL0_type *) 0xf0005b90u)	/* Message Object 92 Data Register Low */
#define CAN_MODATAL93	(*(__far CAN_MODATAL0_type *) 0xf0005bb0u)	/* Message Object 93 Data Register Low */
#define CAN_MODATAL94	(*(__far CAN_MODATAL0_type *) 0xf0005bd0u)	/* Message Object 94 Data Register Low */
#define CAN_MODATAL95	(*(__far CAN_MODATAL0_type *) 0xf0005bf0u)	/* Message Object 95 Data Register Low */
#define CAN_MODATAL96	(*(__far CAN_MODATAL0_type *) 0xf0005c10u)	/* Message Object 96 Data Register Low */
#define CAN_MODATAL97	(*(__far CAN_MODATAL0_type *) 0xf0005c30u)	/* Message Object 97 Data Register Low */
#define CAN_MODATAL98	(*(__far CAN_MODATAL0_type *) 0xf0005c50u)	/* Message Object 98 Data Register Low */
#define CAN_MODATAL99	(*(__far CAN_MODATAL0_type *) 0xf0005c70u)	/* Message Object 99 Data Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int MMC            : 4;	/* Message Mode Control */
		unsigned int                : 4;
		unsigned int GDFS           : 1;	/* Gateway Data Frame Send */
		unsigned int IDC            : 1;	/* Identifier Copy */
		unsigned int DLCC           : 1;	/* Data Length Code Copy */
		unsigned int DATC           : 1;	/* Data Copy */
		unsigned int                : 4;
		unsigned int RXIE           : 1;	/* Receive Interrupt Enable */
		unsigned int TXIE           : 1;	/* Transmit Interrupt Enable */
		unsigned int OVIE           : 1;	/* Overflow Interrupt Enable */
		unsigned int                : 1;
		unsigned int FRREN          : 1;	/* Foreign Remote Request Enable */
		unsigned int RMM            : 1;	/* Transmit Object Remote Monitoring */
		unsigned int SDT            : 1;	/* Single Data Transfer */
		unsigned int STT            : 1;	/* Single Transmit Trial */
		unsigned int DLC            : 4;	/* Data Length Code */
		unsigned int MSC            : 4;	/* Message Status Count (TTCAN only) */
	} B;
	int I;
	unsigned int U;

} CAN_MOFCR0_type;
#define CAN_MOFCR0	(*(__far CAN_MOFCR0_type *) 0xf0005000u)	/* Message Object 0 Function Control Register */
#define CAN_MOFCR1	(*(__far CAN_MOFCR0_type *) 0xf0005020u)	/* Message Object 1 Function Control Register */
#define CAN_MOFCR10	(*(__far CAN_MOFCR0_type *) 0xf0005140u)	/* Message Object 10 Function Control Register */
#define CAN_MOFCR100	(*(__far CAN_MOFCR0_type *) 0xf0005c80u)	/* Message Object 100 Function Control Register */
#define CAN_MOFCR101	(*(__far CAN_MOFCR0_type *) 0xf0005ca0u)	/* Message Object 101 Function Control Register */
#define CAN_MOFCR102	(*(__far CAN_MOFCR0_type *) 0xf0005cc0u)	/* Message Object 102 Function Control Register */
#define CAN_MOFCR103	(*(__far CAN_MOFCR0_type *) 0xf0005ce0u)	/* Message Object 103 Function Control Register */
#define CAN_MOFCR104	(*(__far CAN_MOFCR0_type *) 0xf0005d00u)	/* Message Object 104 Function Control Register */
#define CAN_MOFCR105	(*(__far CAN_MOFCR0_type *) 0xf0005d20u)	/* Message Object 105 Function Control Register */
#define CAN_MOFCR106	(*(__far CAN_MOFCR0_type *) 0xf0005d40u)	/* Message Object 106 Function Control Register */
#define CAN_MOFCR107	(*(__far CAN_MOFCR0_type *) 0xf0005d60u)	/* Message Object 107 Function Control Register */
#define CAN_MOFCR108	(*(__far CAN_MOFCR0_type *) 0xf0005d80u)	/* Message Object 108 Function Control Register */
#define CAN_MOFCR109	(*(__far CAN_MOFCR0_type *) 0xf0005da0u)	/* Message Object 109 Function Control Register */
#define CAN_MOFCR11	(*(__far CAN_MOFCR0_type *) 0xf0005160u)	/* Message Object 11 Function Control Register */
#define CAN_MOFCR110	(*(__far CAN_MOFCR0_type *) 0xf0005dc0u)	/* Message Object 110 Function Control Register */
#define CAN_MOFCR111	(*(__far CAN_MOFCR0_type *) 0xf0005de0u)	/* Message Object 111 Function Control Register */
#define CAN_MOFCR112	(*(__far CAN_MOFCR0_type *) 0xf0005e00u)	/* Message Object 112 Function Control Register */
#define CAN_MOFCR113	(*(__far CAN_MOFCR0_type *) 0xf0005e20u)	/* Message Object 113 Function Control Register */
#define CAN_MOFCR114	(*(__far CAN_MOFCR0_type *) 0xf0005e40u)	/* Message Object 114 Function Control Register */
#define CAN_MOFCR115	(*(__far CAN_MOFCR0_type *) 0xf0005e60u)	/* Message Object 115 Function Control Register */
#define CAN_MOFCR116	(*(__far CAN_MOFCR0_type *) 0xf0005e80u)	/* Message Object 116 Function Control Register */
#define CAN_MOFCR117	(*(__far CAN_MOFCR0_type *) 0xf0005ea0u)	/* Message Object 117 Function Control Register */
#define CAN_MOFCR118	(*(__far CAN_MOFCR0_type *) 0xf0005ec0u)	/* Message Object 118 Function Control Register */
#define CAN_MOFCR119	(*(__far CAN_MOFCR0_type *) 0xf0005ee0u)	/* Message Object 119 Function Control Register */
#define CAN_MOFCR12	(*(__far CAN_MOFCR0_type *) 0xf0005180u)	/* Message Object 12 Function Control Register */
#define CAN_MOFCR120	(*(__far CAN_MOFCR0_type *) 0xf0005f00u)	/* Message Object 120 Function Control Register */
#define CAN_MOFCR121	(*(__far CAN_MOFCR0_type *) 0xf0005f20u)	/* Message Object 121 Function Control Register */
#define CAN_MOFCR122	(*(__far CAN_MOFCR0_type *) 0xf0005f40u)	/* Message Object 122 Function Control Register */
#define CAN_MOFCR123	(*(__far CAN_MOFCR0_type *) 0xf0005f60u)	/* Message Object 123 Function Control Register */
#define CAN_MOFCR124	(*(__far CAN_MOFCR0_type *) 0xf0005f80u)	/* Message Object 124 Function Control Register */
#define CAN_MOFCR125	(*(__far CAN_MOFCR0_type *) 0xf0005fa0u)	/* Message Object 125 Function Control Register */
#define CAN_MOFCR126	(*(__far CAN_MOFCR0_type *) 0xf0005fc0u)	/* Message Object 126 Function Control Register */
#define CAN_MOFCR127	(*(__far CAN_MOFCR0_type *) 0xf0005fe0u)	/* Message Object 127 Function Control Register */
#define CAN_MOFCR13	(*(__far CAN_MOFCR0_type *) 0xf00051a0u)	/* Message Object 13 Function Control Register */
#define CAN_MOFCR14	(*(__far CAN_MOFCR0_type *) 0xf00051c0u)	/* Message Object 14 Function Control Register */
#define CAN_MOFCR15	(*(__far CAN_MOFCR0_type *) 0xf00051e0u)	/* Message Object 15 Function Control Register */
#define CAN_MOFCR16	(*(__far CAN_MOFCR0_type *) 0xf0005200u)	/* Message Object 16 Function Control Register */
#define CAN_MOFCR17	(*(__far CAN_MOFCR0_type *) 0xf0005220u)	/* Message Object 17 Function Control Register */
#define CAN_MOFCR18	(*(__far CAN_MOFCR0_type *) 0xf0005240u)	/* Message Object 18 Function Control Register */
#define CAN_MOFCR19	(*(__far CAN_MOFCR0_type *) 0xf0005260u)	/* Message Object 19 Function Control Register */
#define CAN_MOFCR2	(*(__far CAN_MOFCR0_type *) 0xf0005040u)	/* Message Object 2 Function Control Register */
#define CAN_MOFCR20	(*(__far CAN_MOFCR0_type *) 0xf0005280u)	/* Message Object 20 Function Control Register */
#define CAN_MOFCR21	(*(__far CAN_MOFCR0_type *) 0xf00052a0u)	/* Message Object 21 Function Control Register */
#define CAN_MOFCR22	(*(__far CAN_MOFCR0_type *) 0xf00052c0u)	/* Message Object 22 Function Control Register */
#define CAN_MOFCR23	(*(__far CAN_MOFCR0_type *) 0xf00052e0u)	/* Message Object 23 Function Control Register */
#define CAN_MOFCR24	(*(__far CAN_MOFCR0_type *) 0xf0005300u)	/* Message Object 24 Function Control Register */
#define CAN_MOFCR25	(*(__far CAN_MOFCR0_type *) 0xf0005320u)	/* Message Object 25 Function Control Register */
#define CAN_MOFCR26	(*(__far CAN_MOFCR0_type *) 0xf0005340u)	/* Message Object 26 Function Control Register */
#define CAN_MOFCR27	(*(__far CAN_MOFCR0_type *) 0xf0005360u)	/* Message Object 27 Function Control Register */
#define CAN_MOFCR28	(*(__far CAN_MOFCR0_type *) 0xf0005380u)	/* Message Object 28 Function Control Register */
#define CAN_MOFCR29	(*(__far CAN_MOFCR0_type *) 0xf00053a0u)	/* Message Object 29 Function Control Register */
#define CAN_MOFCR3	(*(__far CAN_MOFCR0_type *) 0xf0005060u)	/* Message Object 3 Function Control Register */
#define CAN_MOFCR30	(*(__far CAN_MOFCR0_type *) 0xf00053c0u)	/* Message Object 30 Function Control Register */
#define CAN_MOFCR31	(*(__far CAN_MOFCR0_type *) 0xf00053e0u)	/* Message Object 31 Function Control Register */
#define CAN_MOFCR32	(*(__far CAN_MOFCR0_type *) 0xf0005400u)	/* Message Object 32 Function Control Register */
#define CAN_MOFCR33	(*(__far CAN_MOFCR0_type *) 0xf0005420u)	/* Message Object 33 Function Control Register */
#define CAN_MOFCR34	(*(__far CAN_MOFCR0_type *) 0xf0005440u)	/* Message Object 34 Function Control Register */
#define CAN_MOFCR35	(*(__far CAN_MOFCR0_type *) 0xf0005460u)	/* Message Object 35 Function Control Register */
#define CAN_MOFCR36	(*(__far CAN_MOFCR0_type *) 0xf0005480u)	/* Message Object 36 Function Control Register */
#define CAN_MOFCR37	(*(__far CAN_MOFCR0_type *) 0xf00054a0u)	/* Message Object 37 Function Control Register */
#define CAN_MOFCR38	(*(__far CAN_MOFCR0_type *) 0xf00054c0u)	/* Message Object 38 Function Control Register */
#define CAN_MOFCR39	(*(__far CAN_MOFCR0_type *) 0xf00054e0u)	/* Message Object 39 Function Control Register */
#define CAN_MOFCR4	(*(__far CAN_MOFCR0_type *) 0xf0005080u)	/* Message Object 4 Function Control Register */
#define CAN_MOFCR40	(*(__far CAN_MOFCR0_type *) 0xf0005500u)	/* Message Object 40 Function Control Register */
#define CAN_MOFCR41	(*(__far CAN_MOFCR0_type *) 0xf0005520u)	/* Message Object 41 Function Control Register */
#define CAN_MOFCR42	(*(__far CAN_MOFCR0_type *) 0xf0005540u)	/* Message Object 42 Function Control Register */
#define CAN_MOFCR43	(*(__far CAN_MOFCR0_type *) 0xf0005560u)	/* Message Object 43 Function Control Register */
#define CAN_MOFCR44	(*(__far CAN_MOFCR0_type *) 0xf0005580u)	/* Message Object 44 Function Control Register */
#define CAN_MOFCR45	(*(__far CAN_MOFCR0_type *) 0xf00055a0u)	/* Message Object 45 Function Control Register */
#define CAN_MOFCR46	(*(__far CAN_MOFCR0_type *) 0xf00055c0u)	/* Message Object 46 Function Control Register */
#define CAN_MOFCR47	(*(__far CAN_MOFCR0_type *) 0xf00055e0u)	/* Message Object 47 Function Control Register */
#define CAN_MOFCR48	(*(__far CAN_MOFCR0_type *) 0xf0005600u)	/* Message Object 48 Function Control Register */
#define CAN_MOFCR49	(*(__far CAN_MOFCR0_type *) 0xf0005620u)	/* Message Object 49 Function Control Register */
#define CAN_MOFCR5	(*(__far CAN_MOFCR0_type *) 0xf00050a0u)	/* Message Object 5 Function Control Register */
#define CAN_MOFCR50	(*(__far CAN_MOFCR0_type *) 0xf0005640u)	/* Message Object 50 Function Control Register */
#define CAN_MOFCR51	(*(__far CAN_MOFCR0_type *) 0xf0005660u)	/* Message Object 51 Function Control Register */
#define CAN_MOFCR52	(*(__far CAN_MOFCR0_type *) 0xf0005680u)	/* Message Object 52 Function Control Register */
#define CAN_MOFCR53	(*(__far CAN_MOFCR0_type *) 0xf00056a0u)	/* Message Object 53 Function Control Register */
#define CAN_MOFCR54	(*(__far CAN_MOFCR0_type *) 0xf00056c0u)	/* Message Object 54 Function Control Register */
#define CAN_MOFCR55	(*(__far CAN_MOFCR0_type *) 0xf00056e0u)	/* Message Object 55 Function Control Register */
#define CAN_MOFCR56	(*(__far CAN_MOFCR0_type *) 0xf0005700u)	/* Message Object 56 Function Control Register */
#define CAN_MOFCR57	(*(__far CAN_MOFCR0_type *) 0xf0005720u)	/* Message Object 57 Function Control Register */
#define CAN_MOFCR58	(*(__far CAN_MOFCR0_type *) 0xf0005740u)	/* Message Object 58 Function Control Register */
#define CAN_MOFCR59	(*(__far CAN_MOFCR0_type *) 0xf0005760u)	/* Message Object 59 Function Control Register */
#define CAN_MOFCR6	(*(__far CAN_MOFCR0_type *) 0xf00050c0u)	/* Message Object 6 Function Control Register */
#define CAN_MOFCR60	(*(__far CAN_MOFCR0_type *) 0xf0005780u)	/* Message Object 60 Function Control Register */
#define CAN_MOFCR61	(*(__far CAN_MOFCR0_type *) 0xf00057a0u)	/* Message Object 61 Function Control Register */
#define CAN_MOFCR62	(*(__far CAN_MOFCR0_type *) 0xf00057c0u)	/* Message Object 62 Function Control Register */
#define CAN_MOFCR63	(*(__far CAN_MOFCR0_type *) 0xf00057e0u)	/* Message Object 63 Function Control Register */
#define CAN_MOFCR64	(*(__far CAN_MOFCR0_type *) 0xf0005800u)	/* Message Object 64 Function Control Register */
#define CAN_MOFCR65	(*(__far CAN_MOFCR0_type *) 0xf0005820u)	/* Message Object 65 Function Control Register */
#define CAN_MOFCR66	(*(__far CAN_MOFCR0_type *) 0xf0005840u)	/* Message Object 66 Function Control Register */
#define CAN_MOFCR67	(*(__far CAN_MOFCR0_type *) 0xf0005860u)	/* Message Object 67 Function Control Register */
#define CAN_MOFCR68	(*(__far CAN_MOFCR0_type *) 0xf0005880u)	/* Message Object 68 Function Control Register */
#define CAN_MOFCR69	(*(__far CAN_MOFCR0_type *) 0xf00058a0u)	/* Message Object 69 Function Control Register */
#define CAN_MOFCR7	(*(__far CAN_MOFCR0_type *) 0xf00050e0u)	/* Message Object 7 Function Control Register */
#define CAN_MOFCR70	(*(__far CAN_MOFCR0_type *) 0xf00058c0u)	/* Message Object 70 Function Control Register */
#define CAN_MOFCR71	(*(__far CAN_MOFCR0_type *) 0xf00058e0u)	/* Message Object 71 Function Control Register */
#define CAN_MOFCR72	(*(__far CAN_MOFCR0_type *) 0xf0005900u)	/* Message Object 72 Function Control Register */
#define CAN_MOFCR73	(*(__far CAN_MOFCR0_type *) 0xf0005920u)	/* Message Object 73 Function Control Register */
#define CAN_MOFCR74	(*(__far CAN_MOFCR0_type *) 0xf0005940u)	/* Message Object 74 Function Control Register */
#define CAN_MOFCR75	(*(__far CAN_MOFCR0_type *) 0xf0005960u)	/* Message Object 75 Function Control Register */
#define CAN_MOFCR76	(*(__far CAN_MOFCR0_type *) 0xf0005980u)	/* Message Object 76 Function Control Register */
#define CAN_MOFCR77	(*(__far CAN_MOFCR0_type *) 0xf00059a0u)	/* Message Object 77 Function Control Register */
#define CAN_MOFCR78	(*(__far CAN_MOFCR0_type *) 0xf00059c0u)	/* Message Object 78 Function Control Register */
#define CAN_MOFCR79	(*(__far CAN_MOFCR0_type *) 0xf00059e0u)	/* Message Object 79 Function Control Register */
#define CAN_MOFCR8	(*(__far CAN_MOFCR0_type *) 0xf0005100u)	/* Message Object 8 Function Control Register */
#define CAN_MOFCR80	(*(__far CAN_MOFCR0_type *) 0xf0005a00u)	/* Message Object 80 Function Control Register */
#define CAN_MOFCR81	(*(__far CAN_MOFCR0_type *) 0xf0005a20u)	/* Message Object 81 Function Control Register */
#define CAN_MOFCR82	(*(__far CAN_MOFCR0_type *) 0xf0005a40u)	/* Message Object 82 Function Control Register */
#define CAN_MOFCR83	(*(__far CAN_MOFCR0_type *) 0xf0005a60u)	/* Message Object 83 Function Control Register */
#define CAN_MOFCR84	(*(__far CAN_MOFCR0_type *) 0xf0005a80u)	/* Message Object 84 Function Control Register */
#define CAN_MOFCR85	(*(__far CAN_MOFCR0_type *) 0xf0005aa0u)	/* Message Object 85 Function Control Register */
#define CAN_MOFCR86	(*(__far CAN_MOFCR0_type *) 0xf0005ac0u)	/* Message Object 86 Function Control Register */
#define CAN_MOFCR87	(*(__far CAN_MOFCR0_type *) 0xf0005ae0u)	/* Message Object 87 Function Control Register */
#define CAN_MOFCR88	(*(__far CAN_MOFCR0_type *) 0xf0005b00u)	/* Message Object 88 Function Control Register */
#define CAN_MOFCR89	(*(__far CAN_MOFCR0_type *) 0xf0005b20u)	/* Message Object 89 Function Control Register */
#define CAN_MOFCR9	(*(__far CAN_MOFCR0_type *) 0xf0005120u)	/* Message Object 9 Function Control Register */
#define CAN_MOFCR90	(*(__far CAN_MOFCR0_type *) 0xf0005b40u)	/* Message Object 90 Function Control Register */
#define CAN_MOFCR91	(*(__far CAN_MOFCR0_type *) 0xf0005b60u)	/* Message Object 91 Function Control Register */
#define CAN_MOFCR92	(*(__far CAN_MOFCR0_type *) 0xf0005b80u)	/* Message Object 92 Function Control Register */
#define CAN_MOFCR93	(*(__far CAN_MOFCR0_type *) 0xf0005ba0u)	/* Message Object 93 Function Control Register */
#define CAN_MOFCR94	(*(__far CAN_MOFCR0_type *) 0xf0005bc0u)	/* Message Object 94 Function Control Register */
#define CAN_MOFCR95	(*(__far CAN_MOFCR0_type *) 0xf0005be0u)	/* Message Object 95 Function Control Register */
#define CAN_MOFCR96	(*(__far CAN_MOFCR0_type *) 0xf0005c00u)	/* Message Object 96 Function Control Register */
#define CAN_MOFCR97	(*(__far CAN_MOFCR0_type *) 0xf0005c20u)	/* Message Object 97 Function Control Register */
#define CAN_MOFCR98	(*(__far CAN_MOFCR0_type *) 0xf0005c40u)	/* Message Object 98 Function Control Register */
#define CAN_MOFCR99	(*(__far CAN_MOFCR0_type *) 0xf0005c60u)	/* Message Object 99 Function Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BOT            : 8;	/* Bottom Pointer */
		unsigned int TOP            : 8;	/* Top Pointer */
		unsigned int CUR            : 8;	/* Current Object Pointer */
		unsigned int SEL            : 8;	/* Object Select Pointer */
	} B;
	int I;
	unsigned int U;

} CAN_MOFGPR0_type;
#define CAN_MOFGPR0	(*(__far CAN_MOFGPR0_type *) 0xf0005004u)	/* Message Object 0 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR1	(*(__far CAN_MOFGPR0_type *) 0xf0005024u)	/* Message Object 1 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR10	(*(__far CAN_MOFGPR0_type *) 0xf0005144u)	/* Message Object 10 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR100	(*(__far CAN_MOFGPR0_type *) 0xf0005c84u)	/* Message Object 100 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR101	(*(__far CAN_MOFGPR0_type *) 0xf0005ca4u)	/* Message Object 101 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR102	(*(__far CAN_MOFGPR0_type *) 0xf0005cc4u)	/* Message Object 102 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR103	(*(__far CAN_MOFGPR0_type *) 0xf0005ce4u)	/* Message Object 103 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR104	(*(__far CAN_MOFGPR0_type *) 0xf0005d04u)	/* Message Object 104 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR105	(*(__far CAN_MOFGPR0_type *) 0xf0005d24u)	/* Message Object 105 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR106	(*(__far CAN_MOFGPR0_type *) 0xf0005d44u)	/* Message Object 106 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR107	(*(__far CAN_MOFGPR0_type *) 0xf0005d64u)	/* Message Object 107 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR108	(*(__far CAN_MOFGPR0_type *) 0xf0005d84u)	/* Message Object 108 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR109	(*(__far CAN_MOFGPR0_type *) 0xf0005da4u)	/* Message Object 109 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR11	(*(__far CAN_MOFGPR0_type *) 0xf0005164u)	/* Message Object 11 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR110	(*(__far CAN_MOFGPR0_type *) 0xf0005dc4u)	/* Message Object 110 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR111	(*(__far CAN_MOFGPR0_type *) 0xf0005de4u)	/* Message Object 111 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR112	(*(__far CAN_MOFGPR0_type *) 0xf0005e04u)	/* Message Object 112 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR113	(*(__far CAN_MOFGPR0_type *) 0xf0005e24u)	/* Message Object 113 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR114	(*(__far CAN_MOFGPR0_type *) 0xf0005e44u)	/* Message Object 114 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR115	(*(__far CAN_MOFGPR0_type *) 0xf0005e64u)	/* Message Object 115 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR116	(*(__far CAN_MOFGPR0_type *) 0xf0005e84u)	/* Message Object 116 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR117	(*(__far CAN_MOFGPR0_type *) 0xf0005ea4u)	/* Message Object 117 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR118	(*(__far CAN_MOFGPR0_type *) 0xf0005ec4u)	/* Message Object 118 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR119	(*(__far CAN_MOFGPR0_type *) 0xf0005ee4u)	/* Message Object 119 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR12	(*(__far CAN_MOFGPR0_type *) 0xf0005184u)	/* Message Object 12 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR120	(*(__far CAN_MOFGPR0_type *) 0xf0005f04u)	/* Message Object 120 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR121	(*(__far CAN_MOFGPR0_type *) 0xf0005f24u)	/* Message Object 121 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR122	(*(__far CAN_MOFGPR0_type *) 0xf0005f44u)	/* Message Object 122 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR123	(*(__far CAN_MOFGPR0_type *) 0xf0005f64u)	/* Message Object 123 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR124	(*(__far CAN_MOFGPR0_type *) 0xf0005f84u)	/* Message Object 124 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR125	(*(__far CAN_MOFGPR0_type *) 0xf0005fa4u)	/* Message Object 125 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR126	(*(__far CAN_MOFGPR0_type *) 0xf0005fc4u)	/* Message Object 126 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR127	(*(__far CAN_MOFGPR0_type *) 0xf0005fe4u)	/* Message Object 127 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR13	(*(__far CAN_MOFGPR0_type *) 0xf00051a4u)	/* Message Object 13 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR14	(*(__far CAN_MOFGPR0_type *) 0xf00051c4u)	/* Message Object 14 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR15	(*(__far CAN_MOFGPR0_type *) 0xf00051e4u)	/* Message Object 15 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR16	(*(__far CAN_MOFGPR0_type *) 0xf0005204u)	/* Message Object 16 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR17	(*(__far CAN_MOFGPR0_type *) 0xf0005224u)	/* Message Object 17 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR18	(*(__far CAN_MOFGPR0_type *) 0xf0005244u)	/* Message Object 18 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR19	(*(__far CAN_MOFGPR0_type *) 0xf0005264u)	/* Message Object 19 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR2	(*(__far CAN_MOFGPR0_type *) 0xf0005044u)	/* Message Object 2 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR20	(*(__far CAN_MOFGPR0_type *) 0xf0005284u)	/* Message Object 20 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR21	(*(__far CAN_MOFGPR0_type *) 0xf00052a4u)	/* Message Object 21 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR22	(*(__far CAN_MOFGPR0_type *) 0xf00052c4u)	/* Message Object 22 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR23	(*(__far CAN_MOFGPR0_type *) 0xf00052e4u)	/* Message Object 23 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR24	(*(__far CAN_MOFGPR0_type *) 0xf0005304u)	/* Message Object 24 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR25	(*(__far CAN_MOFGPR0_type *) 0xf0005324u)	/* Message Object 25 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR26	(*(__far CAN_MOFGPR0_type *) 0xf0005344u)	/* Message Object 26 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR27	(*(__far CAN_MOFGPR0_type *) 0xf0005364u)	/* Message Object 27 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR28	(*(__far CAN_MOFGPR0_type *) 0xf0005384u)	/* Message Object 28 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR29	(*(__far CAN_MOFGPR0_type *) 0xf00053a4u)	/* Message Object 29 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR3	(*(__far CAN_MOFGPR0_type *) 0xf0005064u)	/* Message Object 3 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR30	(*(__far CAN_MOFGPR0_type *) 0xf00053c4u)	/* Message Object 30 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR31	(*(__far CAN_MOFGPR0_type *) 0xf00053e4u)	/* Message Object 31 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR32	(*(__far CAN_MOFGPR0_type *) 0xf0005404u)	/* Message Object 32 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR33	(*(__far CAN_MOFGPR0_type *) 0xf0005424u)	/* Message Object 33 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR34	(*(__far CAN_MOFGPR0_type *) 0xf0005444u)	/* Message Object 34 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR35	(*(__far CAN_MOFGPR0_type *) 0xf0005464u)	/* Message Object 35 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR36	(*(__far CAN_MOFGPR0_type *) 0xf0005484u)	/* Message Object 36 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR37	(*(__far CAN_MOFGPR0_type *) 0xf00054a4u)	/* Message Object 37 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR38	(*(__far CAN_MOFGPR0_type *) 0xf00054c4u)	/* Message Object 38 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR39	(*(__far CAN_MOFGPR0_type *) 0xf00054e4u)	/* Message Object 39 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR4	(*(__far CAN_MOFGPR0_type *) 0xf0005084u)	/* Message Object 4 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR40	(*(__far CAN_MOFGPR0_type *) 0xf0005504u)	/* Message Object 40 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR41	(*(__far CAN_MOFGPR0_type *) 0xf0005524u)	/* Message Object 41 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR42	(*(__far CAN_MOFGPR0_type *) 0xf0005544u)	/* Message Object 42 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR43	(*(__far CAN_MOFGPR0_type *) 0xf0005564u)	/* Message Object 43 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR44	(*(__far CAN_MOFGPR0_type *) 0xf0005584u)	/* Message Object 44 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR45	(*(__far CAN_MOFGPR0_type *) 0xf00055a4u)	/* Message Object 45 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR46	(*(__far CAN_MOFGPR0_type *) 0xf00055c4u)	/* Message Object 46 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR47	(*(__far CAN_MOFGPR0_type *) 0xf00055e4u)	/* Message Object 47 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR48	(*(__far CAN_MOFGPR0_type *) 0xf0005604u)	/* Message Object 48 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR49	(*(__far CAN_MOFGPR0_type *) 0xf0005624u)	/* Message Object 49 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR5	(*(__far CAN_MOFGPR0_type *) 0xf00050a4u)	/* Message Object 5 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR50	(*(__far CAN_MOFGPR0_type *) 0xf0005644u)	/* Message Object 50 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR51	(*(__far CAN_MOFGPR0_type *) 0xf0005664u)	/* Message Object 51 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR52	(*(__far CAN_MOFGPR0_type *) 0xf0005684u)	/* Message Object 52 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR53	(*(__far CAN_MOFGPR0_type *) 0xf00056a4u)	/* Message Object 53 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR54	(*(__far CAN_MOFGPR0_type *) 0xf00056c4u)	/* Message Object 54 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR55	(*(__far CAN_MOFGPR0_type *) 0xf00056e4u)	/* Message Object 55 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR56	(*(__far CAN_MOFGPR0_type *) 0xf0005704u)	/* Message Object 56 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR57	(*(__far CAN_MOFGPR0_type *) 0xf0005724u)	/* Message Object 57 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR58	(*(__far CAN_MOFGPR0_type *) 0xf0005744u)	/* Message Object 58 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR59	(*(__far CAN_MOFGPR0_type *) 0xf0005764u)	/* Message Object 59 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR6	(*(__far CAN_MOFGPR0_type *) 0xf00050c4u)	/* Message Object 6 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR60	(*(__far CAN_MOFGPR0_type *) 0xf0005784u)	/* Message Object 60 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR61	(*(__far CAN_MOFGPR0_type *) 0xf00057a4u)	/* Message Object 61 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR62	(*(__far CAN_MOFGPR0_type *) 0xf00057c4u)	/* Message Object 62 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR63	(*(__far CAN_MOFGPR0_type *) 0xf00057e4u)	/* Message Object 63 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR64	(*(__far CAN_MOFGPR0_type *) 0xf0005804u)	/* Message Object 64 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR65	(*(__far CAN_MOFGPR0_type *) 0xf0005824u)	/* Message Object 65 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR66	(*(__far CAN_MOFGPR0_type *) 0xf0005844u)	/* Message Object 66 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR67	(*(__far CAN_MOFGPR0_type *) 0xf0005864u)	/* Message Object 67 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR68	(*(__far CAN_MOFGPR0_type *) 0xf0005884u)	/* Message Object 68 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR69	(*(__far CAN_MOFGPR0_type *) 0xf00058a4u)	/* Message Object 69 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR7	(*(__far CAN_MOFGPR0_type *) 0xf00050e4u)	/* Message Object 7 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR70	(*(__far CAN_MOFGPR0_type *) 0xf00058c4u)	/* Message Object 70 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR71	(*(__far CAN_MOFGPR0_type *) 0xf00058e4u)	/* Message Object 71 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR72	(*(__far CAN_MOFGPR0_type *) 0xf0005904u)	/* Message Object 72 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR73	(*(__far CAN_MOFGPR0_type *) 0xf0005924u)	/* Message Object 73 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR74	(*(__far CAN_MOFGPR0_type *) 0xf0005944u)	/* Message Object 74 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR75	(*(__far CAN_MOFGPR0_type *) 0xf0005964u)	/* Message Object 75 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR76	(*(__far CAN_MOFGPR0_type *) 0xf0005984u)	/* Message Object 76 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR77	(*(__far CAN_MOFGPR0_type *) 0xf00059a4u)	/* Message Object 77 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR78	(*(__far CAN_MOFGPR0_type *) 0xf00059c4u)	/* Message Object 78 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR79	(*(__far CAN_MOFGPR0_type *) 0xf00059e4u)	/* Message Object 79 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR8	(*(__far CAN_MOFGPR0_type *) 0xf0005104u)	/* Message Object 8 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR80	(*(__far CAN_MOFGPR0_type *) 0xf0005a04u)	/* Message Object 80 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR81	(*(__far CAN_MOFGPR0_type *) 0xf0005a24u)	/* Message Object 81 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR82	(*(__far CAN_MOFGPR0_type *) 0xf0005a44u)	/* Message Object 82 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR83	(*(__far CAN_MOFGPR0_type *) 0xf0005a64u)	/* Message Object 83 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR84	(*(__far CAN_MOFGPR0_type *) 0xf0005a84u)	/* Message Object 84 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR85	(*(__far CAN_MOFGPR0_type *) 0xf0005aa4u)	/* Message Object 85 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR86	(*(__far CAN_MOFGPR0_type *) 0xf0005ac4u)	/* Message Object 86 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR87	(*(__far CAN_MOFGPR0_type *) 0xf0005ae4u)	/* Message Object 87 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR88	(*(__far CAN_MOFGPR0_type *) 0xf0005b04u)	/* Message Object 88 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR89	(*(__far CAN_MOFGPR0_type *) 0xf0005b24u)	/* Message Object 89 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR9	(*(__far CAN_MOFGPR0_type *) 0xf0005124u)	/* Message Object 9 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR90	(*(__far CAN_MOFGPR0_type *) 0xf0005b44u)	/* Message Object 90 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR91	(*(__far CAN_MOFGPR0_type *) 0xf0005b64u)	/* Message Object 91 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR92	(*(__far CAN_MOFGPR0_type *) 0xf0005b84u)	/* Message Object 92 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR93	(*(__far CAN_MOFGPR0_type *) 0xf0005ba4u)	/* Message Object 93 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR94	(*(__far CAN_MOFGPR0_type *) 0xf0005bc4u)	/* Message Object 94 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR95	(*(__far CAN_MOFGPR0_type *) 0xf0005be4u)	/* Message Object 95 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR96	(*(__far CAN_MOFGPR0_type *) 0xf0005c04u)	/* Message Object 96 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR97	(*(__far CAN_MOFGPR0_type *) 0xf0005c24u)	/* Message Object 97 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR98	(*(__far CAN_MOFGPR0_type *) 0xf0005c44u)	/* Message Object 98 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR99	(*(__far CAN_MOFGPR0_type *) 0xf0005c64u)	/* Message Object 99 FIFO/Gateway Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXINP          : 4;	/* Receive Interrupt Node Pointer */
		unsigned int TXINP          : 4;	/* Transmit Interrupt Node Pointer */
		unsigned int MPN            : 8;	/* Message Pending Number */
		unsigned int CFCVAL         : 16;	/* CAN Frame Counter Value */
	} B;
	int I;
	unsigned int U;

} CAN_MOIPR0_type;
#define CAN_MOIPR0	(*(__far CAN_MOIPR0_type *) 0xf0005008u)	/* Message Object 0 Interrupt Pointer Register */
#define CAN_MOIPR1	(*(__far CAN_MOIPR0_type *) 0xf0005028u)	/* Message Object 1 Interrupt Pointer Register */
#define CAN_MOIPR10	(*(__far CAN_MOIPR0_type *) 0xf0005148u)	/* Message Object 10 Interrupt Pointer Register */
#define CAN_MOIPR100	(*(__far CAN_MOIPR0_type *) 0xf0005c88u)	/* Message Object 100 Interrupt Pointer Register */
#define CAN_MOIPR101	(*(__far CAN_MOIPR0_type *) 0xf0005ca8u)	/* Message Object 101 Interrupt Pointer Register */
#define CAN_MOIPR102	(*(__far CAN_MOIPR0_type *) 0xf0005cc8u)	/* Message Object 102 Interrupt Pointer Register */
#define CAN_MOIPR103	(*(__far CAN_MOIPR0_type *) 0xf0005ce8u)	/* Message Object 103 Interrupt Pointer Register */
#define CAN_MOIPR104	(*(__far CAN_MOIPR0_type *) 0xf0005d08u)	/* Message Object 104 Interrupt Pointer Register */
#define CAN_MOIPR105	(*(__far CAN_MOIPR0_type *) 0xf0005d28u)	/* Message Object 105 Interrupt Pointer Register */
#define CAN_MOIPR106	(*(__far CAN_MOIPR0_type *) 0xf0005d48u)	/* Message Object 106 Interrupt Pointer Register */
#define CAN_MOIPR107	(*(__far CAN_MOIPR0_type *) 0xf0005d68u)	/* Message Object 107 Interrupt Pointer Register */
#define CAN_MOIPR108	(*(__far CAN_MOIPR0_type *) 0xf0005d88u)	/* Message Object 108 Interrupt Pointer Register */
#define CAN_MOIPR109	(*(__far CAN_MOIPR0_type *) 0xf0005da8u)	/* Message Object 109 Interrupt Pointer Register */
#define CAN_MOIPR11	(*(__far CAN_MOIPR0_type *) 0xf0005168u)	/* Message Object 11 Interrupt Pointer Register */
#define CAN_MOIPR110	(*(__far CAN_MOIPR0_type *) 0xf0005dc8u)	/* Message Object 110 Interrupt Pointer Register */
#define CAN_MOIPR111	(*(__far CAN_MOIPR0_type *) 0xf0005de8u)	/* Message Object 111 Interrupt Pointer Register */
#define CAN_MOIPR112	(*(__far CAN_MOIPR0_type *) 0xf0005e08u)	/* Message Object 112 Interrupt Pointer Register */
#define CAN_MOIPR113	(*(__far CAN_MOIPR0_type *) 0xf0005e28u)	/* Message Object 113 Interrupt Pointer Register */
#define CAN_MOIPR114	(*(__far CAN_MOIPR0_type *) 0xf0005e48u)	/* Message Object 114 Interrupt Pointer Register */
#define CAN_MOIPR115	(*(__far CAN_MOIPR0_type *) 0xf0005e68u)	/* Message Object 115 Interrupt Pointer Register */
#define CAN_MOIPR116	(*(__far CAN_MOIPR0_type *) 0xf0005e88u)	/* Message Object 116 Interrupt Pointer Register */
#define CAN_MOIPR117	(*(__far CAN_MOIPR0_type *) 0xf0005ea8u)	/* Message Object 117 Interrupt Pointer Register */
#define CAN_MOIPR118	(*(__far CAN_MOIPR0_type *) 0xf0005ec8u)	/* Message Object 118 Interrupt Pointer Register */
#define CAN_MOIPR119	(*(__far CAN_MOIPR0_type *) 0xf0005ee8u)	/* Message Object 119 Interrupt Pointer Register */
#define CAN_MOIPR12	(*(__far CAN_MOIPR0_type *) 0xf0005188u)	/* Message Object 12 Interrupt Pointer Register */
#define CAN_MOIPR120	(*(__far CAN_MOIPR0_type *) 0xf0005f08u)	/* Message Object 120 Interrupt Pointer Register */
#define CAN_MOIPR121	(*(__far CAN_MOIPR0_type *) 0xf0005f28u)	/* Message Object 121 Interrupt Pointer Register */
#define CAN_MOIPR122	(*(__far CAN_MOIPR0_type *) 0xf0005f48u)	/* Message Object 122 Interrupt Pointer Register */
#define CAN_MOIPR123	(*(__far CAN_MOIPR0_type *) 0xf0005f68u)	/* Message Object 123 Interrupt Pointer Register */
#define CAN_MOIPR124	(*(__far CAN_MOIPR0_type *) 0xf0005f88u)	/* Message Object 124 Interrupt Pointer Register */
#define CAN_MOIPR125	(*(__far CAN_MOIPR0_type *) 0xf0005fa8u)	/* Message Object 125 Interrupt Pointer Register */
#define CAN_MOIPR126	(*(__far CAN_MOIPR0_type *) 0xf0005fc8u)	/* Message Object 126 Interrupt Pointer Register */
#define CAN_MOIPR127	(*(__far CAN_MOIPR0_type *) 0xf0005fe8u)	/* Message Object 127 Interrupt Pointer Register */
#define CAN_MOIPR13	(*(__far CAN_MOIPR0_type *) 0xf00051a8u)	/* Message Object 13 Interrupt Pointer Register */
#define CAN_MOIPR14	(*(__far CAN_MOIPR0_type *) 0xf00051c8u)	/* Message Object 14 Interrupt Pointer Register */
#define CAN_MOIPR15	(*(__far CAN_MOIPR0_type *) 0xf00051e8u)	/* Message Object 15 Interrupt Pointer Register */
#define CAN_MOIPR16	(*(__far CAN_MOIPR0_type *) 0xf0005208u)	/* Message Object 16 Interrupt Pointer Register */
#define CAN_MOIPR17	(*(__far CAN_MOIPR0_type *) 0xf0005228u)	/* Message Object 17 Interrupt Pointer Register */
#define CAN_MOIPR18	(*(__far CAN_MOIPR0_type *) 0xf0005248u)	/* Message Object 18 Interrupt Pointer Register */
#define CAN_MOIPR19	(*(__far CAN_MOIPR0_type *) 0xf0005268u)	/* Message Object 19 Interrupt Pointer Register */
#define CAN_MOIPR2	(*(__far CAN_MOIPR0_type *) 0xf0005048u)	/* Message Object 2 Interrupt Pointer Register */
#define CAN_MOIPR20	(*(__far CAN_MOIPR0_type *) 0xf0005288u)	/* Message Object 20 Interrupt Pointer Register */
#define CAN_MOIPR21	(*(__far CAN_MOIPR0_type *) 0xf00052a8u)	/* Message Object 21 Interrupt Pointer Register */
#define CAN_MOIPR22	(*(__far CAN_MOIPR0_type *) 0xf00052c8u)	/* Message Object 22 Interrupt Pointer Register */
#define CAN_MOIPR23	(*(__far CAN_MOIPR0_type *) 0xf00052e8u)	/* Message Object 23 Interrupt Pointer Register */
#define CAN_MOIPR24	(*(__far CAN_MOIPR0_type *) 0xf0005308u)	/* Message Object 24 Interrupt Pointer Register */
#define CAN_MOIPR25	(*(__far CAN_MOIPR0_type *) 0xf0005328u)	/* Message Object 25 Interrupt Pointer Register */
#define CAN_MOIPR26	(*(__far CAN_MOIPR0_type *) 0xf0005348u)	/* Message Object 26 Interrupt Pointer Register */
#define CAN_MOIPR27	(*(__far CAN_MOIPR0_type *) 0xf0005368u)	/* Message Object 27 Interrupt Pointer Register */
#define CAN_MOIPR28	(*(__far CAN_MOIPR0_type *) 0xf0005388u)	/* Message Object 28 Interrupt Pointer Register */
#define CAN_MOIPR29	(*(__far CAN_MOIPR0_type *) 0xf00053a8u)	/* Message Object 29 Interrupt Pointer Register */
#define CAN_MOIPR3	(*(__far CAN_MOIPR0_type *) 0xf0005068u)	/* Message Object 3 Interrupt Pointer Register */
#define CAN_MOIPR30	(*(__far CAN_MOIPR0_type *) 0xf00053c8u)	/* Message Object 30 Interrupt Pointer Register */
#define CAN_MOIPR31	(*(__far CAN_MOIPR0_type *) 0xf00053e8u)	/* Message Object 31 Interrupt Pointer Register */
#define CAN_MOIPR32	(*(__far CAN_MOIPR0_type *) 0xf0005408u)	/* Message Object 32 Interrupt Pointer Register */
#define CAN_MOIPR33	(*(__far CAN_MOIPR0_type *) 0xf0005428u)	/* Message Object 33 Interrupt Pointer Register */
#define CAN_MOIPR34	(*(__far CAN_MOIPR0_type *) 0xf0005448u)	/* Message Object 34 Interrupt Pointer Register */
#define CAN_MOIPR35	(*(__far CAN_MOIPR0_type *) 0xf0005468u)	/* Message Object 35 Interrupt Pointer Register */
#define CAN_MOIPR36	(*(__far CAN_MOIPR0_type *) 0xf0005488u)	/* Message Object 36 Interrupt Pointer Register */
#define CAN_MOIPR37	(*(__far CAN_MOIPR0_type *) 0xf00054a8u)	/* Message Object 37 Interrupt Pointer Register */
#define CAN_MOIPR38	(*(__far CAN_MOIPR0_type *) 0xf00054c8u)	/* Message Object 38 Interrupt Pointer Register */
#define CAN_MOIPR39	(*(__far CAN_MOIPR0_type *) 0xf00054e8u)	/* Message Object 39 Interrupt Pointer Register */
#define CAN_MOIPR4	(*(__far CAN_MOIPR0_type *) 0xf0005088u)	/* Message Object 4 Interrupt Pointer Register */
#define CAN_MOIPR40	(*(__far CAN_MOIPR0_type *) 0xf0005508u)	/* Message Object 40 Interrupt Pointer Register */
#define CAN_MOIPR41	(*(__far CAN_MOIPR0_type *) 0xf0005528u)	/* Message Object 41 Interrupt Pointer Register */
#define CAN_MOIPR42	(*(__far CAN_MOIPR0_type *) 0xf0005548u)	/* Message Object 42 Interrupt Pointer Register */
#define CAN_MOIPR43	(*(__far CAN_MOIPR0_type *) 0xf0005568u)	/* Message Object 43 Interrupt Pointer Register */
#define CAN_MOIPR44	(*(__far CAN_MOIPR0_type *) 0xf0005588u)	/* Message Object 44 Interrupt Pointer Register */
#define CAN_MOIPR45	(*(__far CAN_MOIPR0_type *) 0xf00055a8u)	/* Message Object 45 Interrupt Pointer Register */
#define CAN_MOIPR46	(*(__far CAN_MOIPR0_type *) 0xf00055c8u)	/* Message Object 46 Interrupt Pointer Register */
#define CAN_MOIPR47	(*(__far CAN_MOIPR0_type *) 0xf00055e8u)	/* Message Object 47 Interrupt Pointer Register */
#define CAN_MOIPR48	(*(__far CAN_MOIPR0_type *) 0xf0005608u)	/* Message Object 48 Interrupt Pointer Register */
#define CAN_MOIPR49	(*(__far CAN_MOIPR0_type *) 0xf0005628u)	/* Message Object 49 Interrupt Pointer Register */
#define CAN_MOIPR5	(*(__far CAN_MOIPR0_type *) 0xf00050a8u)	/* Message Object 5 Interrupt Pointer Register */
#define CAN_MOIPR50	(*(__far CAN_MOIPR0_type *) 0xf0005648u)	/* Message Object 50 Interrupt Pointer Register */
#define CAN_MOIPR51	(*(__far CAN_MOIPR0_type *) 0xf0005668u)	/* Message Object 51 Interrupt Pointer Register */
#define CAN_MOIPR52	(*(__far CAN_MOIPR0_type *) 0xf0005688u)	/* Message Object 52 Interrupt Pointer Register */
#define CAN_MOIPR53	(*(__far CAN_MOIPR0_type *) 0xf00056a8u)	/* Message Object 53 Interrupt Pointer Register */
#define CAN_MOIPR54	(*(__far CAN_MOIPR0_type *) 0xf00056c8u)	/* Message Object 54 Interrupt Pointer Register */
#define CAN_MOIPR55	(*(__far CAN_MOIPR0_type *) 0xf00056e8u)	/* Message Object 55 Interrupt Pointer Register */
#define CAN_MOIPR56	(*(__far CAN_MOIPR0_type *) 0xf0005708u)	/* Message Object 56 Interrupt Pointer Register */
#define CAN_MOIPR57	(*(__far CAN_MOIPR0_type *) 0xf0005728u)	/* Message Object 57 Interrupt Pointer Register */
#define CAN_MOIPR58	(*(__far CAN_MOIPR0_type *) 0xf0005748u)	/* Message Object 58 Interrupt Pointer Register */
#define CAN_MOIPR59	(*(__far CAN_MOIPR0_type *) 0xf0005768u)	/* Message Object 59 Interrupt Pointer Register */
#define CAN_MOIPR6	(*(__far CAN_MOIPR0_type *) 0xf00050c8u)	/* Message Object 6 Interrupt Pointer Register */
#define CAN_MOIPR60	(*(__far CAN_MOIPR0_type *) 0xf0005788u)	/* Message Object 60 Interrupt Pointer Register */
#define CAN_MOIPR61	(*(__far CAN_MOIPR0_type *) 0xf00057a8u)	/* Message Object 61 Interrupt Pointer Register */
#define CAN_MOIPR62	(*(__far CAN_MOIPR0_type *) 0xf00057c8u)	/* Message Object 62 Interrupt Pointer Register */
#define CAN_MOIPR63	(*(__far CAN_MOIPR0_type *) 0xf00057e8u)	/* Message Object 63 Interrupt Pointer Register */
#define CAN_MOIPR64	(*(__far CAN_MOIPR0_type *) 0xf0005808u)	/* Message Object 64 Interrupt Pointer Register */
#define CAN_MOIPR65	(*(__far CAN_MOIPR0_type *) 0xf0005828u)	/* Message Object 65 Interrupt Pointer Register */
#define CAN_MOIPR66	(*(__far CAN_MOIPR0_type *) 0xf0005848u)	/* Message Object 66 Interrupt Pointer Register */
#define CAN_MOIPR67	(*(__far CAN_MOIPR0_type *) 0xf0005868u)	/* Message Object 67 Interrupt Pointer Register */
#define CAN_MOIPR68	(*(__far CAN_MOIPR0_type *) 0xf0005888u)	/* Message Object 68 Interrupt Pointer Register */
#define CAN_MOIPR69	(*(__far CAN_MOIPR0_type *) 0xf00058a8u)	/* Message Object 69 Interrupt Pointer Register */
#define CAN_MOIPR7	(*(__far CAN_MOIPR0_type *) 0xf00050e8u)	/* Message Object 7 Interrupt Pointer Register */
#define CAN_MOIPR70	(*(__far CAN_MOIPR0_type *) 0xf00058c8u)	/* Message Object 70 Interrupt Pointer Register */
#define CAN_MOIPR71	(*(__far CAN_MOIPR0_type *) 0xf00058e8u)	/* Message Object 71 Interrupt Pointer Register */
#define CAN_MOIPR72	(*(__far CAN_MOIPR0_type *) 0xf0005908u)	/* Message Object 72 Interrupt Pointer Register */
#define CAN_MOIPR73	(*(__far CAN_MOIPR0_type *) 0xf0005928u)	/* Message Object 73 Interrupt Pointer Register */
#define CAN_MOIPR74	(*(__far CAN_MOIPR0_type *) 0xf0005948u)	/* Message Object 74 Interrupt Pointer Register */
#define CAN_MOIPR75	(*(__far CAN_MOIPR0_type *) 0xf0005968u)	/* Message Object 75 Interrupt Pointer Register */
#define CAN_MOIPR76	(*(__far CAN_MOIPR0_type *) 0xf0005988u)	/* Message Object 76 Interrupt Pointer Register */
#define CAN_MOIPR77	(*(__far CAN_MOIPR0_type *) 0xf00059a8u)	/* Message Object 77 Interrupt Pointer Register */
#define CAN_MOIPR78	(*(__far CAN_MOIPR0_type *) 0xf00059c8u)	/* Message Object 78 Interrupt Pointer Register */
#define CAN_MOIPR79	(*(__far CAN_MOIPR0_type *) 0xf00059e8u)	/* Message Object 79 Interrupt Pointer Register */
#define CAN_MOIPR8	(*(__far CAN_MOIPR0_type *) 0xf0005108u)	/* Message Object 8 Interrupt Pointer Register */
#define CAN_MOIPR80	(*(__far CAN_MOIPR0_type *) 0xf0005a08u)	/* Message Object 80 Interrupt Pointer Register */
#define CAN_MOIPR81	(*(__far CAN_MOIPR0_type *) 0xf0005a28u)	/* Message Object 81 Interrupt Pointer Register */
#define CAN_MOIPR82	(*(__far CAN_MOIPR0_type *) 0xf0005a48u)	/* Message Object 82 Interrupt Pointer Register */
#define CAN_MOIPR83	(*(__far CAN_MOIPR0_type *) 0xf0005a68u)	/* Message Object 83 Interrupt Pointer Register */
#define CAN_MOIPR84	(*(__far CAN_MOIPR0_type *) 0xf0005a88u)	/* Message Object 84 Interrupt Pointer Register */
#define CAN_MOIPR85	(*(__far CAN_MOIPR0_type *) 0xf0005aa8u)	/* Message Object 85 Interrupt Pointer Register */
#define CAN_MOIPR86	(*(__far CAN_MOIPR0_type *) 0xf0005ac8u)	/* Message Object 86 Interrupt Pointer Register */
#define CAN_MOIPR87	(*(__far CAN_MOIPR0_type *) 0xf0005ae8u)	/* Message Object 87 Interrupt Pointer Register */
#define CAN_MOIPR88	(*(__far CAN_MOIPR0_type *) 0xf0005b08u)	/* Message Object 88 Interrupt Pointer Register */
#define CAN_MOIPR89	(*(__far CAN_MOIPR0_type *) 0xf0005b28u)	/* Message Object 89 Interrupt Pointer Register */
#define CAN_MOIPR9	(*(__far CAN_MOIPR0_type *) 0xf0005128u)	/* Message Object 9 Interrupt Pointer Register */
#define CAN_MOIPR90	(*(__far CAN_MOIPR0_type *) 0xf0005b48u)	/* Message Object 90 Interrupt Pointer Register */
#define CAN_MOIPR91	(*(__far CAN_MOIPR0_type *) 0xf0005b68u)	/* Message Object 91 Interrupt Pointer Register */
#define CAN_MOIPR92	(*(__far CAN_MOIPR0_type *) 0xf0005b88u)	/* Message Object 92 Interrupt Pointer Register */
#define CAN_MOIPR93	(*(__far CAN_MOIPR0_type *) 0xf0005ba8u)	/* Message Object 93 Interrupt Pointer Register */
#define CAN_MOIPR94	(*(__far CAN_MOIPR0_type *) 0xf0005bc8u)	/* Message Object 94 Interrupt Pointer Register */
#define CAN_MOIPR95	(*(__far CAN_MOIPR0_type *) 0xf0005be8u)	/* Message Object 95 Interrupt Pointer Register */
#define CAN_MOIPR96	(*(__far CAN_MOIPR0_type *) 0xf0005c08u)	/* Message Object 96 Interrupt Pointer Register */
#define CAN_MOIPR97	(*(__far CAN_MOIPR0_type *) 0xf0005c28u)	/* Message Object 97 Interrupt Pointer Register */
#define CAN_MOIPR98	(*(__far CAN_MOIPR0_type *) 0xf0005c48u)	/* Message Object 98 Interrupt Pointer Register */
#define CAN_MOIPR99	(*(__far CAN_MOIPR0_type *) 0xf0005c68u)	/* Message Object 99 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXPND          : 1;	/* Receive Pending */
		/* const */ unsigned int TXPND          : 1;	/* Transmit Pending */
		/* const */ unsigned int RXUPD          : 1;	/* Receive Updating */
		/* const */ unsigned int NEWDAT         : 1;	/* New Data */
		/* const */ unsigned int MSGLST         : 1;	/* Message Lost */
		/* const */ unsigned int MSGVAL         : 1;	/* Message Valid */
		/* const */ unsigned int RTSEL          : 1;	/* Receive/Transmit Selected */
		/* const */ unsigned int RXEN           : 1;	/* Receive Enable */
		/* const */ unsigned int TXRQ           : 1;	/* Transmit Request */
		/* const */ unsigned int TXEN0          : 1;	/* Transmit Enable 0 */
		/* const */ unsigned int TXEN1          : 1;	/* Transmit Enable 1 */
		/* const */ unsigned int DIR            : 1;	/* Message Direction */
		/* const */ unsigned int LIST           : 4;	/* List Allocation */
		/* const */ unsigned int PPREV          : 8;	/* Pointer to Previous Message Object */
		/* const */ unsigned int PNEXT          : 8;	/* Pointer to Next Message Object */
	} B;
	int I;
	unsigned int U;

} CAN_MOSTAT0_type;
#define CAN_MOSTAT0	(*(__far CAN_MOSTAT0_type *) 0xf000501cu)	/* Message Object 0 Status Register */
#define CAN_MOSTAT1	(*(__far CAN_MOSTAT0_type *) 0xf000503cu)	/* Message Object 1 Status Register */
#define CAN_MOSTAT10	(*(__far CAN_MOSTAT0_type *) 0xf000515cu)	/* Message Object 10 Status Register */
#define CAN_MOSTAT100	(*(__far CAN_MOSTAT0_type *) 0xf0005c9cu)	/* Message Object 100 Status Register */
#define CAN_MOSTAT101	(*(__far CAN_MOSTAT0_type *) 0xf0005cbcu)	/* Message Object 101 Status Register */
#define CAN_MOSTAT102	(*(__far CAN_MOSTAT0_type *) 0xf0005cdcu)	/* Message Object 102 Status Register */
#define CAN_MOSTAT103	(*(__far CAN_MOSTAT0_type *) 0xf0005cfcu)	/* Message Object 103 Status Register */
#define CAN_MOSTAT104	(*(__far CAN_MOSTAT0_type *) 0xf0005d1cu)	/* Message Object 104 Status Register */
#define CAN_MOSTAT105	(*(__far CAN_MOSTAT0_type *) 0xf0005d3cu)	/* Message Object 105 Status Register */
#define CAN_MOSTAT106	(*(__far CAN_MOSTAT0_type *) 0xf0005d5cu)	/* Message Object 106 Status Register */
#define CAN_MOSTAT107	(*(__far CAN_MOSTAT0_type *) 0xf0005d7cu)	/* Message Object 107 Status Register */
#define CAN_MOSTAT108	(*(__far CAN_MOSTAT0_type *) 0xf0005d9cu)	/* Message Object 108 Status Register */
#define CAN_MOSTAT109	(*(__far CAN_MOSTAT0_type *) 0xf0005dbcu)	/* Message Object 109 Status Register */
#define CAN_MOSTAT11	(*(__far CAN_MOSTAT0_type *) 0xf000517cu)	/* Message Object 11 Status Register */
#define CAN_MOSTAT110	(*(__far CAN_MOSTAT0_type *) 0xf0005ddcu)	/* Message Object 110 Status Register */
#define CAN_MOSTAT111	(*(__far CAN_MOSTAT0_type *) 0xf0005dfcu)	/* Message Object 111 Status Register */
#define CAN_MOSTAT112	(*(__far CAN_MOSTAT0_type *) 0xf0005e1cu)	/* Message Object 112 Status Register */
#define CAN_MOSTAT113	(*(__far CAN_MOSTAT0_type *) 0xf0005e3cu)	/* Message Object 113 Status Register */
#define CAN_MOSTAT114	(*(__far CAN_MOSTAT0_type *) 0xf0005e5cu)	/* Message Object 114 Status Register */
#define CAN_MOSTAT115	(*(__far CAN_MOSTAT0_type *) 0xf0005e7cu)	/* Message Object 115 Status Register */
#define CAN_MOSTAT116	(*(__far CAN_MOSTAT0_type *) 0xf0005e9cu)	/* Message Object 116 Status Register */
#define CAN_MOSTAT117	(*(__far CAN_MOSTAT0_type *) 0xf0005ebcu)	/* Message Object 117 Status Register */
#define CAN_MOSTAT118	(*(__far CAN_MOSTAT0_type *) 0xf0005edcu)	/* Message Object 118 Status Register */
#define CAN_MOSTAT119	(*(__far CAN_MOSTAT0_type *) 0xf0005efcu)	/* Message Object 119 Status Register */
#define CAN_MOSTAT12	(*(__far CAN_MOSTAT0_type *) 0xf000519cu)	/* Message Object 12 Status Register */
#define CAN_MOSTAT120	(*(__far CAN_MOSTAT0_type *) 0xf0005f1cu)	/* Message Object 120 Status Register */
#define CAN_MOSTAT121	(*(__far CAN_MOSTAT0_type *) 0xf0005f3cu)	/* Message Object 121 Status Register */
#define CAN_MOSTAT122	(*(__far CAN_MOSTAT0_type *) 0xf0005f5cu)	/* Message Object 122 Status Register */
#define CAN_MOSTAT123	(*(__far CAN_MOSTAT0_type *) 0xf0005f7cu)	/* Message Object 123 Status Register */
#define CAN_MOSTAT124	(*(__far CAN_MOSTAT0_type *) 0xf0005f9cu)	/* Message Object 124 Status Register */
#define CAN_MOSTAT125	(*(__far CAN_MOSTAT0_type *) 0xf0005fbcu)	/* Message Object 125 Status Register */
#define CAN_MOSTAT126	(*(__far CAN_MOSTAT0_type *) 0xf0005fdcu)	/* Message Object 126 Status Register */
#define CAN_MOSTAT127	(*(__far CAN_MOSTAT0_type *) 0xf0005ffcu)	/* Message Object 127 Status Register */
#define CAN_MOSTAT13	(*(__far CAN_MOSTAT0_type *) 0xf00051bcu)	/* Message Object 13 Status Register */
#define CAN_MOSTAT14	(*(__far CAN_MOSTAT0_type *) 0xf00051dcu)	/* Message Object 14 Status Register */
#define CAN_MOSTAT15	(*(__far CAN_MOSTAT0_type *) 0xf00051fcu)	/* Message Object 15 Status Register */
#define CAN_MOSTAT16	(*(__far CAN_MOSTAT0_type *) 0xf000521cu)	/* Message Object 16 Status Register */
#define CAN_MOSTAT17	(*(__far CAN_MOSTAT0_type *) 0xf000523cu)	/* Message Object 17 Status Register */
#define CAN_MOSTAT18	(*(__far CAN_MOSTAT0_type *) 0xf000525cu)	/* Message Object 18 Status Register */
#define CAN_MOSTAT19	(*(__far CAN_MOSTAT0_type *) 0xf000527cu)	/* Message Object 19 Status Register */
#define CAN_MOSTAT2	(*(__far CAN_MOSTAT0_type *) 0xf000505cu)	/* Message Object 2 Status Register */
#define CAN_MOSTAT20	(*(__far CAN_MOSTAT0_type *) 0xf000529cu)	/* Message Object 20 Status Register */
#define CAN_MOSTAT21	(*(__far CAN_MOSTAT0_type *) 0xf00052bcu)	/* Message Object 21 Status Register */
#define CAN_MOSTAT22	(*(__far CAN_MOSTAT0_type *) 0xf00052dcu)	/* Message Object 22 Status Register */
#define CAN_MOSTAT23	(*(__far CAN_MOSTAT0_type *) 0xf00052fcu)	/* Message Object 23 Status Register */
#define CAN_MOSTAT24	(*(__far CAN_MOSTAT0_type *) 0xf000531cu)	/* Message Object 24 Status Register */
#define CAN_MOSTAT25	(*(__far CAN_MOSTAT0_type *) 0xf000533cu)	/* Message Object 25 Status Register */
#define CAN_MOSTAT26	(*(__far CAN_MOSTAT0_type *) 0xf000535cu)	/* Message Object 26 Status Register */
#define CAN_MOSTAT27	(*(__far CAN_MOSTAT0_type *) 0xf000537cu)	/* Message Object 27 Status Register */
#define CAN_MOSTAT28	(*(__far CAN_MOSTAT0_type *) 0xf000539cu)	/* Message Object 28 Status Register */
#define CAN_MOSTAT29	(*(__far CAN_MOSTAT0_type *) 0xf00053bcu)	/* Message Object 29 Status Register */
#define CAN_MOSTAT3	(*(__far CAN_MOSTAT0_type *) 0xf000507cu)	/* Message Object 3 Status Register */
#define CAN_MOSTAT30	(*(__far CAN_MOSTAT0_type *) 0xf00053dcu)	/* Message Object 30 Status Register */
#define CAN_MOSTAT31	(*(__far CAN_MOSTAT0_type *) 0xf00053fcu)	/* Message Object 31 Status Register */
#define CAN_MOSTAT32	(*(__far CAN_MOSTAT0_type *) 0xf000541cu)	/* Message Object 32 Status Register */
#define CAN_MOSTAT33	(*(__far CAN_MOSTAT0_type *) 0xf000543cu)	/* Message Object 33 Status Register */
#define CAN_MOSTAT34	(*(__far CAN_MOSTAT0_type *) 0xf000545cu)	/* Message Object 34 Status Register */
#define CAN_MOSTAT35	(*(__far CAN_MOSTAT0_type *) 0xf000547cu)	/* Message Object 35 Status Register */
#define CAN_MOSTAT36	(*(__far CAN_MOSTAT0_type *) 0xf000549cu)	/* Message Object 36 Status Register */
#define CAN_MOSTAT37	(*(__far CAN_MOSTAT0_type *) 0xf00054bcu)	/* Message Object 37 Status Register */
#define CAN_MOSTAT38	(*(__far CAN_MOSTAT0_type *) 0xf00054dcu)	/* Message Object 38 Status Register */
#define CAN_MOSTAT39	(*(__far CAN_MOSTAT0_type *) 0xf00054fcu)	/* Message Object 39 Status Register */
#define CAN_MOSTAT4	(*(__far CAN_MOSTAT0_type *) 0xf000509cu)	/* Message Object 4 Status Register */
#define CAN_MOSTAT40	(*(__far CAN_MOSTAT0_type *) 0xf000551cu)	/* Message Object 40 Status Register */
#define CAN_MOSTAT41	(*(__far CAN_MOSTAT0_type *) 0xf000553cu)	/* Message Object 41 Status Register */
#define CAN_MOSTAT42	(*(__far CAN_MOSTAT0_type *) 0xf000555cu)	/* Message Object 42 Status Register */
#define CAN_MOSTAT43	(*(__far CAN_MOSTAT0_type *) 0xf000557cu)	/* Message Object 43 Status Register */
#define CAN_MOSTAT44	(*(__far CAN_MOSTAT0_type *) 0xf000559cu)	/* Message Object 44 Status Register */
#define CAN_MOSTAT45	(*(__far CAN_MOSTAT0_type *) 0xf00055bcu)	/* Message Object 45 Status Register */
#define CAN_MOSTAT46	(*(__far CAN_MOSTAT0_type *) 0xf00055dcu)	/* Message Object 46 Status Register */
#define CAN_MOSTAT47	(*(__far CAN_MOSTAT0_type *) 0xf00055fcu)	/* Message Object 47 Status Register */
#define CAN_MOSTAT48	(*(__far CAN_MOSTAT0_type *) 0xf000561cu)	/* Message Object 48 Status Register */
#define CAN_MOSTAT49	(*(__far CAN_MOSTAT0_type *) 0xf000563cu)	/* Message Object 49 Status Register */
#define CAN_MOSTAT5	(*(__far CAN_MOSTAT0_type *) 0xf00050bcu)	/* Message Object 5 Status Register */
#define CAN_MOSTAT50	(*(__far CAN_MOSTAT0_type *) 0xf000565cu)	/* Message Object 50 Status Register */
#define CAN_MOSTAT51	(*(__far CAN_MOSTAT0_type *) 0xf000567cu)	/* Message Object 51 Status Register */
#define CAN_MOSTAT52	(*(__far CAN_MOSTAT0_type *) 0xf000569cu)	/* Message Object 52 Status Register */
#define CAN_MOSTAT53	(*(__far CAN_MOSTAT0_type *) 0xf00056bcu)	/* Message Object 53 Status Register */
#define CAN_MOSTAT54	(*(__far CAN_MOSTAT0_type *) 0xf00056dcu)	/* Message Object 54 Status Register */
#define CAN_MOSTAT55	(*(__far CAN_MOSTAT0_type *) 0xf00056fcu)	/* Message Object 55 Status Register */
#define CAN_MOSTAT56	(*(__far CAN_MOSTAT0_type *) 0xf000571cu)	/* Message Object 56 Status Register */
#define CAN_MOSTAT57	(*(__far CAN_MOSTAT0_type *) 0xf000573cu)	/* Message Object 57 Status Register */
#define CAN_MOSTAT58	(*(__far CAN_MOSTAT0_type *) 0xf000575cu)	/* Message Object 58 Status Register */
#define CAN_MOSTAT59	(*(__far CAN_MOSTAT0_type *) 0xf000577cu)	/* Message Object 59 Status Register */
#define CAN_MOSTAT6	(*(__far CAN_MOSTAT0_type *) 0xf00050dcu)	/* Message Object 6 Status Register */
#define CAN_MOSTAT60	(*(__far CAN_MOSTAT0_type *) 0xf000579cu)	/* Message Object 60 Status Register */
#define CAN_MOSTAT61	(*(__far CAN_MOSTAT0_type *) 0xf00057bcu)	/* Message Object 61 Status Register */
#define CAN_MOSTAT62	(*(__far CAN_MOSTAT0_type *) 0xf00057dcu)	/* Message Object 62 Status Register */
#define CAN_MOSTAT63	(*(__far CAN_MOSTAT0_type *) 0xf00057fcu)	/* Message Object 63 Status Register */
#define CAN_MOSTAT64	(*(__far CAN_MOSTAT0_type *) 0xf000581cu)	/* Message Object 64 Status Register */
#define CAN_MOSTAT65	(*(__far CAN_MOSTAT0_type *) 0xf000583cu)	/* Message Object 65 Status Register */
#define CAN_MOSTAT66	(*(__far CAN_MOSTAT0_type *) 0xf000585cu)	/* Message Object 66 Status Register */
#define CAN_MOSTAT67	(*(__far CAN_MOSTAT0_type *) 0xf000587cu)	/* Message Object 67 Status Register */
#define CAN_MOSTAT68	(*(__far CAN_MOSTAT0_type *) 0xf000589cu)	/* Message Object 68 Status Register */
#define CAN_MOSTAT69	(*(__far CAN_MOSTAT0_type *) 0xf00058bcu)	/* Message Object 69 Status Register */
#define CAN_MOSTAT7	(*(__far CAN_MOSTAT0_type *) 0xf00050fcu)	/* Message Object 7 Status Register */
#define CAN_MOSTAT70	(*(__far CAN_MOSTAT0_type *) 0xf00058dcu)	/* Message Object 70 Status Register */
#define CAN_MOSTAT71	(*(__far CAN_MOSTAT0_type *) 0xf00058fcu)	/* Message Object 71 Status Register */
#define CAN_MOSTAT72	(*(__far CAN_MOSTAT0_type *) 0xf000591cu)	/* Message Object 72 Status Register */
#define CAN_MOSTAT73	(*(__far CAN_MOSTAT0_type *) 0xf000593cu)	/* Message Object 73 Status Register */
#define CAN_MOSTAT74	(*(__far CAN_MOSTAT0_type *) 0xf000595cu)	/* Message Object 74 Status Register */
#define CAN_MOSTAT75	(*(__far CAN_MOSTAT0_type *) 0xf000597cu)	/* Message Object 75 Status Register */
#define CAN_MOSTAT76	(*(__far CAN_MOSTAT0_type *) 0xf000599cu)	/* Message Object 76 Status Register */
#define CAN_MOSTAT77	(*(__far CAN_MOSTAT0_type *) 0xf00059bcu)	/* Message Object 77 Status Register */
#define CAN_MOSTAT78	(*(__far CAN_MOSTAT0_type *) 0xf00059dcu)	/* Message Object 78 Status Register */
#define CAN_MOSTAT79	(*(__far CAN_MOSTAT0_type *) 0xf00059fcu)	/* Message Object 79 Status Register */
#define CAN_MOSTAT8	(*(__far CAN_MOSTAT0_type *) 0xf000511cu)	/* Message Object 8 Status Register */
#define CAN_MOSTAT80	(*(__far CAN_MOSTAT0_type *) 0xf0005a1cu)	/* Message Object 80 Status Register */
#define CAN_MOSTAT81	(*(__far CAN_MOSTAT0_type *) 0xf0005a3cu)	/* Message Object 81 Status Register */
#define CAN_MOSTAT82	(*(__far CAN_MOSTAT0_type *) 0xf0005a5cu)	/* Message Object 82 Status Register */
#define CAN_MOSTAT83	(*(__far CAN_MOSTAT0_type *) 0xf0005a7cu)	/* Message Object 83 Status Register */
#define CAN_MOSTAT84	(*(__far CAN_MOSTAT0_type *) 0xf0005a9cu)	/* Message Object 84 Status Register */
#define CAN_MOSTAT85	(*(__far CAN_MOSTAT0_type *) 0xf0005abcu)	/* Message Object 85 Status Register */
#define CAN_MOSTAT86	(*(__far CAN_MOSTAT0_type *) 0xf0005adcu)	/* Message Object 86 Status Register */
#define CAN_MOSTAT87	(*(__far CAN_MOSTAT0_type *) 0xf0005afcu)	/* Message Object 87 Status Register */
#define CAN_MOSTAT88	(*(__far CAN_MOSTAT0_type *) 0xf0005b1cu)	/* Message Object 88 Status Register */
#define CAN_MOSTAT89	(*(__far CAN_MOSTAT0_type *) 0xf0005b3cu)	/* Message Object 89 Status Register */
#define CAN_MOSTAT9	(*(__far CAN_MOSTAT0_type *) 0xf000513cu)	/* Message Object 9 Status Register */
#define CAN_MOSTAT90	(*(__far CAN_MOSTAT0_type *) 0xf0005b5cu)	/* Message Object 90 Status Register */
#define CAN_MOSTAT91	(*(__far CAN_MOSTAT0_type *) 0xf0005b7cu)	/* Message Object 91 Status Register */
#define CAN_MOSTAT92	(*(__far CAN_MOSTAT0_type *) 0xf0005b9cu)	/* Message Object 92 Status Register */
#define CAN_MOSTAT93	(*(__far CAN_MOSTAT0_type *) 0xf0005bbcu)	/* Message Object 93 Status Register */
#define CAN_MOSTAT94	(*(__far CAN_MOSTAT0_type *) 0xf0005bdcu)	/* Message Object 94 Status Register */
#define CAN_MOSTAT95	(*(__far CAN_MOSTAT0_type *) 0xf0005bfcu)	/* Message Object 95 Status Register */
#define CAN_MOSTAT96	(*(__far CAN_MOSTAT0_type *) 0xf0005c1cu)	/* Message Object 96 Status Register */
#define CAN_MOSTAT97	(*(__far CAN_MOSTAT0_type *) 0xf0005c3cu)	/* Message Object 97 Status Register */
#define CAN_MOSTAT98	(*(__far CAN_MOSTAT0_type *) 0xf0005c5cu)	/* Message Object 98 Status Register */
#define CAN_MOSTAT99	(*(__far CAN_MOSTAT0_type *) 0xf0005c7cu)	/* Message Object 99 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;	/* Message Pending Index */
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_MSID0_type;
#define CAN_MSID0	(*(__far CAN_MSID0_type *) 0xf0004180u)	/* Message Index Register 0 */
#define CAN_MSID1	(*(__far CAN_MSID0_type *) 0xf0004184u)	/* Message Index Register 1 */
#define CAN_MSID2	(*(__far CAN_MSID0_type *) 0xf0004188u)	/* Message Index Register 2 */
#define CAN_MSID3	(*(__far CAN_MSID0_type *) 0xf000418cu)	/* Message Index Register 3 */
#define CAN_MSID4	(*(__far CAN_MSID0_type *) 0xf0004190u)	/* Message Index Register 4 */
#define CAN_MSID5	(*(__far CAN_MSID0_type *) 0xf0004194u)	/* Message Index Register 5 */
#define CAN_MSID6	(*(__far CAN_MSID0_type *) 0xf0004198u)	/* Message Index Register 6 */
#define CAN_MSID7	(*(__far CAN_MSID0_type *) 0xf000419cu)	/* Message Index Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int IM             : 32;	/* Message Index Mask */
	} B;
	int I;
	unsigned int U;

} CAN_MSIMASK_type;
#define CAN_MSIMASK	(*(__far CAN_MSIMASK_type *) 0xf00041c0u)	/* Message Index Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;	/* Message Pending */
	} B;
	int I;
	unsigned int U;

} CAN_MSPND0_type;
#define CAN_MSPND0	(*(__far CAN_MSPND0_type *) 0xf0004140u)	/* Message Pending Register 0 */
#define CAN_MSPND1	(*(__far CAN_MSPND0_type *) 0xf0004144u)	/* Message Pending Register 1 */
#define CAN_MSPND2	(*(__far CAN_MSPND0_type *) 0xf0004148u)	/* Message Pending Register 2 */
#define CAN_MSPND3	(*(__far CAN_MSPND0_type *) 0xf000414cu)	/* Message Pending Register 3 */
#define CAN_MSPND4	(*(__far CAN_MSPND0_type *) 0xf0004150u)	/* Message Pending Register 4 */
#define CAN_MSPND5	(*(__far CAN_MSPND0_type *) 0xf0004154u)	/* Message Pending Register 5 */
#define CAN_MSPND6	(*(__far CAN_MSPND0_type *) 0xf0004158u)	/* Message Pending Register 6 */
#define CAN_MSPND7	(*(__far CAN_MSPND0_type *) 0xf000415cu)	/* Message Pending Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;	/* Baud Rate Prescaler */
		unsigned int SJW            : 2;	/* (Re) Synchronization Jump Width */
		unsigned int TSEG1          : 4;	/* Time Segment Before Sample Point */
		unsigned int TSEG2          : 3;	/* Time Segment After Sample Point */
		unsigned int DIV8           : 1;	/* Divide Prescaler Clock by 8 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NBTR0_type;
#define CAN_NBTR0	(*(__far CAN_NBTR0_type *) 0xf0004210u)	/* Node 0 Bit Timing Register */
#define CAN_NBTR1	(*(__far CAN_NBTR0_type *) 0xf0004310u)	/* Node 1 Bit Timing Register */
#define CAN_NBTR2	(*(__far CAN_NBTR0_type *) 0xf0004410u)	/* Node 2 Bit Timing Register */
#define CAN_NBTR3	(*(__far CAN_NBTR0_type *) 0xf0004510u)	/* Node 3 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;	/* Node Initialization */
		unsigned int TRIE           : 1;	/* Transfer Interrupt Enable */
		unsigned int LECIE          : 1;	/* LEC Indicated Error Interrupt Enable */
		unsigned int ALIE           : 1;	/* Alert Interrupt Enable */
		unsigned int CANDIS         : 1;	/* CAN Disable */
		unsigned int                : 1;
		unsigned int CCE            : 1;	/* Configuration Change Enable */
		unsigned int CALM           : 1;	/* CAN Analyze Mode */
		unsigned int SUSEN          : 1;	/* Suspend Enable */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NCR0_type;
#define CAN_NCR0	(*(__far CAN_NCR0_type *) 0xf0004200u)	/* Node 0 Control Register */
#define CAN_NCR1	(*(__far CAN_NCR0_type *) 0xf0004300u)	/* Node 1 Control Register */
#define CAN_NCR2	(*(__far CAN_NCR0_type *) 0xf0004400u)	/* Node 2 Control Register */
#define CAN_NCR3	(*(__far CAN_NCR0_type *) 0xf0004500u)	/* Node 3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;	/* Receive Error Counter */
		unsigned int TEC            : 8;	/* Transmit Error Counter */
		unsigned int EWRNLVL        : 8;	/* Error Warning Level */
		/* const */ unsigned int LETD           : 1;	/* Last Error Transfer Direction */
		/* const */ unsigned int LEINC          : 1;	/* Last Error Increment */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN_NECNT0_type;
#define CAN_NECNT0	(*(__far CAN_NECNT0_type *) 0xf0004214u)	/* Node 0 Error Counter Register */
#define CAN_NECNT1	(*(__far CAN_NECNT0_type *) 0xf0004314u)	/* Node 1 Error Counter Register */
#define CAN_NECNT2	(*(__far CAN_NECNT0_type *) 0xf0004414u)	/* Node 2 Error Counter Register */
#define CAN_NECNT3	(*(__far CAN_NECNT0_type *) 0xf0004514u)	/* Node 3 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;	/* CAN Frame Counter */
		unsigned int CFSEL          : 3;	/* CAN Frame Count Selection */
		unsigned int CFMOD          : 2;	/* CAN Frame Counter Mode */
		unsigned int                : 1;
		unsigned int CFCIE          : 1;	/* CAN Frame Count Interrupt Enable */
		unsigned int CFCOV          : 1;	/* CAN Frame Counter Overflow Flag */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN_NFCR0_type;
#define CAN_NFCR0	(*(__far CAN_NFCR0_type *) 0xf0004218u)	/* Node 0 Frame Counter Register */
#define CAN_NFCR1	(*(__far CAN_NFCR0_type *) 0xf0004318u)	/* Node 1 Frame Counter Register */
#define CAN_NFCR2	(*(__far CAN_NFCR0_type *) 0xf0004418u)	/* Node 2 Frame Counter Register */
#define CAN_NFCR3	(*(__far CAN_NFCR0_type *) 0xf0004518u)	/* Node 3 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;	/* Alert Interrupt Node Pointer */
		unsigned int LECINP         : 4;	/* Last Error Code Interrupt Node Pointer */
		unsigned int TRINP          : 4;	/* Transfer OK Interrupt Node Pointer */
		unsigned int CFCINP         : 4;	/* Frame Counter Interrupt Node Pointer */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_NIPR0_type;
#define CAN_NIPR0	(*(__far CAN_NIPR0_type *) 0xf0004208u)	/* Node 0 Interrupt Pointer Register */
#define CAN_NIPR1	(*(__far CAN_NIPR0_type *) 0xf0004308u)	/* Node 1 Interrupt Pointer Register */
#define CAN_NIPR2	(*(__far CAN_NIPR0_type *) 0xf0004408u)	/* Node 2 Interrupt Pointer Register */
#define CAN_NIPR3	(*(__far CAN_NIPR0_type *) 0xf0004508u)	/* Node 3 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;	/* Receive Select */
		unsigned int                : 5;
		unsigned int LBM            : 1;	/* Loop-Back Mode */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN_NPCR0_type;
#define CAN_NPCR0	(*(__far CAN_NPCR0_type *) 0xf000420cu)	/* Node 0 Port Control Register */
#define CAN_NPCR1	(*(__far CAN_NPCR0_type *) 0xf000430cu)	/* Node 1 Port Control Register */
#define CAN_NPCR2	(*(__far CAN_NPCR0_type *) 0xf000440cu)	/* Node 2 Port Control Register */
#define CAN_NPCR3	(*(__far CAN_NPCR0_type *) 0xf000450cu)	/* Node 3 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;	/* Last Error Code */
		unsigned int TXOK           : 1;	/* Message Transmitted Successfully */
		unsigned int RXOK           : 1;	/* Message Received Successfully */
		unsigned int ALERT          : 1;	/* Alert Warning */
		/* const */ unsigned int EWRN           : 1;	/* Error Warning Status */
		/* const */ unsigned int BOFF           : 1;	/* Bus-off Status */
		unsigned int LLE            : 1;	/* List Length Error */
		unsigned int LOE            : 1;	/* List Object Error */
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Acknowledge */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CAN_NSR0_type;
#define CAN_NSR0	(*(__far CAN_NSR0_type *) 0xf0004204u)	/* Node 0 Status Register */
#define CAN_NSR1	(*(__far CAN_NSR0_type *) 0xf0004304u)	/* Node 1 Status Register */
#define CAN_NSR2	(*(__far CAN_NSR0_type *) 0xf0004404u)	/* Node 2 Status Register */
#define CAN_NSR3	(*(__far CAN_NSR0_type *) 0xf0004504u)	/* Node 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PANCMD         : 8;	/* Panel Command */
		/* const */ unsigned int BUSY           : 1;	/* Panel Busy Flag */
		/* const */ unsigned int RBUSY          : 1;	/* Result Busy Flag */
		unsigned int                : 6;
		unsigned int PANAR1         : 8;	/* Panel Argument 1 */
		unsigned int PANAR2         : 8;	/* Panel Argument 2 */
	} B;
	int I;
	unsigned int U;

} CAN_PANCTR_type;
#define CAN_PANCTR	(*(__far CAN_PANCTR_type *) 0xf00041c4u)	/* Panel Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int REFMFR         : 7;	/* Reference Mark Fraction */
		/* const */ unsigned int REFM           : 16;	/* Reference Mark */
	} B;
	int I;
	unsigned int U;

} CAN_REFMR_type;
#define CAN_REFMR	(*(__far CAN_REFMR_type *) 0xf0004288u)	/* Reference Mark Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INP            : 4;	/* Interrupt Node Pointer */
		/* const */ unsigned int IENTRAF0       : 1;	/* Interrupt Enable if TRAF=0 */
		/* const */ unsigned int IENTRAF1       : 1;	/* Interrupt Enable if TRAF=1 */
		/* const */ unsigned int IENRECF0       : 1;	/* Interrupt Enable if RECF=0 */
		/* const */ unsigned int IENRECF1       : 1;	/* Interrupt Enable if RECF=1 */
		/* const */ unsigned int CHEN           : 1;	/* Check Enable */
		/* const */ unsigned int TREN           : 1;	/* Transmit Enable */
		/* const */ unsigned int ALTMSG         : 2;	/* Alternative Message */
		/* const */ unsigned int ARBM           : 2;	/* Arbitration Mode */
		/* const */ unsigned int GM             : 1;	/* Gap Mode */
		/* const */ unsigned int ICF            : 1;	/* Instruction Collection Finished */
		/* const */ unsigned int RCEV           : 1;	/* Receive Control Entry Valid */
		/* const */ unsigned int TCEV           : 1;	/* Transmit Control Entry Valid */
		/* const */ unsigned int ICEV           : 1;	/* Interrupt Control Entry Valid */
		/* const */ unsigned int ARBV           : 1;	/* Arbitration Entry Valid */
		/* const */ unsigned int TMEV           : 1;	/* Time Mark Entry Valid */
		/* const */ unsigned int RMEV           : 1;	/* Reference Mark Entry Valid */
		/* const */ unsigned int BCEV           : 1;	/* Basic Cycle End Entry Valid */
		/* const */ unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} CAN_SISR_type;
#define CAN_SISR	(*(__far CAN_SISR_type *) 0xf00042f8u)	/* Scheduler Instruction Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN_SRC0_type;
#define CAN_SRC0	(*(__far CAN_SRC0_type *) 0xf00040fcu)	/* CAN Service Request Control Register 0 */
#define CAN_SRC1	(*(__far CAN_SRC0_type *) 0xf00040f8u)	/* CAN Service Request Control Register 1 */
#define CAN_SRC10	(*(__far CAN_SRC0_type *) 0xf00040d4u)	/* CAN Service Request Control Register 10 */
#define CAN_SRC11	(*(__far CAN_SRC0_type *) 0xf00040d0u)	/* CAN Service Request Control Register 11 */
#define CAN_SRC12	(*(__far CAN_SRC0_type *) 0xf00040ccu)	/* CAN Service Request Control Register 12 */
#define CAN_SRC13	(*(__far CAN_SRC0_type *) 0xf00040c8u)	/* CAN Service Request Control Register 13 */
#define CAN_SRC14	(*(__far CAN_SRC0_type *) 0xf00040c4u)	/* CAN Service Request Control Register 14 */
#define CAN_SRC15	(*(__far CAN_SRC0_type *) 0xf00040c0u)	/* CAN Service Request Control Register 15 */
#define CAN_SRC2	(*(__far CAN_SRC0_type *) 0xf00040f4u)	/* CAN Service Request Control Register 2 */
#define CAN_SRC3	(*(__far CAN_SRC0_type *) 0xf00040f0u)	/* CAN Service Request Control Register 3 */
#define CAN_SRC4	(*(__far CAN_SRC0_type *) 0xf00040ecu)	/* CAN Service Request Control Register 4 */
#define CAN_SRC5	(*(__far CAN_SRC0_type *) 0xf00040e8u)	/* CAN Service Request Control Register 5 */
#define CAN_SRC6	(*(__far CAN_SRC0_type *) 0xf00040e4u)	/* CAN Service Request Control Register 6 */
#define CAN_SRC7	(*(__far CAN_SRC0_type *) 0xf00040e0u)	/* CAN Service Request Control Register 7 */
#define CAN_SRC8	(*(__far CAN_SRC0_type *) 0xf00040dcu)	/* CAN Service Request Control Register 8 */
#define CAN_SRC9	(*(__far CAN_SRC0_type *) 0xf00040d8u)	/* CAN Service Request Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STPTR          : 7;	/* Start Pointer */
		/* const */ unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} CAN_STPTR0_type;
#define CAN_STPTR0	(*(__far CAN_STPTR0_type *) 0xf0007ffcu)	/* Scheduler Start Pointer Node 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TMETMV         : 16;	/* Time Mark Value from TME */
		/* const */ unsigned int RCEMSGNR       : 8;	/* Receive Control Entry Message Number */
		/* const */ unsigned int TCEMSGNR       : 8;	/* Transmit Control Entry Message Number */
	} B;
	int I;
	unsigned int U;

} CAN_STSRH_type;
#define CAN_STSRH	(*(__far CAN_STSRH_type *) 0xf00042f4u)	/* Scheduler Timing Status Register High */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RMETMV         : 16;	/* Time Mark Value from RME */
		/* const */ unsigned int BCETMV         : 16;	/* Time Mark Value from BCE */
	} B;
	int I;
	unsigned int U;

} CAN_STSRL_type;
#define CAN_STSRL	(*(__far CAN_STSRL_type *) 0xf00042f0u)	/* Scheduler Timing Status Register Low */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 9;
		/* const */ unsigned int SYNMFR         : 7;	/* Synchronization Mark Fraction */
		/* const */ unsigned int SYNM           : 16;	/* Synchronization Mark */
	} B;
	int I;
	unsigned int U;

} CAN_SYNMR_type;
#define CAN_SYNMR	(*(__far CAN_SYNMR_type *) 0xf0004284u)	/* Synchronization Mark Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IRO            : 7;	/* Initial Reference Offset */
		unsigned int                : 1;
		unsigned int EXPTT          : 8;	/* Expected Transmit Triggers */
		/* const */ unsigned int RTO            : 8;	/* Reference Trigger Offset */
		/* const */ unsigned int TTCNT          : 8;	/* Transmit Trigger Counter */
	} B;
	int I;
	unsigned int U;

} CAN_TTCFGR_type;
#define CAN_TTCFGR	(*(__far CAN_TTCFGR_type *) 0xf00042c4u)	/* Time Trigger Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTM            : 2;	/* Time Trigger Mode */
		unsigned int ETESEL         : 2;	/* External Trigger Event Selection */
		unsigned int ETSSEL         : 3;	/* External Trigger Source Selection */
		unsigned int ETM            : 1;	/* External Trigger Mode */
		unsigned int TTLVL          : 1;	/* Time Trigger Level */
		unsigned int                : 3;
		unsigned int TMPRIO         : 3;	/* Time Master Priority */
		unsigned int                : 1;
		unsigned int CYCLE          : 6;	/* Basic Cycle Number */
		unsigned int                : 2;
		unsigned int TENW           : 4;	/* Transmit Enable Window */
		unsigned int RMDLC          : 4;	/* Reference Message DLC */
	} B;
	int I;
	unsigned int U;

} CAN_TTCR_type;
#define CAN_TTCR	(*(__far CAN_TTCR_type *) 0xf00042c0u)	/* Time Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFGMEL         : 2;	/* Configuration Mode Enter/Leave */
		unsigned int NIGSR          : 2;	/* Next Is Gap Flag Set/Reset */
		unsigned int STE            : 1;	/* Software Trigger Event */
		unsigned int ETREVR         : 1;	/* Reset External Trigger Event */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN_TTFMR_type;
#define CAN_TTFMR	(*(__far CAN_TTFMR_type *) 0xf00042ccu)	/* Time Trigger Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NBCIE          : 2;	/* New Basic Cycle Interrupt Enable */
		unsigned int TENWERIE       : 1;	/* Transmit Enable Window Error Interrupt Enable */
		unsigned int TTERIE         : 1;	/* Transmit Trigger Error Interrupt Enable */
		unsigned int                : 2;
		unsigned int WTEIE          : 1;	/* Watch Trigger Event Interrupt Enable */
		unsigned int AWDIE          : 1;	/* Application Watchdog Interrupt Enable */
		unsigned int ERRSCIE        : 1;	/* Error State Change Interrupt Enable */
		unsigned int MSRCIE         : 1;	/* Master Slave Relation Change Interrupt Enable */
		unsigned int SYNCSCIE       : 1;	/* Synchronization State Change Interrupt Enable */
		unsigned int SEIE           : 1;	/* Scheduler Error Interrupt Enable */
		unsigned int NOTIFIE        : 1;	/* Notification Interrupt Enable */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} CAN_TTIER_type;
#define CAN_TTIER	(*(__far CAN_TTIER_type *) 0xf00042d4u)	/* Time Trigger Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRINP         : 4;	/* Error Interrupt Node Pointer */
		unsigned int NBCINP         : 4;	/* New Basic Cycle Interrupt Node Pointer */
		unsigned int NOTIFINP       : 4;	/* Notification Interrupt Node Pointer */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} CAN_TTINPR_type;
#define CAN_TTINPR	(*(__far CAN_TTINPR_type *) 0xf00042d8u)	/* Time Trigger Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NMC            : 1;	/* New Matrix Cycle */
		unsigned int NBC            : 1;	/* New Basic Cycle */
		unsigned int TENWER         : 1;	/* Transmit Enable Window Error */
		unsigned int TTUF           : 1;	/* Transmit Trigger Underflow */
		unsigned int TTOF           : 1;	/* Transmit Trigger Overflow */
		unsigned int WTE            : 1;	/* Watch Trigger EventThe WTE can be generated only after the first message has been transferred on the bus. */
		unsigned int IWTE           : 1;	/* Init Watch Trigger EventThe IWTE can be generated only until the first message has been transferred on the bus. */
		unsigned int AWDERR         : 1;	/* Application Watchdog Error */
		unsigned int ERRSC          : 1;	/* Error State Change */
		unsigned int MSRC           : 1;	/* Master-Slave Relation Change */
		unsigned int SYNCSC         : 1;	/* Synchronization State Change */
		unsigned int EOS            : 1;	/* End Of Scheduler Entry Flag */
		unsigned int WFE            : 1;	/* Wait For Event Flag */
		unsigned int DISC           : 1;	/* Discontinuity Flag */
		unsigned int SERR1          : 1;	/* Scheduler Error 1 Flag */
		unsigned int SERR2          : 1;	/* Scheduler Error 2 Flag */
		unsigned int CFGERR         : 1;	/* Configuration Error */
		unsigned int TURERR         : 1;	/* TUR Adjust Error */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} CAN_TTIRR_type;
#define CAN_TTIRR	(*(__far CAN_TTIRR_type *) 0xf00042d0u)	/* Time Trigger Interrupt Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ERRS           : 2;	/* Error State */
		/* const */ unsigned int MSR            : 2;	/* Master-Slave Relation */
		/* const */ unsigned int SYNCS          : 2;	/* Synchronization State */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int EFI            : 1;	/* Error Frame Indication */
		/* const */ unsigned int EFF            : 1;	/* Error Frame Flag */
		/* const */ unsigned int REFTRG         : 1;	/* Reference Trigger Flag */
		/* const */ unsigned int ARB            : 1;	/* Arbitration Window Flag */
		/* const */ unsigned int CFGM           : 1;	/* Configuration Mode Flag */
		/* const */ unsigned int TMPC           : 1;	/* Time Master Priority Conflict */
		/* const */ unsigned int TRAF           : 1;	/* Transmission Finished Flag */
		/* const */ unsigned int RECF           : 1;	/* Reception Finished Flag */
		/* const */ unsigned int MSCMIN         : 3;	/* Minimum of MSC Bit Fields */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MSCMAX         : 3;	/* Maximum of MSC Bit Fields */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int NIG            : 1;	/* Next Is Gap */
		/* const */ unsigned int ETR            : 1;	/* External Trigger Request */
		/* const */ unsigned int ETREV          : 1;	/* External Trigger Event */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} CAN_TTSR_type;
#define CAN_TTSR	(*(__far CAN_TTSR_type *) 0xf00042c8u)	/* Time Trigger Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADJEN          : 1;	/* Adjust Enable */
		unsigned int                : 5;
		unsigned int TURADJ         : 10;	/* Time Unit Ratio Adjust */
		/* const */ unsigned int VAL            : 1;	/* Valid */
		unsigned int LTCS           : 1;	/* Local Time Clock Source */
		unsigned int LTDIV          : 3;	/* Local Time Divider */
		unsigned int                : 1;
		/* const */ unsigned int TUR            : 10;	/* TUR */
	} B;
	int I;
	unsigned int U;

} CAN_TURR_type;
#define CAN_TURR	(*(__far CAN_TURR_type *) 0xf0004290u)	/* Time Unit Ratio Register */


/* SENT */
typedef volatile union
{
	struct
	{ 
		unsigned int DIV            : 12;	/* Divider Value */
		unsigned int                : 4;
		/* const */ unsigned int DIVM           : 12;	/* Measured Divider Value */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SENT_CFDR0_type;
#define SENT_CFDR0	(*(__far SENT_CFDR0_type *) 0xf0321104u)	/* Channel Fractional Divider Register 0 */
#define SENT_CFDR1	(*(__far SENT_CFDR0_type *) 0xf0321144u)	/* Channel Fractional Divider Register 1 */
#define SENT_CFDR2	(*(__far SENT_CFDR0_type *) 0xf0321184u)	/* Channel Fractional Divider Register 2 */
#define SENT_CFDR3	(*(__far SENT_CFDR0_type *) 0xf03211c4u)	/* Channel Fractional Divider Register 3 */
#define SENT_CFDR4	(*(__far SENT_CFDR0_type *) 0xf0321204u)	/* Channel Fractional Divider Register 4 */
#define SENT_CFDR5	(*(__far SENT_CFDR0_type *) 0xf0321244u)	/* Channel Fractional Divider Register 5 */
#define SENT_CFDR6	(*(__far SENT_CFDR0_type *) 0xf0321284u)	/* Channel Fractional Divider Register 6 */
#define SENT_CFDR7	(*(__far SENT_CFDR0_type *) 0xf03212c4u)	/* Channel Fractional Divider Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SENT_CLC_type;
#define SENT_CLC	(*(__far SENT_CLC_type *) 0xf0321000u)	/* SENT Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PDIV           : 12;	/* Divider Factor of Pre Divider for Channel x */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SENT_CPDR0_type;
#define SENT_CPDR0	(*(__far SENT_CPDR0_type *) 0xf0321100u)	/* Channel Pre Divider Register 0 */
#define SENT_CPDR1	(*(__far SENT_CPDR0_type *) 0xf0321140u)	/* Channel Pre Divider Register 1 */
#define SENT_CPDR2	(*(__far SENT_CPDR0_type *) 0xf0321180u)	/* Channel Pre Divider Register 2 */
#define SENT_CPDR3	(*(__far SENT_CPDR0_type *) 0xf03211c0u)	/* Channel Pre Divider Register 3 */
#define SENT_CPDR4	(*(__far SENT_CPDR0_type *) 0xf0321200u)	/* Channel Pre Divider Register 4 */
#define SENT_CPDR5	(*(__far SENT_CPDR0_type *) 0xf0321240u)	/* Channel Pre Divider Register 5 */
#define SENT_CPDR6	(*(__far SENT_CPDR0_type *) 0xf0321280u)	/* Channel Pre Divider Register 6 */
#define SENT_CPDR7	(*(__far SENT_CPDR0_type *) 0xf03212c0u)	/* Channel Pre Divider Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int                : 3;
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SENT_FDR_type;
#define SENT_FDR	(*(__far SENT_FDR_type *) 0xf032100cu)	/* SENT Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} SENT_ID_type;
#define SENT_ID	(*(__far SENT_ID_type *) 0xf0321008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 4;	/* Interrupt Node Pointer for Interrupt RSI */
		unsigned int RDI            : 4;	/* Interrupt Node Pointer for Interrupt RDI */
		unsigned int RBI            : 4;	/* Interrupt Node Pointer for Interrupt RBI */
		unsigned int TDI            : 4;	/* Interrupt Node Pointer for Interrupt TDI */
		unsigned int TBI            : 4;	/* Interrupt Node Pointer for Interrupt TBI */
		unsigned int ERRI           : 4;	/* Interrupt Node Pointer for Interrupt FRI, FDI, NNI, NVI, CRCI, WSI, SCRI */
		unsigned int SDI            : 4;	/* Interrupt Node Pointer for Interrupt SDI */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SENT_INP0_type;
#define SENT_INP0	(*(__far SENT_INP0_type *) 0xf0321130u)	/* Interrupt Node Pointer Register 0 */
#define SENT_INP1	(*(__far SENT_INP0_type *) 0xf0321170u)	/* Interrupt Node Pointer Register 1 */
#define SENT_INP2	(*(__far SENT_INP0_type *) 0xf03211b0u)	/* Interrupt Node Pointer Register 2 */
#define SENT_INP3	(*(__far SENT_INP0_type *) 0xf03211f0u)	/* Interrupt Node Pointer Register 3 */
#define SENT_INP4	(*(__far SENT_INP0_type *) 0xf0321230u)	/* Interrupt Node Pointer Register 4 */
#define SENT_INP5	(*(__far SENT_INP0_type *) 0xf0321270u)	/* Interrupt Node Pointer Register 5 */
#define SENT_INP6	(*(__far SENT_INP0_type *) 0xf03212b0u)	/* Interrupt Node Pointer Register 6 */
#define SENT_INP7	(*(__far SENT_INP0_type *) 0xf03212f0u)	/* Interrupt Node Pointer Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Clear Interrupt Request Flag RSI */
		unsigned int RDI            : 1;	/* Clear Interrupt Request Flag RDI */
		unsigned int RBI            : 1;	/* Clear Interrupt Request Flag RBI */
		unsigned int TDI            : 1;	/* Clear Interrupt Request Flag TDI */
		unsigned int TBI            : 1;	/* Clear Interrupt Request Flag TBI */
		unsigned int FRI            : 1;	/* Clear Interrupt Request Flag FRI */
		unsigned int FDI            : 1;	/* Clear Interrupt Request Flag FDI */
		unsigned int NNI            : 1;	/* Clear Interrupt Request Flag NMI */
		unsigned int NVI            : 1;	/* Clear Interrupt Request Flag NVI */
		unsigned int CRCI           : 1;	/* Clear Interrupt Request Flag CRCI */
		unsigned int WSI            : 1;	/* Clear Interrupt Request Flag WSI */
		unsigned int SDI            : 1;	/* Clear Interrupt Request Flag SDI */
		unsigned int SCRI           : 1;	/* Clear Interrupt Request Flag SCRI */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SENT_INTCLR0_type;
#define SENT_INTCLR0	(*(__far SENT_INTCLR0_type *) 0xf0321128u)	/* Interrupt Clear Register 0 */
#define SENT_INTCLR1	(*(__far SENT_INTCLR0_type *) 0xf0321168u)	/* Interrupt Clear Register 1 */
#define SENT_INTCLR2	(*(__far SENT_INTCLR0_type *) 0xf03211a8u)	/* Interrupt Clear Register 2 */
#define SENT_INTCLR3	(*(__far SENT_INTCLR0_type *) 0xf03211e8u)	/* Interrupt Clear Register 3 */
#define SENT_INTCLR4	(*(__far SENT_INTCLR0_type *) 0xf0321228u)	/* Interrupt Clear Register 4 */
#define SENT_INTCLR5	(*(__far SENT_INTCLR0_type *) 0xf0321268u)	/* Interrupt Clear Register 5 */
#define SENT_INTCLR6	(*(__far SENT_INTCLR0_type *) 0xf03212a8u)	/* Interrupt Clear Register 6 */
#define SENT_INTCLR7	(*(__far SENT_INTCLR0_type *) 0xf03212e8u)	/* Interrupt Clear Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Enable Interrupt Request RSI */
		unsigned int RDI            : 1;	/* Enable Interrupt Request RDI */
		unsigned int RBI            : 1;	/* Enable Interrupt Request RBI */
		unsigned int TDI            : 1;	/* Enable Interrupt Request TDI */
		unsigned int TBI            : 1;	/* Enable Interrupt Request TBI */
		unsigned int FRI            : 1;	/* Enable Interrupt Request FRI */
		unsigned int FDI            : 1;	/* Enable Interrupt Request FDI */
		unsigned int NNI            : 1;	/* Enable Interrupt Request NNI */
		unsigned int NVI            : 1;	/* Enable Interrupt Request NVI */
		unsigned int CRCI           : 1;	/* Enable Interrupt Request CRCI */
		unsigned int WSI            : 1;	/* Enable Interrupt Request WSI */
		unsigned int SDI            : 1;	/* Enable Interrupt Request SDI */
		unsigned int SCRI           : 1;	/* Enable Interrupt Request SCRI */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SENT_INTEN0_type;
#define SENT_INTEN0	(*(__far SENT_INTEN0_type *) 0xf032112cu)	/* Interrupt Enable Register 0 */
#define SENT_INTEN1	(*(__far SENT_INTEN0_type *) 0xf032116cu)	/* Interrupt Enable Register 1 */
#define SENT_INTEN2	(*(__far SENT_INTEN0_type *) 0xf03211acu)	/* Interrupt Enable Register 2 */
#define SENT_INTEN3	(*(__far SENT_INTEN0_type *) 0xf03211ecu)	/* Interrupt Enable Register 3 */
#define SENT_INTEN4	(*(__far SENT_INTEN0_type *) 0xf032122cu)	/* Interrupt Enable Register 4 */
#define SENT_INTEN5	(*(__far SENT_INTEN0_type *) 0xf032126cu)	/* Interrupt Enable Register 5 */
#define SENT_INTEN6	(*(__far SENT_INTEN0_type *) 0xf03212acu)	/* Interrupt Enable Register 6 */
#define SENT_INTEN7	(*(__far SENT_INTEN0_type *) 0xf03212ecu)	/* Interrupt Enable Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IPC0           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC1           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC2           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC3           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC4           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC5           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC6           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int IPC7           : 1;	/* Interrupt Pending on Channel y */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SENT_INTOV_type;
#define SENT_INTOV	(*(__far SENT_INTOV_type *) 0xf0321014u)	/* Interrupt Overview Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Set Interrupt Request Flag RSI */
		unsigned int RDI            : 1;	/* Set Interrupt Request Flag RDI */
		unsigned int RBI            : 1;	/* Set Interrupt Request Flag RBI */
		unsigned int TDI            : 1;	/* Set Interrupt Request Flag TDI */
		unsigned int TBI            : 1;	/* Set Interrupt Request Flag TBI */
		unsigned int FRI            : 1;	/* Set Interrupt Request Flag FRI */
		unsigned int FDI            : 1;	/* Set Interrupt Request Flag FDI */
		unsigned int NNI            : 1;	/* Set Interrupt Request Flag NNI */
		unsigned int NVI            : 1;	/* Set Interrupt Request Flag NVI */
		unsigned int CRCI           : 1;	/* Set Interrupt Request Flag CRCI */
		unsigned int WSI            : 1;	/* Set Interrupt Request Flag WSI */
		unsigned int SDI            : 1;	/* Set Interrupt Request Flag SDI */
		unsigned int SCRI           : 1;	/* Set Interrupt Request Flag SCRI */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SENT_INTSET0_type;
#define SENT_INTSET0	(*(__far SENT_INTSET0_type *) 0xf0321124u)	/* Interrupt Set Register 0 */
#define SENT_INTSET1	(*(__far SENT_INTSET0_type *) 0xf0321164u)	/* Interrupt Set Register 1 */
#define SENT_INTSET2	(*(__far SENT_INTSET0_type *) 0xf03211a4u)	/* Interrupt Set Register 2 */
#define SENT_INTSET3	(*(__far SENT_INTSET0_type *) 0xf03211e4u)	/* Interrupt Set Register 3 */
#define SENT_INTSET4	(*(__far SENT_INTSET0_type *) 0xf0321224u)	/* Interrupt Set Register 4 */
#define SENT_INTSET5	(*(__far SENT_INTSET0_type *) 0xf0321264u)	/* Interrupt Set Register 5 */
#define SENT_INTSET6	(*(__far SENT_INTSET0_type *) 0xf03212a4u)	/* Interrupt Set Register 6 */
#define SENT_INTSET7	(*(__far SENT_INTSET0_type *) 0xf03212e4u)	/* Interrupt Set Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RSI            : 1;	/* Receive Success Interrupt Request Flag */
		/* const */ unsigned int RDI            : 1;	/* Receive Data Interrupt Request Flag */
		/* const */ unsigned int RBI            : 1;	/* Receive Buffer Overflow Interrupt Request Flag */
		/* const */ unsigned int TDI            : 1;	/* Transfer Data Interrupt Request Flag */
		/* const */ unsigned int TBI            : 1;	/* Transmit Buffer Underflow Interrupt Request Flag */
		/* const */ unsigned int FRI            : 1;	/* Frequency Range Interrupt Request Flag */
		/* const */ unsigned int FDI            : 1;	/* Frequency Drift Interrupt Request Flag */
		/* const */ unsigned int NNI            : 1;	/* Number of Nibbles Wrong Request Flag */
		/* const */ unsigned int NVI            : 1;	/* Nibbles Value out of Range Request Flag */
		/* const */ unsigned int CRCI           : 1;	/* CRC Error Request Flag */
		/* const */ unsigned int WSI            : 1;	/* Wrong Status and Communication Nibble Error Request Flag */
		/* const */ unsigned int SDI            : 1;	/* Serial Data Receive Interrupt Request Flag */
		/* const */ unsigned int SCRI           : 1;	/* Serial Data CRC Error Request Flag */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SENT_INTSTAT0_type;
#define SENT_INTSTAT0	(*(__far SENT_INTSTAT0_type *) 0xf0321120u)	/* Interrupt Status Register 0 */
#define SENT_INTSTAT1	(*(__far SENT_INTSTAT0_type *) 0xf0321160u)	/* Interrupt Status Register 1 */
#define SENT_INTSTAT2	(*(__far SENT_INTSTAT0_type *) 0xf03211a0u)	/* Interrupt Status Register 2 */
#define SENT_INTSTAT3	(*(__far SENT_INTSTAT0_type *) 0xf03211e0u)	/* Interrupt Status Register 3 */
#define SENT_INTSTAT4	(*(__far SENT_INTSTAT0_type *) 0xf0321220u)	/* Interrupt Status Register 4 */
#define SENT_INTSTAT5	(*(__far SENT_INTSTAT0_type *) 0xf0321260u)	/* Interrupt Status Register 5 */
#define SENT_INTSTAT6	(*(__far SENT_INTSTAT0_type *) 0xf03212a0u)	/* Interrupt Status Register 6 */
#define SENT_INTSTAT7	(*(__far SENT_INTSTAT0_type *) 0xf03212e0u)	/* Interrupt Status Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int ALTI           : 2;	/* Alternate Input Select */
		unsigned int                : 2;
		unsigned int DEPTH          : 4;	/* Digital Glitch Filter Depth */
		unsigned int OIE            : 1;	/* Output Inverter Enable Channel x */
		unsigned int IIE            : 1;	/* Input Inverter Enable Channel x */
		unsigned int                : 2;
		/* const */ unsigned int REG            : 1;	/* Rising Edge Glitch Flag for Channel x */
		/* const */ unsigned int FEG            : 1;	/* Falling Edge Glitch Flag for Channel x */
		unsigned int CREG           : 1;	/* Clear Rising Edge Glitch Flag for Channel x */
		unsigned int CFEG           : 1;	/* Clear Falling Edge Glitch Flag for Channel x */
		unsigned int ETS            : 3;	/* External Trigger Select */
		unsigned int                : 9;
		unsigned int CTR            : 1;	/* Clear Trigger Monitor Flag for Channel x */
		/* const */ unsigned int TRM            : 1;	/* Trigger Monitor Flag for Channel x */
		/* const */ unsigned int RXM            : 1;	/* Receive Monitor for Channel x */
		/* const */ unsigned int TXM            : 1;	/* Transmit Monitor for Channel x */
	} B;
	int I;
	unsigned int U;

} SENT_IOCR0_type;
#define SENT_IOCR0	(*(__far SENT_IOCR0_type *) 0xf0321114u)	/* Input and Output Control Register 0 */
#define SENT_IOCR1	(*(__far SENT_IOCR0_type *) 0xf0321154u)	/* Input and Output Control Register 1 */
#define SENT_IOCR2	(*(__far SENT_IOCR0_type *) 0xf0321194u)	/* Input and Output Control Register 2 */
#define SENT_IOCR3	(*(__far SENT_IOCR0_type *) 0xf03211d4u)	/* Input and Output Control Register 3 */
#define SENT_IOCR4	(*(__far SENT_IOCR0_type *) 0xf0321214u)	/* Input and Output Control Register 4 */
#define SENT_IOCR5	(*(__far SENT_IOCR0_type *) 0xf0321254u)	/* Input and Output Control Register 5 */
#define SENT_IOCR6	(*(__far SENT_IOCR0_type *) 0xf0321294u)	/* Input and Output Control Register 6 */
#define SENT_IOCR7	(*(__far SENT_IOCR0_type *) 0xf03212d4u)	/* Input and Output Control Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int CEN            : 1;	/* Channel Enable */
		unsigned int IEP            : 1;	/* Ignore End Pulse */
		unsigned int ACE            : 1;	/* Alternative CRC Mode Enable */
		unsigned int SNI            : 1;	/* Status Nibble Included in CRC */
		unsigned int SDP            : 1;	/* Serial Data Processing Mode */
		unsigned int SCDIS          : 1;	/* CRC for Serial Data Disabled Mode */
		unsigned int CDIS           : 1;	/* CRC Disabled Mode */
		unsigned int CFC            : 1;	/* Consecutive Frame Check */
		unsigned int FRL            : 8;	/* Frame Length */
		unsigned int CRZ            : 1;	/* CRC with Zero Nibble for Serial Data */
		unsigned int ESF            : 1;	/* Extended Serial Frame Mode */
		unsigned int IDE            : 1;	/* Ignore Drift Error Mode */
		unsigned int SUSEN          : 1;	/* Suspend Enable */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SENT_RCR0_type;
#define SENT_RCR0	(*(__far SENT_RCR0_type *) 0xf0321108u)	/* Receiver Control Register 0 */
#define SENT_RCR1	(*(__far SENT_RCR0_type *) 0xf0321148u)	/* Receiver Control Register 1 */
#define SENT_RCR2	(*(__far SENT_RCR0_type *) 0xf0321188u)	/* Receiver Control Register 2 */
#define SENT_RCR3	(*(__far SENT_RCR0_type *) 0xf03211c8u)	/* Receiver Control Register 3 */
#define SENT_RCR4	(*(__far SENT_RCR0_type *) 0xf0321208u)	/* Receiver Control Register 4 */
#define SENT_RCR5	(*(__far SENT_RCR0_type *) 0xf0321248u)	/* Receiver Control Register 5 */
#define SENT_RCR6	(*(__far SENT_RCR0_type *) 0xf0321288u)	/* Receiver Control Register 6 */
#define SENT_RCR7	(*(__far SENT_RCR0_type *) 0xf03212c8u)	/* Receiver Control Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD0            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD1            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD2            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD3            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD4            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD5            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD6            : 4;	/* Receive Data Nibble y */
		/* const */ unsigned int RD7            : 4;	/* Receive Data Nibble y */
	} B;
	int I;
	unsigned int U;

} SENT_RDR0_type;
#define SENT_RDR0	(*(__far SENT_RDR0_type *) 0xf0321080u)	/* Receive Data Register 0 */
#define SENT_RDR1	(*(__far SENT_RDR0_type *) 0xf0321084u)	/* Receive Data Register 1 */
#define SENT_RDR2	(*(__far SENT_RDR0_type *) 0xf0321088u)	/* Receive Data Register 2 */
#define SENT_RDR3	(*(__far SENT_RDR0_type *) 0xf032108cu)	/* Receive Data Register 3 */
#define SENT_RDR4	(*(__far SENT_RDR0_type *) 0xf0321090u)	/* Receive Data Register 4 */
#define SENT_RDR5	(*(__far SENT_RDR0_type *) 0xf0321094u)	/* Receive Data Register 5 */
#define SENT_RDR6	(*(__far SENT_RDR0_type *) 0xf0321098u)	/* Receive Data Register 6 */
#define SENT_RDR7	(*(__far SENT_RDR0_type *) 0xf032109cu)	/* Receive Data Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRC            : 4;	/* CRC */
		/* const */ unsigned int CST            : 2;	/* Channel Status */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int SCN            : 4;	/* Status and Communication Nibble */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SENT_RSR0_type;
#define SENT_RSR0	(*(__far SENT_RSR0_type *) 0xf032110cu)	/* Receive Status Register 0 */
#define SENT_RSR1	(*(__far SENT_RSR0_type *) 0xf032114cu)	/* Receive Status Register 1 */
#define SENT_RSR2	(*(__far SENT_RSR0_type *) 0xf032118cu)	/* Receive Status Register 2 */
#define SENT_RSR3	(*(__far SENT_RSR0_type *) 0xf03211ccu)	/* Receive Status Register 3 */
#define SENT_RSR4	(*(__far SENT_RSR0_type *) 0xf032120cu)	/* Receive Status Register 4 */
#define SENT_RSR5	(*(__far SENT_RSR0_type *) 0xf032124cu)	/* Receive Status Register 5 */
#define SENT_RSR6	(*(__far SENT_RSR0_type *) 0xf032128cu)	/* Receive Status Register 6 */
#define SENT_RSR7	(*(__far SENT_RSR0_type *) 0xf03212ccu)	/* Receive Status Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int PLEN           : 6;	/* Pulse Length */
		unsigned int TRIG           : 2;	/* Trigger Source and Mode Selection */
		unsigned int DEL            : 6;	/* Delay Length */
		unsigned int BASE           : 1;	/* Time Base */
		/* const */ unsigned int TRQ            : 1;	/* Transfer Request in Progress */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SENT_SCR0_type;
#define SENT_SCR0	(*(__far SENT_SCR0_type *) 0xf0321118u)	/* SPC Control Register 0 */
#define SENT_SCR1	(*(__far SENT_SCR0_type *) 0xf0321158u)	/* SPC Control Register 1 */
#define SENT_SCR2	(*(__far SENT_SCR0_type *) 0xf0321198u)	/* SPC Control Register 2 */
#define SENT_SCR3	(*(__far SENT_SCR0_type *) 0xf03211d8u)	/* SPC Control Register 3 */
#define SENT_SCR4	(*(__far SENT_SCR0_type *) 0xf0321218u)	/* SPC Control Register 4 */
#define SENT_SCR5	(*(__far SENT_SCR0_type *) 0xf0321258u)	/* SPC Control Register 5 */
#define SENT_SCR6	(*(__far SENT_SCR0_type *) 0xf0321298u)	/* SPC Control Register 6 */
#define SENT_SCR7	(*(__far SENT_SCR0_type *) 0xf03212d8u)	/* SPC Control Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SD             : 16;	/* Serial Data */
		/* const */ unsigned int MID            : 8;	/* Message ID */
		/* const */ unsigned int SCRC           : 6;	/* SCRC */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CON            : 1;	/* Configuration bit */
	} B;
	int I;
	unsigned int U;

} SENT_SDS0_type;
#define SENT_SDS0	(*(__far SENT_SDS0_type *) 0xf0321110u)	/* Serial Data and Status Register 0 */
#define SENT_SDS1	(*(__far SENT_SDS0_type *) 0xf0321150u)	/* Serial Data and Status Register 1 */
#define SENT_SDS2	(*(__far SENT_SDS0_type *) 0xf0321190u)	/* Serial Data and Status Register 2 */
#define SENT_SDS3	(*(__far SENT_SDS0_type *) 0xf03211d0u)	/* Serial Data and Status Register 3 */
#define SENT_SDS4	(*(__far SENT_SDS0_type *) 0xf0321210u)	/* Serial Data and Status Register 4 */
#define SENT_SDS5	(*(__far SENT_SDS0_type *) 0xf0321250u)	/* Serial Data and Status Register 5 */
#define SENT_SDS6	(*(__far SENT_SDS0_type *) 0xf0321290u)	/* Serial Data and Status Register 6 */
#define SENT_SDS7	(*(__far SENT_SDS0_type *) 0xf03212d0u)	/* Serial Data and Status Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SENT_SRC0_type;
#define SENT_SRC0	(*(__far SENT_SRC0_type *) 0xf03219fcu)	/* Service Request Control 0 Register */
#define SENT_SRC1	(*(__far SENT_SRC0_type *) 0xf03219f8u)	/* Service Request Control 1 Register */
#define SENT_SRC2	(*(__far SENT_SRC0_type *) 0xf03219f4u)	/* Service Request Control 2 Register */
#define SENT_SRC3	(*(__far SENT_SRC0_type *) 0xf03219f0u)	/* Service Request Control 3 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RDNP0          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP1          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP2          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP3          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP4          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP5          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP6          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
		unsigned int RDNP7          : 3;	/* Receive Data Target Nibble Pointer y */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SENT_VIEW0_type;
#define SENT_VIEW0	(*(__far SENT_VIEW0_type *) 0xf032111cu)	/* Receive Data View Register 0 */
#define SENT_VIEW1	(*(__far SENT_VIEW0_type *) 0xf032115cu)	/* Receive Data View Register 1 */
#define SENT_VIEW2	(*(__far SENT_VIEW0_type *) 0xf032119cu)	/* Receive Data View Register 2 */
#define SENT_VIEW3	(*(__far SENT_VIEW0_type *) 0xf03211dcu)	/* Receive Data View Register 3 */
#define SENT_VIEW4	(*(__far SENT_VIEW0_type *) 0xf032121cu)	/* Receive Data View Register 4 */
#define SENT_VIEW5	(*(__far SENT_VIEW0_type *) 0xf032125cu)	/* Receive Data View Register 5 */
#define SENT_VIEW6	(*(__far SENT_VIEW0_type *) 0xf032129cu)	/* Receive Data View Register 6 */
#define SENT_VIEW7	(*(__far SENT_VIEW0_type *) 0xf03212dcu)	/* Receive Data View Register 7 */


/* ERAY */
typedef volatile union
{
	struct
	{ 
		unsigned int VFRA           : 1;	/* Valid Frame Received on Channel A (vSS!ValidFrameA) */
		unsigned int SEDA           : 1;	/* Syntax Error Detected on Channel A (vSS!SyntaxErrorA) */
		unsigned int CEDA           : 1;	/* Content Error Detected on Channel A (vSS!ContentErrorA) */
		unsigned int CIA            : 1;	/* Communication Indicator Channel A */
		unsigned int SBVA           : 1;	/* Slot Boundary Violation on Channel A (vSS!BViolationA) */
		unsigned int                : 3;
		unsigned int VFRB           : 1;	/* Valid Frame Received on Channel B (vSS!ValidFrameB) */
		unsigned int SEDB           : 1;	/* Syntax Error Detected on Channel B (vSS!SyntaxErrorB) */
		unsigned int CEDB           : 1;	/* Content Error Detected on Channel B (vSS!ContentErrorB) */
		unsigned int CIB            : 1;	/* Communication Indicator Channel B */
		unsigned int SBVB           : 1;	/* Slot Boundary Violation on Channel B (vSS!BViolationB) */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_ACS_type;
#define ERAY_ACS	(*(__far ERAY_ACS_type *) 0xf0010128u)	/* Aggregated Channel Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCFC           : 4;	/* Clock Correction Failed Counter (vClockCorrectionFailed) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ERRM           : 2;	/* Error Mode (vPOC!ErrorMode) */
		/* const */ unsigned int PTAC           : 5;	/* Passive to Active Count (vAllowPassiveToActive) */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_CCEV_type;
#define ERAY_CCEV	(*(__far ERAY_CCEV_type *) 0xf0010104u)	/* Communication Controller Error Vector */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int POCS           : 6;	/* Protocol Operation Control Status */
		/* const */ unsigned int FSI            : 1;	/* Freeze Status Indicator (vPOC!Freeze) */
		/* const */ unsigned int HRQ            : 1;	/* Halt Request (vPOC!CHIHaltRequest) */
		/* const */ unsigned int SLM            : 2;	/* Slot Mode (vPOC!SlotMode) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CSNI           : 1;	/* Coldstart Noise Indicator (vPOC!ColdstartNoise) */
		/* const */ unsigned int CSAI           : 1;	/* Coldstart Abort Indicator */
		/* const */ unsigned int CSI            : 1;	/* Cold Start Inhibit (vColdStartInhibit) */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WSV            : 3;	/* Wakeup Status (vPOC!WakeupStatus) */
		/* const */ unsigned int RCA            : 5;	/* Remaining Coldstart Attempts (vRemainingColdstartAttempts) */
		/* const */ unsigned int PSL            : 6;	/* POC Status Log */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_CCSV_type;
#define ERAY_CCSV	(*(__far ERAY_CCSV_type *) 0xf0010100u)	/* Communication Controller Status Vector */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* 32-bit SCU Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* 32-bit SCU Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* 32-bit SCU Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* External Request Disable */
		unsigned int SBWE           : 1;	/* 32-bit SCU Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 2;
		unsigned int RMC            : 3;	/* Clock Divider in Run Mode */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} ERAY_CLC_type;
#define ERAY_CLC	(*(__far ERAY_CLC_type *) 0xf0010000u)	/* ERAY Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DAY            : 8;	/* Design Time Stamp, Day */
		/* const */ unsigned int MON            : 8;	/* Design Time Stamp, Month */
		/* const */ unsigned int YEAR           : 4;	/* Design Time Stamp, Year */
		/* const */ unsigned int SUBSTEP        : 4;	/* Sub-Step of Core Release */
		/* const */ unsigned int STEP           : 4;	/* Step of Core Release */
		/* const */ unsigned int REL            : 4;	/* Core Release */
	} B;
	int I;
	unsigned int U;

} ERAY_CREL_type;
#define ERAY_CREL	(*(__far ERAY_CREL_type *) 0xf00103f0u)	/* Core Release Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INT0           : 1;	/* CIF Timeout Service Request Status */
		unsigned int OEN            : 1;	/* Enable auto delay scheme for Output Buffer Control Register (OBCR) */
		unsigned int IEN            : 1;	/* Enable auto delay scheme for Input Buffer Control Register (IBCR) */
		/* const */ unsigned int IBFS           : 1;	/* Input Buffer Status Register */
		unsigned int IBF1PAG        : 1;	/* Input Buffer 1 Page Select Register */
		unsigned int                : 2;
		unsigned int IBF2PAG        : 1;	/* Input Buffer 2 Page Select Register */
		unsigned int                : 2;
		unsigned int RISA           : 2;	/* Receive Input Select Channel A */
		unsigned int RISB           : 2;	/* Receive Input Select Channel B */
		unsigned int STPWTS         : 2;	/* Stop Watch Trigger Input Select */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_CUST1_type;
#define ERAY_CUST1	(*(__far ERAY_CUST1_type *) 0xf0010004u)	/* Busy and Input Buffer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TO             : 32;	/* CIF Timeout Reload Value */
	} B;
	int I;
	unsigned int U;

} ERAY_CUST3_type;
#define ERAY_CUST3	(*(__far ERAY_CUST3_type *) 0xf001000cu)	/* Customer Interface Timeout Counter */

typedef volatile union
{
	struct
	{ 
		unsigned int DEDMEN         : 1;	/* Double Bit Error Detection for Message Buffer (MBF) RAM Enable/Test Disable */
		unsigned int DEDT1EN        : 1;	/* Double Bit Error Detection for Transfer Buffer 1 (TBF1) RAMs Enable/Test Disable */
		unsigned int DEDT2EN        : 1;	/* Double Bit Error Detection for Transfer Buffer 2 (TBF2) RAMs Enable/Test Disable */
		unsigned int DEDO1EN        : 1;	/* Double Bit Error Detection for Output Buffer 1 (OBF1) RAM Enable/Test Disable */
		unsigned int DEDO2EN        : 1;	/* Double Bit Error Detection for Output Buffer 2(OBF2) RAM Enable/Test Disable */
		unsigned int DEDI1EN        : 1;	/* Double Bit Error Detection for Input Buffer 1 (IBF1) RAM Enable/Test Disable */
		unsigned int DEDI2EN        : 1;	/* Double Bit Error Detection for Input Buffer 2 (IBF2) RAM Enable/Test Disable */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ERAY_DEDCON_type;
#define ERAY_DEDCON	(*(__far ERAY_DEDCON_type *) 0xf0010808u)	/* DED Control */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ECC            : 7;	/* Error Correction Data of the last accessed RAM address */
		/* const */ unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ERAY_ECCR_type;
#define ERAY_ECCR	(*(__far ERAY_ECCR_type *) 0xf001080cu)	/* ECC Data Read Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECC            : 7;	/* Error Correction Data written with next RAM address written next */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ERAY_ECCW_type;
#define ERAY_ECCW	(*(__far ERAY_ECCW_type *) 0xf0010810u)	/* ECC Data Write Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCE          : 1;	/* POC Error Mode Changed Service Request Enable */
		unsigned int CNAE           : 1;	/* Command Not Accepted Service Request Enable */
		unsigned int SFBME          : 1;	/* SYNC Frames Below Minimum Service Request Enable */
		unsigned int SFOE           : 1;	/* SYNC Frame Overflow Service Request Enable */
		unsigned int CCFE           : 1;	/* Clock Correction Failure Service Request Enable */
		unsigned int CCLE           : 1;	/* CHI Command Locked Service Request Enable */
		unsigned int EERRE          : 1;	/* ECC Error Service Request Enable */
		unsigned int RFOE           : 1;	/* Receive FIFO Overrun Service Request Enable */
		unsigned int EFAE           : 1;	/* Empty FIFO Access Service Request Enable */
		unsigned int IIBAE          : 1;	/* Illegal Input Buffer Access Service Request Enable */
		unsigned int IOBAE          : 1;	/* Illegal Output Buffer Access Service Request Enable */
		unsigned int MHFE           : 1;	/* Message Handler Constraints Flag Service Request Enable */
		unsigned int                : 4;
		unsigned int EDAE           : 1;	/* Error Detected on Channel A Service Request Enable */
		unsigned int LTVAE          : 1;	/* Latest Transmit Violation Channel A Service Request Enable */
		unsigned int TABAE          : 1;	/* Transmission Across Boundary Channel A Service Request Enable */
		unsigned int                : 5;
		unsigned int EDBE           : 1;	/* Error Detected on Channel B Service Request Enable */
		unsigned int LTVBE          : 1;	/* Latest Transmit Violation Channel B Service Request Enable */
		unsigned int TABBE          : 1;	/* Transmission Across Boundary Channel B Service Request Enable */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIER_type;
#define ERAY_EIER	(*(__far ERAY_EIER_type *) 0xf0010034u)	/* Error Service Request Enable Reset */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCE          : 1;	/* POC Error Mode Changed Service Request Enable */
		unsigned int CNAE           : 1;	/* Command Not Accepted Service Request Enable */
		unsigned int SFBME          : 1;	/* SYNC Frames Below Minimum Service Request Enable */
		unsigned int SFOE           : 1;	/* SYNC Frame Overflow Service Request Enable */
		unsigned int CCFE           : 1;	/* Clock Correction Failure Service Request Enable */
		unsigned int CCLE           : 1;	/* CHI Command Locked Service Request Enable */
		unsigned int EERRE          : 1;	/* ECC Error Service Request Enable */
		unsigned int RFOE           : 1;	/* Receive FIFO Overrun Service Request Enable */
		unsigned int EFAE           : 1;	/* Empty FIFO Access Service Request Enable */
		unsigned int IIBAE          : 1;	/* Illegal Input Buffer Access Service Request Enable */
		unsigned int IOBAE          : 1;	/* Illegal Output Buffer Access Service Request Enable */
		unsigned int MHFE           : 1;	/* Message Handler Constraints Flag Service Request Enable */
		unsigned int                : 4;
		unsigned int EDAE           : 1;	/* Error Detected on Channel A Service Request Enable */
		unsigned int LTVAE          : 1;	/* Latest Transmit Violation Channel A Service Request Enable */
		unsigned int TABAE          : 1;	/* Transmission Across Boundary Channel A Service Request Enable */
		unsigned int                : 5;
		unsigned int EDBE           : 1;	/* Error Detected on Channel B Service Request Enable */
		unsigned int LTVBE          : 1;	/* Latest Transmit Violation Channel B Service Request Enable */
		unsigned int TABBE          : 1;	/* Transmission Across Boundary Channel B Service Request Enable */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIES_type;
#define ERAY_EIES	(*(__far ERAY_EIES_type *) 0xf0010030u)	/* Error Service Request Enable Set */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCL          : 1;	/* POC Error Mode Changed Service Request Line */
		unsigned int CNAL           : 1;	/* Command Not Accepted Service Request Line */
		unsigned int SFBML          : 1;	/* SYNC Frames Below Minimum Service Request Line */
		unsigned int SFOL           : 1;	/* SYNC Frame Overflow Service Request Line */
		unsigned int CCFL           : 1;	/* Clock Correction Failure Service Request Line */
		unsigned int CCLL           : 1;	/* CHI Command Locked Service Request Line */
		unsigned int EERRL          : 1;	/* ECC Error Service Request Line */
		unsigned int RFOL           : 1;	/* Receive FIFO Overrun Service Request Line */
		unsigned int EFAL           : 1;	/* Empty FIFO Access Service Request Line */
		unsigned int IIBAL          : 1;	/* Illegal Input Buffer Access Service Request Line */
		unsigned int IOBAL          : 1;	/* Illegal Output Buffer Access Service Request Line */
		unsigned int MHFL           : 1;	/* Message Handler Constrains Flag Service Request Line */
		unsigned int                : 4;
		unsigned int EDAL           : 1;	/* Error Detected on Channel A Service Request Line */
		unsigned int LTVAL          : 1;	/* Latest Transmit Violation Channel A Service Request Line */
		unsigned int TABAL          : 1;	/* Transmission Across Boundary Channel A Service Request Line */
		unsigned int                : 5;
		unsigned int EDBL           : 1;	/* Error Detected on Channel B Service Request Line */
		unsigned int LTVBL          : 1;	/* Latest Transmit Violation Channel B Service Request Line */
		unsigned int TABBL          : 1;	/* Transmission Across Boundary Channel A Service Request Line */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EILS_type;
#define ERAY_EILS	(*(__far ERAY_EILS_type *) 0xf0010028u)	/* Error Service Request Line Select */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMC           : 1;	/* POC Error Mode Changed */
		unsigned int CNA            : 1;	/* Command Not Accepted */
		unsigned int SFBM           : 1;	/* SYNC Frames Below Minimum */
		unsigned int SFO            : 1;	/* SYNC Frame Overflow */
		unsigned int CCF            : 1;	/* Clock Correction Failure */
		unsigned int CCL            : 1;	/* CHI Command Locked */
		/* const */ unsigned int EERR           : 1;	/* ECC Error */
		/* const */ unsigned int RFO            : 1;	/* Receive FIFO Overrun */
		unsigned int EFA            : 1;	/* Empty FIFO Access */
		unsigned int IIBA           : 1;	/* Illegal Input Buffer Access */
		unsigned int IOBA           : 1;	/* Illegal Output Buffer Access */
		unsigned int MHF            : 1;	/* Message Handler Constraints Flag */
		unsigned int                : 4;
		unsigned int EDA            : 1;	/* Error Detected on Channel A */
		unsigned int LTVA           : 1;	/* Latest Transmit Violation Channel A */
		unsigned int TABA           : 1;	/* Transmission Across Boundary Channel A */
		unsigned int                : 5;
		unsigned int EDB            : 1;	/* Error Detected on Channel B */
		unsigned int LTVB           : 1;	/* Latest Transmit Violation Channel B */
		unsigned int TABB           : 1;	/* Transmission Across Boundary Channel B */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIR_type;
#define ERAY_EIR	(*(__far ERAY_EIR_type *) 0xf0010020u)	/* Error Service Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ETV            : 32;	/* Endianness Test Value */
	} B;
	int I;
	unsigned int U;

} ERAY_ENDN_type;
#define ERAY_ENDN	(*(__far ERAY_ENDN_type *) 0xf00103f4u)	/* Endian Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EID            : 10;	/* Even Sync ID (vsSyncIDListA,B even) */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RXEA           : 1;	/* Received/Configured Even Sync ID on Channel A */
		/* const */ unsigned int RXEB           : 1;	/* Received/Configured Even Sync ID on Channel B */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_ESID01_type;
#define ERAY_ESID01	(*(__far ERAY_ESID01_type *) 0xf0010130u)	/* Even Sync ID Symbol Window 01 */
#define ERAY_ESID02	(*(__far ERAY_ESID01_type *) 0xf0010134u)	/* Even Sync ID Symbol Window 02 */
#define ERAY_ESID03	(*(__far ERAY_ESID01_type *) 0xf0010138u)	/* Even Sync ID Symbol Window 03 */
#define ERAY_ESID04	(*(__far ERAY_ESID01_type *) 0xf001013cu)	/* Even Sync ID Symbol Window 04 */
#define ERAY_ESID05	(*(__far ERAY_ESID01_type *) 0xf0010140u)	/* Even Sync ID Symbol Window 05 */
#define ERAY_ESID06	(*(__far ERAY_ESID01_type *) 0xf0010144u)	/* Even Sync ID Symbol Window 06 */
#define ERAY_ESID07	(*(__far ERAY_ESID01_type *) 0xf0010148u)	/* Even Sync ID Symbol Window 07 */
#define ERAY_ESID08	(*(__far ERAY_ESID01_type *) 0xf001014cu)	/* Even Sync ID Symbol Window 08 */
#define ERAY_ESID09	(*(__far ERAY_ESID01_type *) 0xf0010150u)	/* Even Sync ID Symbol Window 09 */
#define ERAY_ESID10	(*(__far ERAY_ESID01_type *) 0xf0010154u)	/* Even Sync ID Symbol Window 10 */
#define ERAY_ESID11	(*(__far ERAY_ESID01_type *) 0xf0010158u)	/* Even Sync ID Symbol Window 11 */
#define ERAY_ESID12	(*(__far ERAY_ESID01_type *) 0xf001015cu)	/* Even Sync ID Symbol Window 12 */
#define ERAY_ESID13	(*(__far ERAY_ESID01_type *) 0xf0010160u)	/* Even Sync ID Symbol Window 13 */
#define ERAY_ESID14	(*(__far ERAY_ESID01_type *) 0xf0010164u)	/* Even Sync ID Symbol Window 14 */
#define ERAY_ESID15	(*(__far ERAY_ESID01_type *) 0xf0010168u)	/* Even Sync ID Symbol Window 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int CL             : 8;	/* Critical Level */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ERAY_FCL_type;
#define ERAY_FCL	(*(__far ERAY_FCL_type *) 0xf001030cu)	/* FIFO Critical Level */

typedef volatile union
{
	struct
	{ 
		unsigned int CH             : 2;	/* Channel Filter */
		unsigned int FID            : 11;	/* Frame ID Filter */
		unsigned int                : 3;
		unsigned int CYF            : 7;	/* Cycle Counter Filter */
		unsigned int RSS            : 1;	/* Reject in Static Segment */
		unsigned int RNF            : 1;	/* Reject NULL Frames */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} ERAY_FRF_type;
#define ERAY_FRF	(*(__far ERAY_FRF_type *) 0xf0010304u)	/* FIFO Rejection Filter */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int MFID           : 11;	/* Mask Frame ID Filter */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_FRFM_type;
#define ERAY_FRFM	(*(__far ERAY_FRFM_type *) 0xf0010308u)	/* FIFO Rejection Filter Mask */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RFNE           : 1;	/* Receive FIFO Not Empty */
		/* const */ unsigned int RFCL           : 1;	/* Receive FIFO Critical Level */
		/* const */ unsigned int RFO            : 1;	/* Receive FIFO Overrun */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int RFFL           : 8;	/* Receive FIFO Fill Level */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_FSR_type;
#define ERAY_FSR	(*(__far ERAY_FSR_type *) 0xf0010318u)	/* FIFO Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int UT             : 20;	/* Microtick per Cycle (pMicroPerCycle)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC01_type;
#define ERAY_GTUC01	(*(__far ERAY_GTUC01_type *) 0xf00100a0u)	/* GTU Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MPC            : 14;	/* Macrotick Per Cycle (gMacroPerCycle)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 2;
		unsigned int SNM            : 4;	/* Sync Node Max (gSyncNodeMax) */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC02_type;
#define ERAY_GTUC02	(*(__far ERAY_GTUC02_type *) 0xf00100a4u)	/* GTU Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int UIOA           : 8;	/* Microtick Initial Offset Channel AThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pMicroInitialOffset[A]) */
		unsigned int UIOB           : 8;	/* Microtick Initial Offset Channel B (pMicroInitialOffset[B]) */
		unsigned int MIOA           : 7;	/* Macrotick Initial Offset Channel A (gMacroInitialOffset[A]) */
		unsigned int                : 1;
		unsigned int MIOB           : 7;	/* Macrotick Initial Offset Channel B (gMacroInitialOffset[B]) */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC03_type;
#define ERAY_GTUC03	(*(__far ERAY_GTUC03_type *) 0xf00100a8u)	/* GTU Configuration Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int NIT            : 14;	/* Network Idle Time Start This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (gMacroPerCycle - gdNIT - 1) */
		unsigned int                : 2;
		unsigned int OCS            : 14;	/* Offset Correction Start (gOffsetCorrectionStart - 1) */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC04_type;
#define ERAY_GTUC04	(*(__far ERAY_GTUC04_type *) 0xf00100acu)	/* GTU Configuration Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCA            : 8;	/* Delay Compensation Channel AThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pDelayCompensation[A]) */
		unsigned int DCB            : 8;	/* Delay Compensation Channel B (pDelayCompensation[B]) */
		unsigned int CDD            : 5;	/* Cluster Drift Damping (pClusterDriftDamping) */
		unsigned int                : 3;
		unsigned int DEC            : 8;	/* Decoding Correction (pDecodingCorrection) */
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC05_type;
#define ERAY_GTUC05	(*(__far ERAY_GTUC05_type *) 0xf00100b0u)	/* GTU Configuration Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASR            : 11;	/* Accepted Startup RangeThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pdAcceptedStartupRange) */
		unsigned int                : 5;
		unsigned int MOD            : 11;	/* Maximum Oscillator Drift (pdMaxDrift) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC06_type;
#define ERAY_GTUC06	(*(__far ERAY_GTUC06_type *) 0xf00100b4u)	/* GTU Configuration Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int SSL            : 10;	/* Static Slot Length (gdStaticSlot)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 6;
		unsigned int NSS            : 10;	/* Number of Static Slots (gNumberOfStaticSlots) */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC07_type;
#define ERAY_GTUC07	(*(__far ERAY_GTUC07_type *) 0xf00100b8u)	/* GTU Configuration Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSL            : 6;	/* Minislot Length (gdMinislot)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 10;
		unsigned int NMS            : 13;	/* Number of Minislots (gNumberOfMinislots) */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC08_type;
#define ERAY_GTUC08	(*(__far ERAY_GTUC08_type *) 0xf00100bcu)	/* GTU Configuration Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int APO            : 6;	/* Action Point Offset (gdActionPointOffset)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 2;
		unsigned int MAPO           : 5;	/* Minislot Action Point Offset (gdMinislotActionPointOffset) */
		unsigned int                : 3;
		unsigned int DSI            : 2;	/* Dynamic Slot Idle Phase (gdDynamicSlotIdlePhase) */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC09_type;
#define ERAY_GTUC09	(*(__far ERAY_GTUC09_type *) 0xf00100c0u)	/* GTU Configuration Register 9 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOC            : 14;	/* Maximum Offset CorrectionThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pOffsetCorrectionOut) */
		unsigned int                : 2;
		unsigned int MRC            : 11;	/* Maximum Rate Correction (pRateCorrectionOut) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC10_type;
#define ERAY_GTUC10	(*(__far ERAY_GTUC10_type *) 0xf00100c4u)	/* GTU Configuration Register 10 */

typedef volatile union
{
	struct
	{ 
		unsigned int EOCC           : 2;	/* External Offset Correction Control (pExternOffsetControl) */
		unsigned int                : 6;
		unsigned int ERCC           : 2;	/* External Rate Correction Control (pExternRateControl) */
		unsigned int                : 6;
		unsigned int EOC            : 3;	/* External Offset CorrectionThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pExternOffsetCorrection) */
		unsigned int                : 5;
		unsigned int ERC            : 3;	/* External Rate Correction (pExternRateCorrection) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC11_type;
#define ERAY_GTUC11	(*(__far ERAY_GTUC11_type *) 0xf00100c8u)	/* GTU Configuration Register 11 */

typedef volatile union
{
	struct
	{ 
		unsigned int LHSH           : 1;	/* Load Header Section Host */
		unsigned int LDSH           : 1;	/* Load Data Section Host */
		unsigned int STXRH          : 1;	/* Set Transmission Request Host */
		unsigned int                : 13;
		/* const */ unsigned int LHSS           : 1;	/* Load Header Section Shadow */
		/* const */ unsigned int LDSS           : 1;	/* Load Data Section Shadow */
		/* const */ unsigned int STXRS          : 1;	/* Transmission Request Shadow */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} ERAY_IBCM_type;
#define ERAY_IBCM	(*(__far ERAY_IBCM_type *) 0xf0010510u)	/* Input Buffer Command Mask */

typedef volatile union
{
	struct
	{ 
		unsigned int IBRH           : 7;	/* Input Buffer Request Host */
		unsigned int                : 8;
		/* const */ unsigned int IBSYH          : 1;	/* Input Buffer Busy Host */
		/* const */ unsigned int IBRS           : 7;	/* Input Buffer Request Shadow */
		unsigned int                : 8;
		/* const */ unsigned int IBSYS          : 1;	/* Input Buffer Busy Shadow */
	} B;
	int I;
	unsigned int U;

} ERAY_IBCR_type;
#define ERAY_IBCR	(*(__far ERAY_IBCR_type *) 0xf0010514u)	/* Input Buffer Command Request */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_IBUSYSRC_type;
#define ERAY_IBUSYSRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103c8u)	/* Input Buffer Busy Service Request Control Register */
#define ERAY_INT0SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103ecu)	/* Interrupt 0 Service Request Control Register */
#define ERAY_INT1SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103e8u)	/* Interrupt 1 Service Request Control Register */
#define ERAY_MBSC0SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103d4u)	/* Message Buffer Status Changed 0 Service Request Control Register */
#define ERAY_MBSC1SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103d0u)	/* Message Buffer Status Changed 1 Service Request Control Register */
#define ERAY_NDAT0SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103dcu)	/* New Data 0 Service Request Control Register */
#define ERAY_NDAT1SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103d8u)	/* New Data 1 Service Request Control Register */
#define ERAY_OBUSYSRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103ccu)	/* Output Buffer Busy Service Request Control Register */
#define ERAY_TINT0SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103e4u)	/* Timer Interrupt 0 Service Request Control Register */
#define ERAY_TINT1SRC	(*(__far ERAY_IBUSYSRC_type *) 0xf00103e0u)	/* Timer Interrupt 1 Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} ERAY_ID_type;
#define ERAY_ID	(*(__far ERAY_ID_type *) 0xf0010008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EINT0          : 1;	/* Enable Service Request Line 0 (INT0SRC) */
		unsigned int EINT1          : 1;	/* Enable Service Request Line 1 (INT1SRC) */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ERAY_ILE_type;
#define ERAY_ILE	(*(__far ERAY_ILE_type *) 0xf0010040u)	/* Service Request Line Enable */

typedef volatile union
{
	struct
	{ 
		unsigned int CLK            : 8;	/* Configuration Lock Key */
		unsigned int TMK            : 8;	/* Test Mode Key */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_LCK_type;
#define ERAY_LCK	(*(__far ERAY_LCK_type *) 0xf001001cu)	/* Lock Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LDTA           : 11;	/* Last Dynamic Transmission Channel A */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int LDTB           : 11;	/* Last Dynamic Transmission Channel B */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_LDTS_type;
#define ERAY_LDTS	(*(__far ERAY_LDTS_type *) 0xf0010314u)	/* Last Dynamic Transmit Slot */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VFRA           : 1;	/* Valid Frame Received on Channel A (vSS!ValidFrameA) */
		/* const */ unsigned int VFRB           : 1;	/* Valid Frame Received on Channel B (vSS!ValidFrameB) */
		/* const */ unsigned int SEOA           : 1;	/* Syntax Error Observed on Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SEOB           : 1;	/* Syntax Error Observed on Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int CEOA           : 1;	/* Content Error Observed on Channel A (vSS!ContentErrorA) */
		/* const */ unsigned int CEOB           : 1;	/* Content Error Observed on Channel B (vSS!ContentErrorB) */
		/* const */ unsigned int SVOA           : 1;	/* Slot Boundary Violation Observed on Channel A (vSS!BViolationA) */
		/* const */ unsigned int SVOB           : 1;	/* Slot Boundary Violation Observed on Channel B (vSS!BViolationB) */
		/* const */ unsigned int TCIA           : 1;	/* Transmission Conflict Indication Channel A (vSS!TxConflictA) */
		/* const */ unsigned int TCIB           : 1;	/* Transmission Conflict Indication Channel B (vSS!TxConflictB) */
		/* const */ unsigned int ESA            : 1;	/* Empty Slot Channel A */
		/* const */ unsigned int ESB            : 1;	/* Empty Slot Channel B */
		/* const */ unsigned int MLST           : 1;	/* Message Lost */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FTA            : 1;	/* Frame Transmitted on Channel A */
		/* const */ unsigned int FTB            : 1;	/* Frame Transmitted on Channel B */
		/* const */ unsigned int CCS            : 6;	/* Cycle Count Status */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RCIS           : 1;	/* Received on Channel Indicator Status (vSS!Channel) */
		/* const */ unsigned int SFIS           : 1;	/* Startup Frame Indicator Status (vRF!Header!SuFIndicator) */
		/* const */ unsigned int SYNS           : 1;	/* SYNC Frame Indicator Status (vRF!Header!SyFIndicator) */
		/* const */ unsigned int NFIS           : 1;	/* NULL Frame Indicator Status (vRF!Header!NFIndicator) */
		/* const */ unsigned int PPIS           : 1;	/* Payload Preamble Indictor Status (vRF!Header!PPIndicator) */
		/* const */ unsigned int RESS           : 1;	/* Reserved Bit Status (vRF!Header!Reserved) */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_MBS_type;
#define ERAY_MBS	(*(__far ERAY_MBS_type *) 0xf001070cu)	/* Message Buffer Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC0           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC1           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC2           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC3           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC4           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC5           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC6           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC7           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC8           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC9           : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC10          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC11          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC12          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC13          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC14          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC15          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC16          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC17          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC18          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC19          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC20          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC21          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC22          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC23          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC24          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC25          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC26          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC27          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC28          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC29          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC30          : 1;	/* Message Buffer Status Changed n (n=0-31) */
		/* const */ unsigned int MBC31          : 1;	/* Message Buffer Status Changed n (n=0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC1_type;
#define ERAY_MBSC1	(*(__far ERAY_MBSC1_type *) 0xf0010340u)	/* Message Buffer Status Changed 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC32          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC33          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC34          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC35          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC36          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC37          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC38          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC39          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC40          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC41          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC42          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC43          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC44          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC45          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC46          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC47          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC48          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC49          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC50          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC51          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC52          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC53          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC54          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC55          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC56          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC57          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC58          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC59          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC60          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC61          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC62          : 1;	/* Message Buffer Status Changed n (n=32-63) */
		/* const */ unsigned int MBC63          : 1;	/* Message Buffer Status Changed n (n=32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC2_type;
#define ERAY_MBSC2	(*(__far ERAY_MBSC2_type *) 0xf0010344u)	/* Message Buffer Status Changed 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC64          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC65          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC66          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC67          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC68          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC69          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC70          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC71          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC72          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC73          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC74          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC75          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC76          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC77          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC78          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC79          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC80          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC81          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC82          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC83          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC84          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC85          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC86          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC87          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC88          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC89          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC90          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC91          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC92          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC93          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC94          : 1;	/* Message Buffer Status Changed n (n=64-95) */
		/* const */ unsigned int MBC95          : 1;	/* Message Buffer Status Changed n (n=64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC3_type;
#define ERAY_MBSC3	(*(__far ERAY_MBSC3_type *) 0xf0010348u)	/* Message Buffer Status Changed 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC96          : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC97          : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC98          : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC99          : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC100         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC101         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC102         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC103         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC104         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC105         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC106         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC107         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC108         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC109         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC110         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC111         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC112         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC113         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC114         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC115         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC116         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC117         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC118         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC119         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC120         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC121         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC122         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC123         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC124         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC125         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC126         : 1;	/* Message Buffer Status Changed n (n=96-127) */
		/* const */ unsigned int MBC127         : 1;	/* Message Buffer Status Changed n (n=96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC4_type;
#define ERAY_MBSC4	(*(__far ERAY_MBSC4_type *) 0xf001034cu)	/* Message Buffer Status Changed 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SFDL           : 7;	/* Static Frame Data Length (gPayloadLengthStatic)This bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! */
		unsigned int                : 9;
		unsigned int SLT            : 13;	/* Start of Latest Transmit (pLatestTx) */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDC_type;
#define ERAY_MHDC	(*(__far ERAY_MHDC_type *) 0xf0010098u)	/* MHD Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SNUA           : 1;	/* Status Not Updated Channel A */
		unsigned int SNUB           : 1;	/* Status Not Updated Channel B */
		unsigned int FNFA           : 1;	/* Find Sequence Not Finished Channel A */
		unsigned int FNFB           : 1;	/* Find Sequence Not Finished Channel B */
		unsigned int TBFA           : 1;	/* Transient Buffer Access Failure A */
		unsigned int TBFB           : 1;	/* Transient Buffer Access Failure B */
		unsigned int TNSA           : 1;	/* Transmission Not Started Channel A */
		unsigned int TNSB           : 1;	/* Transmission Not Started Channel B */
		unsigned int WAHP           : 1;	/* Write Attempt to Header Partition */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDF_type;
#define ERAY_MHDF	(*(__far ERAY_MHDF_type *) 0xf001031cu)	/* Message Handler Constraints Flags */

typedef volatile union
{
	struct
	{ 
		unsigned int EIBF           : 1;	/* ECC Error Input Buffer RAM 1,2 */
		unsigned int EOBF           : 1;	/* ECC Error Output Buffer RAM 1,2 */
		unsigned int EMR            : 1;	/* ECC Error Message RAM */
		unsigned int ETBF1          : 1;	/* ECC Error Transient Buffer RAM A */
		unsigned int ETBF2          : 1;	/* ECC Error Transient Buffer RAM B */
		unsigned int FMBD           : 1;	/* Faulty Message Buffer Detected */
		unsigned int MFMB           : 1;	/* Multiple Faulty Message Buffers detected */
		/* const */ unsigned int CRAM           : 1;	/* Clear all internal RAM?s */
		/* const */ unsigned int FMB            : 7;	/* Faulty Message Buffer */
		unsigned int                : 1;
		/* const */ unsigned int MBT            : 7;	/* Message Buffer Transmitted */
		unsigned int                : 1;
		/* const */ unsigned int MBU            : 7;	/* Message Buffer Updated */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDS_type;
#define ERAY_MHDS	(*(__far ERAY_MHDS_type *) 0xf0010310u)	/* Message Handler Status */

typedef volatile union
{
	struct
	{ 
		unsigned int FDB            : 8;	/* First Dynamic Buffer */
		unsigned int FFB            : 8;	/* First Buffer of FIFO */
		unsigned int LCB            : 8;	/* Last Configured Buffer */
		unsigned int SEC            : 2;
		unsigned int SPLM           : 1;
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_MRC_type;
#define ERAY_MRC	(*(__far ERAY_MRC_type *) 0xf0010300u)	/* Message RAM Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP0          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP1          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP2          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP3          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP4          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP5          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP6          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP7          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP8          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP9          : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP10         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP11         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP12         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP13         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP14         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP15         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP16         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP17         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP18         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP19         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP20         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP21         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP22         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP23         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP24         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP25         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP26         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP27         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP28         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP29         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP30         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
		unsigned int MSIP31         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC1_type;
#define ERAY_MSIC1	(*(__far ERAY_MSIC1_type *) 0xf00103b8u)	/* Message Buffer Status Changed Interrupt Control 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MSIP32         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP33         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP34         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP35         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP36         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP37         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP38         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP39         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP40         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP41         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP42         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP43         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP44         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP45         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP46         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP47         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP48         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP49         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP50         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP51         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP52         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP53         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP54         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP55         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP56         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP57         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP58         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP59         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP60         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP61         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP62         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
		/* const */ unsigned int MSIP63         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC2_type;
#define ERAY_MSIC2	(*(__far ERAY_MSIC2_type *) 0xf00103bcu)	/* Message Buffer Status Changed Interrupt Control 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP64         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP65         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP66         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP67         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP68         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP69         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP70         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP71         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP72         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP73         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP74         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP75         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP76         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP77         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP78         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP79         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP80         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP81         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP82         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP83         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP84         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP85         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP86         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP87         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP88         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP89         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP90         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP91         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP92         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP93         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP94         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
		unsigned int MSIP95         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC3_type;
#define ERAY_MSIC3	(*(__far ERAY_MSIC3_type *) 0xf00103c0u)	/* Message Buffer Status Changed Interrupt Control 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP96         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP97         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP98         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP99         : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP100        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP101        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP102        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP103        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP104        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP105        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP106        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP107        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP108        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP109        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP110        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP111        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP112        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP113        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP114        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP115        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP116        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP117        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP118        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP119        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP120        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP121        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP122        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP123        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP124        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP125        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP126        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
		unsigned int MSIP127        : 1;	/* Message Buffer Status Changed Interrupt Pointern (n=96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC4_type;
#define ERAY_MSIC4	(*(__far ERAY_MSIC4_type *) 0xf00103c4u)	/* Message Buffer Status Changed Interrupt Control 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MTV            : 14;	/* Macrotick Value (vMacrotick) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CCV            : 6;	/* Cycle Counter Value (vCycleCounter) */
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} ERAY_MTCCV_type;
#define ERAY_MTCCV	(*(__far ERAY_MTCCV_type *) 0xf0010114u)	/* Macrotick and Cycle Counter Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND0            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND1            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND2            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND3            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND4            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND5            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND6            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND7            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND8            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND9            : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND10           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND11           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND12           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND13           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND14           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND15           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND16           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND17           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND18           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND19           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND20           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND21           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND22           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND23           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND24           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND25           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND26           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND27           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND28           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND29           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND30           : 1;	/* New Data n (n=0-31) */
		/* const */ unsigned int ND31           : 1;	/* New Data n (n=0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT1_type;
#define ERAY_NDAT1	(*(__far ERAY_NDAT1_type *) 0xf0010330u)	/* New Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND32           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND33           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND34           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND35           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND36           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND37           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND38           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND39           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND40           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND41           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND42           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND43           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND44           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND45           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND46           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND47           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND48           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND49           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND50           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND51           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND52           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND53           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND54           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND55           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND56           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND57           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND58           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND59           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND60           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND61           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND62           : 1;	/* New Data n (n=32-63) */
		/* const */ unsigned int ND63           : 1;	/* New Data n (n=32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT2_type;
#define ERAY_NDAT2	(*(__far ERAY_NDAT2_type *) 0xf0010334u)	/* New Data Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND64           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND65           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND66           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND67           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND68           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND69           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND70           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND71           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND72           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND73           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND74           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND75           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND76           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND77           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND78           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND79           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND80           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND81           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND82           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND83           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND84           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND85           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND86           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND87           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND88           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND89           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND90           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND91           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND92           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND93           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND94           : 1;	/* New Data n (n=64-95) */
		/* const */ unsigned int ND95           : 1;	/* New Data n (n=64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT3_type;
#define ERAY_NDAT3	(*(__far ERAY_NDAT3_type *) 0xf0010338u)	/* New Data Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND96           : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND97           : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND98           : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND99           : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND100          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND101          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND102          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND103          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND104          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND105          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND106          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND107          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND108          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND109          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND110          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND111          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND112          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND113          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND114          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND115          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND116          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND117          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND118          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND119          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND120          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND121          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND122          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND123          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND124          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND125          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND126          : 1;	/* New Data n (n=96-127) */
		/* const */ unsigned int ND127          : 1;	/* New Data n (n=96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT4_type;
#define ERAY_NDAT4	(*(__far ERAY_NDAT4_type *) 0xf001033cu)	/* New Data Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP0          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP1          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP2          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP3          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP4          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP5          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP6          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP7          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP8          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP9          : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP10         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP11         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP12         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP13         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP14         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP15         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP16         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP17         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP18         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP19         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP20         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP21         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP22         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP23         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP24         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP25         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP26         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP27         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP28         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP29         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP30         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
		unsigned int NDIP31         : 1;	/* New Data Interrupt Pointer n (n=0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC1_type;
#define ERAY_NDIC1	(*(__far ERAY_NDIC1_type *) 0xf00103a8u)	/* New Data Interrupt Control 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP32         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP33         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP34         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP35         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP36         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP37         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP38         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP39         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP40         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP41         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP42         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP43         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP44         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP45         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP46         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP47         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP48         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP49         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP50         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP51         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP52         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP53         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP54         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP55         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP56         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP57         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP58         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP59         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP60         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP61         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP62         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
		unsigned int NDIP63         : 1;	/* New Data Interrupt Pointer n (n=32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC2_type;
#define ERAY_NDIC2	(*(__far ERAY_NDIC2_type *) 0xf00103acu)	/* New Data Interrupt Control 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP64         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP65         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP66         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP67         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP68         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP69         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP70         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP71         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP72         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP73         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP74         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP75         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP76         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP77         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP78         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP79         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP80         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP81         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP82         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP83         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP84         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP85         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP86         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP87         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP88         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP89         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP90         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP91         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP92         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP93         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP94         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
		unsigned int NDIP95         : 1;	/* New Data Interrupt Pointer n (n=64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC3_type;
#define ERAY_NDIC3	(*(__far ERAY_NDIC3_type *) 0xf00103b0u)	/* New Data Interrupt Control 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP96         : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP97         : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP98         : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP99         : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP100        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP101        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP102        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP103        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP104        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP105        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP106        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP107        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP108        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP109        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP110        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP111        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP112        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP113        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP114        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP115        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP116        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP117        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP118        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP119        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP120        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP121        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP122        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP123        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP124        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP125        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP126        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
		unsigned int NDIP127        : 1;	/* New Data Interrupt Pointer n (n=96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC4_type;
#define ERAY_NDIC4	(*(__far ERAY_NDIC4_type *) 0xf00103b4u)	/* New Data Interrupt Control 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int NML            : 4;	/* Network Management Vector LengthThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (gNetworkManagementVectorLength) */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ERAY_NEMC_type;
#define ERAY_NEMC	(*(__far ERAY_NEMC_type *) 0xf001008cu)	/* NEM Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NM             : 32;	/* Network Management Vector */
	} B;
	int I;
	unsigned int U;

} ERAY_NMV1_type;
#define ERAY_NMV1	(*(__far ERAY_NMV1_type *) 0xf00101b0u)	/* Network Management Vector 1 */
#define ERAY_NMV2	(*(__far ERAY_NMV1_type *) 0xf00101b4u)	/* Network Management Vector 2 */
#define ERAY_NMV3	(*(__far ERAY_NMV1_type *) 0xf00101b8u)	/* Network Management Vector 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RHSS           : 1;	/* Read Header Section Shadow */
		unsigned int RDSS           : 1;	/* Read Data Section Shadow */
		unsigned int                : 14;
		/* const */ unsigned int RHSH           : 1;	/* Read Header Section Host */
		/* const */ unsigned int RDSH           : 1;	/* Read Data Section Host */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} ERAY_OBCM_type;
#define ERAY_OBCM	(*(__far ERAY_OBCM_type *) 0xf0010710u)	/* Output Buffer Command Mask */

typedef volatile union
{
	struct
	{ 
		unsigned int OBRS           : 7;	/* Output Buffer Request Shadow */
		unsigned int                : 1;
		unsigned int VIEW           : 1;	/* View Shadow Buffer */
		unsigned int REQ            : 1;	/* Request Message RAM Transfer */
		unsigned int                : 5;
		/* const */ unsigned int OBSYS          : 1;	/* Output Buffer Busy Shadow */
		/* const */ unsigned int OBRH           : 7;	/* Output Buffer Request Host */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} ERAY_OBCR_type;
#define ERAY_OBCR	(*(__far ERAY_OBCR_type *) 0xf0010714u)	/* Output Buffer Command Request */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OCV            : 19;	/* Offset Correction Value (vOffsetCorrection) */
		/* const */ unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} ERAY_OCV_type;
#define ERAY_OCV	(*(__far ERAY_OCV_type *) 0xf001011cu)	/* Offset Correction Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OID            : 10;	/* Odd Sync ID (vsSyncIDListA,B odd) */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RXOA           : 1;	/* Received Odd Sync ID on Channel A */
		/* const */ unsigned int RXOB           : 1;	/* Received Odd Sync ID on Channel B */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_OSID01_type;
#define ERAY_OSID01	(*(__far ERAY_OSID01_type *) 0xf0010170u)	/* Odd Sync ID Symbol Window 01 */
#define ERAY_OSID02	(*(__far ERAY_OSID01_type *) 0xf0010174u)	/* Odd Sync ID Symbol Window 02 */
#define ERAY_OSID03	(*(__far ERAY_OSID01_type *) 0xf0010178u)	/* Odd Sync ID Symbol Window 03 */
#define ERAY_OSID04	(*(__far ERAY_OSID01_type *) 0xf001017cu)	/* Odd Sync ID Symbol Window 04 */
#define ERAY_OSID05	(*(__far ERAY_OSID01_type *) 0xf0010180u)	/* Odd Sync ID Symbol Window 05 */
#define ERAY_OSID06	(*(__far ERAY_OSID01_type *) 0xf0010184u)	/* Odd Sync ID Symbol Window 06 */
#define ERAY_OSID07	(*(__far ERAY_OSID01_type *) 0xf0010188u)	/* Odd Sync ID Symbol Window 07 */
#define ERAY_OSID08	(*(__far ERAY_OSID01_type *) 0xf001018cu)	/* Odd Sync ID Symbol Window 08 */
#define ERAY_OSID09	(*(__far ERAY_OSID01_type *) 0xf0010190u)	/* Odd Sync ID Symbol Window 09 */
#define ERAY_OSID10	(*(__far ERAY_OSID01_type *) 0xf0010194u)	/* Odd Sync ID Symbol Window 10 */
#define ERAY_OSID11	(*(__far ERAY_OSID01_type *) 0xf0010198u)	/* Odd Sync ID Symbol Window 11 */
#define ERAY_OSID12	(*(__far ERAY_OSID01_type *) 0xf001019cu)	/* Odd Sync ID Symbol Window 12 */
#define ERAY_OSID13	(*(__far ERAY_OSID01_type *) 0xf00101a0u)	/* Odd Sync ID Symbol Window 13 */
#define ERAY_OSID14	(*(__far ERAY_OSID01_type *) 0xf00101a4u)	/* Odd Sync ID Symbol Window 14 */
#define ERAY_OSID15	(*(__far ERAY_OSID01_type *) 0xf00101a8u)	/* Odd Sync ID Symbol Window 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int TSST           : 4;	/* Transmission Start Sequence TransmitterThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (gdTSSTransmitter) */
		unsigned int CASM           : 7;	/* Collision Avoidance Symbol Maximum(gdCASRxLowMax) */
		unsigned int                : 1;
		unsigned int SPP            : 2;	/* Strobe Point Position */
		unsigned int BRP            : 2;	/* Baud Rate Prescaler(gdSampleClockPeriod, pSamplePerMicrotick) */
		unsigned int RXW            : 9;	/* Wakeup Symbol Receive Window Length (gdWakeupSymbolRxWindow) */
		unsigned int                : 1;
		unsigned int RWP            : 6;	/* Repetitions of Tx Wakeup Pattern (pWakeupPattern) */
	} B;
	int I;
	unsigned int U;

} ERAY_PRTC1_type;
#define ERAY_PRTC1	(*(__far ERAY_PRTC1_type *) 0xf0010090u)	/* PRT Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RXI            : 6;	/* Wakeup Symbol Receive IdleThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (gdWakeupSymbolRxIdle) */
		unsigned int                : 2;
		unsigned int RXL            : 6;	/* Wakeup Symbol Receive Low(gdWakeupSymbolRxLow) */
		unsigned int                : 2;
		unsigned int TXI            : 8;	/* Wakeup Symbol Transmit Idle (gdWakeupSymbolTxIdle) */
		unsigned int TXL            : 6;	/* Wakeup Symbol Transmit Low (gdWakeupSymbolTxLow) */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_PRTC2_type;
#define ERAY_PRTC2	(*(__far ERAY_PRTC2_type *) 0xf0010094u)	/* PRT Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RCV            : 12;	/* Rate Correction Value (vRateCorrection) */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ERAY_RCV_type;
#define ERAY_RCV	(*(__far ERAY_RCV_type *) 0xf0010118u)	/* Rate Correction Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MDRB0          : 8;	/* 32-Bit Word nn, Byte 0 */
		/* const */ unsigned int MDRB1          : 8;	/* 32-Bit Word nn, Byte 1 */
		/* const */ unsigned int MDRB2          : 8;	/* 32-Bit Word nn, Byte 2 */
		/* const */ unsigned int MDRB3          : 8;	/* 32-Bit Word nn, Byte 3 */
	} B;
	int I;
	unsigned int U;

} ERAY_RDDS01_type;
#define ERAY_RDDS01	(*(__far ERAY_RDDS01_type *) 0xf0010600u)	/* Read Data Section 01 */
#define ERAY_RDDS02	(*(__far ERAY_RDDS01_type *) 0xf0010604u)	/* Read Data Section 02 */
#define ERAY_RDDS03	(*(__far ERAY_RDDS01_type *) 0xf0010608u)	/* Read Data Section 03 */
#define ERAY_RDDS04	(*(__far ERAY_RDDS01_type *) 0xf001060cu)	/* Read Data Section 04 */
#define ERAY_RDDS05	(*(__far ERAY_RDDS01_type *) 0xf0010610u)	/* Read Data Section 05 */
#define ERAY_RDDS06	(*(__far ERAY_RDDS01_type *) 0xf0010614u)	/* Read Data Section 06 */
#define ERAY_RDDS07	(*(__far ERAY_RDDS01_type *) 0xf0010618u)	/* Read Data Section 07 */
#define ERAY_RDDS08	(*(__far ERAY_RDDS01_type *) 0xf001061cu)	/* Read Data Section 08 */
#define ERAY_RDDS09	(*(__far ERAY_RDDS01_type *) 0xf0010620u)	/* Read Data Section 09 */
#define ERAY_RDDS10	(*(__far ERAY_RDDS01_type *) 0xf0010624u)	/* Read Data Section 10 */
#define ERAY_RDDS11	(*(__far ERAY_RDDS01_type *) 0xf0010628u)	/* Read Data Section 11 */
#define ERAY_RDDS12	(*(__far ERAY_RDDS01_type *) 0xf001062cu)	/* Read Data Section 12 */
#define ERAY_RDDS13	(*(__far ERAY_RDDS01_type *) 0xf0010630u)	/* Read Data Section 13 */
#define ERAY_RDDS14	(*(__far ERAY_RDDS01_type *) 0xf0010634u)	/* Read Data Section 14 */
#define ERAY_RDDS15	(*(__far ERAY_RDDS01_type *) 0xf0010638u)	/* Read Data Section 15 */
#define ERAY_RDDS16	(*(__far ERAY_RDDS01_type *) 0xf001063cu)	/* Read Data Section 16 */
#define ERAY_RDDS17	(*(__far ERAY_RDDS01_type *) 0xf0010640u)	/* Read Data Section 17 */
#define ERAY_RDDS18	(*(__far ERAY_RDDS01_type *) 0xf0010644u)	/* Read Data Section 18 */
#define ERAY_RDDS19	(*(__far ERAY_RDDS01_type *) 0xf0010648u)	/* Read Data Section 19 */
#define ERAY_RDDS20	(*(__far ERAY_RDDS01_type *) 0xf001064cu)	/* Read Data Section 20 */
#define ERAY_RDDS21	(*(__far ERAY_RDDS01_type *) 0xf0010650u)	/* Read Data Section 21 */
#define ERAY_RDDS22	(*(__far ERAY_RDDS01_type *) 0xf0010654u)	/* Read Data Section 22 */
#define ERAY_RDDS23	(*(__far ERAY_RDDS01_type *) 0xf0010658u)	/* Read Data Section 23 */
#define ERAY_RDDS24	(*(__far ERAY_RDDS01_type *) 0xf001065cu)	/* Read Data Section 24 */
#define ERAY_RDDS25	(*(__far ERAY_RDDS01_type *) 0xf0010660u)	/* Read Data Section 25 */
#define ERAY_RDDS26	(*(__far ERAY_RDDS01_type *) 0xf0010664u)	/* Read Data Section 26 */
#define ERAY_RDDS27	(*(__far ERAY_RDDS01_type *) 0xf0010668u)	/* Read Data Section 27 */
#define ERAY_RDDS28	(*(__far ERAY_RDDS01_type *) 0xf001066cu)	/* Read Data Section 28 */
#define ERAY_RDDS29	(*(__far ERAY_RDDS01_type *) 0xf0010670u)	/* Read Data Section 29 */
#define ERAY_RDDS30	(*(__far ERAY_RDDS01_type *) 0xf0010674u)	/* Read Data Section 30 */
#define ERAY_RDDS31	(*(__far ERAY_RDDS01_type *) 0xf0010678u)	/* Read Data Section 31 */
#define ERAY_RDDS32	(*(__far ERAY_RDDS01_type *) 0xf001067cu)	/* Read Data Section 32 */
#define ERAY_RDDS33	(*(__far ERAY_RDDS01_type *) 0xf0010680u)	/* Read Data Section 33 */
#define ERAY_RDDS34	(*(__far ERAY_RDDS01_type *) 0xf0010684u)	/* Read Data Section 34 */
#define ERAY_RDDS35	(*(__far ERAY_RDDS01_type *) 0xf0010688u)	/* Read Data Section 35 */
#define ERAY_RDDS36	(*(__far ERAY_RDDS01_type *) 0xf001068cu)	/* Read Data Section 36 */
#define ERAY_RDDS37	(*(__far ERAY_RDDS01_type *) 0xf0010690u)	/* Read Data Section 37 */
#define ERAY_RDDS38	(*(__far ERAY_RDDS01_type *) 0xf0010694u)	/* Read Data Section 38 */
#define ERAY_RDDS39	(*(__far ERAY_RDDS01_type *) 0xf0010698u)	/* Read Data Section 39 */
#define ERAY_RDDS40	(*(__far ERAY_RDDS01_type *) 0xf001069cu)	/* Read Data Section 40 */
#define ERAY_RDDS41	(*(__far ERAY_RDDS01_type *) 0xf00106a0u)	/* Read Data Section 41 */
#define ERAY_RDDS42	(*(__far ERAY_RDDS01_type *) 0xf00106a4u)	/* Read Data Section 42 */
#define ERAY_RDDS43	(*(__far ERAY_RDDS01_type *) 0xf00106a8u)	/* Read Data Section 43 */
#define ERAY_RDDS44	(*(__far ERAY_RDDS01_type *) 0xf00106acu)	/* Read Data Section 44 */
#define ERAY_RDDS45	(*(__far ERAY_RDDS01_type *) 0xf00106b0u)	/* Read Data Section 45 */
#define ERAY_RDDS46	(*(__far ERAY_RDDS01_type *) 0xf00106b4u)	/* Read Data Section 46 */
#define ERAY_RDDS47	(*(__far ERAY_RDDS01_type *) 0xf00106b8u)	/* Read Data Section 47 */
#define ERAY_RDDS48	(*(__far ERAY_RDDS01_type *) 0xf00106bcu)	/* Read Data Section 48 */
#define ERAY_RDDS49	(*(__far ERAY_RDDS01_type *) 0xf00106c0u)	/* Read Data Section 49 */
#define ERAY_RDDS50	(*(__far ERAY_RDDS01_type *) 0xf00106c4u)	/* Read Data Section 50 */
#define ERAY_RDDS51	(*(__far ERAY_RDDS01_type *) 0xf00106c8u)	/* Read Data Section 51 */
#define ERAY_RDDS52	(*(__far ERAY_RDDS01_type *) 0xf00106ccu)	/* Read Data Section 52 */
#define ERAY_RDDS53	(*(__far ERAY_RDDS01_type *) 0xf00106d0u)	/* Read Data Section 53 */
#define ERAY_RDDS54	(*(__far ERAY_RDDS01_type *) 0xf00106d4u)	/* Read Data Section 54 */
#define ERAY_RDDS55	(*(__far ERAY_RDDS01_type *) 0xf00106d8u)	/* Read Data Section 55 */
#define ERAY_RDDS56	(*(__far ERAY_RDDS01_type *) 0xf00106dcu)	/* Read Data Section 56 */
#define ERAY_RDDS57	(*(__far ERAY_RDDS01_type *) 0xf00106e0u)	/* Read Data Section 57 */
#define ERAY_RDDS58	(*(__far ERAY_RDDS01_type *) 0xf00106e4u)	/* Read Data Section 58 */
#define ERAY_RDDS59	(*(__far ERAY_RDDS01_type *) 0xf00106e8u)	/* Read Data Section 59 */
#define ERAY_RDDS60	(*(__far ERAY_RDDS01_type *) 0xf00106ecu)	/* Read Data Section 60 */
#define ERAY_RDDS61	(*(__far ERAY_RDDS01_type *) 0xf00106f0u)	/* Read Data Section 61 */
#define ERAY_RDDS62	(*(__far ERAY_RDDS01_type *) 0xf00106f4u)	/* Read Data Section 62 */
#define ERAY_RDDS63	(*(__far ERAY_RDDS01_type *) 0xf00106f8u)	/* Read Data Section 63 */
#define ERAY_RDDS64	(*(__far ERAY_RDDS01_type *) 0xf00106fcu)	/* Read Data Section 64 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FID            : 11;	/* Frame ID */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int CYC            : 7;	/* Cycle Code */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHA            : 1;	/* Channel Filter Control A */
		/* const */ unsigned int CHB            : 1;	/* Channel Filter Control B */
		/* const */ unsigned int CFG            : 1;	/* Message Buffer Direction Configuration Bit */
		/* const */ unsigned int PPIT           : 1;	/* Payload Preamble Indicator Transmit */
		/* const */ unsigned int TXM            : 1;	/* Transmission Mode */
		/* const */ unsigned int MBI            : 1;	/* Message Buffer Service Request */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS1_type;
#define ERAY_RDHS1	(*(__far ERAY_RDHS1_type *) 0xf0010700u)	/* Read Header Section 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRC            : 11;	/* Header CRC (vRF!Header!HeaderCRC) */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int PLC            : 7;	/* Payload Length Configured */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int PLR            : 7;	/* Payload Length Received (vRF!Header!Length) */
		/* const */ unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS2_type;
#define ERAY_RDHS2	(*(__far ERAY_RDHS2_type *) 0xf0010704u)	/* Read Header Section 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DP             : 11;	/* Data Pointer */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int RCC            : 6;	/* Receive Cycle Count (vRF!Header!CycleCount) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RCI            : 1;	/* Received on Channel Indicator (vSS!Channel) */
		/* const */ unsigned int SFI            : 1;	/* Startup Frame Indicator (vRF!Header!SuFIndicator) */
		/* const */ unsigned int SYN            : 1;	/* SYNC Frame Indicator (vRF!Header!SyFIndicator) */
		/* const */ unsigned int NFI            : 1;	/* NULL Frame Indicator (vRF!Header!NFIndicator) */
		/* const */ unsigned int PPI            : 1;	/* Payload Preamble Indicator (vRF!Header!PPIndicator) */
		/* const */ unsigned int RES            : 1;	/* Reserved Bit (vRF!Header!Reserved) */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS3_type;
#define ERAY_RDHS3	(*(__far ERAY_RDHS3_type *) 0xf0010708u)	/* Read Header Section 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SCCA           : 11;	/* Slot Counter Channel A (vSlotCounter[A]) */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SCCB           : 11;	/* Slot Counter Channel B (vSlotCounter[B]) */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_SCV_type;
#define ERAY_SCV	(*(__far ERAY_SCV_type *) 0xf0010110u)	/* Slot Counter Value */

typedef volatile union
{
	struct
	{ 
		unsigned int SECMEN         : 1;	/* Single Bit Error Correction for Message Buffer (MBF) RAM Enable/Test Disable */
		unsigned int SECT1EN        : 1;	/* Single Bit Error Correction for Transfer Buffer 1 (TBF1) RAMs Enable/Test Disable */
		unsigned int SECT2EN        : 1;	/* Single Bit Error Correction for Transfer Buffer 2 (TBF2) RAMs Enable/Test Disable */
		unsigned int SECO1EN        : 1;	/* Single Bit Error Correction for Output Buffer 1 (OBF1) RAM Enable/Test Disable */
		unsigned int SECO2EN        : 1;	/* Single Bit Error Correction for Output Buffer 2(OBF2) RAM Enable/Test Disable */
		unsigned int SECI1EN        : 1;	/* Single Bit Error Correction for Input Buffer 1 (IBF1) RAM Enable/Test Disable */
		unsigned int SECI2EN        : 1;	/* Single Bit Error Correction for Input Buffer 2 (IBF2) RAM Enable/Test Disable */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ERAY_SECCON_type;
#define ERAY_SECCON	(*(__far ERAY_SECCON_type *) 0xf0010800u)	/* SEC Control */

typedef volatile union
{
	struct
	{ 
		unsigned int SEDMEN         : 1;	/* Single Bit Error Detection for Message Buffer (MBF) RAM Enable/Test Disable */
		unsigned int SEDT1EN        : 1;	/* Single Bit Error Detection for Transfer Buffer 1 (TBF1) RAMs Enable/Test Disable */
		unsigned int SEDT2EN        : 1;	/* Single Bit Error Detection for Transfer Buffer 2 (TBF2) RAMs Enable/Test Disable */
		unsigned int SEDO1EN        : 1;	/* Single Bit Error Detection for Output Buffer 1 (OBF1) RAM Enable/Test Disable */
		unsigned int SEDO2EN        : 1;	/* Single Bit Error Detection for Output Buffer 2(OBF2) RAM Enable/Test Disable */
		unsigned int SEDI1EN        : 1;	/* Single Bit Error Detection for Input Buffer 1 (IBF1) RAM Enable/Test Disable */
		unsigned int SEDI2EN        : 1;	/* Single Bit Error Detection for Input Buffer 2 (IBF2) RAM Enable/Test Disable */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ERAY_SEDCON_type;
#define ERAY_SEDCON	(*(__far ERAY_SEDCON_type *) 0xf0010804u)	/* SED Control */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VSAE           : 4;	/* Valid SYNC Frames Channel A, even communication cycle */
		/* const */ unsigned int VSAO           : 4;	/* Valid SYNC Frames Channel A, odd communication cycle */
		/* const */ unsigned int VSBE           : 4;	/* Valid SYNC Frames Channel B, even communication cycle */
		/* const */ unsigned int VSBO           : 4;	/* Valid SYNC Frames Channel B, odd communication cycle */
		/* const */ unsigned int MOCS           : 1;	/* Missing Offset Correction Signal */
		/* const */ unsigned int OCLR           : 1;	/* Offset Correction Limit Reached */
		/* const */ unsigned int MRCS           : 1;	/* Missing Rate Correction Signal */
		/* const */ unsigned int RCLR           : 1;	/* Rate Correction Limit Reached */
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_SFS_type;
#define ERAY_SFS	(*(__far ERAY_SFS_type *) 0xf0010120u)	/* SYNC Frame Status */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTE           : 1;	/* Wakeup Status Service Request Enable */
		unsigned int CASE           : 1;	/* Collision Avoidance Symbol Service Request Enable */
		unsigned int CYCSE          : 1;	/* Cycle Start Service Request Enable */
		unsigned int TXIE           : 1;	/* Transmit Service Request Enable */
		unsigned int RXIE           : 1;	/* Receive Service Request Enable */
		unsigned int RFNEE          : 1;	/* Receive FIFO Not Empty Service Request Enable */
		unsigned int RFCLE          : 1;	/* Receive FIFO Critical Level Service Request Enable */
		unsigned int NMVCE          : 1;	/* Network Management Vector Changed Service Request Enable */
		unsigned int TI0E           : 1;	/* Timer Service Request 0 Enable */
		unsigned int TI1E           : 1;	/* Timer Service Request 1 Enable */
		unsigned int TIBCE          : 1;	/* Transfer Input Buffer Completed Service Request Enable */
		unsigned int TOBCE          : 1;	/* Transfer Output Buffer Completed Service Request Enable */
		unsigned int SWEE           : 1;	/* Stop Watch Event Service Request Enable */
		unsigned int SUCSE          : 1;	/* Startup Completed Successfully Service Request Enable */
		unsigned int MBSIE          : 1;	/* Message Buffer Status Service Request Enable */
		unsigned int SDSE           : 1;	/* Start of Dynamic Segment Service Request Enable */
		unsigned int WUPAE          : 1;	/* Wakeup Pattern Channel A Service Request Enable */
		unsigned int MTSAE          : 1;	/* Media Access Test Symbol Channel A Service Request Enable */
		unsigned int                : 6;
		unsigned int WUPBE          : 1;	/* Wakeup Pattern Channel B Service Request Enable */
		unsigned int MTSBE          : 1;	/* Media Access Test Symbol Channel B Service Request Enable */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIER_type;
#define ERAY_SIER	(*(__far ERAY_SIER_type *) 0xf001003cu)	/* Status Service Request Enable Reset */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTE           : 1;	/* Wakeup Status Service Request Enable */
		unsigned int CASE           : 1;	/* Collision Avoidance Symbol Service Request Enable */
		unsigned int CYCSE          : 1;	/* Cycle Start Service Request Enable */
		unsigned int TXIE           : 1;	/* Transmit Service Request Enable */
		unsigned int RXIE           : 1;	/* Receive Service Request Enable */
		unsigned int RFNEE          : 1;	/* Receive FIFO Not Empty Service Request Enable */
		unsigned int RFCLE          : 1;	/* Receive FIFO Critical Level Service Request Enable */
		unsigned int NMVCE          : 1;	/* Network Management Vector Changed Service Request Enable */
		unsigned int TI0E           : 1;	/* Timer Service Request 0 Enable */
		unsigned int TI1E           : 1;	/* Timer Service Request 1 Enable */
		unsigned int TIBCE          : 1;	/* Transfer Input Buffer Completed Service Request Enable */
		unsigned int TOBCE          : 1;	/* Transfer Output Buffer Completed Service Request Enable */
		unsigned int SWEE           : 1;	/* Stop Watch Event Service Request Enable */
		unsigned int SUCSE          : 1;	/* Startup Completed Successfully Service Request Enable */
		unsigned int MBSIE          : 1;	/* Message Buffer Status Service Request Enable */
		unsigned int SDSE           : 1;	/* Start of Dynamic Segment Service Request Enable */
		unsigned int WUPAE          : 1;	/* Wakeup Pattern Channel A Service Request Enable */
		unsigned int MTSAE          : 1;	/* Media Access Test Symbol Channel A Service Request Enable */
		unsigned int                : 6;
		unsigned int WUPBE          : 1;	/* Wakeup Pattern Channel B Service Request Enable */
		unsigned int MTSBE          : 1;	/* Media Access Test Symbol Channel B Service Request Enable */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIES_type;
#define ERAY_SIES	(*(__far ERAY_SIES_type *) 0xf0010038u)	/* Status Service Request Enable Set */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTL           : 1;	/* Wakeup Status Service Request Line */
		unsigned int CASL           : 1;	/* Collision Avoidance Symbol Service Request Line */
		unsigned int CYCSL          : 1;	/* Cycle Start Service Request Line */
		unsigned int TXIL           : 1;	/* Transmit Service Request Line */
		unsigned int RXIL           : 1;	/* Receive Service Request Line */
		unsigned int RFNEL          : 1;	/* Receive FIFO Not Empty Service Request Line */
		unsigned int RFCLL          : 1;	/* Receive FIFO Critical Level Service Request Line */
		unsigned int NMVCL          : 1;	/* Network Management Vector Changed Service Request Line */
		unsigned int TI0L           : 1;	/* Timer Service Request 0 Line */
		unsigned int TI1L           : 1;	/* Timer Service Request 1 Line */
		unsigned int TIBCL          : 1;	/* Transfer Input Buffer Completed Service Request Line */
		unsigned int TOBCL          : 1;	/* Transfer Output Buffer Completed Service Request Line */
		unsigned int SWEL           : 1;	/* Stop Watch Event Service Request Line */
		unsigned int SUCSL          : 1;	/* Startup Completed Successfully Service Request Line */
		unsigned int MBSIL          : 1;	/* Message Buffer Status Service Request Line */
		unsigned int SDSL           : 1;	/* Start of Dynamic Segment Service Request Line */
		unsigned int WUPAL          : 1;	/* Wakeup Pattern Channel A Service Request Line */
		unsigned int MTSAL          : 1;	/* Media Access Test Symbol Channel A Service Request Line */
		unsigned int                : 6;
		unsigned int WUPBL          : 1;	/* Wakeup Pattern Channel B Service Request Line */
		unsigned int MTSBL          : 1;	/* Media Access Test Symbol Channel B Service Request Line */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SILS_type;
#define ERAY_SILS	(*(__far ERAY_SILS_type *) 0xf001002cu)	/* Status Service Request Line Select */

typedef volatile union
{
	struct
	{ 
		unsigned int WST            : 1;	/* Wakeup Status */
		unsigned int CAS            : 1;	/* Collision Avoidance Symbol */
		unsigned int CYCS           : 1;	/* Cycle Start Service Request */
		unsigned int TXI            : 1;	/* Transmit Service Request */
		unsigned int RXI            : 1;	/* Receive Service Request */
		/* const */ unsigned int RFNE           : 1;	/* Receive FIFO Not Empty */
		/* const */ unsigned int RFCL           : 1;	/* Receive FIFO Critical Level */
		unsigned int NMVC           : 1;	/* Network Management Vector Changed */
		unsigned int TI0            : 1;	/* Timer Service Request 0 */
		unsigned int TI1            : 1;	/* Timer Service Request 1 */
		unsigned int TIBC           : 1;	/* Transfer Input Buffer Completed */
		unsigned int TOBC           : 1;	/* Transfer Output Buffer Completed */
		unsigned int SWE            : 1;	/* Stop Watch Event */
		unsigned int SUCS           : 1;	/* Startup Completed Successfully */
		unsigned int MBSI           : 1;	/* Message Buffer Status Service Request */
		unsigned int SDS            : 1;	/* Start of Dynamic Segment */
		unsigned int WUPA           : 1;	/* Wakeup Pattern Channel A */
		unsigned int MTSA           : 1;	/* MTS Received on Channel A (vSS!ValidMTSA) */
		unsigned int                : 6;
		unsigned int WUPB           : 1;	/* Wakeup Pattern Channel B */
		unsigned int MTSB           : 1;	/* MTS Received on Channel B (vSS!ValidMTSB) */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIR_type;
#define ERAY_SIR	(*(__far ERAY_SIR_type *) 0xf0010024u)	/* Status Service Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESWT           : 1;	/* Enable Stop Watch Trigger */
		unsigned int SWMS           : 1;	/* Stop Watch Mode Select */
		unsigned int EDGE           : 1;	/* Stop Watch Trigger Edge Select */
		unsigned int SSWT           : 1;	/* Software Stop Watch Trigger */
		unsigned int EETP           : 1;	/* Enable External Trigger Pin */
		unsigned int EINT0          : 1;	/* Enable Service Request 0 Trigger */
		unsigned int EINT1          : 1;	/* Enable Service Request 1 Trigger */
		unsigned int                : 1;
		/* const */ unsigned int SCCV           : 6;	/* Stopped Cycle Counter Value */
		unsigned int                : 2;
		/* const */ unsigned int SMTV           : 14;	/* Stopped Macrotick Value */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_STPW1_type;
#define ERAY_STPW1	(*(__far ERAY_STPW1_type *) 0xf001004cu)	/* Stop Watch Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SSCVA          : 11;	/* Stop Watch Captured Slot Counter Value Channel A */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SSCVB          : 11;	/* Stop Watch Captured Slot Counter Value Channel B */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_STPW2_type;
#define ERAY_STPW2	(*(__far ERAY_STPW2_type *) 0xf0010050u)	/* Stop Watch Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMD            : 4;	/* CHI Command Vector */
		unsigned int                : 3;
		/* const */ unsigned int PBSY           : 1;	/* POC Busy */
		unsigned int TXST           : 1;	/* Transmit Startup Frame in Key SlotThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only!The protocol requires that both bits TXST and TXSY are set for coldstart nodes. (pKeySlotUsedForStartup) */
		unsigned int TXSY           : 1;	/* Transmit SYNC Frame in Key Slot(pKeySlotUsedForSync) */
		unsigned int                : 1;
		unsigned int CSA            : 5;	/* Cold Start Attempts(gColdStartAttempts) */
		unsigned int PTA            : 5;	/* Passive to Active (pAllowPassiveToActive) */
		unsigned int WUCS           : 1;	/* Wakeup Channel Select (pWakeupChannel) */
		unsigned int TSM            : 1;	/* Transmission Slot Mode (pSingleSlotEnabled) */
		unsigned int HCSE           : 1;	/* Halt due to Clock Sync Error (pAllowHaltDueToClock) */
		unsigned int MTSA           : 1;	/* Select Channel A for MTS TransmissionMTSA and MTSB may also be changed outside ?DEFAULT_CONFIG? or ?CONFIG? state when the write to SUCC1 register is directly preceded by the unlock sequence as described in Lock Register (LCK). This may be combined with CHI command ?SEND_MTS?. If both bits MTSA and MTSB are set to 1 an MTS symbol will be transmitted on both channels when requested by writing SUCC1.CMD = 1000B. */
		unsigned int MTSB           : 1;	/* Select Channel B for MTS Transmission */
		unsigned int CCHA           : 1;	/* Connected to Channel A (pChannels) */
		unsigned int CCHB           : 1;	/* Connected to Channel B (pChannels) */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC1_type;
#define ERAY_SUCC1	(*(__far ERAY_SUCC1_type *) 0xf0010080u)	/* SUC Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LT             : 21;	/* Listen TimeoutThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (pdListenTimeout) */
		unsigned int                : 3;
		unsigned int LTN            : 4;	/* Listen Time-out Noise (gListenNoise - 1) */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC2_type;
#define ERAY_SUCC2	(*(__far ERAY_SUCC2_type *) 0xf0010084u)	/* SUC Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int WCP            : 4;	/* Maximum Without Clock Correction PassiveThis bit can be updated in ?DEFAULT_CONFIG? or ?CONFIG? state only! (gMaxWithoutClockCorrectionPassive) */
		unsigned int WCF            : 4;	/* Maximum Without Clock Correction Fatal (gMaxWithoutClockCorrectionFatal) */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC3_type;
#define ERAY_SUCC3	(*(__far ERAY_SUCC3_type *) 0xf0010088u)	/* SUC Configuration Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SESA           : 1;	/* Syntax Error in Symbol Window Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SBSA           : 1;	/* Slot Boundary Violation in Symbol Window Channel A (vSS!BViolationA) */
		/* const */ unsigned int TCSA           : 1;	/* Transmission Conflict in Symbol Window Channel A (vSS!TxConflictA) */
		/* const */ unsigned int SESB           : 1;	/* Syntax Error in Symbol Window Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int SBSB           : 1;	/* Slot Boundary Violation in Symbol Window Channel B (vSS!BViolationB) */
		/* const */ unsigned int TCSB           : 1;	/* Transmission Conflict in Symbol Window Channel B (vSS!TxConflictB) */
		/* const */ unsigned int MTSA           : 1;	/* MTS Received on Channel A (vSS!ValidMTSA)MTSA and MTSB may also be changed outside ?DEFAULT_CONFIG? or ?CONFIG? state when the write to SUCC1 register is directly preceded by the unlock sequence as described in ?Lock Register (LCK)?. This may be combined with CHI command SEND_MTS. If both bits MTSA and MTSB are set to 1 an MTS symbol will be transmitted on both channels when requested by writing SUCC1.CMD=1000B. */
		/* const */ unsigned int MTSB           : 1;	/* MTS Received on Channel B (vSS!ValidMTSB) */
		/* const */ unsigned int SENA           : 1;	/* Syntax Error during network idle time (NIT) Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SBNA           : 1;	/* Slot Boundary Violation during network idle time (NIT) Channel A (vSS!BViolationA) */
		/* const */ unsigned int SENB           : 1;	/* Syntax Error during network idle time (NIT) Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int SBNB           : 1;	/* Slot Boundary Violation during network idle time (NIT) Channel B (vSS!BViolationB) */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ERAY_SWNIT_type;
#define ERAY_SWNIT	(*(__far ERAY_SWNIT_type *) 0xf0010124u)	/* Symbol Window and Network Idle Time Status */

typedef volatile union
{
	struct
	{ 
		unsigned int T0RC           : 1;	/* Timer 0 Run Control */
		unsigned int T0MS           : 1;	/* Timer 0 Mode Select */
		unsigned int                : 6;
		unsigned int T0CC           : 7;	/* Timer 0 Cycle Code */
		unsigned int                : 1;
		unsigned int T0MO           : 14;	/* Timer 0 Macrotick Offset */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_T0C_type;
#define ERAY_T0C	(*(__far ERAY_T0C_type *) 0xf0010044u)	/* Timer 0 Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int T1RC           : 1;	/* Timer 1 Run Control */
		unsigned int T1MS           : 1;	/* Timer 1 Mode Select */
		unsigned int                : 14;
		unsigned int T1MC           : 14;	/* Timer 1 Macrotick Count */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_T1C_type;
#define ERAY_T1C	(*(__far ERAY_T1C_type *) 0xf0010048u)	/* Timer 1 Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int WRTEN          : 1;	/* Write Test Register Enable */
		unsigned int ELBE           : 1;	/* External Loop Back Enable */
		unsigned int                : 2;
		unsigned int TMC            : 2;	/* Test Multiplexer Control */
		unsigned int                : 2;
		/* const */ unsigned int AOA            : 1;	/* Activity on A */
		/* const */ unsigned int AOB            : 1;	/* Activity on B */
		unsigned int                : 6;
		/* const */ unsigned int RXA            : 1;	/* Read Channel A Receive Pin */
		/* const */ unsigned int RXB            : 1;	/* Read Channel B Receive Pin */
		unsigned int TXA            : 1;	/* Read or Write to Channel A Transmit Pin */
		unsigned int TXB            : 1;	/* Read or Write to Channel B Transmit Pin */
		unsigned int TXENA          : 1;	/* Read or Write to Channel A Transmit Enable Pin */
		unsigned int TXENB          : 1;	/* Read or Write to Channel B Transmit Enable Pin */
		unsigned int                : 2;
		/* const */ unsigned int CERA           : 4;	/* Coding Error Report Channel ACoding errors are also signalled when the Communication Controller is in ?MONITOR_MODE?. The error codes regarding CAS / MTS symbols concern only the monitored bit pattern, irrelevant whether those bit patterns are seen in the symbol window or elsewhere. */
		/* const */ unsigned int CERB           : 4;	/* Coding Error Report Channel B */
	} B;
	int I;
	unsigned int U;

} ERAY_TEST1_type;
#define ERAY_TEST1	(*(__far ERAY_TEST1_type *) 0xf0010010u)	/* Test Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RS             : 3;	/* RAM Select */
		unsigned int                : 1;
		unsigned int SSEL           : 3;	/* Segment Select */
		unsigned int                : 7;
		unsigned int WRECC          : 1;	/* Write ECC Data Enable */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} ERAY_TEST2_type;
#define ERAY_TEST2	(*(__far ERAY_TEST2_type *) 0xf0010014u)	/* Test Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR0           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR1           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR2           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR3           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR4           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR5           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR6           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR7           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR8           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR9           : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR10          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR11          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR12          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR13          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR14          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR15          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR16          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR17          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR18          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR19          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR20          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR21          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR22          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR23          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR24          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR25          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR26          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR27          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR28          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR29          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR30          : 1;	/* Transmission Request n (n= 0-31) */
		/* const */ unsigned int TXR31          : 1;	/* Transmission Request n (n= 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ1_type;
#define ERAY_TXRQ1	(*(__far ERAY_TXRQ1_type *) 0xf0010320u)	/* Transmission Request Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR32          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR33          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR34          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR35          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR36          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR37          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR38          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR39          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR40          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR41          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR42          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR43          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR44          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR45          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR46          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR47          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR48          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR49          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR50          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR51          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR52          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR53          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR54          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR55          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR56          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR57          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR58          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR59          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR60          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR61          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR62          : 1;	/* Transmission Request n (n=32-63) */
		/* const */ unsigned int TXR63          : 1;	/* Transmission Request n (n=32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ2_type;
#define ERAY_TXRQ2	(*(__far ERAY_TXRQ2_type *) 0xf0010324u)	/* Transmission Request Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR64          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR65          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR66          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR67          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR68          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR69          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR70          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR71          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR72          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR73          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR74          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR75          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR76          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR77          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR78          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR79          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR80          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR81          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR82          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR83          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR84          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR85          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR86          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR87          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR88          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR89          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR90          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR91          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR92          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR93          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR94          : 1;	/* Transmission Request n (n=64-95) */
		/* const */ unsigned int TXR95          : 1;	/* Transmission Request n (n=64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ3_type;
#define ERAY_TXRQ3	(*(__far ERAY_TXRQ3_type *) 0xf0010328u)	/* Transmission Request Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR96          : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR97          : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR98          : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR99          : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR100         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR101         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR102         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR103         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR104         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR105         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR106         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR107         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR108         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR109         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR110         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR111         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR112         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR113         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR114         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR115         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR116         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR117         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR118         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR119         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR120         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR121         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR122         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR123         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR124         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR125         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR126         : 1;	/* Transmission Request n (n=96-127) */
		/* const */ unsigned int TXR127         : 1;	/* Transmission Request n (n=96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ4_type;
#define ERAY_TXRQ4	(*(__far ERAY_TXRQ4_type *) 0xf001032cu)	/* Transmission Request Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int MDWB0          : 8;	/* 32-Bit Word nn, Byte 0 */
		unsigned int MDWB1          : 8;	/* 32-Bit Word nn, Byte 1 */
		unsigned int MDWB2          : 8;	/* 32-Bit Word nn, Byte 2 */
		unsigned int MDWB3          : 8;	/* 32-Bit Word nn, Byte 3 */
	} B;
	int I;
	unsigned int U;

} ERAY_WRDS01_type;
#define ERAY_WRDS01	(*(__far ERAY_WRDS01_type *) 0xf0010400u)	/* Write Data Section 01 */
#define ERAY_WRDS02	(*(__far ERAY_WRDS01_type *) 0xf0010404u)	/* Write Data Section 02 */
#define ERAY_WRDS03	(*(__far ERAY_WRDS01_type *) 0xf0010408u)	/* Write Data Section 03 */
#define ERAY_WRDS04	(*(__far ERAY_WRDS01_type *) 0xf001040cu)	/* Write Data Section 04 */
#define ERAY_WRDS05	(*(__far ERAY_WRDS01_type *) 0xf0010410u)	/* Write Data Section 05 */
#define ERAY_WRDS06	(*(__far ERAY_WRDS01_type *) 0xf0010414u)	/* Write Data Section 06 */
#define ERAY_WRDS07	(*(__far ERAY_WRDS01_type *) 0xf0010418u)	/* Write Data Section 07 */
#define ERAY_WRDS08	(*(__far ERAY_WRDS01_type *) 0xf001041cu)	/* Write Data Section 08 */
#define ERAY_WRDS09	(*(__far ERAY_WRDS01_type *) 0xf0010420u)	/* Write Data Section 09 */
#define ERAY_WRDS10	(*(__far ERAY_WRDS01_type *) 0xf0010424u)	/* Write Data Section 10 */
#define ERAY_WRDS11	(*(__far ERAY_WRDS01_type *) 0xf0010428u)	/* Write Data Section 11 */
#define ERAY_WRDS12	(*(__far ERAY_WRDS01_type *) 0xf001042cu)	/* Write Data Section 12 */
#define ERAY_WRDS13	(*(__far ERAY_WRDS01_type *) 0xf0010430u)	/* Write Data Section 13 */
#define ERAY_WRDS14	(*(__far ERAY_WRDS01_type *) 0xf0010434u)	/* Write Data Section 14 */
#define ERAY_WRDS15	(*(__far ERAY_WRDS01_type *) 0xf0010438u)	/* Write Data Section 15 */
#define ERAY_WRDS16	(*(__far ERAY_WRDS01_type *) 0xf001043cu)	/* Write Data Section 16 */
#define ERAY_WRDS17	(*(__far ERAY_WRDS01_type *) 0xf0010440u)	/* Write Data Section 17 */
#define ERAY_WRDS18	(*(__far ERAY_WRDS01_type *) 0xf0010444u)	/* Write Data Section 18 */
#define ERAY_WRDS19	(*(__far ERAY_WRDS01_type *) 0xf0010448u)	/* Write Data Section 19 */
#define ERAY_WRDS20	(*(__far ERAY_WRDS01_type *) 0xf001044cu)	/* Write Data Section 20 */
#define ERAY_WRDS21	(*(__far ERAY_WRDS01_type *) 0xf0010450u)	/* Write Data Section 21 */
#define ERAY_WRDS22	(*(__far ERAY_WRDS01_type *) 0xf0010454u)	/* Write Data Section 22 */
#define ERAY_WRDS23	(*(__far ERAY_WRDS01_type *) 0xf0010458u)	/* Write Data Section 23 */
#define ERAY_WRDS24	(*(__far ERAY_WRDS01_type *) 0xf001045cu)	/* Write Data Section 24 */
#define ERAY_WRDS25	(*(__far ERAY_WRDS01_type *) 0xf0010460u)	/* Write Data Section 25 */
#define ERAY_WRDS26	(*(__far ERAY_WRDS01_type *) 0xf0010464u)	/* Write Data Section 26 */
#define ERAY_WRDS27	(*(__far ERAY_WRDS01_type *) 0xf0010468u)	/* Write Data Section 27 */
#define ERAY_WRDS28	(*(__far ERAY_WRDS01_type *) 0xf001046cu)	/* Write Data Section 28 */
#define ERAY_WRDS29	(*(__far ERAY_WRDS01_type *) 0xf0010470u)	/* Write Data Section 29 */
#define ERAY_WRDS30	(*(__far ERAY_WRDS01_type *) 0xf0010474u)	/* Write Data Section 30 */
#define ERAY_WRDS31	(*(__far ERAY_WRDS01_type *) 0xf0010478u)	/* Write Data Section 31 */
#define ERAY_WRDS32	(*(__far ERAY_WRDS01_type *) 0xf001047cu)	/* Write Data Section 32 */
#define ERAY_WRDS33	(*(__far ERAY_WRDS01_type *) 0xf0010480u)	/* Write Data Section 33 */
#define ERAY_WRDS34	(*(__far ERAY_WRDS01_type *) 0xf0010484u)	/* Write Data Section 34 */
#define ERAY_WRDS35	(*(__far ERAY_WRDS01_type *) 0xf0010488u)	/* Write Data Section 35 */
#define ERAY_WRDS36	(*(__far ERAY_WRDS01_type *) 0xf001048cu)	/* Write Data Section 36 */
#define ERAY_WRDS37	(*(__far ERAY_WRDS01_type *) 0xf0010490u)	/* Write Data Section 37 */
#define ERAY_WRDS38	(*(__far ERAY_WRDS01_type *) 0xf0010494u)	/* Write Data Section 38 */
#define ERAY_WRDS39	(*(__far ERAY_WRDS01_type *) 0xf0010498u)	/* Write Data Section 39 */
#define ERAY_WRDS40	(*(__far ERAY_WRDS01_type *) 0xf001049cu)	/* Write Data Section 40 */
#define ERAY_WRDS41	(*(__far ERAY_WRDS01_type *) 0xf00104a0u)	/* Write Data Section 41 */
#define ERAY_WRDS42	(*(__far ERAY_WRDS01_type *) 0xf00104a4u)	/* Write Data Section 42 */
#define ERAY_WRDS43	(*(__far ERAY_WRDS01_type *) 0xf00104a8u)	/* Write Data Section 43 */
#define ERAY_WRDS44	(*(__far ERAY_WRDS01_type *) 0xf00104acu)	/* Write Data Section 44 */
#define ERAY_WRDS45	(*(__far ERAY_WRDS01_type *) 0xf00104b0u)	/* Write Data Section 45 */
#define ERAY_WRDS46	(*(__far ERAY_WRDS01_type *) 0xf00104b4u)	/* Write Data Section 46 */
#define ERAY_WRDS47	(*(__far ERAY_WRDS01_type *) 0xf00104b8u)	/* Write Data Section 47 */
#define ERAY_WRDS48	(*(__far ERAY_WRDS01_type *) 0xf00104bcu)	/* Write Data Section 48 */
#define ERAY_WRDS49	(*(__far ERAY_WRDS01_type *) 0xf00104c0u)	/* Write Data Section 49 */
#define ERAY_WRDS50	(*(__far ERAY_WRDS01_type *) 0xf00104c4u)	/* Write Data Section 50 */
#define ERAY_WRDS51	(*(__far ERAY_WRDS01_type *) 0xf00104c8u)	/* Write Data Section 51 */
#define ERAY_WRDS52	(*(__far ERAY_WRDS01_type *) 0xf00104ccu)	/* Write Data Section 52 */
#define ERAY_WRDS53	(*(__far ERAY_WRDS01_type *) 0xf00104d0u)	/* Write Data Section 53 */
#define ERAY_WRDS54	(*(__far ERAY_WRDS01_type *) 0xf00104d4u)	/* Write Data Section 54 */
#define ERAY_WRDS55	(*(__far ERAY_WRDS01_type *) 0xf00104d8u)	/* Write Data Section 55 */
#define ERAY_WRDS56	(*(__far ERAY_WRDS01_type *) 0xf00104dcu)	/* Write Data Section 56 */
#define ERAY_WRDS57	(*(__far ERAY_WRDS01_type *) 0xf00104e0u)	/* Write Data Section 57 */
#define ERAY_WRDS58	(*(__far ERAY_WRDS01_type *) 0xf00104e4u)	/* Write Data Section 58 */
#define ERAY_WRDS59	(*(__far ERAY_WRDS01_type *) 0xf00104e8u)	/* Write Data Section 59 */
#define ERAY_WRDS60	(*(__far ERAY_WRDS01_type *) 0xf00104ecu)	/* Write Data Section 60 */
#define ERAY_WRDS61	(*(__far ERAY_WRDS01_type *) 0xf00104f0u)	/* Write Data Section 61 */
#define ERAY_WRDS62	(*(__far ERAY_WRDS01_type *) 0xf00104f4u)	/* Write Data Section 62 */
#define ERAY_WRDS63	(*(__far ERAY_WRDS01_type *) 0xf00104f8u)	/* Write Data Section 63 */
#define ERAY_WRDS64	(*(__far ERAY_WRDS01_type *) 0xf00104fcu)	/* Write Data Section 64 */

typedef volatile union
{
	struct
	{ 
		unsigned int FID            : 11;	/* Frame ID */
		unsigned int                : 5;
		unsigned int CYC            : 7;	/* Cycle Code */
		unsigned int                : 1;
		unsigned int CHA            : 1;	/* Channel Filter Control A */
		unsigned int CHB            : 1;	/* Channel Filter Control B */
		unsigned int CFG            : 1;	/* Message Buffer Direction Configuration Bit */
		unsigned int PPIT           : 1;	/* Payload Preamble Indicator Transmit */
		unsigned int TXM            : 1;	/* Transmission Mode */
		unsigned int MBI            : 1;	/* Message Buffer Service Request */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS1_type;
#define ERAY_WRHS1	(*(__far ERAY_WRHS1_type *) 0xf0010500u)	/* Write Header Section 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CRC            : 11;	/* Header CRC (vRF!Header!HeaderCRC) */
		unsigned int                : 5;
		unsigned int PLC            : 7;	/* Payload Length Configured */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS2_type;
#define ERAY_WRHS2	(*(__far ERAY_WRHS2_type *) 0xf0010504u)	/* Write Header Section 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int DP             : 11;	/* Data Pointer */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS3_type;
#define ERAY_WRHS3	(*(__far ERAY_WRHS3_type *) 0xf0010508u)	/* Write Header Section 3 */


/* MLI */
typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;	/* Address Range x Enable */
		unsigned int AEN1           : 1;	/* Address Range x Enable */
		unsigned int AEN2           : 1;	/* Address Range x Enable */
		unsigned int AEN3           : 1;	/* Address Range x Enable */
		unsigned int AEN4           : 1;	/* Address Range x Enable */
		unsigned int AEN5           : 1;	/* Address Range x Enable */
		unsigned int AEN6           : 1;	/* Address Range x Enable */
		unsigned int AEN7           : 1;	/* Address Range x Enable */
		unsigned int AEN8           : 1;	/* Address Range x Enable */
		unsigned int AEN9           : 1;	/* Address Range x Enable */
		unsigned int AEN10          : 1;	/* Address Range x Enable */
		unsigned int AEN11          : 1;	/* Address Range x Enable */
		unsigned int AEN12          : 1;	/* Address Range x Enable */
		unsigned int AEN13          : 1;	/* Address Range x Enable */
		unsigned int AEN14          : 1;	/* Address Range x Enable */
		unsigned int AEN15          : 1;	/* Address Range x Enable */
		unsigned int AEN16          : 1;	/* Address Range x Enable */
		unsigned int AEN17          : 1;	/* Address Range x Enable */
		unsigned int AEN18          : 1;	/* Address Range x Enable */
		unsigned int AEN19          : 1;	/* Address Range x Enable */
		unsigned int AEN20          : 1;	/* Address Range x Enable */
		unsigned int AEN21          : 1;	/* Address Range x Enable */
		unsigned int AEN22          : 1;	/* Address Range x Enable */
		unsigned int AEN23          : 1;	/* Address Range x Enable */
		unsigned int AEN24          : 1;	/* Address Range x Enable */
		unsigned int AEN25          : 1;	/* Address Range x Enable */
		unsigned int AEN26          : 1;	/* Address Range x Enable */
		unsigned int AEN27          : 1;	/* Address Range x Enable */
		unsigned int AEN28          : 1;	/* Address Range x Enable */
		unsigned int AEN29          : 1;	/* Address Range x Enable */
		unsigned int AEN30          : 1;	/* Address Range x Enable */
		unsigned int AEN31          : 1;	/* Address Range x Enable */
	} B;
	int I;
	unsigned int U;

} MLI0_AER0_type;
#define MLI0_AER0	(*(__far MLI0_AER0_type *) 0xf010c0b8u)	/* Access Enable Register 0 */
#define MLI0_AER1	(*(__far MLI0_AER0_type *) 0xf010c0c0u)	/* Access Enable Register 1 */
#define MLI1_AER0	(*(__far MLI0_AER0_type *) 0xf010c1b8u)	/* Access Enable Register 0 */
#define MLI1_AER1	(*(__far MLI0_AER0_type *) 0xf010c1c0u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;	/* Address Slice 0 */
		unsigned int SIZE0          : 3;	/* Address Size 0 */
		unsigned int SLICE1         : 5;	/* Address Slice 1 */
		unsigned int SIZE1          : 3;	/* Address Size 1 */
		unsigned int SLICE2         : 5;	/* Address Slice 2 */
		unsigned int SIZE2          : 3;	/* Address Size 2 */
		unsigned int SLICE3         : 5;	/* Address Slice 3 */
		unsigned int SIZE3          : 3;	/* Address Size 3 */
	} B;
	int I;
	unsigned int U;

} MLI0_ARR0_type;
#define MLI0_ARR0	(*(__far MLI0_ARR0_type *) 0xf010c0bcu)	/* Access Range Register 0 */
#define MLI0_ARR1	(*(__far MLI0_ARR0_type *) 0xf010c0c4u)	/* Access Range Register 1 */
#define MLI1_ARR0	(*(__far MLI0_ARR0_type *) 0xf010c1bcu)	/* Access Range Register 0 */
#define MLI1_ARR1	(*(__far MLI0_ARR0_type *) 0xf010c1c4u)	/* Access Range Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int                : 1;
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} MLI0_FDR_type;
#define MLI0_FDR	(*(__far MLI0_FDR_type *) 0xf010c00cu)	/* Fractional Divider Register */
#define MLI1_FDR	(*(__far MLI0_FDR_type *) 0xf010c10cu)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIMLI0         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI1         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI2         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI3         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI4         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI5         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI6         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int SIMLI7         : 1;	/* Set MLI Service Request Output Line x */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} MLI0_GINTR_type;
#define MLI0_GINTR	(*(__far MLI0_GINTR_type *) 0xf010c0b0u)	/* Global Interrupt Set Register */
#define MLI1_GINTR	(*(__far MLI0_GINTR_type *) 0xf010c1b0u)	/* Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} MLI0_ID_type;
#define MLI0_ID	(*(__far MLI0_ID_type *) 0xf010c008u)	/* Module Identification Register */
#define MLI1_ID	(*(__far MLI0_ID_type *) 0xf010c108u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TVEA           : 1;	/* Transmitter Valid Enable */
		unsigned int TVEB           : 1;	/* Transmitter Valid Enable */
		unsigned int TVEC           : 1;	/* Transmitter Valid Enable */
		unsigned int TVED           : 1;	/* Transmitter Valid Enable */
		unsigned int TVPA           : 1;	/* Transmitter Valid Polarity */
		unsigned int TVPB           : 1;	/* Transmitter Valid Polarity */
		unsigned int TVPC           : 1;	/* Transmitter Valid Polarity */
		unsigned int TVPD           : 1;	/* Transmitter Valid Polarity */
		unsigned int TRS            : 2;	/* Transmitter Ready Selection */
		unsigned int TRP            : 1;	/* Transmitter Ready Polarity */
		unsigned int TRE            : 1;	/* Transmitter Ready Enable */
		unsigned int TCE            : 1;	/* Transmitter Clock Enable */
		unsigned int TCP            : 1;	/* Transmitter Clock Polarity */
		unsigned int TDP            : 1;	/* Transmitter Data Polarity */
		unsigned int RVE            : 1;	/* Receiver Valid Enable */
		unsigned int RRS            : 2;	/* Receiver Ready Selector */
		unsigned int RRPA           : 1;	/* Receiver Ready Polarity */
		unsigned int RRPB           : 1;	/* Receiver Ready Polarity */
		unsigned int RRPC           : 1;	/* Receiver Ready Polarity */
		unsigned int RRPD           : 1;	/* Receiver Ready Polarity */
		unsigned int RVS            : 2;	/* Receiver Valid Selector */
		unsigned int RVP            : 1;	/* Receiver Valid Polarity */
		unsigned int RCS            : 2;	/* Receiver Clock Selector */
		unsigned int RCP            : 1;	/* Receiver Clock Polarity */
		unsigned int RCE            : 1;	/* Receiver Clock Enable */
		unsigned int RDS            : 2;	/* Receiver Data Selector */
		unsigned int RDP            : 1;	/* Receiver Data Polarity */
	} B;
	int I;
	unsigned int U;

} MLI0_OICR_type;
#define MLI0_OICR	(*(__far MLI0_OICR_type *) 0xf010c0b4u)	/* Output Input Control Register */
#define MLI1_OICR	(*(__far MLI0_OICR_type *) 0xf010c1b4u)	/* Output Input Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADDR           : 32;	/* Address */
	} B;
	int I;
	unsigned int U;

} MLI0_RADRR_type;
#define MLI0_RADRR	(*(__far MLI0_RADRR_type *) 0xf010c08cu)	/* Receiver Address Register */
#define MLI0_RP0BAR	(*(__far MLI0_RADRR_type *) 0xf010c06cu)	/* Receiver Pipe 0 Base Address Register */
#define MLI0_RP1BAR	(*(__far MLI0_RADRR_type *) 0xf010c070u)	/* Receiver Pipe 1 Base Address Register */
#define MLI0_RP2BAR	(*(__far MLI0_RADRR_type *) 0xf010c074u)	/* Receiver Pipe 2 Base Address Register */
#define MLI0_RP3BAR	(*(__far MLI0_RADRR_type *) 0xf010c078u)	/* Receiver Pipe 3 Base Address Register */
#define MLI1_RADRR	(*(__far MLI0_RADRR_type *) 0xf010c18cu)	/* Receiver Address Register */
#define MLI1_RP0BAR	(*(__far MLI0_RADRR_type *) 0xf010c16cu)	/* Receiver Pipe 0 Base Address Register */
#define MLI1_RP1BAR	(*(__far MLI0_RADRR_type *) 0xf010c170u)	/* Receiver Pipe 1 Base Address Register */
#define MLI1_RP2BAR	(*(__far MLI0_RADRR_type *) 0xf010c174u)	/* Receiver Pipe 2 Base Address Register */
#define MLI1_RP3BAR	(*(__far MLI0_RADRR_type *) 0xf010c178u)	/* Receiver Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DPE            : 4;	/* Delay for Parity Error */
		/* const */ unsigned int CMDP3          : 4;	/* Command From Pipe 3 */
		/* const */ unsigned int MOD            : 1;	/* Mode of Operation */
		/* const */ unsigned int DW             : 2;	/* Data Width */
		/* const */ unsigned int TF             : 2;	/* Type of Frame */
		/* const */ unsigned int PE             : 1;	/* Parity Error */
		/* const */ unsigned int RPN            : 2;	/* Received Pipe Number */
		unsigned int MPE            : 4;	/* Maximum Parity Errors */
		unsigned int BEN            : 1;	/* Break Out Enable */
		unsigned int                : 3;
		unsigned int RCVRST         : 1;	/* Receiver Reset */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} MLI0_RCR_type;
#define MLI0_RCR	(*(__far MLI0_RCR_type *) 0xf010c068u)	/* Receiver Control Register */
#define MLI1_RCR	(*(__far MLI0_RCR_type *) 0xf010c168u)	/* Receiver Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;	/* Data */
	} B;
	int I;
	unsigned int U;

} MLI0_RDATAR_type;
#define MLI0_RDATAR	(*(__far MLI0_RDATAR_type *) 0xf010c090u)	/* Receiver Data Register */
#define MLI0_TP0DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c040u)	/* Transmitter Pipe 0 Data Register */
#define MLI0_TP1DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c044u)	/* Transmitter Pipe 1 Data Register */
#define MLI0_TP2DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c048u)	/* Transmitter Pipe 2 Data Register */
#define MLI0_TP3DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c04cu)	/* Transmitter Pipe 3 Data Register */
#define MLI1_RDATAR	(*(__far MLI0_RDATAR_type *) 0xf010c190u)	/* Receiver Data Register */
#define MLI1_TP0DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c140u)	/* Transmitter Pipe 0 Data Register */
#define MLI1_TP1DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c144u)	/* Transmitter Pipe 1 Data Register */
#define MLI1_TP2DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c148u)	/* Transmitter Pipe 2 Data Register */
#define MLI1_TP3DATAR	(*(__far MLI0_RDATAR_type *) 0xf010c14cu)	/* Transmitter Pipe 3 Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIE          : 2;	/* Normal Frame Received Interrupt Enable */
		unsigned int CFRIE0         : 1;	/* Command Received in Pipe x Interrupt Enable */
		unsigned int CFRIE1         : 1;	/* Command Received in Pipe x Interrupt Enable */
		unsigned int CFRIE2         : 1;	/* Command Received in Pipe x Interrupt Enable */
		unsigned int CFRIE3         : 1;	/* Command Received in Pipe x Interrupt Enable */
		unsigned int ICE            : 1;	/* Interrupt Command Enable */
		unsigned int PEIE           : 1;	/* Parity Error Interrupt Enable */
		unsigned int MPEIE          : 1;	/* Memory Access Protection Interrupt Enable */
		unsigned int DRAIE          : 1;	/* Discarded Read Answer Interrupt Enable */
		unsigned int                : 6;
		unsigned int NFRIR          : 1;	/* Normal Frame Received Interrupt Flag Clear */
		unsigned int MEIR           : 1;	/* MLI Move Engine Interrupt Flag Clear */
		unsigned int CFRIR0         : 1;	/* Command Frame Received in Pipe x Interrupt Flag Clear */
		unsigned int CFRIR1         : 1;	/* Command Frame Received in Pipe x Interrupt Flag Clear */
		unsigned int CFRIR2         : 1;	/* Command Frame Received in Pipe x Interrupt Flag Clear */
		unsigned int CFRIR3         : 1;	/* Command Frame Received in Pipe x Interrupt Flag Clear */
		unsigned int ICER           : 1;	/* Interrupt Command Flag Clear */
		unsigned int PEIR           : 1;	/* Parity Error Interrupt Flag Clear */
		unsigned int MPEIR          : 1;	/* Memory Protection Error Interrupt Flag Clear */
		unsigned int DRAIR          : 1;	/* Discarded Read Answer Interrupt Flag Clear */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_RIER_type;
#define MLI0_RIER	(*(__far MLI0_RIER_type *) 0xf010c0a4u)	/* Receiver Interrupt Enable Register */
#define MLI1_RIER	(*(__far MLI0_RIER_type *) 0xf010c1a4u)	/* Receiver Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIP          : 3;	/* Normal Frame Received Interrupt Pointer */
		unsigned int                : 1;
		unsigned int CFRIP          : 3;	/* Command Frame Received Interrupt Pointer */
		unsigned int                : 1;
		unsigned int MPPEIP         : 3;	/* Memory Protection or Parity Error Interrupt Pointer */
		unsigned int                : 1;
		unsigned int DRAIP          : 3;	/* Discarded Read Answer Interrupt Pointer */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} MLI0_RINPR_type;
#define MLI0_RINPR	(*(__far MLI0_RINPR_type *) 0xf010c0acu)	/* Receiver Interrupt Node Pointer Register */
#define MLI1_RINPR	(*(__far MLI0_RINPR_type *) 0xf010c1acu)	/* Receiver Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFRI           : 1;	/* Normal Frame Received Interrupt Flag */
		/* const */ unsigned int MEI            : 1;	/* MLI Move Engine Interrupt Flag */
		/* const */ unsigned int CFRI0          : 1;	/* Command Frame Received in Pipe x Interrupt Flag */
		/* const */ unsigned int CFRI1          : 1;	/* Command Frame Received in Pipe x Interrupt Flag */
		/* const */ unsigned int CFRI2          : 1;	/* Command Frame Received in Pipe x Interrupt Flag */
		/* const */ unsigned int CFRI3          : 1;	/* Command Frame Received in Pipe x Interrupt Flag */
		/* const */ unsigned int IC             : 1;	/* Interrupt Command Flag */
		/* const */ unsigned int PEI            : 1;	/* Parity Error Interrupt Flag */
		/* const */ unsigned int MPEI           : 1;	/* Memory Protection Error Interrupt Flag */
		/* const */ unsigned int DRAI           : 1;	/* Discarded Read Answer Interrupt Flag */
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_RISR_type;
#define MLI0_RISR	(*(__far MLI0_RISR_type *) 0xf010c0a8u)	/* Receiver Interrupt Status Register */
#define MLI1_RISR	(*(__far MLI0_RISR_type *) 0xf010c1a8u)	/* Receiver Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;	/* Buffer Size */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;	/* Address Prediction Factor */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP0STATR_type;
#define MLI0_RP0STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c07cu)	/* Receiver Pipe 0 Status Register */
#define MLI0_RP1STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c080u)	/* Receiver Pipe 1 Status Register */
#define MLI0_RP2STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c084u)	/* Receiver Pipe 2 Status Register */
#define MLI0_RP3STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c088u)	/* Receiver Pipe 3 Status Register */
#define MLI1_RP0STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c17cu)	/* Receiver Pipe 0 Status Register */
#define MLI1_RP1STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c180u)	/* Receiver Pipe 1 Status Register */
#define MLI1_RP2STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c184u)	/* Receiver Pipe 2 Status Register */
#define MLI1_RP3STATR	(*(__far MLI0_RP0STATR_type *) 0xf010c188u)	/* Receiver Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCV0           : 1;	/* Set Command Valid */
		unsigned int SCV1           : 1;	/* Set Command Valid */
		unsigned int SCV2           : 1;	/* Set Command Valid */
		unsigned int SCV3           : 1;	/* Set Command Valid */
		unsigned int SMOD           : 1;	/* Set MOD Flag */
		unsigned int                : 3;
		unsigned int CDV0           : 1;	/* Clear Data Valid x Flag */
		unsigned int CDV1           : 1;	/* Clear Data Valid x Flag */
		unsigned int CDV2           : 1;	/* Clear Data Valid x Flag */
		unsigned int CDV3           : 1;	/* Clear Data Valid x Flag */
		unsigned int CCV0           : 1;	/* Clear Command Valid x Flag */
		unsigned int CCV1           : 1;	/* Clear Command Valid x Flag */
		unsigned int CCV2           : 1;	/* Clear Command Valid x Flag */
		unsigned int CCV3           : 1;	/* Clear Command Valid x Flag */
		unsigned int CMOD           : 1;	/* Clear MOD Flag */
		unsigned int CBAV           : 1;	/* Clear BAV Flag */
		unsigned int                : 6;
		unsigned int CAV            : 1;	/* Clear AV Flag */
		unsigned int CRPE           : 1;	/* Clear Receiver PE Flag */
		unsigned int CTPE           : 1;	/* Clear Transmitter PE Flag */
		unsigned int CNAE           : 1;	/* Clear NAE Flag */
		unsigned int CCIV0          : 1;	/* Clear Command Interrupt Valid x Flag */
		unsigned int CCIV1          : 1;	/* Clear Command Interrupt Valid x Flag */
		unsigned int CCIV2          : 1;	/* Clear Command Interrupt Valid x Flag */
		unsigned int CCIV3          : 1;	/* Clear Command Interrupt Valid x Flag */
	} B;
	int I;
	unsigned int U;

} MLI0_SCR_type;
#define MLI0_SCR	(*(__far MLI0_SCR_type *) 0xf010c094u)	/* Set Clear Register */
#define MLI1_SCR	(*(__far MLI0_SCR_type *) 0xf010c194u)	/* Set Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;	/* Address */
	} B;
	int I;
	unsigned int U;

} MLI0_TCBAR_type;
#define MLI0_TCBAR	(*(__far MLI0_TCBAR_type *) 0xf010c064u)	/* Transmitter Copy Base Address Register */
#define MLI1_TCBAR	(*(__far MLI0_TCBAR_type *) 0xf010c164u)	/* Transmitter Copy Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMDP0          : 4;	/* Command Code for Pipe 0 */
		unsigned int                : 4;
		unsigned int CMDP1          : 4;	/* Command Code for Pipe 1 */
		unsigned int                : 4;
		unsigned int CMDP2          : 4;	/* Command Code for Pipe 2 */
		unsigned int                : 4;
		unsigned int CMDP3          : 4;	/* Command Code for Pipe 3 */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MLI0_TCMDR_type;
#define MLI0_TCMDR	(*(__far MLI0_TCMDR_type *) 0xf010c028u)	/* Transmitter Command Register */
#define MLI1_TCMDR	(*(__far MLI0_TCMDR_type *) 0xf010c128u)	/* Transmitter Command Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 1;	/* Mode of Operation */
		unsigned int DNT            : 1;	/* Data in Not Transmission */
		unsigned int                : 2;
		unsigned int MPE            : 4;	/* Maximum Parity Errors */
		unsigned int MNAE           : 2;	/* Maximum Non Acknowledge Errors */
		unsigned int MDP            : 4;	/* Maximum Delay for Parity Error */
		unsigned int NO             : 1;	/* No Optimized Method */
		unsigned int TP             : 1;	/* Type of Parity */
		unsigned int TDEL           : 4;	/* Transmission Delay */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} MLI0_TCR_type;
#define MLI0_TCR	(*(__far MLI0_TCR_type *) 0xf010c010u)	/* Transmitter Control Register */
#define MLI1_TCR	(*(__far MLI0_TCR_type *) 0xf010c110u)	/* Transmitter Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;	/* Data */
	} B;
	int I;
	unsigned int U;

} MLI0_TDRAR_type;
#define MLI0_TDRAR	(*(__far MLI0_TDRAR_type *) 0xf010c050u)	/* Transmitter Data Read Answer Register */
#define MLI1_TDRAR	(*(__far MLI0_TDRAR_type *) 0xf010c150u)	/* Transmitter Data Read Answer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIE0         : 1;	/* Normal Frame Sent in Pipe x Interrupt Enable */
		unsigned int NFSIE1         : 1;	/* Normal Frame Sent in Pipe x Interrupt Enable */
		unsigned int NFSIE2         : 1;	/* Normal Frame Sent in Pipe x Interrupt Enable */
		unsigned int NFSIE3         : 1;	/* Normal Frame Sent in Pipe x Interrupt Enable */
		unsigned int CFSIE0         : 1;	/* Command Frame Sent in Pipe x Interrupt Enable */
		unsigned int CFSIE1         : 1;	/* Command Frame Sent in Pipe x Interrupt Enable */
		unsigned int CFSIE2         : 1;	/* Command Frame Sent in Pipe x Interrupt Enable */
		unsigned int CFSIE3         : 1;	/* Command Frame Sent in Pipe x Interrupt Enable */
		unsigned int PEIE           : 1;	/* Parity Error Interrupt Enable */
		unsigned int TEIE           : 1;	/* Time-Out Error Interrupt Enable */
		unsigned int                : 6;
		unsigned int NFSIR0         : 1;	/* Normal Frame Sent in Pipe x Flag Clear */
		unsigned int NFSIR1         : 1;	/* Normal Frame Sent in Pipe x Flag Clear */
		unsigned int NFSIR2         : 1;	/* Normal Frame Sent in Pipe x Flag Clear */
		unsigned int NFSIR3         : 1;	/* Normal Frame Sent in Pipe x Flag Clear */
		unsigned int CFSIR0         : 1;	/* Command Frame Sent in Pipe x Flag Clear */
		unsigned int CFSIR1         : 1;	/* Command Frame Sent in Pipe x Flag Clear */
		unsigned int CFSIR2         : 1;	/* Command Frame Sent in Pipe x Flag Clear */
		unsigned int CFSIR3         : 1;	/* Command Frame Sent in Pipe x Flag Clear */
		unsigned int PEIR           : 1;	/* Parity Error Flag Clear */
		unsigned int TEIR           : 1;	/* Time Out Error Flag Clear */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TIER_type;
#define MLI0_TIER	(*(__far MLI0_TIER_type *) 0xf010c098u)	/* Transmitter Interrupt Enable Register */
#define MLI1_TIER	(*(__far MLI0_TIER_type *) 0xf010c198u)	/* Transmitter Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIP0         : 3;	/* Normal Frame Sent in Pipe 0 Interrupt Pointer */
		unsigned int                : 1;
		unsigned int NFSIP1         : 3;	/* Normal Frame Sent in Pipe 1 Interrupt Pointer */
		unsigned int                : 1;
		unsigned int NFSIP2         : 3;	/* Normal Frame Sent in Pipe 2 Interrupt Pointer */
		unsigned int                : 1;
		unsigned int NFSIP3         : 3;	/* Normal Frame Sent in Pipe 3 Interrupt Pointer */
		unsigned int                : 1;
		unsigned int CFSIP          : 3;	/* Command Frame Sent Interrupt Pointer */
		unsigned int                : 1;
		unsigned int PTEIP          : 3;	/* Parity or Time Out Interrupt Pointer */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MLI0_TINPR_type;
#define MLI0_TINPR	(*(__far MLI0_TINPR_type *) 0xf010c0a0u)	/* Transmitter Interrupt Node Pointer Register */
#define MLI1_TINPR	(*(__far MLI0_TINPR_type *) 0xf010c1a0u)	/* Transmitter Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFSI0          : 1;	/* Normal Frame Sent in Pipe x Flag */
		/* const */ unsigned int NFSI1          : 1;	/* Normal Frame Sent in Pipe x Flag */
		/* const */ unsigned int NFSI2          : 1;	/* Normal Frame Sent in Pipe x Flag */
		/* const */ unsigned int NFSI3          : 1;	/* Normal Frame Sent in Pipe x Flag */
		/* const */ unsigned int CFSI0          : 1;	/* Command Frame Sent in Pipe x Flag */
		/* const */ unsigned int CFSI1          : 1;	/* Command Frame Sent in Pipe x Flag */
		/* const */ unsigned int CFSI2          : 1;	/* Command Frame Sent in Pipe x Flag */
		/* const */ unsigned int CFSI3          : 1;	/* Command Frame Sent in Pipe x Flag */
		/* const */ unsigned int PEI            : 1;	/* Parity Error Flag */
		/* const */ unsigned int TEI            : 1;	/* Time-Out Error Flag */
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_TISR_type;
#define MLI0_TISR	(*(__far MLI0_TISR_type *) 0xf010c09cu)	/* Transmitter Interrupt Status Register */
#define MLI1_TISR	(*(__far MLI0_TISR_type *) 0xf010c19cu)	/* Transmitter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;	/* Address Offset */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0AOFR_type;
#define MLI0_TP0AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c030u)	/* Transmitter Pipe 0 Address Offset Register */
#define MLI0_TP1AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c034u)	/* Transmitter Pipe 1 Address Offset Register */
#define MLI0_TP2AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c038u)	/* Transmitter Pipe 2 Address Offset Register */
#define MLI0_TP3AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c03cu)	/* Transmitter Pipe 3 Address Offset Register */
#define MLI1_TP0AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c130u)	/* Transmitter Pipe 0 Address Offset Register */
#define MLI1_TP1AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c134u)	/* Transmitter Pipe 1 Address Offset Register */
#define MLI1_TP2AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c138u)	/* Transmitter Pipe 2 Address Offset Register */
#define MLI1_TP3AOFR	(*(__far MLI0_TP0AOFR_type *) 0xf010c13cu)	/* Transmitter Pipe 3 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;	/* Buffer Size */
		unsigned int ADDR           : 28;	/* Address */
	} B;
	int I;
	unsigned int U;

} MLI0_TP0BAR_type;
#define MLI0_TP0BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c054u)	/* Transmitter Pipe 0 Base Address Register */
#define MLI0_TP1BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c058u)	/* Transmitter Pipe 1 Base Address Register */
#define MLI0_TP2BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c05cu)	/* Transmitter Pipe 2 Base Address Register */
#define MLI0_TP3BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c060u)	/* Transmitter Pipe 3 Base Address Register */
#define MLI1_TP0BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c154u)	/* Transmitter Pipe 0 Base Address Register */
#define MLI1_TP1BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c158u)	/* Transmitter Pipe 1 Base Address Register */
#define MLI1_TP2BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c15cu)	/* Transmitter Pipe 2 Base Address Register */
#define MLI1_TP3BAR	(*(__far MLI0_TP0BAR_type *) 0xf010c160u)	/* Transmitter Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;	/* Buffer Size */
		/* const */ unsigned int DW             : 2;	/* Data Width */
		/* const */ unsigned int AP             : 10;	/* Address Prediction Factor */
		/* const */ unsigned int OP             : 1;	/* Use Optimized Frame */
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0STATR_type;
#define MLI0_TP0STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c018u)	/* Transmitter Pipe 0 Status Register */
#define MLI0_TP1STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c01cu)	/* Transmitter Pipe 1 Status Register */
#define MLI0_TP2STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c020u)	/* Transmitter Pipe 2 Status Register */
#define MLI0_TP3STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c024u)	/* Transmitter Pipe 3 Status Register */
#define MLI1_TP0STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c118u)	/* Transmitter Pipe 0 Status Register */
#define MLI1_TP1STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c11cu)	/* Transmitter Pipe 1 Status Register */
#define MLI1_TP2STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c120u)	/* Transmitter Pipe 2 Status Register */
#define MLI1_TP3STATR	(*(__far MLI0_TP0STATR_type *) 0xf010c124u)	/* Transmitter Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CIV0           : 1;	/* Command Interrupt Valid */
		/* const */ unsigned int CIV1           : 1;	/* Command Interrupt Valid */
		/* const */ unsigned int CIV2           : 1;	/* Command Interrupt Valid */
		/* const */ unsigned int CIV3           : 1;	/* Command Interrupt Valid */
		/* const */ unsigned int CV0            : 1;	/* Command Valid */
		/* const */ unsigned int CV1            : 1;	/* Command Valid */
		/* const */ unsigned int CV2            : 1;	/* Command Valid */
		/* const */ unsigned int CV3            : 1;	/* Command Valid */
		/* const */ unsigned int AV             : 1;	/* Answer Valid */
		/* const */ unsigned int BAV            : 1;	/* Base Address Valid */
		/* const */ unsigned int                : 6;
		/* const */ unsigned int DV0            : 1;	/* Data Valid */
		/* const */ unsigned int DV1            : 1;	/* Data Valid */
		/* const */ unsigned int DV2            : 1;	/* Data Valid */
		/* const */ unsigned int DV3            : 1;	/* Data Valid */
		/* const */ unsigned int RP0            : 1;	/* Read Pending */
		/* const */ unsigned int RP1            : 1;	/* Read Pending */
		/* const */ unsigned int RP2            : 1;	/* Read Pending */
		/* const */ unsigned int RP3            : 1;	/* Read Pending */
		/* const */ unsigned int PN             : 2;	/* Pipe Number */
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TRSTATR_type;
#define MLI0_TRSTATR	(*(__far MLI0_TRSTATR_type *) 0xf010c02cu)	/* Transmitter Receiver Status Register */
#define MLI1_TRSTATR	(*(__far MLI0_TRSTATR_type *) 0xf010c12cu)	/* Transmitter Receiver Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RDC            : 5;	/* Ready Delay Counter */
		/* const */ unsigned int APN            : 2;	/* Answer Pipe Number */
		/* const */ unsigned int PE             : 1;	/* Parity Error Flag */
		/* const */ unsigned int NAE            : 1;	/* Non Acknowledge Error Flag */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} MLI0_TSTATR_type;
#define MLI0_TSTATR	(*(__far MLI0_TSTATR_type *) 0xf010c014u)	/* Transmitter Status Register */
#define MLI1_TSTATR	(*(__far MLI0_TSTATR_type *) 0xf010c114u)	/* Transmitter Status Register */


/* GPTA */
typedef volatile union
{
	struct
	{ 
		unsigned int DFA02          : 4;	/* Clock Line 2 Driving Source Selection */
		unsigned int DFA04          : 4;	/* Clock Line 4 Driving Source Selection */
		unsigned int DFA06          : 4;	/* Clock Line 6 Driving Source Selection */
		unsigned int DFA07          : 4;	/* Clock Line 7 Driving Source Selection */
		unsigned int DFA03          : 2;	/* Clock Line 3 Driving Source Selection */
		unsigned int DFALTC         : 3;	/* Dividing Factor for LTC Prescaler Clock Selection */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} GPTA0_CKBCTR_type;
#define GPTA0_CKBCTR	(*(__far GPTA0_CKBCTR_type *) 0xf00018d8u)	/* GPTA0 Clock Bus Control Register */
#define GPTA1_CKBCTR	(*(__far GPTA0_CKBCTR_type *) 0xf00020d8u)	/* GPTA1 Clock Bus Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* 32-bit SCU Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* 32-bit SCU Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* 32-bit SCU Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* External Request Disable */
		unsigned int SBWE           : 1;	/* 32-bit SCU Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} GPTA0_CLC_type;
#define GPTA0_CLC	(*(__far GPTA0_CLC_type *) 0xf0001800u)	/* GPTA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLKCNT         : 16;	/* Debug Clock Count */
		unsigned int                : 15;
		unsigned int DBGCEN         : 1;	/* Debug Clock Enable */
	} B;
	int I;
	unsigned int U;

} GPTA0_DBGCTR_type;
#define GPTA0_DBGCTR	(*(__far GPTA0_DBGCTR_type *) 0xf0001804u)	/* GPTA Debug Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;	/* Capture Value of DCMk */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV0_type;
#define GPTA0_DCMCAV0	(*(__far GPTA0_DCMCAV0_type *) 0xf0001888u)	/* GPTA0 Duty Cycle Measurement Capture Register 0 */
#define GPTA0_DCMCAV1	(*(__far GPTA0_DCMCAV0_type *) 0xf0001898u)	/* GPTA0 Duty Cycle Measurement Capture Register 1 */
#define GPTA0_DCMCAV2	(*(__far GPTA0_DCMCAV0_type *) 0xf00018a8u)	/* GPTA0 Duty Cycle Measurement Capture Register 2 */
#define GPTA0_DCMCAV3	(*(__far GPTA0_DCMCAV0_type *) 0xf00018b8u)	/* GPTA0 Duty Cycle Measurement Capture Register 3 */
#define GPTA1_DCMCAV0	(*(__far GPTA0_DCMCAV0_type *) 0xf0002088u)	/* GPTA1 Duty Cycle Measurement Capture Register 0 */
#define GPTA1_DCMCAV1	(*(__far GPTA0_DCMCAV0_type *) 0xf0002098u)	/* GPTA1 Duty Cycle Measurement Capture Register 1 */
#define GPTA1_DCMCAV2	(*(__far GPTA0_DCMCAV0_type *) 0xf00020a8u)	/* GPTA1 Duty Cycle Measurement Capture Register 2 */
#define GPTA1_DCMCAV3	(*(__far GPTA0_DCMCAV0_type *) 0xf00020b8u)	/* GPTA1 Duty Cycle Measurement Capture Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;	/* Capture/Compare Register Value of DCMk */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV0_type;
#define GPTA0_DCMCOV0	(*(__far GPTA0_DCMCOV0_type *) 0xf000188cu)	/* GPTA0 Duty Cycle Measurement Capture/Compare Register 0 */
#define GPTA0_DCMCOV1	(*(__far GPTA0_DCMCOV0_type *) 0xf000189cu)	/* GPTA0 Duty Cycle Measurement Capture/Compare Register 1 */
#define GPTA0_DCMCOV2	(*(__far GPTA0_DCMCOV0_type *) 0xf00018acu)	/* GPTA0 Duty Cycle Measurement Capture/Compare Register 2 */
#define GPTA0_DCMCOV3	(*(__far GPTA0_DCMCOV0_type *) 0xf00018bcu)	/* GPTA0 Duty Cycle Measurement Capture/Compare Register 3 */
#define GPTA1_DCMCOV0	(*(__far GPTA0_DCMCOV0_type *) 0xf000208cu)	/* GPTA1 Duty Cycle Measurement Capture/Compare Register 0 */
#define GPTA1_DCMCOV1	(*(__far GPTA0_DCMCOV0_type *) 0xf000209cu)	/* GPTA1 Duty Cycle Measurement Capture/Compare Register 1 */
#define GPTA1_DCMCOV2	(*(__far GPTA0_DCMCOV0_type *) 0xf00020acu)	/* GPTA1 Duty Cycle Measurement Capture/Compare Register 2 */
#define GPTA1_DCMCOV3	(*(__far GPTA0_DCMCOV0_type *) 0xf00020bcu)	/* GPTA1 Duty Cycle Measurement Capture/Compare Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;	/* Trigger Source Selection for Capture Event */
		unsigned int OCA            : 1;	/* Trigger Source for Capture/Compare Register Update */
		unsigned int RZE            : 1;	/* Timer Reset on Rising Edge */
		unsigned int FZE            : 1;	/* Timer Reset on Falling Edge */
		unsigned int RCK            : 1;	/* Output Pulse on Rising Edge */
		unsigned int FCK            : 1;	/* Output Pulse on Falling Edge */
		unsigned int QCK            : 1;	/* Additional Output Pulse Generation */
		unsigned int RRE            : 1;	/* Interrupt Request on Rising Edge */
		unsigned int FRE            : 1;	/* Interrupt Request on Falling Edge */
		unsigned int CRE            : 1;	/* Interrupt Request on Compare Event */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR0_type;
#define GPTA0_DCMCTR0	(*(__far GPTA0_DCMCTR0_type *) 0xf0001880u)	/* GPTA0 Duty Cycle Measurement Control Register 0 */
#define GPTA0_DCMCTR1	(*(__far GPTA0_DCMCTR0_type *) 0xf0001890u)	/* GPTA0 Duty Cycle Measurement Control Register 1 */
#define GPTA0_DCMCTR2	(*(__far GPTA0_DCMCTR0_type *) 0xf00018a0u)	/* GPTA0 Duty Cycle Measurement Control Register 2 */
#define GPTA0_DCMCTR3	(*(__far GPTA0_DCMCTR0_type *) 0xf00018b0u)	/* GPTA0 Duty Cycle Measurement Control Register 3 */
#define GPTA1_DCMCTR0	(*(__far GPTA0_DCMCTR0_type *) 0xf0002080u)	/* GPTA1 Duty Cycle Measurement Control Register 0 */
#define GPTA1_DCMCTR1	(*(__far GPTA0_DCMCTR0_type *) 0xf0002090u)	/* GPTA1 Duty Cycle Measurement Control Register 1 */
#define GPTA1_DCMCTR2	(*(__far GPTA0_DCMCTR0_type *) 0xf00020a0u)	/* GPTA1 Duty Cycle Measurement Control Register 2 */
#define GPTA1_DCMCTR3	(*(__far GPTA0_DCMCTR0_type *) 0xf00020b0u)	/* GPTA1 Duty Cycle Measurement Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;	/* Timer Value of DCMk */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM0_type;
#define GPTA0_DCMTIM0	(*(__far GPTA0_DCMTIM0_type *) 0xf0001884u)	/* GPTA0 Duty Cycle Measurement Timer Register 0 */
#define GPTA0_DCMTIM1	(*(__far GPTA0_DCMTIM0_type *) 0xf0001894u)	/* GPTA0 Duty Cycle Measurement Timer Register 1 */
#define GPTA0_DCMTIM2	(*(__far GPTA0_DCMTIM0_type *) 0xf00018a4u)	/* GPTA0 Duty Cycle Measurement Timer Register 2 */
#define GPTA0_DCMTIM3	(*(__far GPTA0_DCMTIM0_type *) 0xf00018b4u)	/* GPTA0 Duty Cycle Measurement Timer Register 3 */
#define GPTA1_DCMTIM0	(*(__far GPTA0_DCMTIM0_type *) 0xf0002084u)	/* GPTA1 Duty Cycle Measurement Timer Register 0 */
#define GPTA1_DCMTIM1	(*(__far GPTA0_DCMTIM0_type *) 0xf0002094u)	/* GPTA1 Duty Cycle Measurement Timer Register 1 */
#define GPTA1_DCMTIM2	(*(__far GPTA0_DCMTIM0_type *) 0xf00020a4u)	/* GPTA1 Duty Cycle Measurement Timer Register 2 */
#define GPTA1_DCMTIM3	(*(__far GPTA0_DCMTIM0_type *) 0xf00020b4u)	/* GPTA1 Duty Cycle Measurement Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int GT00RUN        : 1;	/* GPTA0 Global Timer 0 Run Control */
		unsigned int GT01RUN        : 1;	/* GPTA0 Global Timer 1 Run Control */
		unsigned int GT10RUN        : 1;	/* GPTA1 Global Timer 0 Run Control */
		unsigned int GT11RUN        : 1;	/* GPTA1 Global Timer 1 Run Control */
		unsigned int                : 4;
		unsigned int G0EN           : 1;	/* GPTA0 Timer Clock Enable */
		unsigned int G1EN           : 1;	/* GPTA1 Timer Clock Enable */
		unsigned int L2EN           : 1;	/* LTCA2 Timer Clock Enable */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} GPTA0_EDCTR_type;
#define GPTA0_EDCTR	(*(__far GPTA0_EDCTR_type *) 0xf0001c00u)	/* GPTA Clock Enable/Disable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} GPTA0_FDR_type;
#define GPTA0_FDR	(*(__far GPTA0_FDR_type *) 0xf000180cu)	/* GPTA Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;	/* Threshold Value of Filter and Prescaler Cell k */
		unsigned int MOD            : 3;	/* Operation Mode Selection for FPCk */
		unsigned int IPS            : 3;	/* Input Line Selection for FPCk */
		unsigned int CLK            : 2;	/* Clock Selection for FPCk */
		unsigned int RTG            : 1;	/* Reset Timer for FPCk on Glitch */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR0_type;
#define GPTA0_FPCCTR0	(*(__far GPTA0_FPCCTR0_type *) 0xf0001848u)	/* GPTA0 Filter and Prescaler Cell Control Register 0 */
#define GPTA0_FPCCTR1	(*(__far GPTA0_FPCCTR0_type *) 0xf0001850u)	/* GPTA0 Filter and Prescaler Cell Control Register 1 */
#define GPTA0_FPCCTR2	(*(__far GPTA0_FPCCTR0_type *) 0xf0001858u)	/* GPTA0 Filter and Prescaler Cell Control Register 2 */
#define GPTA0_FPCCTR3	(*(__far GPTA0_FPCCTR0_type *) 0xf0001860u)	/* GPTA0 Filter and Prescaler Cell Control Register 3 */
#define GPTA0_FPCCTR4	(*(__far GPTA0_FPCCTR0_type *) 0xf0001868u)	/* GPTA0 Filter and Prescaler Cell Control Register 4 */
#define GPTA0_FPCCTR5	(*(__far GPTA0_FPCCTR0_type *) 0xf0001870u)	/* GPTA0 Filter and Prescaler Cell Control Register 5 */
#define GPTA1_FPCCTR0	(*(__far GPTA0_FPCCTR0_type *) 0xf0002048u)	/* GPTA1 Filter and Prescaler Cell Control Register 0 */
#define GPTA1_FPCCTR1	(*(__far GPTA0_FPCCTR0_type *) 0xf0002050u)	/* GPTA1 Filter and Prescaler Cell Control Register 1 */
#define GPTA1_FPCCTR2	(*(__far GPTA0_FPCCTR0_type *) 0xf0002058u)	/* GPTA1 Filter and Prescaler Cell Control Register 2 */
#define GPTA1_FPCCTR3	(*(__far GPTA0_FPCCTR0_type *) 0xf0002060u)	/* GPTA1 Filter and Prescaler Cell Control Register 3 */
#define GPTA1_FPCCTR4	(*(__far GPTA0_FPCCTR0_type *) 0xf0002068u)	/* GPTA1 Filter and Prescaler Cell Control Register 4 */
#define GPTA1_FPCCTR5	(*(__far GPTA0_FPCCTR0_type *) 0xf0002070u)	/* GPTA1 Filter and Prescaler Cell Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int REG0           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int REG1           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int REG2           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int REG3           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int REG4           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int REG5           : 1;	/* Rising Edge Glitch Flag for FPCk */
		unsigned int                : 2;
		unsigned int FEG0           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int FEG1           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int FEG2           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int FEG3           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int FEG4           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int FEG5           : 1;	/* Falling Edge Glitch Flag for FPCk */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCSTAT_type;
#define GPTA0_FPCSTAT	(*(__far GPTA0_FPCSTAT_type *) 0xf0001844u)	/* GPTA0 Filter and Prescaler Cell Status Register */
#define GPTA1_FPCSTAT	(*(__far GPTA0_FPCSTAT_type *) 0xf0002044u)	/* GPTA1 Filter and Prescaler Cell Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;	/* Timer Value of Filter and Prescaler Cell k */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM0_type;
#define GPTA0_FPCTIM0	(*(__far GPTA0_FPCTIM0_type *) 0xf000184cu)	/* GPTA0 Filter and Prescaler Cell Timer Register 0 */
#define GPTA0_FPCTIM1	(*(__far GPTA0_FPCTIM0_type *) 0xf0001854u)	/* GPTA0 Filter and Prescaler Cell Timer Register 1 */
#define GPTA0_FPCTIM2	(*(__far GPTA0_FPCTIM0_type *) 0xf000185cu)	/* GPTA0 Filter and Prescaler Cell Timer Register 2 */
#define GPTA0_FPCTIM3	(*(__far GPTA0_FPCTIM0_type *) 0xf0001864u)	/* GPTA0 Filter and Prescaler Cell Timer Register 3 */
#define GPTA0_FPCTIM4	(*(__far GPTA0_FPCTIM0_type *) 0xf000186cu)	/* GPTA0 Filter and Prescaler Cell Timer Register 4 */
#define GPTA0_FPCTIM5	(*(__far GPTA0_FPCTIM0_type *) 0xf0001874u)	/* GPTA0 Filter and Prescaler Cell Timer Register 5 */
#define GPTA1_FPCTIM0	(*(__far GPTA0_FPCTIM0_type *) 0xf000204cu)	/* GPTA1 Filter and Prescaler Cell Timer Register 0 */
#define GPTA1_FPCTIM1	(*(__far GPTA0_FPCTIM0_type *) 0xf0002054u)	/* GPTA1 Filter and Prescaler Cell Timer Register 1 */
#define GPTA1_FPCTIM2	(*(__far GPTA0_FPCTIM0_type *) 0xf000205cu)	/* GPTA1 Filter and Prescaler Cell Timer Register 2 */
#define GPTA1_FPCTIM3	(*(__far GPTA0_FPCTIM0_type *) 0xf0002064u)	/* GPTA1 Filter and Prescaler Cell Timer Register 3 */
#define GPTA1_FPCTIM4	(*(__far GPTA0_FPCTIM0_type *) 0xf000206cu)	/* GPTA1 Filter and Prescaler Cell Timer Register 4 */
#define GPTA1_FPCTIM5	(*(__far GPTA0_FPCTIM0_type *) 0xf0002074u)	/* GPTA1 Filter and Prescaler Cell Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Interrupt Request Enable */
		unsigned int RED            : 1;	/* Input Rising Edge Select */
		unsigned int FED            : 1;	/* Input Falling Edge Select */
		unsigned int NE             : 1;	/* Not Effective */
		unsigned int BYP            : 1;	/* Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int                : 16;
	} B1;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Interrupt Request Enable */
		unsigned int GES            : 1;	/* Greater Equal Select */
		unsigned int CAC            : 1;	/* Capture after Compare Select */
		unsigned int CAT            : 1;	/* Capture Alternate Timer */
		unsigned int BYP            : 1;	/* Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int                : 16;
	} B2;
	int I;
	unsigned int U;

} GPTA0_GTCCTR00_type;
#define GPTA0_GTCCTR00	(*(__far GPTA0_GTCCTR00_type *) 0xf0001900u)	/* GPTA0 Global Timer Cell Control Register 00 [Capture Mode] */
#define GPTA0_GTCCTR01	(*(__far GPTA0_GTCCTR00_type *) 0xf0001908u)	/* GPTA0 Global Timer Cell Control Register 01 [Capture Mode] */
#define GPTA0_GTCCTR02	(*(__far GPTA0_GTCCTR00_type *) 0xf0001910u)	/* GPTA0 Global Timer Cell Control Register 02 [Capture Mode] */
#define GPTA0_GTCCTR03	(*(__far GPTA0_GTCCTR00_type *) 0xf0001918u)	/* GPTA0 Global Timer Cell Control Register 03 [Capture Mode] */
#define GPTA0_GTCCTR04	(*(__far GPTA0_GTCCTR00_type *) 0xf0001920u)	/* GPTA0 Global Timer Cell Control Register 04 [Capture Mode] */
#define GPTA0_GTCCTR05	(*(__far GPTA0_GTCCTR00_type *) 0xf0001928u)	/* GPTA0 Global Timer Cell Control Register 05 [Capture Mode] */
#define GPTA0_GTCCTR06	(*(__far GPTA0_GTCCTR00_type *) 0xf0001930u)	/* GPTA0 Global Timer Cell Control Register 06 [Capture Mode] */
#define GPTA0_GTCCTR07	(*(__far GPTA0_GTCCTR00_type *) 0xf0001938u)	/* GPTA0 Global Timer Cell Control Register 07 [Capture Mode] */
#define GPTA0_GTCCTR08	(*(__far GPTA0_GTCCTR00_type *) 0xf0001940u)	/* GPTA0 Global Timer Cell Control Register 08 [Capture Mode] */
#define GPTA0_GTCCTR09	(*(__far GPTA0_GTCCTR00_type *) 0xf0001948u)	/* GPTA0 Global Timer Cell Control Register 09 [Capture Mode] */
#define GPTA0_GTCCTR10	(*(__far GPTA0_GTCCTR00_type *) 0xf0001950u)	/* GPTA0 Global Timer Cell Control Register 10 [Capture Mode] */
#define GPTA0_GTCCTR11	(*(__far GPTA0_GTCCTR00_type *) 0xf0001958u)	/* GPTA0 Global Timer Cell Control Register 11 [Capture Mode] */
#define GPTA0_GTCCTR12	(*(__far GPTA0_GTCCTR00_type *) 0xf0001960u)	/* GPTA0 Global Timer Cell Control Register 12 [Capture Mode] */
#define GPTA0_GTCCTR13	(*(__far GPTA0_GTCCTR00_type *) 0xf0001968u)	/* GPTA0 Global Timer Cell Control Register 13 [Capture Mode] */
#define GPTA0_GTCCTR14	(*(__far GPTA0_GTCCTR00_type *) 0xf0001970u)	/* GPTA0 Global Timer Cell Control Register 14 [Capture Mode] */
#define GPTA0_GTCCTR15	(*(__far GPTA0_GTCCTR00_type *) 0xf0001978u)	/* GPTA0 Global Timer Cell Control Register 15 [Capture Mode] */
#define GPTA0_GTCCTR16	(*(__far GPTA0_GTCCTR00_type *) 0xf0001980u)	/* GPTA0 Global Timer Cell Control Register 16 [Capture Mode] */
#define GPTA0_GTCCTR17	(*(__far GPTA0_GTCCTR00_type *) 0xf0001988u)	/* GPTA0 Global Timer Cell Control Register 17 [Capture Mode] */
#define GPTA0_GTCCTR18	(*(__far GPTA0_GTCCTR00_type *) 0xf0001990u)	/* GPTA0 Global Timer Cell Control Register 18 [Capture Mode] */
#define GPTA0_GTCCTR19	(*(__far GPTA0_GTCCTR00_type *) 0xf0001998u)	/* GPTA0 Global Timer Cell Control Register 19 [Capture Mode] */
#define GPTA0_GTCCTR20	(*(__far GPTA0_GTCCTR00_type *) 0xf00019a0u)	/* GPTA0 Global Timer Cell Control Register 20 [Capture Mode] */
#define GPTA0_GTCCTR21	(*(__far GPTA0_GTCCTR00_type *) 0xf00019a8u)	/* GPTA0 Global Timer Cell Control Register 21 [Capture Mode] */
#define GPTA0_GTCCTR22	(*(__far GPTA0_GTCCTR00_type *) 0xf00019b0u)	/* GPTA0 Global Timer Cell Control Register 22 [Capture Mode] */
#define GPTA0_GTCCTR23	(*(__far GPTA0_GTCCTR00_type *) 0xf00019b8u)	/* GPTA0 Global Timer Cell Control Register 23 [Capture Mode] */
#define GPTA0_GTCCTR24	(*(__far GPTA0_GTCCTR00_type *) 0xf00019c0u)	/* GPTA0 Global Timer Cell Control Register 24 [Capture Mode] */
#define GPTA0_GTCCTR25	(*(__far GPTA0_GTCCTR00_type *) 0xf00019c8u)	/* GPTA0 Global Timer Cell Control Register 25 [Capture Mode] */
#define GPTA0_GTCCTR26	(*(__far GPTA0_GTCCTR00_type *) 0xf00019d0u)	/* GPTA0 Global Timer Cell Control Register 26 [Capture Mode] */
#define GPTA0_GTCCTR27	(*(__far GPTA0_GTCCTR00_type *) 0xf00019d8u)	/* GPTA0 Global Timer Cell Control Register 27 [Capture Mode] */
#define GPTA0_GTCCTR28	(*(__far GPTA0_GTCCTR00_type *) 0xf00019e0u)	/* GPTA0 Global Timer Cell Control Register 28 [Capture Mode] */
#define GPTA0_GTCCTR29	(*(__far GPTA0_GTCCTR00_type *) 0xf00019e8u)	/* GPTA0 Global Timer Cell Control Register 29 [Capture Mode] */
#define GPTA0_GTCCTR30	(*(__far GPTA0_GTCCTR00_type *) 0xf00019f0u)	/* GPTA0 Global Timer Cell Control Register 30 [Capture Mode] */
#define GPTA0_GTCCTR31	(*(__far GPTA0_GTCCTR00_type *) 0xf00019f8u)	/* GPTA0 Global Timer Cell Control Register 31 [Capture Mode] */
#define GPTA1_GTCCTR00	(*(__far GPTA0_GTCCTR00_type *) 0xf0002100u)	/* GPTA1 Global Timer Cell Control Register 00 [Capture Mode] */
#define GPTA1_GTCCTR01	(*(__far GPTA0_GTCCTR00_type *) 0xf0002108u)	/* GPTA1 Global Timer Cell Control Register 01 [Capture Mode] */
#define GPTA1_GTCCTR02	(*(__far GPTA0_GTCCTR00_type *) 0xf0002110u)	/* GPTA1 Global Timer Cell Control Register 02 [Capture Mode] */
#define GPTA1_GTCCTR03	(*(__far GPTA0_GTCCTR00_type *) 0xf0002118u)	/* GPTA1 Global Timer Cell Control Register 03 [Capture Mode] */
#define GPTA1_GTCCTR04	(*(__far GPTA0_GTCCTR00_type *) 0xf0002120u)	/* GPTA1 Global Timer Cell Control Register 04 [Capture Mode] */
#define GPTA1_GTCCTR05	(*(__far GPTA0_GTCCTR00_type *) 0xf0002128u)	/* GPTA1 Global Timer Cell Control Register 05 [Capture Mode] */
#define GPTA1_GTCCTR06	(*(__far GPTA0_GTCCTR00_type *) 0xf0002130u)	/* GPTA1 Global Timer Cell Control Register 06 [Capture Mode] */
#define GPTA1_GTCCTR07	(*(__far GPTA0_GTCCTR00_type *) 0xf0002138u)	/* GPTA1 Global Timer Cell Control Register 07 [Capture Mode] */
#define GPTA1_GTCCTR08	(*(__far GPTA0_GTCCTR00_type *) 0xf0002140u)	/* GPTA1 Global Timer Cell Control Register 08 [Capture Mode] */
#define GPTA1_GTCCTR09	(*(__far GPTA0_GTCCTR00_type *) 0xf0002148u)	/* GPTA1 Global Timer Cell Control Register 09 [Capture Mode] */
#define GPTA1_GTCCTR10	(*(__far GPTA0_GTCCTR00_type *) 0xf0002150u)	/* GPTA1 Global Timer Cell Control Register 10 [Capture Mode] */
#define GPTA1_GTCCTR11	(*(__far GPTA0_GTCCTR00_type *) 0xf0002158u)	/* GPTA1 Global Timer Cell Control Register 11 [Capture Mode] */
#define GPTA1_GTCCTR12	(*(__far GPTA0_GTCCTR00_type *) 0xf0002160u)	/* GPTA1 Global Timer Cell Control Register 12 [Capture Mode] */
#define GPTA1_GTCCTR13	(*(__far GPTA0_GTCCTR00_type *) 0xf0002168u)	/* GPTA1 Global Timer Cell Control Register 13 [Capture Mode] */
#define GPTA1_GTCCTR14	(*(__far GPTA0_GTCCTR00_type *) 0xf0002170u)	/* GPTA1 Global Timer Cell Control Register 14 [Capture Mode] */
#define GPTA1_GTCCTR15	(*(__far GPTA0_GTCCTR00_type *) 0xf0002178u)	/* GPTA1 Global Timer Cell Control Register 15 [Capture Mode] */
#define GPTA1_GTCCTR16	(*(__far GPTA0_GTCCTR00_type *) 0xf0002180u)	/* GPTA1 Global Timer Cell Control Register 16 [Capture Mode] */
#define GPTA1_GTCCTR17	(*(__far GPTA0_GTCCTR00_type *) 0xf0002188u)	/* GPTA1 Global Timer Cell Control Register 17 [Capture Mode] */
#define GPTA1_GTCCTR18	(*(__far GPTA0_GTCCTR00_type *) 0xf0002190u)	/* GPTA1 Global Timer Cell Control Register 18 [Capture Mode] */
#define GPTA1_GTCCTR19	(*(__far GPTA0_GTCCTR00_type *) 0xf0002198u)	/* GPTA1 Global Timer Cell Control Register 19 [Capture Mode] */
#define GPTA1_GTCCTR20	(*(__far GPTA0_GTCCTR00_type *) 0xf00021a0u)	/* GPTA1 Global Timer Cell Control Register 20 [Capture Mode] */
#define GPTA1_GTCCTR21	(*(__far GPTA0_GTCCTR00_type *) 0xf00021a8u)	/* GPTA1 Global Timer Cell Control Register 21 [Capture Mode] */
#define GPTA1_GTCCTR22	(*(__far GPTA0_GTCCTR00_type *) 0xf00021b0u)	/* GPTA1 Global Timer Cell Control Register 22 [Capture Mode] */
#define GPTA1_GTCCTR23	(*(__far GPTA0_GTCCTR00_type *) 0xf00021b8u)	/* GPTA1 Global Timer Cell Control Register 23 [Capture Mode] */
#define GPTA1_GTCCTR24	(*(__far GPTA0_GTCCTR00_type *) 0xf00021c0u)	/* GPTA1 Global Timer Cell Control Register 24 [Capture Mode] */
#define GPTA1_GTCCTR25	(*(__far GPTA0_GTCCTR00_type *) 0xf00021c8u)	/* GPTA1 Global Timer Cell Control Register 25 [Capture Mode] */
#define GPTA1_GTCCTR26	(*(__far GPTA0_GTCCTR00_type *) 0xf00021d0u)	/* GPTA1 Global Timer Cell Control Register 26 [Capture Mode] */
#define GPTA1_GTCCTR27	(*(__far GPTA0_GTCCTR00_type *) 0xf00021d8u)	/* GPTA1 Global Timer Cell Control Register 27 [Capture Mode] */
#define GPTA1_GTCCTR28	(*(__far GPTA0_GTCCTR00_type *) 0xf00021e0u)	/* GPTA1 Global Timer Cell Control Register 28 [Capture Mode] */
#define GPTA1_GTCCTR29	(*(__far GPTA0_GTCCTR00_type *) 0xf00021e8u)	/* GPTA1 Global Timer Cell Control Register 29 [Capture Mode] */
#define GPTA1_GTCCTR30	(*(__far GPTA0_GTCCTR00_type *) 0xf00021f0u)	/* GPTA1 Global Timer Cell Control Register 30 [Capture Mode] */
#define GPTA1_GTCCTR31	(*(__far GPTA0_GTCCTR00_type *) 0xf00021f8u)	/* GPTA1 Global Timer Cell Control Register 31 [Capture Mode] */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;	/* TGE Flag Source Selection */
		unsigned int MUX            : 3;	/* Timer Clock Selection */
		unsigned int REN            : 1;	/* Interrupt Request Enable */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCTR0_type;
#define GPTA0_GTCTR0	(*(__far GPTA0_GTCTR0_type *) 0xf00018e0u)	/* GPTA0 Global Timer Control Register 0 */
#define GPTA0_GTCTR1	(*(__far GPTA0_GTCTR0_type *) 0xf00018f0u)	/* GPTA0 Global Timer Control Register 1 */
#define GPTA1_GTCTR0	(*(__far GPTA0_GTCTR0_type *) 0xf00020e0u)	/* GPTA1 Global Timer Control Register 0 */
#define GPTA1_GTCTR1	(*(__far GPTA0_GTCTR0_type *) 0xf00020f0u)	/* GPTA1 Global Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 24;	/* Capture/Compare Register Contents of GTCk */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCXR00_type;
#define GPTA0_GTCXR00	(*(__far GPTA0_GTCXR00_type *) 0xf0001904u)	/* GPTA0 Global Timer Cell X Register 00 */
#define GPTA0_GTCXR01	(*(__far GPTA0_GTCXR00_type *) 0xf000190cu)	/* GPTA0 Global Timer Cell X Register 01 */
#define GPTA0_GTCXR02	(*(__far GPTA0_GTCXR00_type *) 0xf0001914u)	/* GPTA0 Global Timer Cell X Register 02 */
#define GPTA0_GTCXR03	(*(__far GPTA0_GTCXR00_type *) 0xf000191cu)	/* GPTA0 Global Timer Cell X Register 03 */
#define GPTA0_GTCXR04	(*(__far GPTA0_GTCXR00_type *) 0xf0001924u)	/* GPTA0 Global Timer Cell X Register 04 */
#define GPTA0_GTCXR05	(*(__far GPTA0_GTCXR00_type *) 0xf000192cu)	/* GPTA0 Global Timer Cell X Register 05 */
#define GPTA0_GTCXR06	(*(__far GPTA0_GTCXR00_type *) 0xf0001934u)	/* GPTA0 Global Timer Cell X Register 06 */
#define GPTA0_GTCXR07	(*(__far GPTA0_GTCXR00_type *) 0xf000193cu)	/* GPTA0 Global Timer Cell X Register 07 */
#define GPTA0_GTCXR08	(*(__far GPTA0_GTCXR00_type *) 0xf0001944u)	/* GPTA0 Global Timer Cell X Register 08 */
#define GPTA0_GTCXR09	(*(__far GPTA0_GTCXR00_type *) 0xf000194cu)	/* GPTA0 Global Timer Cell X Register 09 */
#define GPTA0_GTCXR10	(*(__far GPTA0_GTCXR00_type *) 0xf0001954u)	/* GPTA0 Global Timer Cell X Register 10 */
#define GPTA0_GTCXR11	(*(__far GPTA0_GTCXR00_type *) 0xf000195cu)	/* GPTA0 Global Timer Cell X Register 11 */
#define GPTA0_GTCXR12	(*(__far GPTA0_GTCXR00_type *) 0xf0001964u)	/* GPTA0 Global Timer Cell X Register 12 */
#define GPTA0_GTCXR13	(*(__far GPTA0_GTCXR00_type *) 0xf000196cu)	/* GPTA0 Global Timer Cell X Register 13 */
#define GPTA0_GTCXR14	(*(__far GPTA0_GTCXR00_type *) 0xf0001974u)	/* GPTA0 Global Timer Cell X Register 14 */
#define GPTA0_GTCXR15	(*(__far GPTA0_GTCXR00_type *) 0xf000197cu)	/* GPTA0 Global Timer Cell X Register 15 */
#define GPTA0_GTCXR16	(*(__far GPTA0_GTCXR00_type *) 0xf0001984u)	/* GPTA0 Global Timer Cell X Register 16 */
#define GPTA0_GTCXR17	(*(__far GPTA0_GTCXR00_type *) 0xf000198cu)	/* GPTA0 Global Timer Cell X Register 17 */
#define GPTA0_GTCXR18	(*(__far GPTA0_GTCXR00_type *) 0xf0001994u)	/* GPTA0 Global Timer Cell X Register 18 */
#define GPTA0_GTCXR19	(*(__far GPTA0_GTCXR00_type *) 0xf000199cu)	/* GPTA0 Global Timer Cell X Register 19 */
#define GPTA0_GTCXR20	(*(__far GPTA0_GTCXR00_type *) 0xf00019a4u)	/* GPTA0 Global Timer Cell X Register 20 */
#define GPTA0_GTCXR21	(*(__far GPTA0_GTCXR00_type *) 0xf00019acu)	/* GPTA0 Global Timer Cell X Register 21 */
#define GPTA0_GTCXR22	(*(__far GPTA0_GTCXR00_type *) 0xf00019b4u)	/* GPTA0 Global Timer Cell X Register 22 */
#define GPTA0_GTCXR23	(*(__far GPTA0_GTCXR00_type *) 0xf00019bcu)	/* GPTA0 Global Timer Cell X Register 23 */
#define GPTA0_GTCXR24	(*(__far GPTA0_GTCXR00_type *) 0xf00019c4u)	/* GPTA0 Global Timer Cell X Register 24 */
#define GPTA0_GTCXR25	(*(__far GPTA0_GTCXR00_type *) 0xf00019ccu)	/* GPTA0 Global Timer Cell X Register 25 */
#define GPTA0_GTCXR26	(*(__far GPTA0_GTCXR00_type *) 0xf00019d4u)	/* GPTA0 Global Timer Cell X Register 26 */
#define GPTA0_GTCXR27	(*(__far GPTA0_GTCXR00_type *) 0xf00019dcu)	/* GPTA0 Global Timer Cell X Register 27 */
#define GPTA0_GTCXR28	(*(__far GPTA0_GTCXR00_type *) 0xf00019e4u)	/* GPTA0 Global Timer Cell X Register 28 */
#define GPTA0_GTCXR29	(*(__far GPTA0_GTCXR00_type *) 0xf00019ecu)	/* GPTA0 Global Timer Cell X Register 29 */
#define GPTA0_GTCXR30	(*(__far GPTA0_GTCXR00_type *) 0xf00019f4u)	/* GPTA0 Global Timer Cell X Register 30 */
#define GPTA0_GTCXR31	(*(__far GPTA0_GTCXR00_type *) 0xf00019fcu)	/* GPTA0 Global Timer Cell X Register 31 */
#define GPTA1_GTCXR00	(*(__far GPTA0_GTCXR00_type *) 0xf0002104u)	/* GPTA1 Global Timer Cell X Register 00 */
#define GPTA1_GTCXR01	(*(__far GPTA0_GTCXR00_type *) 0xf000210cu)	/* GPTA1 Global Timer Cell X Register 01 */
#define GPTA1_GTCXR02	(*(__far GPTA0_GTCXR00_type *) 0xf0002114u)	/* GPTA1 Global Timer Cell X Register 02 */
#define GPTA1_GTCXR03	(*(__far GPTA0_GTCXR00_type *) 0xf000211cu)	/* GPTA1 Global Timer Cell X Register 03 */
#define GPTA1_GTCXR04	(*(__far GPTA0_GTCXR00_type *) 0xf0002124u)	/* GPTA1 Global Timer Cell X Register 04 */
#define GPTA1_GTCXR05	(*(__far GPTA0_GTCXR00_type *) 0xf000212cu)	/* GPTA1 Global Timer Cell X Register 05 */
#define GPTA1_GTCXR06	(*(__far GPTA0_GTCXR00_type *) 0xf0002134u)	/* GPTA1 Global Timer Cell X Register 06 */
#define GPTA1_GTCXR07	(*(__far GPTA0_GTCXR00_type *) 0xf000213cu)	/* GPTA1 Global Timer Cell X Register 07 */
#define GPTA1_GTCXR08	(*(__far GPTA0_GTCXR00_type *) 0xf0002144u)	/* GPTA1 Global Timer Cell X Register 08 */
#define GPTA1_GTCXR09	(*(__far GPTA0_GTCXR00_type *) 0xf000214cu)	/* GPTA1 Global Timer Cell X Register 09 */
#define GPTA1_GTCXR10	(*(__far GPTA0_GTCXR00_type *) 0xf0002154u)	/* GPTA1 Global Timer Cell X Register 10 */
#define GPTA1_GTCXR11	(*(__far GPTA0_GTCXR00_type *) 0xf000215cu)	/* GPTA1 Global Timer Cell X Register 11 */
#define GPTA1_GTCXR12	(*(__far GPTA0_GTCXR00_type *) 0xf0002164u)	/* GPTA1 Global Timer Cell X Register 12 */
#define GPTA1_GTCXR13	(*(__far GPTA0_GTCXR00_type *) 0xf000216cu)	/* GPTA1 Global Timer Cell X Register 13 */
#define GPTA1_GTCXR14	(*(__far GPTA0_GTCXR00_type *) 0xf0002174u)	/* GPTA1 Global Timer Cell X Register 14 */
#define GPTA1_GTCXR15	(*(__far GPTA0_GTCXR00_type *) 0xf000217cu)	/* GPTA1 Global Timer Cell X Register 15 */
#define GPTA1_GTCXR16	(*(__far GPTA0_GTCXR00_type *) 0xf0002184u)	/* GPTA1 Global Timer Cell X Register 16 */
#define GPTA1_GTCXR17	(*(__far GPTA0_GTCXR00_type *) 0xf000218cu)	/* GPTA1 Global Timer Cell X Register 17 */
#define GPTA1_GTCXR18	(*(__far GPTA0_GTCXR00_type *) 0xf0002194u)	/* GPTA1 Global Timer Cell X Register 18 */
#define GPTA1_GTCXR19	(*(__far GPTA0_GTCXR00_type *) 0xf000219cu)	/* GPTA1 Global Timer Cell X Register 19 */
#define GPTA1_GTCXR20	(*(__far GPTA0_GTCXR00_type *) 0xf00021a4u)	/* GPTA1 Global Timer Cell X Register 20 */
#define GPTA1_GTCXR21	(*(__far GPTA0_GTCXR00_type *) 0xf00021acu)	/* GPTA1 Global Timer Cell X Register 21 */
#define GPTA1_GTCXR22	(*(__far GPTA0_GTCXR00_type *) 0xf00021b4u)	/* GPTA1 Global Timer Cell X Register 22 */
#define GPTA1_GTCXR23	(*(__far GPTA0_GTCXR00_type *) 0xf00021bcu)	/* GPTA1 Global Timer Cell X Register 23 */
#define GPTA1_GTCXR24	(*(__far GPTA0_GTCXR00_type *) 0xf00021c4u)	/* GPTA1 Global Timer Cell X Register 24 */
#define GPTA1_GTCXR25	(*(__far GPTA0_GTCXR00_type *) 0xf00021ccu)	/* GPTA1 Global Timer Cell X Register 25 */
#define GPTA1_GTCXR26	(*(__far GPTA0_GTCXR00_type *) 0xf00021d4u)	/* GPTA1 Global Timer Cell X Register 26 */
#define GPTA1_GTCXR27	(*(__far GPTA0_GTCXR00_type *) 0xf00021dcu)	/* GPTA1 Global Timer Cell X Register 27 */
#define GPTA1_GTCXR28	(*(__far GPTA0_GTCXR00_type *) 0xf00021e4u)	/* GPTA1 Global Timer Cell X Register 28 */
#define GPTA1_GTCXR29	(*(__far GPTA0_GTCXR00_type *) 0xf00021ecu)	/* GPTA1 Global Timer Cell X Register 29 */
#define GPTA1_GTCXR30	(*(__far GPTA0_GTCXR00_type *) 0xf00021f4u)	/* GPTA1 Global Timer Cell X Register 30 */
#define GPTA1_GTCXR31	(*(__far GPTA0_GTCXR00_type *) 0xf00021fcu)	/* GPTA1 Global Timer Cell X Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;	/* Reload Value of Global Timer k */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTREV0_type;
#define GPTA0_GTREV0	(*(__far GPTA0_GTREV0_type *) 0xf00018e4u)	/* GPTA0 Global Timer Reload Value Register 0 */
#define GPTA0_GTREV1	(*(__far GPTA0_GTREV0_type *) 0xf00018f4u)	/* GPTA0 Global Timer Reload Value Register 1 */
#define GPTA1_GTREV0	(*(__far GPTA0_GTREV0_type *) 0xf00020e4u)	/* GPTA1 Global Timer Reload Value Register 0 */
#define GPTA1_GTREV1	(*(__far GPTA0_GTREV0_type *) 0xf00020f4u)	/* GPTA1 Global Timer Reload Value Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;	/* Timer Value of Global Timer k */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTTIM0_type;
#define GPTA0_GTTIM0	(*(__far GPTA0_GTTIM0_type *) 0xf00018e8u)	/* GPTA0 Global Timer Register 0 */
#define GPTA0_GTTIM1	(*(__far GPTA0_GTTIM0_type *) 0xf00018f8u)	/* GPTA0 Global Timer Register 1 */
#define GPTA1_GTTIM0	(*(__far GPTA0_GTTIM0_type *) 0xf00020e8u)	/* GPTA1 Global Timer Register 0 */
#define GPTA1_GTTIM1	(*(__far GPTA0_GTTIM0_type *) 0xf00020f8u)	/* GPTA1 Global Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Number Value */
		/* const */ unsigned int MOD_NUM        : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} GPTA0_ID_type;
#define GPTA0_ID	(*(__far GPTA0_ID_type *) 0xf0001808u)	/* GPTA0 Identification Register */
#define GPTA1_ID	(*(__far GPTA0_ID_type *) 0xf0002008u)	/* GPTA1 Identification Register */
#define LTCA2_ID	(*(__far GPTA0_ID_type *) 0xf0002808u)	/* LTCA2 Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int RED            : 1;	/* Input Rising Edge Select */
		unsigned int FED            : 1;	/* Input Falling Edge Select */
		unsigned int SLO            : 1;	/* Select Line Output */
		unsigned int CUDCLR         : 1;	/* Coherent Update Disable */
		unsigned int ILM            : 1;	/* Input Line Mode */
		unsigned int CUD            : 1;	/* Coherent Update Enable */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B1;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int PEN            : 1;	/* LTC Prescaler Enable */
		unsigned int AIL            : 1;	/* Active Input Level Select */
		unsigned int SLO            : 1;	/* Select Line Output */
		unsigned int CUDCLR         : 1;	/* Coherent Update Disable */
		unsigned int ILM            : 1;	/* Input Line Mode */
		unsigned int CUD            : 1;	/* Coherent Update Enable */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B2;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int RED            : 1;	/* Input Rising Edge Select */
		unsigned int FED            : 1;	/* Input Falling Edge Select */
		unsigned int BYP            : 1;	/* Local Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int ILM            : 1;	/* Input Line Mode */
		/* const */ unsigned int SLL            : 1;	/* Capture 'and' Compare Mode: Select Line Level */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B3;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int SOL            : 1;	/* Compare Mode: Select Output Low */
		unsigned int SOH            : 1;	/* Compare Mode: Select Output High */
		unsigned int BYP            : 1;	/* Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int ILM            : 1;	/* Input Line Mode */
		/* const */ unsigned int SLL            : 1;	/* Select Line Level */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B4;
	int I;
	unsigned int U;

} GPTA0_LTCCTR00_type;
#define GPTA0_LTCCTR00	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a00u)	/* GPTA0 Local Timer Cell Control Register 00 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR01	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a08u)	/* GPTA0 Local Timer Cell Control Register 01 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR02	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a10u)	/* GPTA0 Local Timer Cell Control Register 02 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR03	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a18u)	/* GPTA0 Local Timer Cell Control Register 03 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR04	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a20u)	/* GPTA0 Local Timer Cell Control Register 04 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR05	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a28u)	/* GPTA0 Local Timer Cell Control Register 05 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR06	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a30u)	/* GPTA0 Local Timer Cell Control Register 06 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR07	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a38u)	/* GPTA0 Local Timer Cell Control Register 07 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR08	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a40u)	/* GPTA0 Local Timer Cell Control Register 08 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR09	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a48u)	/* GPTA0 Local Timer Cell Control Register 09 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR10	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a50u)	/* GPTA0 Local Timer Cell Control Register 10 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR11	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a58u)	/* GPTA0 Local Timer Cell Control Register 11 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR12	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a60u)	/* GPTA0 Local Timer Cell Control Register 12 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR13	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a68u)	/* GPTA0 Local Timer Cell Control Register 13 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR14	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a70u)	/* GPTA0 Local Timer Cell Control Register 14 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR15	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a78u)	/* GPTA0 Local Timer Cell Control Register 15 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR16	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a80u)	/* GPTA0 Local Timer Cell Control Register 16 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR17	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a88u)	/* GPTA0 Local Timer Cell Control Register 17 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR18	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a90u)	/* GPTA0 Local Timer Cell Control Register 18 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR19	(*(__far GPTA0_LTCCTR00_type *) 0xf0001a98u)	/* GPTA0 Local Timer Cell Control Register 19 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR20	(*(__far GPTA0_LTCCTR00_type *) 0xf0001aa0u)	/* GPTA0 Local Timer Cell Control Register 20 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR21	(*(__far GPTA0_LTCCTR00_type *) 0xf0001aa8u)	/* GPTA0 Local Timer Cell Control Register 21 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR22	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ab0u)	/* GPTA0 Local Timer Cell Control Register 22 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR23	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ab8u)	/* GPTA0 Local Timer Cell Control Register 23 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR24	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ac0u)	/* GPTA0 Local Timer Cell Control Register 24 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR25	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ac8u)	/* GPTA0 Local Timer Cell Control Register 25 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR26	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ad0u)	/* GPTA0 Local Timer Cell Control Register 26 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR27	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ad8u)	/* GPTA0 Local Timer Cell Control Register 27 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR28	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ae0u)	/* GPTA0 Local Timer Cell Control Register 28 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR29	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ae8u)	/* GPTA0 Local Timer Cell Control Register 29 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR30	(*(__far GPTA0_LTCCTR00_type *) 0xf0001af0u)	/* GPTA0 Local Timer Cell Control Register 30 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR31	(*(__far GPTA0_LTCCTR00_type *) 0xf0001af8u)	/* GPTA0 Local Timer Cell Control Register 31 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR32	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b00u)	/* GPTA0 Local Timer Cell Control Register 32 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR33	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b08u)	/* GPTA0 Local Timer Cell Control Register 33 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR34	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b10u)	/* GPTA0 Local Timer Cell Control Register 34 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR35	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b18u)	/* GPTA0 Local Timer Cell Control Register 35 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR36	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b20u)	/* GPTA0 Local Timer Cell Control Register 36 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR37	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b28u)	/* GPTA0 Local Timer Cell Control Register 37 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR38	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b30u)	/* GPTA0 Local Timer Cell Control Register 38 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR39	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b38u)	/* GPTA0 Local Timer Cell Control Register 39 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR40	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b40u)	/* GPTA0 Local Timer Cell Control Register 40 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR41	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b48u)	/* GPTA0 Local Timer Cell Control Register 41 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR42	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b50u)	/* GPTA0 Local Timer Cell Control Register 42 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR43	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b58u)	/* GPTA0 Local Timer Cell Control Register 43 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR44	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b60u)	/* GPTA0 Local Timer Cell Control Register 44 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR45	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b68u)	/* GPTA0 Local Timer Cell Control Register 45 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR46	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b70u)	/* GPTA0 Local Timer Cell Control Register 46 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR47	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b78u)	/* GPTA0 Local Timer Cell Control Register 47 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR48	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b80u)	/* GPTA0 Local Timer Cell Control Register 48 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR49	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b88u)	/* GPTA0 Local Timer Cell Control Register 49 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR50	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b90u)	/* GPTA0 Local Timer Cell Control Register 50 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR51	(*(__far GPTA0_LTCCTR00_type *) 0xf0001b98u)	/* GPTA0 Local Timer Cell Control Register 51 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR52	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ba0u)	/* GPTA0 Local Timer Cell Control Register 52 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR53	(*(__far GPTA0_LTCCTR00_type *) 0xf0001ba8u)	/* GPTA0 Local Timer Cell Control Register 53 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR54	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bb0u)	/* GPTA0 Local Timer Cell Control Register 54 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR55	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bb8u)	/* GPTA0 Local Timer Cell Control Register 55 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR56	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bc0u)	/* GPTA0 Local Timer Cell Control Register 56 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR57	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bc8u)	/* GPTA0 Local Timer Cell Control Register 57 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR58	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bd0u)	/* GPTA0 Local Timer Cell Control Register 58 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR59	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bd8u)	/* GPTA0 Local Timer Cell Control Register 59 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR60	(*(__far GPTA0_LTCCTR00_type *) 0xf0001be0u)	/* GPTA0 Local Timer Cell Control Register 60 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR61	(*(__far GPTA0_LTCCTR00_type *) 0xf0001be8u)	/* GPTA0 Local Timer Cell Control Register 61 [Timer Mode ILM=0] */
#define GPTA0_LTCCTR62	(*(__far GPTA0_LTCCTR00_type *) 0xf0001bf0u)	/* GPTA0 Local Timer Cell Control Register 62 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR00	(*(__far GPTA0_LTCCTR00_type *) 0xf0002200u)	/* GPTA1 Local Timer Cell Control Register 00 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR01	(*(__far GPTA0_LTCCTR00_type *) 0xf0002208u)	/* GPTA1 Local Timer Cell Control Register 01 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR02	(*(__far GPTA0_LTCCTR00_type *) 0xf0002210u)	/* GPTA1 Local Timer Cell Control Register 02 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR03	(*(__far GPTA0_LTCCTR00_type *) 0xf0002218u)	/* GPTA1 Local Timer Cell Control Register 03 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR04	(*(__far GPTA0_LTCCTR00_type *) 0xf0002220u)	/* GPTA1 Local Timer Cell Control Register 04 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR05	(*(__far GPTA0_LTCCTR00_type *) 0xf0002228u)	/* GPTA1 Local Timer Cell Control Register 05 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR06	(*(__far GPTA0_LTCCTR00_type *) 0xf0002230u)	/* GPTA1 Local Timer Cell Control Register 06 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR07	(*(__far GPTA0_LTCCTR00_type *) 0xf0002238u)	/* GPTA1 Local Timer Cell Control Register 07 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR08	(*(__far GPTA0_LTCCTR00_type *) 0xf0002240u)	/* GPTA1 Local Timer Cell Control Register 08 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR09	(*(__far GPTA0_LTCCTR00_type *) 0xf0002248u)	/* GPTA1 Local Timer Cell Control Register 09 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR10	(*(__far GPTA0_LTCCTR00_type *) 0xf0002250u)	/* GPTA1 Local Timer Cell Control Register 10 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR11	(*(__far GPTA0_LTCCTR00_type *) 0xf0002258u)	/* GPTA1 Local Timer Cell Control Register 11 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR12	(*(__far GPTA0_LTCCTR00_type *) 0xf0002260u)	/* GPTA1 Local Timer Cell Control Register 12 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR13	(*(__far GPTA0_LTCCTR00_type *) 0xf0002268u)	/* GPTA1 Local Timer Cell Control Register 13 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR14	(*(__far GPTA0_LTCCTR00_type *) 0xf0002270u)	/* GPTA1 Local Timer Cell Control Register 14 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR15	(*(__far GPTA0_LTCCTR00_type *) 0xf0002278u)	/* GPTA1 Local Timer Cell Control Register 15 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR16	(*(__far GPTA0_LTCCTR00_type *) 0xf0002280u)	/* GPTA1 Local Timer Cell Control Register 16 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR17	(*(__far GPTA0_LTCCTR00_type *) 0xf0002288u)	/* GPTA1 Local Timer Cell Control Register 17 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR18	(*(__far GPTA0_LTCCTR00_type *) 0xf0002290u)	/* GPTA1 Local Timer Cell Control Register 18 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR19	(*(__far GPTA0_LTCCTR00_type *) 0xf0002298u)	/* GPTA1 Local Timer Cell Control Register 19 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR20	(*(__far GPTA0_LTCCTR00_type *) 0xf00022a0u)	/* GPTA1 Local Timer Cell Control Register 20 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR21	(*(__far GPTA0_LTCCTR00_type *) 0xf00022a8u)	/* GPTA1 Local Timer Cell Control Register 21 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR22	(*(__far GPTA0_LTCCTR00_type *) 0xf00022b0u)	/* GPTA1 Local Timer Cell Control Register 22 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR23	(*(__far GPTA0_LTCCTR00_type *) 0xf00022b8u)	/* GPTA1 Local Timer Cell Control Register 23 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR24	(*(__far GPTA0_LTCCTR00_type *) 0xf00022c0u)	/* GPTA1 Local Timer Cell Control Register 24 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR25	(*(__far GPTA0_LTCCTR00_type *) 0xf00022c8u)	/* GPTA1 Local Timer Cell Control Register 25 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR26	(*(__far GPTA0_LTCCTR00_type *) 0xf00022d0u)	/* GPTA1 Local Timer Cell Control Register 26 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR27	(*(__far GPTA0_LTCCTR00_type *) 0xf00022d8u)	/* GPTA1 Local Timer Cell Control Register 27 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR28	(*(__far GPTA0_LTCCTR00_type *) 0xf00022e0u)	/* GPTA1 Local Timer Cell Control Register 28 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR29	(*(__far GPTA0_LTCCTR00_type *) 0xf00022e8u)	/* GPTA1 Local Timer Cell Control Register 29 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR30	(*(__far GPTA0_LTCCTR00_type *) 0xf00022f0u)	/* GPTA1 Local Timer Cell Control Register 30 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR31	(*(__far GPTA0_LTCCTR00_type *) 0xf00022f8u)	/* GPTA1 Local Timer Cell Control Register 31 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR32	(*(__far GPTA0_LTCCTR00_type *) 0xf0002300u)	/* GPTA1 Local Timer Cell Control Register 32 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR33	(*(__far GPTA0_LTCCTR00_type *) 0xf0002308u)	/* GPTA1 Local Timer Cell Control Register 33 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR34	(*(__far GPTA0_LTCCTR00_type *) 0xf0002310u)	/* GPTA1 Local Timer Cell Control Register 34 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR35	(*(__far GPTA0_LTCCTR00_type *) 0xf0002318u)	/* GPTA1 Local Timer Cell Control Register 35 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR36	(*(__far GPTA0_LTCCTR00_type *) 0xf0002320u)	/* GPTA1 Local Timer Cell Control Register 36 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR37	(*(__far GPTA0_LTCCTR00_type *) 0xf0002328u)	/* GPTA1 Local Timer Cell Control Register 37 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR38	(*(__far GPTA0_LTCCTR00_type *) 0xf0002330u)	/* GPTA1 Local Timer Cell Control Register 38 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR39	(*(__far GPTA0_LTCCTR00_type *) 0xf0002338u)	/* GPTA1 Local Timer Cell Control Register 39 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR40	(*(__far GPTA0_LTCCTR00_type *) 0xf0002340u)	/* GPTA1 Local Timer Cell Control Register 40 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR41	(*(__far GPTA0_LTCCTR00_type *) 0xf0002348u)	/* GPTA1 Local Timer Cell Control Register 41 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR42	(*(__far GPTA0_LTCCTR00_type *) 0xf0002350u)	/* GPTA1 Local Timer Cell Control Register 42 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR43	(*(__far GPTA0_LTCCTR00_type *) 0xf0002358u)	/* GPTA1 Local Timer Cell Control Register 43 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR44	(*(__far GPTA0_LTCCTR00_type *) 0xf0002360u)	/* GPTA1 Local Timer Cell Control Register 44 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR45	(*(__far GPTA0_LTCCTR00_type *) 0xf0002368u)	/* GPTA1 Local Timer Cell Control Register 45 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR46	(*(__far GPTA0_LTCCTR00_type *) 0xf0002370u)	/* GPTA1 Local Timer Cell Control Register 46 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR47	(*(__far GPTA0_LTCCTR00_type *) 0xf0002378u)	/* GPTA1 Local Timer Cell Control Register 47 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR48	(*(__far GPTA0_LTCCTR00_type *) 0xf0002380u)	/* GPTA1 Local Timer Cell Control Register 48 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR49	(*(__far GPTA0_LTCCTR00_type *) 0xf0002388u)	/* GPTA1 Local Timer Cell Control Register 49 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR50	(*(__far GPTA0_LTCCTR00_type *) 0xf0002390u)	/* GPTA1 Local Timer Cell Control Register 50 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR51	(*(__far GPTA0_LTCCTR00_type *) 0xf0002398u)	/* GPTA1 Local Timer Cell Control Register 51 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR52	(*(__far GPTA0_LTCCTR00_type *) 0xf00023a0u)	/* GPTA1 Local Timer Cell Control Register 52 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR53	(*(__far GPTA0_LTCCTR00_type *) 0xf00023a8u)	/* GPTA1 Local Timer Cell Control Register 53 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR54	(*(__far GPTA0_LTCCTR00_type *) 0xf00023b0u)	/* GPTA1 Local Timer Cell Control Register 54 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR55	(*(__far GPTA0_LTCCTR00_type *) 0xf00023b8u)	/* GPTA1 Local Timer Cell Control Register 55 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR56	(*(__far GPTA0_LTCCTR00_type *) 0xf00023c0u)	/* GPTA1 Local Timer Cell Control Register 56 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR57	(*(__far GPTA0_LTCCTR00_type *) 0xf00023c8u)	/* GPTA1 Local Timer Cell Control Register 57 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR58	(*(__far GPTA0_LTCCTR00_type *) 0xf00023d0u)	/* GPTA1 Local Timer Cell Control Register 58 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR59	(*(__far GPTA0_LTCCTR00_type *) 0xf00023d8u)	/* GPTA1 Local Timer Cell Control Register 59 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR60	(*(__far GPTA0_LTCCTR00_type *) 0xf00023e0u)	/* GPTA1 Local Timer Cell Control Register 60 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR61	(*(__far GPTA0_LTCCTR00_type *) 0xf00023e8u)	/* GPTA1 Local Timer Cell Control Register 61 [Timer Mode ILM=0] */
#define GPTA1_LTCCTR62	(*(__far GPTA0_LTCCTR00_type *) 0xf00023f0u)	/* GPTA1 Local Timer Cell Control Register 62 [Timer Mode ILM=0] */

typedef volatile union
{
	struct
	{ 
		unsigned int BRM            : 1;	/* Bit Reversal Mode Control */
		unsigned int OSM            : 1;	/* One Shot Mode Enable for Shadow Register Copy */
		unsigned int REN            : 2;	/* Request Enable */
		unsigned int RED            : 1;	/* Rising Edge Select for Shadow Register Copy */
		unsigned int FED            : 1;	/* Falling Edge Select for Shadow Register Copy */
		unsigned int                : 2;
		unsigned int ILM            : 1;	/* Shadow Register Copy Input Line Mode */
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;	/* Enable for Shadow Register Copy */
		unsigned int                : 4;
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCCTR63_type;
#define GPTA0_LTCCTR63	(*(__far GPTA0_LTCCTR63_type *) 0xf0001bf8u)	/* GPTA0 Local Timer Cell Control Register 63 */
#define GPTA1_LTCCTR63	(*(__far GPTA0_LTCCTR63_type *) 0xf00023f8u)	/* GPTA1 Local Timer Cell Control Register 63 */
#define LTCA2_LTCCTR63	(*(__far GPTA0_LTCCTR63_type *) 0xf0002bf8u)	/* Local Timer Cell Control Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;	/* Local Timer Data Register Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR00_type;
#define GPTA0_LTCXR00	(*(__far GPTA0_LTCXR00_type *) 0xf0001a04u)	/* GPTA0 Local Timer Cell X Register 00 */
#define GPTA0_LTCXR01	(*(__far GPTA0_LTCXR00_type *) 0xf0001a0cu)	/* GPTA0 Local Timer Cell X Register 01 */
#define GPTA0_LTCXR02	(*(__far GPTA0_LTCXR00_type *) 0xf0001a14u)	/* GPTA0 Local Timer Cell X Register 02 */
#define GPTA0_LTCXR03	(*(__far GPTA0_LTCXR00_type *) 0xf0001a1cu)	/* GPTA0 Local Timer Cell X Register 03 */
#define GPTA0_LTCXR04	(*(__far GPTA0_LTCXR00_type *) 0xf0001a24u)	/* GPTA0 Local Timer Cell X Register 04 */
#define GPTA0_LTCXR05	(*(__far GPTA0_LTCXR00_type *) 0xf0001a2cu)	/* GPTA0 Local Timer Cell X Register 05 */
#define GPTA0_LTCXR06	(*(__far GPTA0_LTCXR00_type *) 0xf0001a34u)	/* GPTA0 Local Timer Cell X Register 06 */
#define GPTA0_LTCXR07	(*(__far GPTA0_LTCXR00_type *) 0xf0001a3cu)	/* GPTA0 Local Timer Cell X Register 07 */
#define GPTA0_LTCXR08	(*(__far GPTA0_LTCXR00_type *) 0xf0001a44u)	/* GPTA0 Local Timer Cell X Register 08 */
#define GPTA0_LTCXR09	(*(__far GPTA0_LTCXR00_type *) 0xf0001a4cu)	/* GPTA0 Local Timer Cell X Register 09 */
#define GPTA0_LTCXR10	(*(__far GPTA0_LTCXR00_type *) 0xf0001a54u)	/* GPTA0 Local Timer Cell X Register 10 */
#define GPTA0_LTCXR11	(*(__far GPTA0_LTCXR00_type *) 0xf0001a5cu)	/* GPTA0 Local Timer Cell X Register 11 */
#define GPTA0_LTCXR12	(*(__far GPTA0_LTCXR00_type *) 0xf0001a64u)	/* GPTA0 Local Timer Cell X Register 12 */
#define GPTA0_LTCXR13	(*(__far GPTA0_LTCXR00_type *) 0xf0001a6cu)	/* GPTA0 Local Timer Cell X Register 13 */
#define GPTA0_LTCXR14	(*(__far GPTA0_LTCXR00_type *) 0xf0001a74u)	/* GPTA0 Local Timer Cell X Register 14 */
#define GPTA0_LTCXR15	(*(__far GPTA0_LTCXR00_type *) 0xf0001a7cu)	/* GPTA0 Local Timer Cell X Register 15 */
#define GPTA0_LTCXR16	(*(__far GPTA0_LTCXR00_type *) 0xf0001a84u)	/* GPTA0 Local Timer Cell X Register 16 */
#define GPTA0_LTCXR17	(*(__far GPTA0_LTCXR00_type *) 0xf0001a8cu)	/* GPTA0 Local Timer Cell X Register 17 */
#define GPTA0_LTCXR18	(*(__far GPTA0_LTCXR00_type *) 0xf0001a94u)	/* GPTA0 Local Timer Cell X Register 18 */
#define GPTA0_LTCXR19	(*(__far GPTA0_LTCXR00_type *) 0xf0001a9cu)	/* GPTA0 Local Timer Cell X Register 19 */
#define GPTA0_LTCXR20	(*(__far GPTA0_LTCXR00_type *) 0xf0001aa4u)	/* GPTA0 Local Timer Cell X Register 20 */
#define GPTA0_LTCXR21	(*(__far GPTA0_LTCXR00_type *) 0xf0001aacu)	/* GPTA0 Local Timer Cell X Register 21 */
#define GPTA0_LTCXR22	(*(__far GPTA0_LTCXR00_type *) 0xf0001ab4u)	/* GPTA0 Local Timer Cell X Register 22 */
#define GPTA0_LTCXR23	(*(__far GPTA0_LTCXR00_type *) 0xf0001abcu)	/* GPTA0 Local Timer Cell X Register 23 */
#define GPTA0_LTCXR24	(*(__far GPTA0_LTCXR00_type *) 0xf0001ac4u)	/* GPTA0 Local Timer Cell X Register 24 */
#define GPTA0_LTCXR25	(*(__far GPTA0_LTCXR00_type *) 0xf0001accu)	/* GPTA0 Local Timer Cell X Register 25 */
#define GPTA0_LTCXR26	(*(__far GPTA0_LTCXR00_type *) 0xf0001ad4u)	/* GPTA0 Local Timer Cell X Register 26 */
#define GPTA0_LTCXR27	(*(__far GPTA0_LTCXR00_type *) 0xf0001adcu)	/* GPTA0 Local Timer Cell X Register 27 */
#define GPTA0_LTCXR28	(*(__far GPTA0_LTCXR00_type *) 0xf0001ae4u)	/* GPTA0 Local Timer Cell X Register 28 */
#define GPTA0_LTCXR29	(*(__far GPTA0_LTCXR00_type *) 0xf0001aecu)	/* GPTA0 Local Timer Cell X Register 29 */
#define GPTA0_LTCXR30	(*(__far GPTA0_LTCXR00_type *) 0xf0001af4u)	/* GPTA0 Local Timer Cell X Register 30 */
#define GPTA0_LTCXR31	(*(__far GPTA0_LTCXR00_type *) 0xf0001afcu)	/* GPTA0 Local Timer Cell X Register 31 */
#define GPTA0_LTCXR32	(*(__far GPTA0_LTCXR00_type *) 0xf0001b04u)	/* GPTA0 Local Timer Cell X Register 32 */
#define GPTA0_LTCXR33	(*(__far GPTA0_LTCXR00_type *) 0xf0001b0cu)	/* GPTA0 Local Timer Cell X Register 33 */
#define GPTA0_LTCXR34	(*(__far GPTA0_LTCXR00_type *) 0xf0001b14u)	/* GPTA0 Local Timer Cell X Register 34 */
#define GPTA0_LTCXR35	(*(__far GPTA0_LTCXR00_type *) 0xf0001b1cu)	/* GPTA0 Local Timer Cell X Register 35 */
#define GPTA0_LTCXR36	(*(__far GPTA0_LTCXR00_type *) 0xf0001b24u)	/* GPTA0 Local Timer Cell X Register 36 */
#define GPTA0_LTCXR37	(*(__far GPTA0_LTCXR00_type *) 0xf0001b2cu)	/* GPTA0 Local Timer Cell X Register 37 */
#define GPTA0_LTCXR38	(*(__far GPTA0_LTCXR00_type *) 0xf0001b34u)	/* GPTA0 Local Timer Cell X Register 38 */
#define GPTA0_LTCXR39	(*(__far GPTA0_LTCXR00_type *) 0xf0001b3cu)	/* GPTA0 Local Timer Cell X Register 39 */
#define GPTA0_LTCXR40	(*(__far GPTA0_LTCXR00_type *) 0xf0001b44u)	/* GPTA0 Local Timer Cell X Register 40 */
#define GPTA0_LTCXR41	(*(__far GPTA0_LTCXR00_type *) 0xf0001b4cu)	/* GPTA0 Local Timer Cell X Register 41 */
#define GPTA0_LTCXR42	(*(__far GPTA0_LTCXR00_type *) 0xf0001b54u)	/* GPTA0 Local Timer Cell X Register 42 */
#define GPTA0_LTCXR43	(*(__far GPTA0_LTCXR00_type *) 0xf0001b5cu)	/* GPTA0 Local Timer Cell X Register 43 */
#define GPTA0_LTCXR44	(*(__far GPTA0_LTCXR00_type *) 0xf0001b64u)	/* GPTA0 Local Timer Cell X Register 44 */
#define GPTA0_LTCXR45	(*(__far GPTA0_LTCXR00_type *) 0xf0001b6cu)	/* GPTA0 Local Timer Cell X Register 45 */
#define GPTA0_LTCXR46	(*(__far GPTA0_LTCXR00_type *) 0xf0001b74u)	/* GPTA0 Local Timer Cell X Register 46 */
#define GPTA0_LTCXR47	(*(__far GPTA0_LTCXR00_type *) 0xf0001b7cu)	/* GPTA0 Local Timer Cell X Register 47 */
#define GPTA0_LTCXR48	(*(__far GPTA0_LTCXR00_type *) 0xf0001b84u)	/* GPTA0 Local Timer Cell X Register 48 */
#define GPTA0_LTCXR49	(*(__far GPTA0_LTCXR00_type *) 0xf0001b8cu)	/* GPTA0 Local Timer Cell X Register 49 */
#define GPTA0_LTCXR50	(*(__far GPTA0_LTCXR00_type *) 0xf0001b94u)	/* GPTA0 Local Timer Cell X Register 50 */
#define GPTA0_LTCXR51	(*(__far GPTA0_LTCXR00_type *) 0xf0001b9cu)	/* GPTA0 Local Timer Cell X Register 51 */
#define GPTA0_LTCXR52	(*(__far GPTA0_LTCXR00_type *) 0xf0001ba4u)	/* GPTA0 Local Timer Cell X Register 52 */
#define GPTA0_LTCXR53	(*(__far GPTA0_LTCXR00_type *) 0xf0001bacu)	/* GPTA0 Local Timer Cell X Register 53 */
#define GPTA0_LTCXR54	(*(__far GPTA0_LTCXR00_type *) 0xf0001bb4u)	/* GPTA0 Local Timer Cell X Register 54 */
#define GPTA0_LTCXR55	(*(__far GPTA0_LTCXR00_type *) 0xf0001bbcu)	/* GPTA0 Local Timer Cell X Register 55 */
#define GPTA0_LTCXR56	(*(__far GPTA0_LTCXR00_type *) 0xf0001bc4u)	/* GPTA0 Local Timer Cell X Register 56 */
#define GPTA0_LTCXR57	(*(__far GPTA0_LTCXR00_type *) 0xf0001bccu)	/* GPTA0 Local Timer Cell X Register 57 */
#define GPTA0_LTCXR58	(*(__far GPTA0_LTCXR00_type *) 0xf0001bd4u)	/* GPTA0 Local Timer Cell X Register 58 */
#define GPTA0_LTCXR59	(*(__far GPTA0_LTCXR00_type *) 0xf0001bdcu)	/* GPTA0 Local Timer Cell X Register 59 */
#define GPTA0_LTCXR60	(*(__far GPTA0_LTCXR00_type *) 0xf0001be4u)	/* GPTA0 Local Timer Cell X Register 60 */
#define GPTA0_LTCXR61	(*(__far GPTA0_LTCXR00_type *) 0xf0001becu)	/* GPTA0 Local Timer Cell X Register 61 */
#define GPTA0_LTCXR62	(*(__far GPTA0_LTCXR00_type *) 0xf0001bf4u)	/* GPTA0 Local Timer Cell X Register 62 */
#define GPTA1_LTCXR00	(*(__far GPTA0_LTCXR00_type *) 0xf0002204u)	/* GPTA1 Local Timer Cell X Register 00 */
#define GPTA1_LTCXR01	(*(__far GPTA0_LTCXR00_type *) 0xf000220cu)	/* GPTA1 Local Timer Cell X Register 01 */
#define GPTA1_LTCXR02	(*(__far GPTA0_LTCXR00_type *) 0xf0002214u)	/* GPTA1 Local Timer Cell X Register 02 */
#define GPTA1_LTCXR03	(*(__far GPTA0_LTCXR00_type *) 0xf000221cu)	/* GPTA1 Local Timer Cell X Register 03 */
#define GPTA1_LTCXR04	(*(__far GPTA0_LTCXR00_type *) 0xf0002224u)	/* GPTA1 Local Timer Cell X Register 04 */
#define GPTA1_LTCXR05	(*(__far GPTA0_LTCXR00_type *) 0xf000222cu)	/* GPTA1 Local Timer Cell X Register 05 */
#define GPTA1_LTCXR06	(*(__far GPTA0_LTCXR00_type *) 0xf0002234u)	/* GPTA1 Local Timer Cell X Register 06 */
#define GPTA1_LTCXR07	(*(__far GPTA0_LTCXR00_type *) 0xf000223cu)	/* GPTA1 Local Timer Cell X Register 07 */
#define GPTA1_LTCXR08	(*(__far GPTA0_LTCXR00_type *) 0xf0002244u)	/* GPTA1 Local Timer Cell X Register 08 */
#define GPTA1_LTCXR09	(*(__far GPTA0_LTCXR00_type *) 0xf000224cu)	/* GPTA1 Local Timer Cell X Register 09 */
#define GPTA1_LTCXR10	(*(__far GPTA0_LTCXR00_type *) 0xf0002254u)	/* GPTA1 Local Timer Cell X Register 10 */
#define GPTA1_LTCXR11	(*(__far GPTA0_LTCXR00_type *) 0xf000225cu)	/* GPTA1 Local Timer Cell X Register 11 */
#define GPTA1_LTCXR12	(*(__far GPTA0_LTCXR00_type *) 0xf0002264u)	/* GPTA1 Local Timer Cell X Register 12 */
#define GPTA1_LTCXR13	(*(__far GPTA0_LTCXR00_type *) 0xf000226cu)	/* GPTA1 Local Timer Cell X Register 13 */
#define GPTA1_LTCXR14	(*(__far GPTA0_LTCXR00_type *) 0xf0002274u)	/* GPTA1 Local Timer Cell X Register 14 */
#define GPTA1_LTCXR15	(*(__far GPTA0_LTCXR00_type *) 0xf000227cu)	/* GPTA1 Local Timer Cell X Register 15 */
#define GPTA1_LTCXR16	(*(__far GPTA0_LTCXR00_type *) 0xf0002284u)	/* GPTA1 Local Timer Cell X Register 16 */
#define GPTA1_LTCXR17	(*(__far GPTA0_LTCXR00_type *) 0xf000228cu)	/* GPTA1 Local Timer Cell X Register 17 */
#define GPTA1_LTCXR18	(*(__far GPTA0_LTCXR00_type *) 0xf0002294u)	/* GPTA1 Local Timer Cell X Register 18 */
#define GPTA1_LTCXR19	(*(__far GPTA0_LTCXR00_type *) 0xf000229cu)	/* GPTA1 Local Timer Cell X Register 19 */
#define GPTA1_LTCXR20	(*(__far GPTA0_LTCXR00_type *) 0xf00022a4u)	/* GPTA1 Local Timer Cell X Register 20 */
#define GPTA1_LTCXR21	(*(__far GPTA0_LTCXR00_type *) 0xf00022acu)	/* GPTA1 Local Timer Cell X Register 21 */
#define GPTA1_LTCXR22	(*(__far GPTA0_LTCXR00_type *) 0xf00022b4u)	/* GPTA1 Local Timer Cell X Register 22 */
#define GPTA1_LTCXR23	(*(__far GPTA0_LTCXR00_type *) 0xf00022bcu)	/* GPTA1 Local Timer Cell X Register 23 */
#define GPTA1_LTCXR24	(*(__far GPTA0_LTCXR00_type *) 0xf00022c4u)	/* GPTA1 Local Timer Cell X Register 24 */
#define GPTA1_LTCXR25	(*(__far GPTA0_LTCXR00_type *) 0xf00022ccu)	/* GPTA1 Local Timer Cell X Register 25 */
#define GPTA1_LTCXR26	(*(__far GPTA0_LTCXR00_type *) 0xf00022d4u)	/* GPTA1 Local Timer Cell X Register 26 */
#define GPTA1_LTCXR27	(*(__far GPTA0_LTCXR00_type *) 0xf00022dcu)	/* GPTA1 Local Timer Cell X Register 27 */
#define GPTA1_LTCXR28	(*(__far GPTA0_LTCXR00_type *) 0xf00022e4u)	/* GPTA1 Local Timer Cell X Register 28 */
#define GPTA1_LTCXR29	(*(__far GPTA0_LTCXR00_type *) 0xf00022ecu)	/* GPTA1 Local Timer Cell X Register 29 */
#define GPTA1_LTCXR30	(*(__far GPTA0_LTCXR00_type *) 0xf00022f4u)	/* GPTA1 Local Timer Cell X Register 30 */
#define GPTA1_LTCXR31	(*(__far GPTA0_LTCXR00_type *) 0xf00022fcu)	/* GPTA1 Local Timer Cell X Register 31 */
#define GPTA1_LTCXR32	(*(__far GPTA0_LTCXR00_type *) 0xf0002304u)	/* GPTA1 Local Timer Cell X Register 32 */
#define GPTA1_LTCXR33	(*(__far GPTA0_LTCXR00_type *) 0xf000230cu)	/* GPTA1 Local Timer Cell X Register 33 */
#define GPTA1_LTCXR34	(*(__far GPTA0_LTCXR00_type *) 0xf0002314u)	/* GPTA1 Local Timer Cell X Register 34 */
#define GPTA1_LTCXR35	(*(__far GPTA0_LTCXR00_type *) 0xf000231cu)	/* GPTA1 Local Timer Cell X Register 35 */
#define GPTA1_LTCXR36	(*(__far GPTA0_LTCXR00_type *) 0xf0002324u)	/* GPTA1 Local Timer Cell X Register 36 */
#define GPTA1_LTCXR37	(*(__far GPTA0_LTCXR00_type *) 0xf000232cu)	/* GPTA1 Local Timer Cell X Register 37 */
#define GPTA1_LTCXR38	(*(__far GPTA0_LTCXR00_type *) 0xf0002334u)	/* GPTA1 Local Timer Cell X Register 38 */
#define GPTA1_LTCXR39	(*(__far GPTA0_LTCXR00_type *) 0xf000233cu)	/* GPTA1 Local Timer Cell X Register 39 */
#define GPTA1_LTCXR40	(*(__far GPTA0_LTCXR00_type *) 0xf0002344u)	/* GPTA1 Local Timer Cell X Register 40 */
#define GPTA1_LTCXR41	(*(__far GPTA0_LTCXR00_type *) 0xf000234cu)	/* GPTA1 Local Timer Cell X Register 41 */
#define GPTA1_LTCXR42	(*(__far GPTA0_LTCXR00_type *) 0xf0002354u)	/* GPTA1 Local Timer Cell X Register 42 */
#define GPTA1_LTCXR43	(*(__far GPTA0_LTCXR00_type *) 0xf000235cu)	/* GPTA1 Local Timer Cell X Register 43 */
#define GPTA1_LTCXR44	(*(__far GPTA0_LTCXR00_type *) 0xf0002364u)	/* GPTA1 Local Timer Cell X Register 44 */
#define GPTA1_LTCXR45	(*(__far GPTA0_LTCXR00_type *) 0xf000236cu)	/* GPTA1 Local Timer Cell X Register 45 */
#define GPTA1_LTCXR46	(*(__far GPTA0_LTCXR00_type *) 0xf0002374u)	/* GPTA1 Local Timer Cell X Register 46 */
#define GPTA1_LTCXR47	(*(__far GPTA0_LTCXR00_type *) 0xf000237cu)	/* GPTA1 Local Timer Cell X Register 47 */
#define GPTA1_LTCXR48	(*(__far GPTA0_LTCXR00_type *) 0xf0002384u)	/* GPTA1 Local Timer Cell X Register 48 */
#define GPTA1_LTCXR49	(*(__far GPTA0_LTCXR00_type *) 0xf000238cu)	/* GPTA1 Local Timer Cell X Register 49 */
#define GPTA1_LTCXR50	(*(__far GPTA0_LTCXR00_type *) 0xf0002394u)	/* GPTA1 Local Timer Cell X Register 50 */
#define GPTA1_LTCXR51	(*(__far GPTA0_LTCXR00_type *) 0xf000239cu)	/* GPTA1 Local Timer Cell X Register 51 */
#define GPTA1_LTCXR52	(*(__far GPTA0_LTCXR00_type *) 0xf00023a4u)	/* GPTA1 Local Timer Cell X Register 52 */
#define GPTA1_LTCXR53	(*(__far GPTA0_LTCXR00_type *) 0xf00023acu)	/* GPTA1 Local Timer Cell X Register 53 */
#define GPTA1_LTCXR54	(*(__far GPTA0_LTCXR00_type *) 0xf00023b4u)	/* GPTA1 Local Timer Cell X Register 54 */
#define GPTA1_LTCXR55	(*(__far GPTA0_LTCXR00_type *) 0xf00023bcu)	/* GPTA1 Local Timer Cell X Register 55 */
#define GPTA1_LTCXR56	(*(__far GPTA0_LTCXR00_type *) 0xf00023c4u)	/* GPTA1 Local Timer Cell X Register 56 */
#define GPTA1_LTCXR57	(*(__far GPTA0_LTCXR00_type *) 0xf00023ccu)	/* GPTA1 Local Timer Cell X Register 57 */
#define GPTA1_LTCXR58	(*(__far GPTA0_LTCXR00_type *) 0xf00023d4u)	/* GPTA1 Local Timer Cell X Register 58 */
#define GPTA1_LTCXR59	(*(__far GPTA0_LTCXR00_type *) 0xf00023dcu)	/* GPTA1 Local Timer Cell X Register 59 */
#define GPTA1_LTCXR60	(*(__far GPTA0_LTCXR00_type *) 0xf00023e4u)	/* GPTA1 Local Timer Cell X Register 60 */
#define GPTA1_LTCXR61	(*(__far GPTA0_LTCXR00_type *) 0xf00023ecu)	/* GPTA1 Local Timer Cell X Register 61 */
#define GPTA1_LTCXR62	(*(__far GPTA0_LTCXR00_type *) 0xf00023f4u)	/* GPTA1 Local Timer Cell X Register 62 */
#define LTCA2_LTCXR00	(*(__far GPTA0_LTCXR00_type *) 0xf0002a04u)	/* Local Timer Cell X Register 00 */
#define LTCA2_LTCXR01	(*(__far GPTA0_LTCXR00_type *) 0xf0002a0cu)	/* Local Timer Cell X Register 01 */
#define LTCA2_LTCXR02	(*(__far GPTA0_LTCXR00_type *) 0xf0002a14u)	/* Local Timer Cell X Register 02 */
#define LTCA2_LTCXR03	(*(__far GPTA0_LTCXR00_type *) 0xf0002a1cu)	/* Local Timer Cell X Register 03 */
#define LTCA2_LTCXR04	(*(__far GPTA0_LTCXR00_type *) 0xf0002a24u)	/* Local Timer Cell X Register 04 */
#define LTCA2_LTCXR05	(*(__far GPTA0_LTCXR00_type *) 0xf0002a2cu)	/* Local Timer Cell X Register 05 */
#define LTCA2_LTCXR06	(*(__far GPTA0_LTCXR00_type *) 0xf0002a34u)	/* Local Timer Cell X Register 06 */
#define LTCA2_LTCXR07	(*(__far GPTA0_LTCXR00_type *) 0xf0002a3cu)	/* Local Timer Cell X Register 07 */
#define LTCA2_LTCXR08	(*(__far GPTA0_LTCXR00_type *) 0xf0002a44u)	/* Local Timer Cell X Register 08 */
#define LTCA2_LTCXR09	(*(__far GPTA0_LTCXR00_type *) 0xf0002a4cu)	/* Local Timer Cell X Register 09 */
#define LTCA2_LTCXR10	(*(__far GPTA0_LTCXR00_type *) 0xf0002a54u)	/* Local Timer Cell X Register 10 */
#define LTCA2_LTCXR11	(*(__far GPTA0_LTCXR00_type *) 0xf0002a5cu)	/* Local Timer Cell X Register 11 */
#define LTCA2_LTCXR12	(*(__far GPTA0_LTCXR00_type *) 0xf0002a64u)	/* Local Timer Cell X Register 12 */
#define LTCA2_LTCXR13	(*(__far GPTA0_LTCXR00_type *) 0xf0002a6cu)	/* Local Timer Cell X Register 13 */
#define LTCA2_LTCXR14	(*(__far GPTA0_LTCXR00_type *) 0xf0002a74u)	/* Local Timer Cell X Register 14 */
#define LTCA2_LTCXR15	(*(__far GPTA0_LTCXR00_type *) 0xf0002a7cu)	/* Local Timer Cell X Register 15 */
#define LTCA2_LTCXR16	(*(__far GPTA0_LTCXR00_type *) 0xf0002a84u)	/* Local Timer Cell X Register 16 */
#define LTCA2_LTCXR17	(*(__far GPTA0_LTCXR00_type *) 0xf0002a8cu)	/* Local Timer Cell X Register 17 */
#define LTCA2_LTCXR18	(*(__far GPTA0_LTCXR00_type *) 0xf0002a94u)	/* Local Timer Cell X Register 18 */
#define LTCA2_LTCXR19	(*(__far GPTA0_LTCXR00_type *) 0xf0002a9cu)	/* Local Timer Cell X Register 19 */
#define LTCA2_LTCXR20	(*(__far GPTA0_LTCXR00_type *) 0xf0002aa4u)	/* Local Timer Cell X Register 20 */
#define LTCA2_LTCXR21	(*(__far GPTA0_LTCXR00_type *) 0xf0002aacu)	/* Local Timer Cell X Register 21 */
#define LTCA2_LTCXR22	(*(__far GPTA0_LTCXR00_type *) 0xf0002ab4u)	/* Local Timer Cell X Register 22 */
#define LTCA2_LTCXR23	(*(__far GPTA0_LTCXR00_type *) 0xf0002abcu)	/* Local Timer Cell X Register 23 */
#define LTCA2_LTCXR24	(*(__far GPTA0_LTCXR00_type *) 0xf0002ac4u)	/* Local Timer Cell X Register 24 */
#define LTCA2_LTCXR25	(*(__far GPTA0_LTCXR00_type *) 0xf0002accu)	/* Local Timer Cell X Register 25 */
#define LTCA2_LTCXR26	(*(__far GPTA0_LTCXR00_type *) 0xf0002ad4u)	/* Local Timer Cell X Register 26 */
#define LTCA2_LTCXR27	(*(__far GPTA0_LTCXR00_type *) 0xf0002adcu)	/* Local Timer Cell X Register 27 */
#define LTCA2_LTCXR28	(*(__far GPTA0_LTCXR00_type *) 0xf0002ae4u)	/* Local Timer Cell X Register 28 */
#define LTCA2_LTCXR29	(*(__far GPTA0_LTCXR00_type *) 0xf0002aecu)	/* Local Timer Cell X Register 29 */
#define LTCA2_LTCXR30	(*(__far GPTA0_LTCXR00_type *) 0xf0002af4u)	/* Local Timer Cell X Register 30 */
#define LTCA2_LTCXR31	(*(__far GPTA0_LTCXR00_type *) 0xf0002afcu)	/* Local Timer Cell X Register 31 */
#define LTCA2_LTCXR32	(*(__far GPTA0_LTCXR00_type *) 0xf0002b04u)	/* Local Timer Cell X Register 32 */
#define LTCA2_LTCXR33	(*(__far GPTA0_LTCXR00_type *) 0xf0002b0cu)	/* Local Timer Cell X Register 33 */
#define LTCA2_LTCXR34	(*(__far GPTA0_LTCXR00_type *) 0xf0002b14u)	/* Local Timer Cell X Register 34 */
#define LTCA2_LTCXR35	(*(__far GPTA0_LTCXR00_type *) 0xf0002b1cu)	/* Local Timer Cell X Register 35 */
#define LTCA2_LTCXR36	(*(__far GPTA0_LTCXR00_type *) 0xf0002b24u)	/* Local Timer Cell X Register 36 */
#define LTCA2_LTCXR37	(*(__far GPTA0_LTCXR00_type *) 0xf0002b2cu)	/* Local Timer Cell X Register 37 */
#define LTCA2_LTCXR38	(*(__far GPTA0_LTCXR00_type *) 0xf0002b34u)	/* Local Timer Cell X Register 38 */
#define LTCA2_LTCXR39	(*(__far GPTA0_LTCXR00_type *) 0xf0002b3cu)	/* Local Timer Cell X Register 39 */
#define LTCA2_LTCXR40	(*(__far GPTA0_LTCXR00_type *) 0xf0002b44u)	/* Local Timer Cell X Register 40 */
#define LTCA2_LTCXR41	(*(__far GPTA0_LTCXR00_type *) 0xf0002b4cu)	/* Local Timer Cell X Register 41 */
#define LTCA2_LTCXR42	(*(__far GPTA0_LTCXR00_type *) 0xf0002b54u)	/* Local Timer Cell X Register 42 */
#define LTCA2_LTCXR43	(*(__far GPTA0_LTCXR00_type *) 0xf0002b5cu)	/* Local Timer Cell X Register 43 */
#define LTCA2_LTCXR44	(*(__far GPTA0_LTCXR00_type *) 0xf0002b64u)	/* Local Timer Cell X Register 44 */
#define LTCA2_LTCXR45	(*(__far GPTA0_LTCXR00_type *) 0xf0002b6cu)	/* Local Timer Cell X Register 45 */
#define LTCA2_LTCXR46	(*(__far GPTA0_LTCXR00_type *) 0xf0002b74u)	/* Local Timer Cell X Register 46 */
#define LTCA2_LTCXR47	(*(__far GPTA0_LTCXR00_type *) 0xf0002b7cu)	/* Local Timer Cell X Register 47 */
#define LTCA2_LTCXR48	(*(__far GPTA0_LTCXR00_type *) 0xf0002b84u)	/* Local Timer Cell X Register 48 */
#define LTCA2_LTCXR49	(*(__far GPTA0_LTCXR00_type *) 0xf0002b8cu)	/* Local Timer Cell X Register 49 */
#define LTCA2_LTCXR50	(*(__far GPTA0_LTCXR00_type *) 0xf0002b94u)	/* Local Timer Cell X Register 50 */
#define LTCA2_LTCXR51	(*(__far GPTA0_LTCXR00_type *) 0xf0002b9cu)	/* Local Timer Cell X Register 51 */
#define LTCA2_LTCXR52	(*(__far GPTA0_LTCXR00_type *) 0xf0002ba4u)	/* Local Timer Cell X Register 52 */
#define LTCA2_LTCXR53	(*(__far GPTA0_LTCXR00_type *) 0xf0002bacu)	/* Local Timer Cell X Register 53 */
#define LTCA2_LTCXR54	(*(__far GPTA0_LTCXR00_type *) 0xf0002bb4u)	/* Local Timer Cell X Register 54 */
#define LTCA2_LTCXR55	(*(__far GPTA0_LTCXR00_type *) 0xf0002bbcu)	/* Local Timer Cell X Register 55 */
#define LTCA2_LTCXR56	(*(__far GPTA0_LTCXR00_type *) 0xf0002bc4u)	/* Local Timer Cell X Register 56 */
#define LTCA2_LTCXR57	(*(__far GPTA0_LTCXR00_type *) 0xf0002bccu)	/* Local Timer Cell X Register 57 */
#define LTCA2_LTCXR58	(*(__far GPTA0_LTCXR00_type *) 0xf0002bd4u)	/* Local Timer Cell X Register 58 */
#define LTCA2_LTCXR59	(*(__far GPTA0_LTCXR00_type *) 0xf0002bdcu)	/* Local Timer Cell X Register 59 */
#define LTCA2_LTCXR60	(*(__far GPTA0_LTCXR00_type *) 0xf0002be4u)	/* Local Timer Cell X Register 60 */
#define LTCA2_LTCXR61	(*(__far GPTA0_LTCXR00_type *) 0xf0002becu)	/* Local Timer Cell X Register 61 */
#define LTCA2_LTCXR62	(*(__far GPTA0_LTCXR00_type *) 0xf0002bf4u)	/* Local Timer Cell X Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;	/* Compare Register Value */
		unsigned int XS             : 16;	/* Shadow Register Value */
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR63_type;
#define GPTA0_LTCXR63	(*(__far GPTA0_LTCXR63_type *) 0xf0001bfcu)	/* GPTA0 Local Timer Cell X Register 63 */
#define GPTA1_LTCXR63	(*(__far GPTA0_LTCXR63_type *) 0xf00023fcu)	/* GPTA1 Local Timer Cell X Register 63 */
#define LTCA2_LTCXR63	(*(__far GPTA0_LTCXR63_type *) 0xf0002bfcu)	/* Local Timer Cell X Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX1           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX2           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX3           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX4           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX5           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX6           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX7           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.(n+8) */
		unsigned int MUX8           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX9           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX10          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX11          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX12          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX13          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX14          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
		unsigned int MUX15          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL(n-8) */
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR00_type;
#define GPTA0_MMXCTR00	(*(__far GPTA0_MMXCTR00_type *) 0xf0001f00u)	/* GPTA-to-MSC Multiplexer Control Register 00 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX1           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX2           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX3           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX4           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX5           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX6           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX7           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINL.(n+8) */
		unsigned int MUX8           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX9           : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX10          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX11          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX12          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX13          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX14          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
		unsigned int MUX15          : 2;	/* Multiplexer Control for MSC1 Inputs ALTINH.(n-8) */
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR01_type;
#define GPTA0_MMXCTR01	(*(__far GPTA0_MMXCTR01_type *) 0xf0001f04u)	/* GPTA-to-MSC Multiplexer Control Register 01 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX1           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX2           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX3           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX4           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX5           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX6           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX7           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX8           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX9           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX10          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX11          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX12          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX13          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX14          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
		unsigned int MUX15          : 2;	/* Multiplexer Control for MSC0 Inputs ALTINL.n */
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR10_type;
#define GPTA0_MMXCTR10	(*(__far GPTA0_MMXCTR10_type *) 0xf0001f08u)	/* GPTA-to-MSC Multiplexer Control Register 10 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX1           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX2           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX3           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX4           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX5           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX6           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int MUX7           : 2;	/* Multiplexer Control for MSC0 Inputs ALTINH.n */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_MMXCTR11_type;
#define GPTA0_MMXCTR11	(*(__far GPTA0_MMXCTR11_type *) 0xf0001f0cu)	/* GPTA-to-MSC Multiplexer Control Register 11 */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;	/* Multiplexer Array Enable */
		unsigned int WCRES          : 1;	/* Write Count Reset */
		/* const */ unsigned int FIFOFULL       : 1;	/* FIFO Full Status */
		unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;	/* FIFO Fill Count */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRACTL_type;
#define GPTA0_MRACTL	(*(__far GPTA0_MRACTL_type *) 0xf0001838u)	/* GPTA0 Multiplexer Register Array Control Register */
#define GPTA1_MRACTL	(*(__far GPTA0_MRACTL_type *) 0xf0002038u)	/* GPTA1 Multiplexer Register Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATAIN         : 32;	/* FIFO Write Data */
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADIN_type;
#define GPTA0_MRADIN	(*(__far GPTA0_MRADIN_type *) 0xf000183cu)	/* GPTA0 Multiplexer Register Array Data In Register */
#define GPTA1_MRADIN	(*(__far GPTA0_MRADIN_type *) 0xf000203cu)	/* GPTA1 Multiplexer Register Array Data In Register */
#define LTCA2_MRADIN	(*(__far GPTA0_MRADIN_type *) 0xf000283cu)	/* Multiplexer Register Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DATAOUT        : 32;	/* FIFO Read Data */
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADOUT_type;
#define GPTA0_MRADOUT	(*(__far GPTA0_MRADOUT_type *) 0xf0001840u)	/* GPTA0 Multiplexer Register Array Data Out Register */
#define GPTA1_MRADOUT	(*(__far GPTA0_MRADOUT_type *) 0xf0002040u)	/* GPTA1 Multiplexer Register Array Data Out Register */
#define LTCA2_MRADOUT	(*(__far GPTA0_MRADOUT_type *) 0xf0002840u)	/* Multiplexer Register Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 1;	/* Output Signal Source Selection for PDL0 */
		unsigned int TSE0           : 1;	/* 3-Sensor Mode Enable for PDL0 */
		unsigned int ERR0           : 1;	/* Error Flag for PDL0 */
		unsigned int                : 1;
		unsigned int MUX1           : 1;	/* Output Signal Source Selection for PDL1 */
		unsigned int TSE1           : 1;	/* 3-Sensor Mode Enable for PDL1 */
		unsigned int ERR1           : 1;	/* Error Flag for PDL1 */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} GPTA0_PDLCTR_type;
#define GPTA0_PDLCTR	(*(__far GPTA0_PDLCTR_type *) 0xf0001878u)	/* GPTA0 Phase Discrimination Logic Control Register */
#define GPTA1_PDLCTR	(*(__far GPTA0_PDLCTR_type *) 0xf0002078u)	/* GPTA1 Phase Discrimination Logic Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CNT            : 16;	/* Pulse Counter */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCNT_type;
#define GPTA0_PLLCNT	(*(__far GPTA0_PLLCNT_type *) 0xf00018c8u)	/* GPTA0 Phase Locked Loop Counter Register */
#define GPTA1_PLLCNT	(*(__far GPTA0_PLLCNT_type *) 0xf00020c8u)	/* GPTA1 Phase Locked Loop Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX            : 2;	/* Trigger Input Channel Selection */
		unsigned int AEN            : 1;	/* Automatic End Mode Enable */
		unsigned int PEN            : 1;	/* Unexpected Period End Behavior */
		unsigned int REN            : 1;	/* Interrupt Service Request Enable */
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCTR_type;
#define GPTA0_PLLCTR	(*(__far GPTA0_PLLCTR_type *) 0xf00018c0u)	/* GPTA0 Phase Locked Loop Control Register */
#define GPTA1_PLLCTR	(*(__far GPTA0_PLLCTR_type *) 0xf00020c0u)	/* GPTA1 Phase Locked Loop Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTR            : 25;	/* Delta Register Value */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLDTR_type;
#define GPTA0_PLLDTR	(*(__far GPTA0_PLLDTR_type *) 0xf00018d4u)	/* GPTA0 Phase Locked Loop Delta Register */
#define GPTA1_PLLDTR	(*(__far GPTA0_PLLDTR_type *) 0xf00020d4u)	/* GPTA1 Phase Locked Loop Delta Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MTI            : 16;	/* Microtick Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLMTI_type;
#define GPTA0_PLLMTI	(*(__far GPTA0_PLLMTI_type *) 0xf00018c4u)	/* GPTA0 Phase Locked Loop Microtick Register */
#define GPTA1_PLLMTI	(*(__far GPTA0_PLLMTI_type *) 0xf00020c4u)	/* GPTA1 Phase Locked Loop Microtick Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;	/* Reload Value */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLREV_type;
#define GPTA0_PLLREV	(*(__far GPTA0_PLLREV_type *) 0xf00018d0u)	/* GPTA0 Phase Locked Loop Reload Register */
#define GPTA1_PLLREV	(*(__far GPTA0_PLLREV_type *) 0xf00020d0u)	/* GPTA1 Phase Locked Loop Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STP            : 16;	/* Step Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLSTP_type;
#define GPTA0_PLLSTP	(*(__far GPTA0_PLLSTP_type *) 0xf00018ccu)	/* GPTA0 Phase Locked Loop Step Register */
#define GPTA1_PLLSTP	(*(__far GPTA0_PLLSTP_type *) 0xf00020ccu)	/* GPTA1 Phase Locked Loop Step Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRC00_type;
#define GPTA0_SRC00	(*(__far GPTA0_SRC00_type *) 0xf0001ffcu)	/* GPTA0 Interrupt Service Request Control Register 00 */
#define GPTA0_SRC01	(*(__far GPTA0_SRC00_type *) 0xf0001ff8u)	/* GPTA0 Interrupt Service Request Control Register 01 */
#define GPTA0_SRC02	(*(__far GPTA0_SRC00_type *) 0xf0001ff4u)	/* GPTA0 Interrupt Service Request Control Register 02 */
#define GPTA0_SRC03	(*(__far GPTA0_SRC00_type *) 0xf0001ff0u)	/* GPTA0 Interrupt Service Request Control Register 03 */
#define GPTA0_SRC04	(*(__far GPTA0_SRC00_type *) 0xf0001fecu)	/* GPTA0 Interrupt Service Request Control Register 04 */
#define GPTA0_SRC05	(*(__far GPTA0_SRC00_type *) 0xf0001fe8u)	/* GPTA0 Interrupt Service Request Control Register 05 */
#define GPTA0_SRC06	(*(__far GPTA0_SRC00_type *) 0xf0001fe4u)	/* GPTA0 Interrupt Service Request Control Register 06 */
#define GPTA0_SRC07	(*(__far GPTA0_SRC00_type *) 0xf0001fe0u)	/* GPTA0 Interrupt Service Request Control Register 07 */
#define GPTA0_SRC08	(*(__far GPTA0_SRC00_type *) 0xf0001fdcu)	/* GPTA0 Interrupt Service Request Control Register 08 */
#define GPTA0_SRC09	(*(__far GPTA0_SRC00_type *) 0xf0001fd8u)	/* GPTA0 Interrupt Service Request Control Register 09 */
#define GPTA0_SRC10	(*(__far GPTA0_SRC00_type *) 0xf0001fd4u)	/* GPTA0 Interrupt Service Request Control Register 10 */
#define GPTA0_SRC11	(*(__far GPTA0_SRC00_type *) 0xf0001fd0u)	/* GPTA0 Interrupt Service Request Control Register 11 */
#define GPTA0_SRC12	(*(__far GPTA0_SRC00_type *) 0xf0001fccu)	/* GPTA0 Interrupt Service Request Control Register 12 */
#define GPTA0_SRC13	(*(__far GPTA0_SRC00_type *) 0xf0001fc8u)	/* GPTA0 Interrupt Service Request Control Register 13 */
#define GPTA0_SRC14	(*(__far GPTA0_SRC00_type *) 0xf0001fc4u)	/* GPTA0 Interrupt Service Request Control Register 14 */
#define GPTA0_SRC15	(*(__far GPTA0_SRC00_type *) 0xf0001fc0u)	/* GPTA0 Interrupt Service Request Control Register 15 */
#define GPTA0_SRC16	(*(__far GPTA0_SRC00_type *) 0xf0001fbcu)	/* GPTA0 Interrupt Service Request Control Register 16 */
#define GPTA0_SRC17	(*(__far GPTA0_SRC00_type *) 0xf0001fb8u)	/* GPTA0 Interrupt Service Request Control Register 17 */
#define GPTA0_SRC18	(*(__far GPTA0_SRC00_type *) 0xf0001fb4u)	/* GPTA0 Interrupt Service Request Control Register 18 */
#define GPTA0_SRC19	(*(__far GPTA0_SRC00_type *) 0xf0001fb0u)	/* GPTA0 Interrupt Service Request Control Register 19 */
#define GPTA0_SRC20	(*(__far GPTA0_SRC00_type *) 0xf0001facu)	/* GPTA0 Interrupt Service Request Control Register 20 */
#define GPTA0_SRC21	(*(__far GPTA0_SRC00_type *) 0xf0001fa8u)	/* GPTA0 Interrupt Service Request Control Register 21 */
#define GPTA0_SRC22	(*(__far GPTA0_SRC00_type *) 0xf0001fa4u)	/* GPTA0 Interrupt Service Request Control Register 22 */
#define GPTA0_SRC23	(*(__far GPTA0_SRC00_type *) 0xf0001fa0u)	/* GPTA0 Interrupt Service Request Control Register 23 */
#define GPTA0_SRC24	(*(__far GPTA0_SRC00_type *) 0xf0001f9cu)	/* GPTA0 Interrupt Service Request Control Register 24 */
#define GPTA0_SRC25	(*(__far GPTA0_SRC00_type *) 0xf0001f98u)	/* GPTA0 Interrupt Service Request Control Register 25 */
#define GPTA0_SRC26	(*(__far GPTA0_SRC00_type *) 0xf0001f94u)	/* GPTA0 Interrupt Service Request Control Register 26 */
#define GPTA0_SRC27	(*(__far GPTA0_SRC00_type *) 0xf0001f90u)	/* GPTA0 Interrupt Service Request Control Register 27 */
#define GPTA0_SRC28	(*(__far GPTA0_SRC00_type *) 0xf0001f8cu)	/* GPTA0 Interrupt Service Request Control Register 28 */
#define GPTA0_SRC29	(*(__far GPTA0_SRC00_type *) 0xf0001f88u)	/* GPTA0 Interrupt Service Request Control Register 29 */
#define GPTA0_SRC30	(*(__far GPTA0_SRC00_type *) 0xf0001f84u)	/* GPTA0 Interrupt Service Request Control Register 30 */
#define GPTA0_SRC31	(*(__far GPTA0_SRC00_type *) 0xf0001f80u)	/* GPTA0 Interrupt Service Request Control Register 31 */
#define GPTA0_SRC32	(*(__far GPTA0_SRC00_type *) 0xf0001f7cu)	/* GPTA0 Interrupt Service Request Control Register 32 */
#define GPTA0_SRC33	(*(__far GPTA0_SRC00_type *) 0xf0001f78u)	/* GPTA0 Interrupt Service Request Control Register 33 */
#define GPTA0_SRC34	(*(__far GPTA0_SRC00_type *) 0xf0001f74u)	/* GPTA0 Interrupt Service Request Control Register 34 */
#define GPTA0_SRC35	(*(__far GPTA0_SRC00_type *) 0xf0001f70u)	/* GPTA0 Interrupt Service Request Control Register 35 */
#define GPTA0_SRC36	(*(__far GPTA0_SRC00_type *) 0xf0001f6cu)	/* GPTA0 Interrupt Service Request Control Register 36 */
#define GPTA0_SRC37	(*(__far GPTA0_SRC00_type *) 0xf0001f68u)	/* GPTA0 Interrupt Service Request Control Register 37 */
#define GPTA1_SRC00	(*(__far GPTA0_SRC00_type *) 0xf00027fcu)	/* GPTA1 Interrupt Service Request Control Register 00 */
#define GPTA1_SRC01	(*(__far GPTA0_SRC00_type *) 0xf00027f8u)	/* GPTA1 Interrupt Service Request Control Register 01 */
#define GPTA1_SRC02	(*(__far GPTA0_SRC00_type *) 0xf00027f4u)	/* GPTA1 Interrupt Service Request Control Register 02 */
#define GPTA1_SRC03	(*(__far GPTA0_SRC00_type *) 0xf00027f0u)	/* GPTA1 Interrupt Service Request Control Register 03 */
#define GPTA1_SRC04	(*(__far GPTA0_SRC00_type *) 0xf00027ecu)	/* GPTA1 Interrupt Service Request Control Register 04 */
#define GPTA1_SRC05	(*(__far GPTA0_SRC00_type *) 0xf00027e8u)	/* GPTA1 Interrupt Service Request Control Register 05 */
#define GPTA1_SRC06	(*(__far GPTA0_SRC00_type *) 0xf00027e4u)	/* GPTA1 Interrupt Service Request Control Register 06 */
#define GPTA1_SRC07	(*(__far GPTA0_SRC00_type *) 0xf00027e0u)	/* GPTA1 Interrupt Service Request Control Register 07 */
#define GPTA1_SRC08	(*(__far GPTA0_SRC00_type *) 0xf00027dcu)	/* GPTA1 Interrupt Service Request Control Register 08 */
#define GPTA1_SRC09	(*(__far GPTA0_SRC00_type *) 0xf00027d8u)	/* GPTA1 Interrupt Service Request Control Register 09 */
#define GPTA1_SRC10	(*(__far GPTA0_SRC00_type *) 0xf00027d4u)	/* GPTA1 Interrupt Service Request Control Register 10 */
#define GPTA1_SRC11	(*(__far GPTA0_SRC00_type *) 0xf00027d0u)	/* GPTA1 Interrupt Service Request Control Register 11 */
#define GPTA1_SRC12	(*(__far GPTA0_SRC00_type *) 0xf00027ccu)	/* GPTA1 Interrupt Service Request Control Register 12 */
#define GPTA1_SRC13	(*(__far GPTA0_SRC00_type *) 0xf00027c8u)	/* GPTA1 Interrupt Service Request Control Register 13 */
#define GPTA1_SRC14	(*(__far GPTA0_SRC00_type *) 0xf00027c4u)	/* GPTA1 Interrupt Service Request Control Register 14 */
#define GPTA1_SRC15	(*(__far GPTA0_SRC00_type *) 0xf00027c0u)	/* GPTA1 Interrupt Service Request Control Register 15 */
#define GPTA1_SRC16	(*(__far GPTA0_SRC00_type *) 0xf00027bcu)	/* GPTA1 Interrupt Service Request Control Register 16 */
#define GPTA1_SRC17	(*(__far GPTA0_SRC00_type *) 0xf00027b8u)	/* GPTA1 Interrupt Service Request Control Register 17 */
#define GPTA1_SRC18	(*(__far GPTA0_SRC00_type *) 0xf00027b4u)	/* GPTA1 Interrupt Service Request Control Register 18 */
#define GPTA1_SRC19	(*(__far GPTA0_SRC00_type *) 0xf00027b0u)	/* GPTA1 Interrupt Service Request Control Register 19 */
#define GPTA1_SRC20	(*(__far GPTA0_SRC00_type *) 0xf00027acu)	/* GPTA1 Interrupt Service Request Control Register 20 */
#define GPTA1_SRC21	(*(__far GPTA0_SRC00_type *) 0xf00027a8u)	/* GPTA1 Interrupt Service Request Control Register 21 */
#define GPTA1_SRC22	(*(__far GPTA0_SRC00_type *) 0xf00027a4u)	/* GPTA1 Interrupt Service Request Control Register 22 */
#define GPTA1_SRC23	(*(__far GPTA0_SRC00_type *) 0xf00027a0u)	/* GPTA1 Interrupt Service Request Control Register 23 */
#define GPTA1_SRC24	(*(__far GPTA0_SRC00_type *) 0xf000279cu)	/* GPTA1 Interrupt Service Request Control Register 24 */
#define GPTA1_SRC25	(*(__far GPTA0_SRC00_type *) 0xf0002798u)	/* GPTA1 Interrupt Service Request Control Register 25 */
#define GPTA1_SRC26	(*(__far GPTA0_SRC00_type *) 0xf0002794u)	/* GPTA1 Interrupt Service Request Control Register 26 */
#define GPTA1_SRC27	(*(__far GPTA0_SRC00_type *) 0xf0002790u)	/* GPTA1 Interrupt Service Request Control Register 27 */
#define GPTA1_SRC28	(*(__far GPTA0_SRC00_type *) 0xf000278cu)	/* GPTA1 Interrupt Service Request Control Register 28 */
#define GPTA1_SRC29	(*(__far GPTA0_SRC00_type *) 0xf0002788u)	/* GPTA1 Interrupt Service Request Control Register 29 */
#define GPTA1_SRC30	(*(__far GPTA0_SRC00_type *) 0xf0002784u)	/* GPTA1 Interrupt Service Request Control Register 30 */
#define GPTA1_SRC31	(*(__far GPTA0_SRC00_type *) 0xf0002780u)	/* GPTA1 Interrupt Service Request Control Register 31 */
#define GPTA1_SRC32	(*(__far GPTA0_SRC00_type *) 0xf000277cu)	/* GPTA1 Interrupt Service Request Control Register 32 */
#define GPTA1_SRC33	(*(__far GPTA0_SRC00_type *) 0xf0002778u)	/* GPTA1 Interrupt Service Request Control Register 33 */
#define GPTA1_SRC34	(*(__far GPTA0_SRC00_type *) 0xf0002774u)	/* GPTA1 Interrupt Service Request Control Register 34 */
#define GPTA1_SRC35	(*(__far GPTA0_SRC00_type *) 0xf0002770u)	/* GPTA1 Interrupt Service Request Control Register 35 */
#define GPTA1_SRC36	(*(__far GPTA0_SRC00_type *) 0xf000276cu)	/* GPTA1 Interrupt Service Request Control Register 36 */
#define GPTA1_SRC37	(*(__far GPTA0_SRC00_type *) 0xf0002768u)	/* GPTA1 Interrupt Service Request Control Register 37 */
#define LTCA2_SRC00	(*(__far GPTA0_SRC00_type *) 0xf0002ffcu)	/* LTCA2 Interrupt Service Request Control Register 00 */
#define LTCA2_SRC01	(*(__far GPTA0_SRC00_type *) 0xf0002ff8u)	/* LTCA2 Interrupt Service Request Control Register 01 */
#define LTCA2_SRC02	(*(__far GPTA0_SRC00_type *) 0xf0002ff4u)	/* LTCA2 Interrupt Service Request Control Register 02 */
#define LTCA2_SRC03	(*(__far GPTA0_SRC00_type *) 0xf0002ff0u)	/* LTCA2 Interrupt Service Request Control Register 03 */
#define LTCA2_SRC04	(*(__far GPTA0_SRC00_type *) 0xf0002fecu)	/* LTCA2 Interrupt Service Request Control Register 04 */
#define LTCA2_SRC05	(*(__far GPTA0_SRC00_type *) 0xf0002fe8u)	/* LTCA2 Interrupt Service Request Control Register 05 */
#define LTCA2_SRC06	(*(__far GPTA0_SRC00_type *) 0xf0002fe4u)	/* LTCA2 Interrupt Service Request Control Register 06 */
#define LTCA2_SRC07	(*(__far GPTA0_SRC00_type *) 0xf0002fe0u)	/* LTCA2 Interrupt Service Request Control Register 07 */
#define LTCA2_SRC08	(*(__far GPTA0_SRC00_type *) 0xf0002fdcu)	/* LTCA2 Interrupt Service Request Control Register 08 */
#define LTCA2_SRC09	(*(__far GPTA0_SRC00_type *) 0xf0002fd8u)	/* LTCA2 Interrupt Service Request Control Register 09 */
#define LTCA2_SRC10	(*(__far GPTA0_SRC00_type *) 0xf0002fd4u)	/* LTCA2 Interrupt Service Request Control Register 10 */
#define LTCA2_SRC11	(*(__far GPTA0_SRC00_type *) 0xf0002fd0u)	/* LTCA2 Interrupt Service Request Control Register 11 */
#define LTCA2_SRC12	(*(__far GPTA0_SRC00_type *) 0xf0002fccu)	/* LTCA2 Interrupt Service Request Control Register 12 */
#define LTCA2_SRC13	(*(__far GPTA0_SRC00_type *) 0xf0002fc8u)	/* LTCA2 Interrupt Service Request Control Register 13 */
#define LTCA2_SRC14	(*(__far GPTA0_SRC00_type *) 0xf0002fc4u)	/* LTCA2 Interrupt Service Request Control Register 14 */
#define LTCA2_SRC15	(*(__far GPTA0_SRC00_type *) 0xf0002fc0u)	/* LTCA2 Interrupt Service Request Control Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC01R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC03R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC05R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC07R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC09R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC11R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC13R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC15R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC17R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC19R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC21R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC23R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC25R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC27R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC29R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int GTC31R         : 1;	/* Global Timer Cell k Redirection */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRNR_type;
#define GPTA0_SRNR	(*(__far GPTA0_SRNR_type *) 0xf0001830u)	/* GPTA0 Service Request Node Redirection Register */
#define GPTA1_SRNR	(*(__far GPTA0_SRNR_type *) 0xf0002030u)	/* GPTA1 Service Request Node Redirection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM00F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM00C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM01R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM01F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM01C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM02R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM02F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM02C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM03R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM03F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM03C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int PLL            : 1;	/* Counter Service Request State for PLL */
		unsigned int GT00           : 1;	/* GT0 Timer Service Request State */
		unsigned int GT01           : 1;	/* GT1 Timer Service Request State */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC0_type;
#define GPTA0_SRSC0	(*(__far GPTA0_SRSC0_type *) 0xf0001810u)	/* GPTA0 Service Request State Clear Register 0 */
#define GPTA1_SRSC0	(*(__far GPTA0_SRSC0_type *) 0xf0002010u)	/* GPTA1 Service Request State Clear Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC0           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC1           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC2           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC3           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC4           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC5           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC6           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC7           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC8           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC9           : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC10          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC11          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC12          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC13          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC14          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC15          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC16          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC17          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC18          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC19          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC20          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC21          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC22          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC23          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC24          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC25          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC26          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC27          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC28          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC29          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC30          : 1;	/* GTCk Capture/Compare Service Request State */
		unsigned int GTC31          : 1;	/* GTCk Capture/Compare Service Request State */
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC1_type;
#define GPTA0_SRSC1	(*(__far GPTA0_SRSC1_type *) 0xf0001818u)	/* GPTA0 Service Request State Clear Register 1 */
#define GPTA0_SRSS1	(*(__far GPTA0_SRSC1_type *) 0xf000181cu)	/* GPTA0 Service Request State Set Register 1 */
#define GPTA1_SRSC1	(*(__far GPTA0_SRSC1_type *) 0xf0002018u)	/* GPTA1 Service Request State Clear Register 1 */
#define GPTA1_SRSS1	(*(__far GPTA0_SRSC1_type *) 0xf000201cu)	/* GPTA1 Service Request State Set Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC0           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC1           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC2           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC3           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC4           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC5           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC6           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC7           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC8           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC9           : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC10          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC11          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC12          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC13          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC14          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC15          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC16          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC17          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC18          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC19          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC20          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC21          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC22          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC23          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC24          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC25          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC26          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC27          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC28          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC29          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC30          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC31          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC2_type;
#define GPTA0_SRSC2	(*(__far GPTA0_SRSC2_type *) 0xf0001820u)	/* GPTA0 Service Request State Clear Register 2 */
#define GPTA0_SRSS2	(*(__far GPTA0_SRSC2_type *) 0xf0001824u)	/* GPTA0 Service Request State Set Register 2 */
#define GPTA1_SRSC2	(*(__far GPTA0_SRSC2_type *) 0xf0002020u)	/* GPTA1 Service Request State Clear Register 2 */
#define GPTA1_SRSS2	(*(__far GPTA0_SRSC2_type *) 0xf0002024u)	/* GPTA1 Service Request State Set Register 2 */
#define LTCA2_SRSC2	(*(__far GPTA0_SRSC2_type *) 0xf0002820u)	/* LTCA2 Service Request State Clear Register 2 */
#define LTCA2_SRSS2	(*(__far GPTA0_SRSC2_type *) 0xf0002824u)	/* LTCA2 Service Request State Set Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC33          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC34          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC35          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC36          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC37          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC38          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC39          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC40          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC41          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC42          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC43          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC44          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC45          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC46          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC47          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC48          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC49          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC50          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC51          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC52          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC53          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC54          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC55          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC56          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC57          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC58          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC59          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC60          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC61          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC62          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
		unsigned int LTC63          : 1;	/* LTCk Timer/Capture/Compare Service Request State */
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC3_type;
#define GPTA0_SRSC3	(*(__far GPTA0_SRSC3_type *) 0xf0001828u)	/* GPTA0 Service Request State Clear Register 3 */
#define GPTA0_SRSS3	(*(__far GPTA0_SRSC3_type *) 0xf000182cu)	/* GPTA0 Service Request State Set Register 3 */
#define GPTA1_SRSC3	(*(__far GPTA0_SRSC3_type *) 0xf0002028u)	/* GPTA1 Service Request State Clear Register 3 */
#define GPTA1_SRSS3	(*(__far GPTA0_SRSC3_type *) 0xf000202cu)	/* GPTA1 Service Request State Set Register 3 */
#define LTCA2_SRSC3	(*(__far GPTA0_SRSC3_type *) 0xf0002828u)	/* LTCA2 Service Request State Clear Register 3 */
#define LTCA2_SRSS3	(*(__far GPTA0_SRSC3_type *) 0xf000282cu)	/* LTCA2 Service Request State Set Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM00F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM00C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM01R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM01F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM01C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM02R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM02F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM02C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int DCM03R         : 1;	/* DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State */
		unsigned int DCM03F         : 1;	/* DCMk Falling Edge Event Service Request State */
		unsigned int DCM03C         : 1;	/* DCMk Compare Event Service Request State */
		unsigned int PLL            : 1;	/* Counter Service Request State for PLL */
		unsigned int GT00           : 1;	/* GT0 Timer Service Request State */
		unsigned int GT01           : 1;	/* GT1 Timer Service Request State */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS0_type;
#define GPTA0_SRSS0	(*(__far GPTA0_SRSS0_type *) 0xf0001814u)	/* GPTA0 Service Request State Set Register 0 */
#define GPTA1_SRSS0	(*(__far GPTA0_SRSS0_type *) 0xf0002014u)	/* GPTA1 Service Request State Set Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int PEN            : 1;	/* ILM=1: LTC Prescaler Enable */
		unsigned int AIL            : 1;	/* ILM=1: Active Input Level Select */
		unsigned int SLO            : 1;	/* Select Line Output */
		unsigned int CUDCLR         : 1;	/* Coherent Update Disable */
		unsigned int ILM            : 1;	/* Input Line Mode */
		unsigned int CUD            : 1;	/* Coherent Update Enable */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B1;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int RED            : 1;	/* Input Rising Edge Select */
		unsigned int FED            : 1;	/* Input Falling Edge Select */
		unsigned int BYP            : 1;	/* Local Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int ILM            : 1;	/* Input Line Mode */
		/* const */ unsigned int SLL            : 1;	/* Capture 'and' Compare Mode: Select Line Level */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B2;
	struct
	{ 
		unsigned int MOD            : 2;	/* Mode Control Bits */
		unsigned int OSM            : 1;	/* One Shot Mode Enable */
		unsigned int REN            : 1;	/* Request Enable */
		unsigned int SOL            : 1;	/* Compare Mode: Select Output Low */
		unsigned int SOH            : 1;	/* Compare Mode: Select Output High */
		unsigned int BYP            : 1;	/* Bypass */
		unsigned int EOA            : 1;	/* Enable On Action */
		unsigned int ILM            : 1;	/* Input Line Mode */
		/* const */ unsigned int SLL            : 1;	/* Select Line Level */
		/* const */ unsigned int CEN            : 1;	/* Cell Enable */
		unsigned int OCM            : 3;	/* Output Control Mode Select */
		unsigned int OIA            : 1;	/* Output Immediate Action */
		/* const */ unsigned int OUT            : 1;	/* Output State */
		unsigned int GBYP           : 1;	/* Global Bypass */
		unsigned int                : 15;
	} B3;
	int I;
	unsigned int U;

} LTCA2_LTCCTR00_type;
#define LTCA2_LTCCTR00	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a00u)	/* Local Timer Cell Control Register 00 [Timer Mode] */
#define LTCA2_LTCCTR01	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a08u)	/* Local Timer Cell Control Register 01 [Timer Mode] */
#define LTCA2_LTCCTR02	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a10u)	/* Local Timer Cell Control Register 02 [Timer Mode] */
#define LTCA2_LTCCTR03	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a18u)	/* Local Timer Cell Control Register 03 [Timer Mode] */
#define LTCA2_LTCCTR04	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a20u)	/* Local Timer Cell Control Register 04 [Timer Mode] */
#define LTCA2_LTCCTR05	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a28u)	/* Local Timer Cell Control Register 05 [Timer Mode] */
#define LTCA2_LTCCTR06	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a30u)	/* Local Timer Cell Control Register 06 [Timer Mode] */
#define LTCA2_LTCCTR07	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a38u)	/* Local Timer Cell Control Register 07 [Timer Mode] */
#define LTCA2_LTCCTR08	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a40u)	/* Local Timer Cell Control Register 08 [Timer Mode] */
#define LTCA2_LTCCTR09	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a48u)	/* Local Timer Cell Control Register 09 [Timer Mode] */
#define LTCA2_LTCCTR10	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a50u)	/* Local Timer Cell Control Register 10 [Timer Mode] */
#define LTCA2_LTCCTR11	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a58u)	/* Local Timer Cell Control Register 11 [Timer Mode] */
#define LTCA2_LTCCTR12	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a60u)	/* Local Timer Cell Control Register 12 [Timer Mode] */
#define LTCA2_LTCCTR13	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a68u)	/* Local Timer Cell Control Register 13 [Timer Mode] */
#define LTCA2_LTCCTR14	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a70u)	/* Local Timer Cell Control Register 14 [Timer Mode] */
#define LTCA2_LTCCTR15	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a78u)	/* Local Timer Cell Control Register 15 [Timer Mode] */
#define LTCA2_LTCCTR16	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a80u)	/* Local Timer Cell Control Register 16 [Timer Mode] */
#define LTCA2_LTCCTR17	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a88u)	/* Local Timer Cell Control Register 17 [Timer Mode] */
#define LTCA2_LTCCTR18	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a90u)	/* Local Timer Cell Control Register 18 [Timer Mode] */
#define LTCA2_LTCCTR19	(*(__far LTCA2_LTCCTR00_type *) 0xf0002a98u)	/* Local Timer Cell Control Register 19 [Timer Mode] */
#define LTCA2_LTCCTR20	(*(__far LTCA2_LTCCTR00_type *) 0xf0002aa0u)	/* Local Timer Cell Control Register 20 [Timer Mode] */
#define LTCA2_LTCCTR21	(*(__far LTCA2_LTCCTR00_type *) 0xf0002aa8u)	/* Local Timer Cell Control Register 21 [Timer Mode] */
#define LTCA2_LTCCTR22	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ab0u)	/* Local Timer Cell Control Register 22 [Timer Mode] */
#define LTCA2_LTCCTR23	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ab8u)	/* Local Timer Cell Control Register 23 [Timer Mode] */
#define LTCA2_LTCCTR24	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ac0u)	/* Local Timer Cell Control Register 24 [Timer Mode] */
#define LTCA2_LTCCTR25	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ac8u)	/* Local Timer Cell Control Register 25 [Timer Mode] */
#define LTCA2_LTCCTR26	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ad0u)	/* Local Timer Cell Control Register 26 [Timer Mode] */
#define LTCA2_LTCCTR27	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ad8u)	/* Local Timer Cell Control Register 27 [Timer Mode] */
#define LTCA2_LTCCTR28	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ae0u)	/* Local Timer Cell Control Register 28 [Timer Mode] */
#define LTCA2_LTCCTR29	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ae8u)	/* Local Timer Cell Control Register 29 [Timer Mode] */
#define LTCA2_LTCCTR30	(*(__far LTCA2_LTCCTR00_type *) 0xf0002af0u)	/* Local Timer Cell Control Register 30 [Timer Mode] */
#define LTCA2_LTCCTR31	(*(__far LTCA2_LTCCTR00_type *) 0xf0002af8u)	/* Local Timer Cell Control Register 31 [Timer Mode] */
#define LTCA2_LTCCTR32	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b00u)	/* Local Timer Cell Control Register 32 [Timer Mode] */
#define LTCA2_LTCCTR33	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b08u)	/* Local Timer Cell Control Register 33 [Timer Mode] */
#define LTCA2_LTCCTR34	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b10u)	/* Local Timer Cell Control Register 34 [Timer Mode] */
#define LTCA2_LTCCTR35	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b18u)	/* Local Timer Cell Control Register 35 [Timer Mode] */
#define LTCA2_LTCCTR36	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b20u)	/* Local Timer Cell Control Register 36 [Timer Mode] */
#define LTCA2_LTCCTR37	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b28u)	/* Local Timer Cell Control Register 37 [Timer Mode] */
#define LTCA2_LTCCTR38	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b30u)	/* Local Timer Cell Control Register 38 [Timer Mode] */
#define LTCA2_LTCCTR39	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b38u)	/* Local Timer Cell Control Register 39 [Timer Mode] */
#define LTCA2_LTCCTR40	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b40u)	/* Local Timer Cell Control Register 40 [Timer Mode] */
#define LTCA2_LTCCTR41	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b48u)	/* Local Timer Cell Control Register 41 [Timer Mode] */
#define LTCA2_LTCCTR42	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b50u)	/* Local Timer Cell Control Register 42 [Timer Mode] */
#define LTCA2_LTCCTR43	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b58u)	/* Local Timer Cell Control Register 43 [Timer Mode] */
#define LTCA2_LTCCTR44	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b60u)	/* Local Timer Cell Control Register 44 [Timer Mode] */
#define LTCA2_LTCCTR45	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b68u)	/* Local Timer Cell Control Register 45 [Timer Mode] */
#define LTCA2_LTCCTR46	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b70u)	/* Local Timer Cell Control Register 46 [Timer Mode] */
#define LTCA2_LTCCTR47	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b78u)	/* Local Timer Cell Control Register 47 [Timer Mode] */
#define LTCA2_LTCCTR48	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b80u)	/* Local Timer Cell Control Register 48 [Timer Mode] */
#define LTCA2_LTCCTR49	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b88u)	/* Local Timer Cell Control Register 49 [Timer Mode] */
#define LTCA2_LTCCTR50	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b90u)	/* Local Timer Cell Control Register 50 [Timer Mode] */
#define LTCA2_LTCCTR51	(*(__far LTCA2_LTCCTR00_type *) 0xf0002b98u)	/* Local Timer Cell Control Register 51 [Timer Mode] */
#define LTCA2_LTCCTR52	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ba0u)	/* Local Timer Cell Control Register 52 [Timer Mode] */
#define LTCA2_LTCCTR53	(*(__far LTCA2_LTCCTR00_type *) 0xf0002ba8u)	/* Local Timer Cell Control Register 53 [Timer Mode] */
#define LTCA2_LTCCTR54	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bb0u)	/* Local Timer Cell Control Register 54 [Timer Mode] */
#define LTCA2_LTCCTR55	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bb8u)	/* Local Timer Cell Control Register 55 [Timer Mode] */
#define LTCA2_LTCCTR56	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bc0u)	/* Local Timer Cell Control Register 56 [Timer Mode] */
#define LTCA2_LTCCTR57	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bc8u)	/* Local Timer Cell Control Register 57 [Timer Mode] */
#define LTCA2_LTCCTR58	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bd0u)	/* Local Timer Cell Control Register 58 [Timer Mode] */
#define LTCA2_LTCCTR59	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bd8u)	/* Local Timer Cell Control Register 59 [Timer Mode] */
#define LTCA2_LTCCTR60	(*(__far LTCA2_LTCCTR00_type *) 0xf0002be0u)	/* Local Timer Cell Control Register 60 [Timer Mode] */
#define LTCA2_LTCCTR61	(*(__far LTCA2_LTCCTR00_type *) 0xf0002be8u)	/* Local Timer Cell Control Register 61 [Timer Mode] */
#define LTCA2_LTCCTR62	(*(__far LTCA2_LTCCTR00_type *) 0xf0002bf0u)	/* Local Timer Cell Control Register 62 [Timer Mode] */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;	/* Multiplexer Array Enable */
		unsigned int WCRES          : 1;	/* Write Count Reset */
		/* const */ unsigned int FIFOFULL       : 1;	/* FIFO Full Status */
		unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;	/* FIFO Fill Count */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} LTCA2_MRACTL_type;
#define LTCA2_MRACTL	(*(__far LTCA2_MRACTL_type *) 0xf0002838u)	/* Multiplexer Register Array Control Register */


/* CCU6 */
typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCV            : 16;	/* Capture/Compare Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC60R_type;
#define CCU60_CC60R	(*(__far CCU60_CC60R_type *) 0xf0003030u)	/* Capture/Compare Register for Channel CC60 */
#define CCU60_CC61R	(*(__far CCU60_CC60R_type *) 0xf0003034u)	/* Capture/Compare Register for Channel CC61 */
#define CCU60_CC62R	(*(__far CCU60_CC60R_type *) 0xf0003038u)	/* Capture/Compare Register for Channel CC62 */
#define CCU61_CC60R	(*(__far CCU60_CC60R_type *) 0xf0003130u)	/* Capture/Compare Register for Channel CC60 */
#define CCU61_CC61R	(*(__far CCU60_CC60R_type *) 0xf0003134u)	/* Capture/Compare Register for Channel CC61 */
#define CCU61_CC62R	(*(__far CCU60_CC60R_type *) 0xf0003138u)	/* Capture/Compare Register for Channel CC62 */
#define CCU62_CC60R	(*(__far CCU60_CC60R_type *) 0xf0003230u)	/* Capture/Compare Register for Channel CC60 */
#define CCU62_CC61R	(*(__far CCU60_CC60R_type *) 0xf0003234u)	/* Capture/Compare Register for Channel CC61 */
#define CCU62_CC62R	(*(__far CCU60_CC60R_type *) 0xf0003238u)	/* Capture/Compare Register for Channel CC62 */
#define CCU63_CC60R	(*(__far CCU60_CC60R_type *) 0xf0003330u)	/* Capture/Compare Register for Channel CC60 */
#define CCU63_CC61R	(*(__far CCU60_CC60R_type *) 0xf0003334u)	/* Capture/Compare Register for Channel CC61 */
#define CCU63_CC62R	(*(__far CCU60_CC60R_type *) 0xf0003338u)	/* Capture/Compare Register for Channel CC62 */

typedef volatile union
{
	struct
	{ 
		unsigned int CCS            : 16;	/* Shadow Register for Channel x Capture/Compare Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC60SR_type;
#define CCU60_CC60SR	(*(__far CCU60_CC60SR_type *) 0xf0003040u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU60_CC61SR	(*(__far CCU60_CC60SR_type *) 0xf0003044u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU60_CC62SR	(*(__far CCU60_CC60SR_type *) 0xf0003048u)	/* Capture/Compare Shadow Reg. for Channel CC62 */
#define CCU61_CC60SR	(*(__far CCU60_CC60SR_type *) 0xf0003140u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU61_CC61SR	(*(__far CCU60_CC60SR_type *) 0xf0003144u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU61_CC62SR	(*(__far CCU60_CC60SR_type *) 0xf0003148u)	/* Capture/Compare Shadow Reg. for Channel CC62 */
#define CCU62_CC60SR	(*(__far CCU60_CC60SR_type *) 0xf0003240u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU62_CC61SR	(*(__far CCU60_CC60SR_type *) 0xf0003244u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU62_CC62SR	(*(__far CCU60_CC60SR_type *) 0xf0003248u)	/* Capture/Compare Shadow Reg. for Channel CC62 */
#define CCU63_CC60SR	(*(__far CCU60_CC60SR_type *) 0xf0003340u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU63_CC61SR	(*(__far CCU60_CC60SR_type *) 0xf0003344u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU63_CC62SR	(*(__far CCU60_CC60SR_type *) 0xf0003348u)	/* Capture/Compare Shadow Reg. for Channel CC62 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCV            : 16;	/* Channel CC63 Compare Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC63R_type;
#define CCU60_CC63R	(*(__far CCU60_CC63R_type *) 0xf0003058u)	/* Compare Register for T13 */
#define CCU61_CC63R	(*(__far CCU60_CC63R_type *) 0xf0003158u)	/* Compare Register for T13 */
#define CCU62_CC63R	(*(__far CCU60_CC63R_type *) 0xf0003258u)	/* Compare Register for T13 */
#define CCU63_CC63R	(*(__far CCU60_CC63R_type *) 0xf0003358u)	/* Compare Register for T13 */

typedef volatile union
{
	struct
	{ 
		unsigned int CCS            : 16;	/* Shadow Register for Channel CC63 Compare Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC63SR_type;
#define CCU60_CC63SR	(*(__far CCU60_CC63SR_type *) 0xf000305cu)	/* Compare Shadow Register for T13 */
#define CCU61_CC63SR	(*(__far CCU60_CC63SR_type *) 0xf000315cu)	/* Compare Shadow Register for T13 */
#define CCU62_CC63SR	(*(__far CCU60_CC63SR_type *) 0xf000325cu)	/* Compare Shadow Register for T13 */
#define CCU63_CC63SR	(*(__far CCU60_CC63SR_type *) 0xf000335cu)	/* Compare Shadow Register for T13 */

typedef volatile union
{
	struct
	{ 
		unsigned int MCC60S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC61S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC62S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 4;
		unsigned int MCC63S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC60R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC61R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC62R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 3;
		unsigned int MCC63R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CCU60_CMPMODIF_type;
#define CCU60_CMPMODIF	(*(__far CCU60_CMPMODIF_type *) 0xf0003064u)	/* Compare State Modification Register */
#define CCU61_CMPMODIF	(*(__far CCU60_CMPMODIF_type *) 0xf0003164u)	/* Compare State Modification Register */
#define CCU62_CMPMODIF	(*(__far CCU60_CMPMODIF_type *) 0xf0003264u)	/* Compare State Modification Register */
#define CCU63_CMPMODIF	(*(__far CCU60_CMPMODIF_type *) 0xf0003364u)	/* Compare State Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CC60ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CC61ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CC62ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CCPOS60        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CCPOS61        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CCPOS62        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CC63ST         : 1;	/* Capture/Compare State Bits */
		unsigned int                : 1;
		unsigned int CC60PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT60PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int CC61PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT61PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int CC62PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT62PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT63PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int T13IM          : 1;	/* T13 Inverted Modulation */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CMPSTAT_type;
#define CCU60_CMPSTAT	(*(__far CCU60_CMPSTAT_type *) 0xf0003060u)	/* Compare State Register */
#define CCU61_CMPSTAT	(*(__far CCU60_CMPSTAT_type *) 0xf0003160u)	/* Compare State Register */
#define CCU62_CMPSTAT	(*(__far CCU60_CMPSTAT_type *) 0xf0003260u)	/* Compare State Register */
#define CCU63_CMPSTAT	(*(__far CCU60_CMPSTAT_type *) 0xf0003360u)	/* Compare State Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODNUM         : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ID_type;
#define CCU60_ID	(*(__far CCU60_ID_type *) 0xf0003008u)	/* Module Identification Register */
#define CCU61_ID	(*(__far CCU60_ID_type *) 0xf0003108u)	/* Module Identification Register */
#define CCU62_ID	(*(__far CCU60_ID_type *) 0xf0003208u)	/* Module Identification Register */
#define CCU63_ID	(*(__far CCU60_ID_type *) 0xf0003308u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENCC60R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC60F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC61R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC61F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC62R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC62F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENT12OM        : 1;	/* Enable Interrupt for T12 One-Match */
		unsigned int ENT12PM        : 1;	/* Enable Interrupt for T12 Period-Match */
		unsigned int ENT13CM        : 1;	/* Enable Interrupt for T13 Compare-Match */
		unsigned int ENT13PM        : 1;	/* Enable Interrupt for T13 Period-Match */
		unsigned int ENTRPF         : 1;	/* Enable Interrupt for Trap Flag */
		unsigned int                : 1;
		unsigned int ENCHE          : 1;	/* Enable Interrupt for Correct Hall Event */
		unsigned int ENWHE          : 1;	/* Enable Interrupt for Wrong Hall Event */
		unsigned int ENIDLE         : 1;	/* Enable Idle */
		unsigned int ENSTR          : 1;	/* Enable Multi-Channel Mode Shadow Transfer Interrupt */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_IEN_type;
#define CCU60_IEN	(*(__far CCU60_IEN_type *) 0xf00030b0u)	/* Interrupt Enable Register */
#define CCU61_IEN	(*(__far CCU60_IEN_type *) 0xf00031b0u)	/* Interrupt Enable Register */
#define CCU62_IEN	(*(__far CCU60_IEN_type *) 0xf00032b0u)	/* Interrupt Enable Register */
#define CCU63_IEN	(*(__far CCU60_IEN_type *) 0xf00033b0u)	/* Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LBE            : 1;	/* Lost Bit Event */
		unsigned int CCPOS0I        : 1;	/* Event indication for input signal CCPOSx */
		unsigned int CCPOS1I        : 1;	/* Event indication for input signal CCPOSx */
		unsigned int CCPOS2I        : 1;	/* Event indication for input signal CCPOSx */
		unsigned int CC60INI        : 1;	/* Event indication for input signal CC6xIN */
		unsigned int CC61INI        : 1;	/* Event indication for input signal CC6xIN */
		unsigned int CC62INI        : 1;	/* Event indication for input signal CC6xIN */
		unsigned int CTRAPI         : 1;	/* Event indication for input signal CTRAP */
		unsigned int T12HRI         : 1;	/* Event indication for input signal T12HR */
		unsigned int T13HRI         : 1;	/* Event indication for input signal T13HR */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} CCU60_IMON_type;
#define CCU60_IMON	(*(__far CCU60_IMON_type *) 0xf0003098u)	/* Input Monitoring Register */
#define CCU61_IMON	(*(__far CCU60_IMON_type *) 0xf0003198u)	/* Input Monitoring Register */
#define CCU62_IMON	(*(__far CCU60_IMON_type *) 0xf0003298u)	/* Input Monitoring Register */
#define CCU63_IMON	(*(__far CCU60_IMON_type *) 0xf0003398u)	/* Input Monitoring Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INPCC60        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCC61        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCC62        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCHE         : 2;	/* Interrupt Node Pointer for the CHE Interrupt */
		unsigned int INPERR         : 2;	/* Interrupt Node Pointer for Error Interrupts */
		unsigned int INPT12         : 2;	/* Interrupt Node Pointer for Timer12 Interrupts */
		unsigned int INPT13         : 2;	/* Interrupt Node Pointer for Timer13 Interrupt */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_INP_type;
#define CCU60_INP	(*(__far CCU60_INP_type *) 0xf00030acu)	/* Interrupt Node Pointer Register */
#define CCU61_INP	(*(__far CCU60_INP_type *) 0xf00031acu)	/* Interrupt Node Pointer Register */
#define CCU62_INP	(*(__far CCU60_INP_type *) 0xf00032acu)	/* Interrupt Node Pointer Register */
#define CCU63_INP	(*(__far CCU60_INP_type *) 0xf00033acu)	/* Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICC60R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC60F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int ICC61R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC61F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int ICC62R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC62F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int T12OM          : 1;	/* Timer T12 One-Match Flag */
		/* const */ unsigned int T12PM          : 1;	/* Timer T12 Period-Match Flag */
		/* const */ unsigned int T13CM          : 1;	/* Timer T13 Compare-Match Flag */
		/* const */ unsigned int T13PM          : 1;	/* Timer T13 Period-Match Flag */
		/* const */ unsigned int TRPF           : 1;	/* Trap Flag */
		/* const */ unsigned int TRPS           : 1;	/* Trap StateDuring the trap state, the selected outputs are set to the passive state. The logic level driven during the passive state is defined by the corresponding bit in register PSLR. Bits TRPS=1 and TRPF=0 can occur if the trap condition is no longer active but the selected synchronization has not yet taken place. */
		/* const */ unsigned int CHE            : 1;	/* Correct Hall Event */
		/* const */ unsigned int WHE            : 1;	/* Wrong Hall Event */
		/* const */ unsigned int IDLE           : 1;	/* IDLE State */
		/* const */ unsigned int STR            : 1;	/* Multi-Channel Mode Shadow Transfer Request */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_IS_type;
#define CCU60_IS	(*(__far CCU60_IS_type *) 0xf00030a0u)	/* Interrupt Status Register */
#define CCU61_IS	(*(__far CCU60_IS_type *) 0xf00031a0u)	/* Interrupt Status Register */
#define CCU62_IS	(*(__far CCU60_IS_type *) 0xf00032a0u)	/* Interrupt Status Register */
#define CCU63_IS	(*(__far CCU60_IS_type *) 0xf00033a0u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCC60R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC60F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RCC61R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC61F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RCC62R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC62F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RT12OM         : 1;	/* Reset Timer T12 One-Match Flag */
		unsigned int RT12PM         : 1;	/* Reset Timer T12 Period-Match Flag */
		unsigned int RT13CM         : 1;	/* Reset Timer T13 Compare-Match Flag */
		unsigned int RT13PM         : 1;	/* Reset Timer T13 Period-Match Flag */
		unsigned int RTRPF          : 1;	/* Reset Trap Flag */
		unsigned int                : 1;
		unsigned int RCHE           : 1;	/* Reset Correct Hall Event Flag */
		unsigned int RWHE           : 1;	/* Reset Wrong Hall Event Flag */
		unsigned int RIDLE          : 1;	/* Reset IDLE Flag */
		unsigned int RSTR           : 1;	/* Reset STR Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ISR_type;
#define CCU60_ISR	(*(__far CCU60_ISR_type *) 0xf00030a8u)	/* Interrupt Status Reset Register */
#define CCU61_ISR	(*(__far CCU60_ISR_type *) 0xf00031a8u)	/* Interrupt Status Reset Register */
#define CCU62_ISR	(*(__far CCU60_ISR_type *) 0xf00032a8u)	/* Interrupt Status Reset Register */
#define CCU63_ISR	(*(__far CCU60_ISR_type *) 0xf00033a8u)	/* Interrupt Status Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCC60R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC60F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int SCC61R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC61F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int SCC62R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC62F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int ST12OM         : 1;	/* Set Timer T12 One-Match Flag */
		unsigned int ST12PM         : 1;	/* Set Timer T12 Period-Match Flag */
		unsigned int ST13CM         : 1;	/* Set Timer T13 Compare-Match Flag */
		unsigned int ST13PM         : 1;	/* Set Timer T13 Period-Match Flag */
		unsigned int STRPF          : 1;	/* Set Trap Flag */
		unsigned int SWHC           : 1;	/* Software Hall Compare */
		unsigned int SCHE           : 1;	/* Set Correct Hall Event Flag */
		unsigned int SWHE           : 1;	/* Set Wrong Hall Event Flag */
		unsigned int SIDLE          : 1;	/* Set IDLE Flag */
		unsigned int SSTR           : 1;	/* Set STR Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ISS_type;
#define CCU60_ISS	(*(__far CCU60_ISS_type *) 0xf00030a4u)	/* Interrupt Status Set Register */
#define CCU61_ISS	(*(__far CCU60_ISS_type *) 0xf00031a4u)	/* Interrupt Status Set Register */
#define CCU62_ISS	(*(__far CCU60_ISS_type *) 0xf00032a4u)	/* Interrupt Status Set Register */
#define CCU63_ISS	(*(__far CCU60_ISS_type *) 0xf00033a4u)	/* Interrupt Status Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MODEN          : 1;	/* Module Enable */
		unsigned int BPMODEN        : 1;	/* Bit Protection for MODEN */
		/* const */ unsigned int ACK            : 1;	/* Module Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Request */
		unsigned int NOMCFG         : 2;	/* Normal Operation Mode Configuration */
		unsigned int                : 1;
		unsigned int BPNOM          : 1;	/* Bit Protection for NOMCFG */
		unsigned int SUMCFG         : 2;	/* Suspend Mode Configuration */
		unsigned int                : 1;
		unsigned int BPSUM          : 1;	/* Bit Protection for SUMCFG */
		unsigned int COMCFG         : 2;	/* Clock Off Mode Configuration */
		unsigned int                : 1;
		unsigned int BPCOM          : 1;	/* Bit Protection for COMCFG */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_KSCFG_type;
#define CCU60_KSCFG	(*(__far CCU60_KSCFG_type *) 0xf0003018u)	/* Kernel State Configuration Register */
#define CCU61_KSCFG	(*(__far CCU60_KSCFG_type *) 0xf0003118u)	/* Kernel State Configuration Register */
#define CCU62_KSCFG	(*(__far CCU60_KSCFG_type *) 0xf0003218u)	/* Kernel State Configuration Register */
#define CCU63_KSCFG	(*(__far CCU60_KSCFG_type *) 0xf0003318u)	/* Kernel State Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SB0            : 1;	/* Sensitivity Block x */
		unsigned int SB1            : 1;	/* Sensitivity Block x */
		unsigned int SB2            : 1;	/* Sensitivity Block x */
		unsigned int SB3            : 1;	/* Sensitivity Block x */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} CCU60_KSCSR_type;
#define CCU60_KSCSR	(*(__far CCU60_KSCSR_type *) 0xf000301cu)	/* Kernel State Control Sensitivity Register */
#define CCU61_KSCSR	(*(__far CCU60_KSCSR_type *) 0xf000311cu)	/* Kernel State Control Sensitivity Register */
#define CCU62_KSCSR	(*(__far CCU60_KSCSR_type *) 0xf000321cu)	/* Kernel State Control Sensitivity Register */
#define CCU63_KSCSR	(*(__far CCU60_KSCSR_type *) 0xf000331cu)	/* Kernel State Control Sensitivity Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int CCPOS0EN       : 1;	/* Lost Indicator Enable for input signal CCPOSx */
		unsigned int CCPOS1EN       : 1;	/* Lost Indicator Enable for input signal CCPOSx */
		unsigned int CCPOS2EN       : 1;	/* Lost Indicator Enable for input signal CCPOSx */
		unsigned int CC60INEN       : 1;	/* Lost Indicator Enable for input signal CC6xIN */
		unsigned int CC61INEN       : 1;	/* Lost Indicator Enable for input signal CC6xIN */
		unsigned int CC62INEN       : 1;	/* Lost Indicator Enable for input signal CC6xIN */
		unsigned int CTRAPEN        : 1;	/* Lost Indicator Enable for inputsignal CTRAP */
		unsigned int T12HREN        : 1;	/* Lost Indicator Enable for input signal T12HR */
		unsigned int T13HREN        : 1;	/* Lost Indicator Enable for input signal T13HR */
		unsigned int                : 3;
		unsigned int LBEEN          : 1;	/* Interrupt Enable for Lost Bit Event */
		unsigned int INPLBE         : 2;	/* Interrupt Node Pointer for lost bit event */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_LI_type;
#define CCU60_LI	(*(__far CCU60_LI_type *) 0xf000309cu)	/* Lost Indicator Register */
#define CCU61_LI	(*(__far CCU60_LI_type *) 0xf000319cu)	/* Lost Indicator Register */
#define CCU62_LI	(*(__far CCU60_LI_type *) 0xf000329cu)	/* Lost Indicator Register */
#define CCU63_LI	(*(__far CCU60_LI_type *) 0xf000339cu)	/* Lost Indicator Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int T12            : 1;	/* T12 Available */
		/* const */ unsigned int T13            : 1;	/* T13 Available */
		/* const */ unsigned int MCM            : 1;	/* Multi-Channel Mode Available */
		/* const */ unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} CCU60_MCFG_type;
#define CCU60_MCFG	(*(__far CCU60_MCFG_type *) 0xf0003004u)	/* Module Configuration Register */
#define CCU61_MCFG	(*(__far CCU60_MCFG_type *) 0xf0003104u)	/* Module Configuration Register */
#define CCU62_MCFG	(*(__far CCU60_MCFG_type *) 0xf0003204u)	/* Module Configuration Register */
#define CCU63_MCFG	(*(__far CCU60_MCFG_type *) 0xf0003304u)	/* Module Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SWSEL          : 3;	/* Switching Selection */
		unsigned int                : 1;
		unsigned int SWSYN          : 2;	/* Switching Synchronization */
		unsigned int                : 2;
		unsigned int STE12U         : 1;	/* Shadow Transfer Enable for T12 Upcounting */
		unsigned int STE12D         : 1;	/* Shadow Transfer Enable for T12 Downcounting */
		unsigned int STE13U         : 1;	/* Shadow Transfer Enable for T13 Upcounting */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMCTR_type;
#define CCU60_MCMCTR	(*(__far CCU60_MCMCTR_type *) 0xf0003094u)	/* Multi-Channel Mode Control Register */
#define CCU61_MCMCTR	(*(__far CCU60_MCMCTR_type *) 0xf0003194u)	/* Multi-Channel Mode Control Register */
#define CCU62_MCMCTR	(*(__far CCU60_MCMCTR_type *) 0xf0003294u)	/* Multi-Channel Mode Control Register */
#define CCU63_MCMCTR	(*(__far CCU60_MCMCTR_type *) 0xf0003394u)	/* Multi-Channel Mode Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MCMP           : 6;	/* Multi-Channel PWM Pattern */
		/* const */ unsigned int R              : 1;	/* Reminder Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int EXPH           : 3;	/* Expected Hall Pattern */
		/* const */ unsigned int CURH           : 3;	/* Current Hall Pattern */
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMOUT_type;
#define CCU60_MCMOUT	(*(__far CCU60_MCMOUT_type *) 0xf0003090u)	/* Multi-Channel Mode Output Register */
#define CCU61_MCMOUT	(*(__far CCU60_MCMOUT_type *) 0xf0003190u)	/* Multi-Channel Mode Output Register */
#define CCU62_MCMOUT	(*(__far CCU60_MCMOUT_type *) 0xf0003290u)	/* Multi-Channel Mode Output Register */
#define CCU63_MCMOUT	(*(__far CCU60_MCMOUT_type *) 0xf0003390u)	/* Multi-Channel Mode Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCMPS          : 6;	/* Multi-Channel PWM Pattern Shadow */
		unsigned int                : 1;
		unsigned int STRMCM         : 1;	/* Shadow Transfer Request for MCMPS */
		unsigned int EXPHS          : 3;	/* Expected Hall Pattern Shadow */
		unsigned int CURHS          : 3;	/* Current Hall Pattern Shadow */
		unsigned int                : 1;
		unsigned int STRHP          : 1;	/* Shadow Transfer Request for the Hall Pattern */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMOUTS_type;
#define CCU60_MCMOUTS	(*(__far CCU60_MCMOUTS_type *) 0xf000308cu)	/* Multi-Channel Mode Output Shadow Register */
#define CCU61_MCMOUTS	(*(__far CCU60_MCMOUTS_type *) 0xf000318cu)	/* Multi-Channel Mode Output Shadow Register */
#define CCU62_MCMOUTS	(*(__far CCU60_MCMOUTS_type *) 0xf000328cu)	/* Multi-Channel Mode Output Shadow Register */
#define CCU63_MCMOUTS	(*(__far CCU60_MCMOUTS_type *) 0xf000338cu)	/* Multi-Channel Mode Output Shadow Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12MODEN       : 6;	/* T12 Modulation Enable */
		unsigned int                : 1;
		unsigned int MCMEN          : 1;	/* Multi-Channel Mode Enable */
		unsigned int T13MODEN       : 6;	/* T13 Modulation Enable */
		unsigned int                : 1;
		unsigned int ECT13O         : 1;	/* Enable Compare Timer T13 Output */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_MODCTR_type;
#define CCU60_MODCTR	(*(__far CCU60_MODCTR_type *) 0xf0003080u)	/* Modulation Control Register */
#define CCU61_MODCTR	(*(__far CCU60_MODCTR_type *) 0xf0003180u)	/* Modulation Control Register */
#define CCU62_MODCTR	(*(__far CCU60_MODCTR_type *) 0xf0003280u)	/* Modulation Control Register */
#define CCU63_MODCTR	(*(__far CCU60_MODCTR_type *) 0xf0003380u)	/* Modulation Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TRIG0SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG0 */
		unsigned int TRIG1SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG1 */
		unsigned int TRIG2SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG2 */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CCU60_MOSEL_type;
#define CCU60_MOSEL	(*(__far CCU60_MOSEL_type *) 0xf000300cu)	/* CCU60 Module Output Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ISCC60         : 2;	/* Input Select for CC60 */
		unsigned int ISCC61         : 2;	/* Input Select for CC61 */
		unsigned int ISCC62         : 2;	/* Input Select for CC62 */
		unsigned int ISTRP          : 2;	/* Input Select for CTRAP */
		unsigned int ISPOS0         : 2;	/* Input Select for CCPOS0 */
		unsigned int ISPOS1         : 2;	/* Input Select for CCPOS1 */
		unsigned int ISPOS2         : 2;	/* Input Select for CCPOS2 */
		unsigned int IST12HR        : 2;	/* Input Select for T12HR */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_PISEL0_type;
#define CCU60_PISEL0	(*(__far CCU60_PISEL0_type *) 0xf0003010u)	/* Port Input Select Register 0 */
#define CCU61_PISEL0	(*(__far CCU60_PISEL0_type *) 0xf0003110u)	/* Port Input Select Register 0 */
#define CCU62_PISEL0	(*(__far CCU60_PISEL0_type *) 0xf0003210u)	/* Port Input Select Register 0 */
#define CCU63_PISEL0	(*(__far CCU60_PISEL0_type *) 0xf0003310u)	/* Port Input Select Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int IST13HR        : 2;	/* Input Select for T13HR */
		unsigned int ISCNT12        : 2;	/* Input Select for T12 Counting Input */
		unsigned int ISCNT13        : 2;	/* Input Select for T13 Counting Input */
		unsigned int T12EXT         : 1;	/* Extension for T12HR Inputs */
		unsigned int T13EXT         : 1;	/* Extension for T13HR Inputs */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CCU60_PISEL2_type;
#define CCU60_PISEL2	(*(__far CCU60_PISEL2_type *) 0xf0003014u)	/* Port Input Select Register 2 */
#define CCU61_PISEL2	(*(__far CCU60_PISEL2_type *) 0xf0003114u)	/* Port Input Select Register 2 */
#define CCU62_PISEL2	(*(__far CCU60_PISEL2_type *) 0xf0003214u)	/* Port Input Select Register 2 */
#define CCU63_PISEL2	(*(__far CCU60_PISEL2_type *) 0xf0003314u)	/* Port Input Select Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int PSL            : 6;	/* Compare Outputs Passive State Level */
		unsigned int                : 1;
		unsigned int PSL63          : 1;	/* Passive State Level of Output COUT63 */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CCU60_PSLR_type;
#define CCU60_PSLR	(*(__far CCU60_PSLR_type *) 0xf0003088u)	/* Passive State Level Register */
#define CCU61_PSLR	(*(__far CCU60_PSLR_type *) 0xf0003188u)	/* Passive State Level Register */
#define CCU62_PSLR	(*(__far CCU60_PSLR_type *) 0xf0003288u)	/* Passive State Level Register */
#define CCU63_PSLR	(*(__far CCU60_PSLR_type *) 0xf0003388u)	/* Passive State Level Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_SRC0_type;
#define CCU60_SRC0	(*(__far CCU60_SRC0_type *) 0xf00030fcu)	/* CCU60 Service Request Control Register */
#define CCU60_SRC1	(*(__far CCU60_SRC0_type *) 0xf00030f8u)	/* CCU60 Service Request Control Register */
#define CCU60_SRC2	(*(__far CCU60_SRC0_type *) 0xf00030f4u)	/* CCU60 Service Request Control Register */
#define CCU60_SRC3	(*(__far CCU60_SRC0_type *) 0xf00030f0u)	/* CCU60 Service Request Control Register */
#define CCU61_SRC0	(*(__far CCU60_SRC0_type *) 0xf00031fcu)	/* CCU61 Service Request Control Register */
#define CCU61_SRC1	(*(__far CCU60_SRC0_type *) 0xf00031f8u)	/* CCU61 Service Request Control Register */
#define CCU61_SRC2	(*(__far CCU60_SRC0_type *) 0xf00031f4u)	/* CCU61 Service Request Control Register */
#define CCU61_SRC3	(*(__far CCU60_SRC0_type *) 0xf00031f0u)	/* CCU61 Service Request Control Register */
#define CCU62_SRC0	(*(__far CCU60_SRC0_type *) 0xf00032fcu)	/* CCU62 Service Request Control Register */
#define CCU62_SRC1	(*(__far CCU60_SRC0_type *) 0xf00032f8u)	/* CCU62 Service Request Control Register */
#define CCU62_SRC2	(*(__far CCU60_SRC0_type *) 0xf00032f4u)	/* CCU62 Service Request Control Register */
#define CCU62_SRC3	(*(__far CCU60_SRC0_type *) 0xf00032f0u)	/* CCU62 Service Request Control Register */
#define CCU63_SRC0	(*(__far CCU60_SRC0_type *) 0xf00033fcu)	/* CCU63 Service Request Control Register */
#define CCU63_SRC1	(*(__far CCU60_SRC0_type *) 0xf00033f8u)	/* CCU63 Service Request Control Register */
#define CCU63_SRC2	(*(__far CCU60_SRC0_type *) 0xf00033f4u)	/* CCU63 Service Request Control Register */
#define CCU63_SRC3	(*(__far CCU60_SRC0_type *) 0xf00033f0u)	/* CCU63 Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12CV          : 16;	/* Timer 12 Counter Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12_type;
#define CCU60_T12	(*(__far CCU60_T12_type *) 0xf0003020u)	/* Timer T12 Counter Register */
#define CCU61_T12	(*(__far CCU60_T12_type *) 0xf0003120u)	/* Timer T12 Counter Register */
#define CCU62_T12	(*(__far CCU60_T12_type *) 0xf0003220u)	/* Timer T12 Counter Register */
#define CCU63_T12	(*(__far CCU60_T12_type *) 0xf0003320u)	/* Timer T12 Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTM            : 8;	/* Dead-Time */
		unsigned int DTE0           : 1;	/* Dead Time Enable Bits */
		unsigned int DTE1           : 1;	/* Dead Time Enable Bits */
		unsigned int DTE2           : 1;	/* Dead Time Enable Bits */
		unsigned int                : 1;
		/* const */ unsigned int DTR0           : 1;	/* Dead Time Run Indication Bits */
		/* const */ unsigned int DTR1           : 1;	/* Dead Time Run Indication Bits */
		/* const */ unsigned int DTR2           : 1;	/* Dead Time Run Indication Bits */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CCU60_T12DTC_type;
#define CCU60_T12DTC	(*(__far CCU60_T12DTC_type *) 0xf0003028u)	/* Dead-Time Control Register for Timer12 */
#define CCU61_T12DTC	(*(__far CCU60_T12DTC_type *) 0xf0003128u)	/* Dead-Time Control Register for Timer12 */
#define CCU62_T12DTC	(*(__far CCU60_T12DTC_type *) 0xf0003228u)	/* Dead-Time Control Register for Timer12 */
#define CCU63_T12DTC	(*(__far CCU60_T12DTC_type *) 0xf0003328u)	/* Dead-Time Control Register for Timer12 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSEL60         : 4;	/* Capture/Compare Mode Selection */
		unsigned int MSEL61         : 4;	/* Capture/Compare Mode Selection */
		unsigned int MSEL62         : 4;	/* Capture/Compare Mode Selection */
		unsigned int HSYNC          : 3;	/* Hall Synchronization */
		unsigned int DBYP           : 1;	/* Delay Bypass */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12MSEL_type;
#define CCU60_T12MSEL	(*(__far CCU60_T12MSEL_type *) 0xf0003068u)	/* T12 Mode Select Register */
#define CCU61_T12MSEL	(*(__far CCU60_T12MSEL_type *) 0xf0003168u)	/* T12 Mode Select Register */
#define CCU62_T12MSEL	(*(__far CCU60_T12MSEL_type *) 0xf0003268u)	/* T12 Mode Select Register */
#define CCU63_T12MSEL	(*(__far CCU60_T12MSEL_type *) 0xf0003368u)	/* T12 Mode Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12PV          : 16;	/* T12 Period Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12PR_type;
#define CCU60_T12PR	(*(__far CCU60_T12PR_type *) 0xf0003024u)	/* Timer 12 Period Register */
#define CCU61_T12PR	(*(__far CCU60_T12PR_type *) 0xf0003124u)	/* Timer 12 Period Register */
#define CCU62_T12PR	(*(__far CCU60_T12PR_type *) 0xf0003224u)	/* Timer 12 Period Register */
#define CCU63_T12PR	(*(__far CCU60_T12PR_type *) 0xf0003324u)	/* Timer 12 Period Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T13CV          : 16;	/* Timer 13 Counter Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T13_type;
#define CCU60_T13	(*(__far CCU60_T13_type *) 0xf0003050u)	/* Timer T13 Counter Register */
#define CCU61_T13	(*(__far CCU60_T13_type *) 0xf0003150u)	/* Timer T13 Counter Register */
#define CCU62_T13	(*(__far CCU60_T13_type *) 0xf0003250u)	/* Timer T13 Counter Register */
#define CCU63_T13	(*(__far CCU60_T13_type *) 0xf0003350u)	/* Timer T13 Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T13PV          : 16;	/* T13 Period Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T13PR_type;
#define CCU60_T13PR	(*(__far CCU60_T13PR_type *) 0xf0003054u)	/* Timer 13 Period Register */
#define CCU61_T13PR	(*(__far CCU60_T13PR_type *) 0xf0003154u)	/* Timer 13 Period Register */
#define CCU62_T13PR	(*(__far CCU60_T13PR_type *) 0xf0003254u)	/* Timer 13 Period Register */
#define CCU63_T13PR	(*(__far CCU60_T13PR_type *) 0xf0003354u)	/* Timer 13 Period Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12CLK         : 3;	/* Timer T12 Input Clock Select */
		unsigned int T12PRE         : 1;	/* Timer T12 Prescaler Bit */
		/* const */ unsigned int T12R           : 1;	/* Timer T12 Run BitA concurrent set/clear action on T12R (from T12SSC, T12RR or T12RS) will have no effect. The bit T12R will remain unchanged. */
		/* const */ unsigned int STE12          : 1;	/* Timer T12 Shadow Transfer Enable */
		/* const */ unsigned int CDIR           : 1;	/* Count Direction of Timer T12 */
		unsigned int CTM            : 1;	/* T12 Operating Mode */
		unsigned int T13CLK         : 3;	/* Timer T13 Input Clock Select */
		unsigned int T13PRE         : 1;	/* Timer T13 Prescaler Bit */
		/* const */ unsigned int T13R           : 1;	/* Timer T13 Run BitA concurrent set/cleared action on T13R (from T13SSC, T13TEC, T13RR or T13RS) will have no effect. The bit T12R will remain unchanged. */
		/* const */ unsigned int STE13          : 1;	/* Timer T13 Shadow Transfer Enable */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR0_type;
#define CCU60_TCTR0	(*(__far CCU60_TCTR0_type *) 0xf0003070u)	/* Timer Control Register 0 */
#define CCU61_TCTR0	(*(__far CCU60_TCTR0_type *) 0xf0003170u)	/* Timer Control Register 0 */
#define CCU62_TCTR0	(*(__far CCU60_TCTR0_type *) 0xf0003270u)	/* Timer Control Register 0 */
#define CCU63_TCTR0	(*(__far CCU60_TCTR0_type *) 0xf0003370u)	/* Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int T12SSC         : 1;	/* Timer T12 Single Shot Control */
		unsigned int T13SSC         : 1;	/* Timer T13 Single Shot Control */
		unsigned int T13TEC         : 3;	/* T13 Trigger Event Control */
		unsigned int T13TED         : 2;	/* Timer T13 Trigger Event DirectionExample: If the timer T13 is intended to start at any compare event on T12 (T13TEC=100) the trigger event direction can be programmed to - counting up 'gt''gt' a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting up - counting down 'gt''gt' a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting down - independent from bit CDIR 'gt''gt' each T12 channel 0, 1, 2 compare match triggers T13R The timer count direction is taken from the value of bit CDIR. As a result, if T12 is running in edge-aligned mode (counting up only), T13 can only be started automatically if bit field T13TED=01 or 11. */
		unsigned int                : 1;
		unsigned int T12RSEL        : 2;	/* Timer T12 External Run Selection */
		unsigned int T13RSEL        : 2;	/* Timer T13 External Run Selection */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR2_type;
#define CCU60_TCTR2	(*(__far CCU60_TCTR2_type *) 0xf0003074u)	/* Timer Control Register 2 */
#define CCU61_TCTR2	(*(__far CCU60_TCTR2_type *) 0xf0003174u)	/* Timer Control Register 2 */
#define CCU62_TCTR2	(*(__far CCU60_TCTR2_type *) 0xf0003274u)	/* Timer Control Register 2 */
#define CCU63_TCTR2	(*(__far CCU60_TCTR2_type *) 0xf0003374u)	/* Timer Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int T12RR          : 1;	/* Timer T12 Run Reset */
		unsigned int T12RS          : 1;	/* Timer T12 Run Set */
		unsigned int T12RES         : 1;	/* Timer T12 Reset */
		unsigned int DTRES          : 1;	/* Dead-Time Counter Reset */
		unsigned int                : 1;
		unsigned int T12CNT         : 1;	/* Timer T12 Count Event */
		unsigned int T12STR         : 1;	/* Timer T12 Shadow Transfer Request */
		unsigned int T12STD         : 1;	/* Timer T12 Shadow Transfer Disable */
		unsigned int T13RR          : 1;	/* Timer T13 Run Reset */
		unsigned int T13RS          : 1;	/* Timer T13 Run Set */
		unsigned int T13RES         : 1;	/* Timer T13 Reset */
		unsigned int                : 2;
		unsigned int T13CNT         : 1;	/* Timer T13 Count Event */
		unsigned int T13STR         : 1;	/* Timer T13 Shadow Transfer Request */
		unsigned int T13STD         : 1;	/* Timer T13 Shadow Transfer Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR4_type;
#define CCU60_TCTR4	(*(__far CCU60_TCTR4_type *) 0xf0003078u)	/* Timer Control Register 4 */
#define CCU61_TCTR4	(*(__far CCU60_TCTR4_type *) 0xf0003178u)	/* Timer Control Register 4 */
#define CCU62_TCTR4	(*(__far CCU60_TCTR4_type *) 0xf0003278u)	/* Timer Control Register 4 */
#define CCU63_TCTR4	(*(__far CCU60_TCTR4_type *) 0xf0003378u)	/* Timer Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int TRPM0          : 1;	/* Trap Mode Control Bits 1, 0 */
		unsigned int TRPM1          : 1;	/* Trap Mode Control Bits 1, 0 */
		unsigned int TRPM2          : 1;	/* Trap Mode Control Bit 2 */
		unsigned int                : 5;
		unsigned int TRPEN          : 6;	/* Trap Enable Control */
		unsigned int TRPEN13        : 1;	/* Trap Enable Control for Timer T13 */
		unsigned int TRPPEN         : 1;	/* Trap Pin Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_TRPCTR_type;
#define CCU60_TRPCTR	(*(__far CCU60_TRPCTR_type *) 0xf0003084u)	/* Trap Control Register */
#define CCU61_TRPCTR	(*(__far CCU60_TRPCTR_type *) 0xf0003184u)	/* Trap Control Register */
#define CCU62_TRPCTR	(*(__far CCU60_TRPCTR_type *) 0xf0003284u)	/* Trap Control Register */
#define CCU63_TRPCTR	(*(__far CCU60_TRPCTR_type *) 0xf0003384u)	/* Trap Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TRIG0SEL       : 3;	/* Output Trigger Select for CCU6263 TRIG0 */
		unsigned int TRIG1SEL       : 3;	/* Output Trigger Select for CCU6263 TRIG1 */
		unsigned int TRIG2SEL       : 3;	/* Output Trigger Select for CCU6263 TRIG2 */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CCU62_MOSEL_type;
#define CCU62_MOSEL	(*(__far CCU62_MOSEL_type *) 0xf000320cu)	/* CCU62 Module Output Select Register */


/* GPT12 */
typedef volatile union
{
	struct
	{ 
		unsigned int CAPREL         : 16;	/* Current reload value or Captured value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_CAPREL_type;
#define GPT120_CAPREL	(*(__far GPT120_CAPREL_type *) 0xf0003430u)	/* Capture and Reload Register */
#define GPT121_CAPREL	(*(__far GPT120_CAPREL_type *) 0xf0003530u)	/* Capture and Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} GPT120_CLC_type;
#define GPT120_CLC	(*(__far GPT120_CLC_type *) 0xf0003400u)	/* Clock Control Register */
#define GPT121_CLC	(*(__far GPT120_CLC_type *) 0xf0003500u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} GPT120_ID_type;
#define GPT120_ID	(*(__far GPT120_ID_type *) 0xf0003408u)	/* Identification Register */
#define GPT121_ID	(*(__far GPT120_ID_type *) 0xf0003508u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IST2IN         : 1;	/* Input Select for T2IN */
		unsigned int IST2EUD        : 1;	/* Input Select for T2EUD */
		unsigned int IST3IN         : 2;	/* Input Select for T3IN */
		unsigned int IST3EUD        : 2;	/* Input Select for T3EUD */
		unsigned int IST4IN         : 2;	/* Input Select for T4IN */
		unsigned int IST4EUD        : 2;	/* Input Select for T4EUD */
		unsigned int IST5IN         : 1;	/* Input Select for T5IN */
		unsigned int IST5EUD        : 1;	/* Input Select for T5EUD */
		unsigned int IST6IN         : 1;	/* Input Select for T6IN */
		unsigned int IST6EUD        : 1;	/* Input Select for T6EUD */
		unsigned int ISCAPIN        : 2;	/* Input Select for CAPIN */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_PISEL_type;
#define GPT120_PISEL	(*(__far GPT120_PISEL_type *) 0xf0003404u)	/* Port Input Select Register */
#define GPT121_PISEL	(*(__far GPT120_PISEL_type *) 0xf0003504u)	/* Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_SRC0_type;
#define GPT120_SRC0	(*(__far GPT120_SRC0_type *) 0xf00034fcu)	/* Service Request Control 0 Register */
#define GPT120_SRC1	(*(__far GPT120_SRC0_type *) 0xf00034f8u)	/* Service Request Control 1 Register */
#define GPT120_SRC2	(*(__far GPT120_SRC0_type *) 0xf00034f4u)	/* Service Request Control 2 Register */
#define GPT120_SRC3	(*(__far GPT120_SRC0_type *) 0xf00034f0u)	/* Service Request Control 3 Register */
#define GPT120_SRC4	(*(__far GPT120_SRC0_type *) 0xf00034ecu)	/* Service Request Control 4Register */
#define GPT120_SRC5	(*(__far GPT120_SRC0_type *) 0xf00034e8u)	/* Service Request Control 5 Register */
#define GPT121_SRC0	(*(__far GPT120_SRC0_type *) 0xf00035fcu)	/* Service Request Control 0 Register */
#define GPT121_SRC1	(*(__far GPT120_SRC0_type *) 0xf00035f8u)	/* Service Request Control 1 Register */
#define GPT121_SRC2	(*(__far GPT120_SRC0_type *) 0xf00035f4u)	/* Service Request Control 2 Register */
#define GPT121_SRC3	(*(__far GPT120_SRC0_type *) 0xf00035f0u)	/* Service Request Control 3 Register */
#define GPT121_SRC4	(*(__far GPT120_SRC0_type *) 0xf00035ecu)	/* Service Request Control 4Register */
#define GPT121_SRC5	(*(__far GPT120_SRC0_type *) 0xf00035e8u)	/* Service Request Control 5 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int Tx             : 16;	/* Timer x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T2_type;
#define GPT120_T2	(*(__far GPT120_T2_type *) 0xf0003434u)	/* Timer 2 Register */
#define GPT120_T3	(*(__far GPT120_T2_type *) 0xf0003438u)	/* Timer 3 Register */
#define GPT120_T4	(*(__far GPT120_T2_type *) 0xf000343cu)	/* Timer 4 Register */
#define GPT120_T5	(*(__far GPT120_T2_type *) 0xf0003440u)	/* Timer 5 Register */
#define GPT120_T6	(*(__far GPT120_T2_type *) 0xf0003444u)	/* Timer 6 Register */
#define GPT121_T2	(*(__far GPT120_T2_type *) 0xf0003534u)	/* Timer 2 Register */
#define GPT121_T3	(*(__far GPT120_T2_type *) 0xf0003538u)	/* Timer 3 Register */
#define GPT121_T4	(*(__far GPT120_T2_type *) 0xf000353cu)	/* Timer 4 Register */
#define GPT121_T5	(*(__far GPT120_T2_type *) 0xf0003540u)	/* Timer 5 Register */
#define GPT121_T6	(*(__far GPT120_T2_type *) 0xf0003544u)	/* Timer 6 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T2I            : 3;	/* Timer Tx Input Parameter Selection */
		unsigned int T2M            : 3;	/* Timer 2 Mode Control (Basic Operating Mode) */
		unsigned int T2R            : 1;	/* Timer 2 Run Bit */
		unsigned int T2UD           : 1;	/* Timer 2 Up/Down Control */
		unsigned int T2UDE          : 1;	/* Timer 2 External Up/Down Enable */
		unsigned int T2RC           : 1;	/* Timer 2 Remote Control */
		unsigned int                : 2;
		unsigned int T2IRDIS        : 1;	/* Timer 2 Interrupt Disable */
		unsigned int T2EDGE         : 1;	/* Timer 2 Edge Detection */
		unsigned int T2CHDIR        : 1;	/* Timer 2 Count Direction Change */
		/* const */ unsigned int T2RDIR         : 1;	/* Timer 2 Rotation Direction */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T2CON_type;
#define GPT120_T2CON	(*(__far GPT120_T2CON_type *) 0xf0003410u)	/* Timer 2 Control Register */
#define GPT121_T2CON	(*(__far GPT120_T2CON_type *) 0xf0003510u)	/* Timer 2 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T3I            : 3;	/* Timer T3 Input Parameter Selection */
		unsigned int T3M            : 3;	/* Timer 3 Mode Control */
		unsigned int T3R            : 1;	/* Timer 3 Run Bit */
		unsigned int T3UD           : 1;	/* Timer T3 Up/Down Control */
		unsigned int T3UDE          : 1;	/* Timer T3 External Up/Down EnableSee for encoding of bits T3UD and T3UDE. */
		unsigned int T3OE           : 1;	/* Overflow/Underflow Output Enable */
		unsigned int T3OTL          : 1;	/* Timer T3 Overflow Toggle Latch */
		unsigned int BPS1           : 2;	/* GPT1 Block Prescaler Control */
		unsigned int T3EDGE         : 1;	/* Timer T3 Edge Detection Flag */
		unsigned int T3CHDIR        : 1;	/* Timer T3 Count Direction Change Flag */
		/* const */ unsigned int T3RDIR         : 1;	/* Timer T3 Rotation Direction Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T3CON_type;
#define GPT120_T3CON	(*(__far GPT120_T3CON_type *) 0xf0003414u)	/* Timer 3 Control Register */
#define GPT121_T3CON	(*(__far GPT120_T3CON_type *) 0xf0003514u)	/* Timer 3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T4I            : 3;	/* Timer Tx Input Parameter Selection */
		unsigned int T4M            : 3;	/* Timer 4 Mode Control (Basic Operating Mode) */
		unsigned int T4R            : 1;	/* Timer 4 Run Bit */
		unsigned int T4UD           : 1;	/* Timer 4 Up/Down Control */
		unsigned int T4UDE          : 1;	/* Timer 4 External Up/Down Enable */
		unsigned int T4RC           : 1;	/* Timer 4 Remote Control */
		unsigned int CLRT2EN        : 1;	/* Clear Timer 2 Enable */
		unsigned int CLRT3EN        : 1;	/* Clear Timer 3 Enable */
		unsigned int T4IRDIS        : 1;	/* Timer 4 Interrupt Disable */
		unsigned int T4EDGE         : 1;	/* Timer 4 Edge Detection */
		unsigned int T4CHDIR        : 1;	/* Timer 4 Count Direction Change */
		/* const */ unsigned int T4RDIR         : 1;	/* Timer 4 Rotation Direction */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T4CON_type;
#define GPT120_T4CON	(*(__far GPT120_T4CON_type *) 0xf0003418u)	/* Timer 4 Control Register */
#define GPT121_T4CON	(*(__far GPT120_T4CON_type *) 0xf0003518u)	/* Timer 4 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T5I            : 3;	/* Timer T5 Input Parameter Selection */
		unsigned int T5M            : 3;	/* Timer T5 Mode Control (Basic Operating Mode) */
		unsigned int T5R            : 1;	/* Timer T5 Run Bit */
		unsigned int T5UD           : 1;	/* Timer T5 Up/Down Control */
		unsigned int T5UDE          : 1;	/* Timer T5 External Up/Down EnableSee for encoding of bits T5UD and T5UDE. */
		unsigned int T5RC           : 1;	/* Timer T5 Remote Control */
		unsigned int CT3            : 1;	/* Timer T3 Capture Trigger Enable */
		unsigned int                : 1;
		unsigned int CI             : 2;	/* Register CAPREL Capture Trigger SelectionTo define the respective trigger source signal, also bit CT3 must be regarded (see ). */
		unsigned int T5CLR          : 1;	/* Timer T5 Clear Enable Bit */
		unsigned int T5SC           : 1;	/* Timer 5 Capture Mode Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T5CON_type;
#define GPT120_T5CON	(*(__far GPT120_T5CON_type *) 0xf000341cu)	/* Timer 5 Control Register */
#define GPT121_T5CON	(*(__far GPT120_T5CON_type *) 0xf000351cu)	/* Timer 5 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T6I            : 3;	/* Timer T6 Input Parameter Selection */
		unsigned int T6M            : 3;	/* Timer T6 Mode Control (Basic Operating Mode) */
		unsigned int T6R            : 1;	/* Timer T6 Run Bit */
		unsigned int T6UD           : 1;	/* Timer 6 Up / Down ControlSee for coding of bits T6UD and T6UDE */
		unsigned int T6UDE          : 1;	/* Timer T6 Up/Down Control */
		unsigned int T6OE           : 1;	/* Overflow/Underflow Output Enable */
		unsigned int T6OTL          : 1;	/* Timer T6 Overflow Toggle Latch */
		unsigned int BPS2           : 2;	/* GPT2 Block Prescaler Control */
		unsigned int                : 1;
		unsigned int T6CLR          : 1;	/* Timer T6 Clear Enable Bit */
		unsigned int T6SR           : 1;	/* Timer 6 Reload Mode Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T6CON_type;
#define GPT120_T6CON	(*(__far GPT120_T6CON_type *) 0xf0003420u)	/* Timer 6 Control Register */
#define GPT121_T6CON	(*(__far GPT120_T6CON_type *) 0xf0003520u)	/* Timer 6 Control Register */


/* ADC */
typedef volatile union
{
	struct
	{ 
		unsigned int ALIAS0         : 4;	/* Alias Value for CH0 Conversion Requests */
		unsigned int                : 4;
		unsigned int ALIAS1         : 4;	/* Alias Value for CH1 Conversion Requests */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_ALR0_type;
#define ADC0_ALR0	(*(__far ADC0_ALR0_type *) 0xf0101210u)	/* Alias Register 0 */
#define ADC1_ALR0	(*(__far ADC0_ALR0_type *) 0xf0101610u)	/* Alias Register 0 */
#define ADC2_ALR0	(*(__far ADC0_ALR0_type *) 0xf0101a10u)	/* Alias Register 0 */
#define ADC3_ALR0	(*(__far ADC0_ALR0_type *) 0xf0101e10u)	/* Alias Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RG0            : 1;	/* Register Group x */
		unsigned int RG1            : 1;	/* Register Group x */
		unsigned int RG2            : 1;	/* Register Group x */
		unsigned int RG3            : 1;	/* Register Group x */
		unsigned int RG4            : 1;	/* Register Group x */
		unsigned int RG5            : 1;	/* Register Group x */
		unsigned int                : 9;
		unsigned int ACCERR         : 1;	/* Access Error */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_APR_type;
#define ADC0_APR	(*(__far ADC0_APR_type *) 0xf0101218u)	/* Access Protection Register */
#define ADC1_APR	(*(__far ADC0_APR_type *) 0xf0101618u)	/* Access Protection Register */
#define ADC2_APR	(*(__far ADC0_APR_type *) 0xf0101a18u)	/* Access Protection Register */
#define ADC3_APR	(*(__far ADC0_APR_type *) 0xf0101e18u)	/* Access Protection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ASEN0          : 1;	/* Arbitration Slot x Enable */
		unsigned int ASEN1          : 1;	/* Arbitration Slot x Enable */
		unsigned int ASEN2          : 1;	/* Arbitration Slot x Enable */
		unsigned int ASEN3          : 1;	/* Arbitration Slot x Enable */
		unsigned int ASEN4          : 1;	/* Arbitration Slot x Enable */
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} ADC0_ASENR_type;
#define ADC0_ASENR	(*(__far ADC0_ASENR_type *) 0xf010103cu)	/* Arbitration Slot Enable Register */
#define ADC1_ASENR	(*(__far ADC0_ASENR_type *) 0xf010143cu)	/* Arbitration Slot Enable Register */
#define ADC2_ASENR	(*(__far ADC0_ASENR_type *) 0xf010183cu)	/* Arbitration Slot Enable Register */
#define ADC3_ASENR	(*(__far ADC0_ASENR_type *) 0xf0101c3cu)	/* Arbitration Slot Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHP            : 5;	/* Channel Number for Preparation Phase */
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} ADC0_BWDCFGR_type;
#define ADC0_BWDCFGR	(*(__far ADC0_BWDCFGR_type *) 0xf0101228u)	/* Broken Wire Detection Configuration Register */
#define ADC1_BWDCFGR	(*(__far ADC0_BWDCFGR_type *) 0xf0101628u)	/* Broken Wire Detection Configuration Register */
#define ADC2_BWDCFGR	(*(__far ADC0_BWDCFGR_type *) 0xf0101a28u)	/* Broken Wire Detection Configuration Register */
#define ADC3_BWDCFGR	(*(__far ADC0_BWDCFGR_type *) 0xf0101e28u)	/* Broken Wire Detection Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN1            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN2            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN3            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN4            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN5            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN6            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN7            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN8            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN9            : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN10           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN11           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN12           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN13           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN14           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int EN15           : 1;	/* Broken Wire Detection Enable for Channel CHx */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_BWDENR_type;
#define ADC0_BWDENR	(*(__far ADC0_BWDENR_type *) 0xf0101224u)	/* Broken Wire Detection Enable Register */
#define ADC1_BWDENR	(*(__far ADC0_BWDENR_type *) 0xf0101624u)	/* Broken Wire Detection Enable Register */
#define ADC2_BWDENR	(*(__far ADC0_BWDENR_type *) 0xf0101a24u)	/* Broken Wire Detection Enable Register */
#define ADC3_BWDENR	(*(__far ADC0_BWDENR_type *) 0xf0101e24u)	/* Broken Wire Detection Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BNDASEL        : 2;	/* Boundary A Selection */
		unsigned int BNDBSEL        : 2;	/* Boundary B Selection */
		unsigned int LCC            : 3;	/* Limit Check Control */
		unsigned int SYNC           : 1;	/* Synchronization Request */
		unsigned int REFSEL         : 2;	/* Reference Input Selection */
		unsigned int ICLSEL         : 2;	/* Input Class Selection */
		unsigned int RESRSEL        : 4;	/* Result Register Selection */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_CHCTR0_type;
#define ADC0_CHCTR0	(*(__far ADC0_CHCTR0_type *) 0xf0101100u)	/* Channel 0 Control Register */
#define ADC0_CHCTR1	(*(__far ADC0_CHCTR0_type *) 0xf0101104u)	/* Channel 1 Control Register */
#define ADC0_CHCTR10	(*(__far ADC0_CHCTR0_type *) 0xf0101128u)	/* Channel 10 Control Register */
#define ADC0_CHCTR11	(*(__far ADC0_CHCTR0_type *) 0xf010112cu)	/* Channel 11 Control Register */
#define ADC0_CHCTR12	(*(__far ADC0_CHCTR0_type *) 0xf0101130u)	/* Channel 12 Control Register */
#define ADC0_CHCTR13	(*(__far ADC0_CHCTR0_type *) 0xf0101134u)	/* Channel 13 Control Register */
#define ADC0_CHCTR14	(*(__far ADC0_CHCTR0_type *) 0xf0101138u)	/* Channel 14 Control Register */
#define ADC0_CHCTR15	(*(__far ADC0_CHCTR0_type *) 0xf010113cu)	/* Channel 15 Control Register */
#define ADC0_CHCTR2	(*(__far ADC0_CHCTR0_type *) 0xf0101108u)	/* Channel 2 Control Register */
#define ADC0_CHCTR3	(*(__far ADC0_CHCTR0_type *) 0xf010110cu)	/* Channel 3 Control Register */
#define ADC0_CHCTR4	(*(__far ADC0_CHCTR0_type *) 0xf0101110u)	/* Channel 4 Control Register */
#define ADC0_CHCTR5	(*(__far ADC0_CHCTR0_type *) 0xf0101114u)	/* Channel 5 Control Register */
#define ADC0_CHCTR6	(*(__far ADC0_CHCTR0_type *) 0xf0101118u)	/* Channel 6 Control Register */
#define ADC0_CHCTR7	(*(__far ADC0_CHCTR0_type *) 0xf010111cu)	/* Channel 7 Control Register */
#define ADC0_CHCTR8	(*(__far ADC0_CHCTR0_type *) 0xf0101120u)	/* Channel 8 Control Register */
#define ADC0_CHCTR9	(*(__far ADC0_CHCTR0_type *) 0xf0101124u)	/* Channel 9 Control Register */
#define ADC1_CHCTR0	(*(__far ADC0_CHCTR0_type *) 0xf0101500u)	/* Channel 0 Control Register */
#define ADC1_CHCTR1	(*(__far ADC0_CHCTR0_type *) 0xf0101504u)	/* Channel 1 Control Register */
#define ADC1_CHCTR10	(*(__far ADC0_CHCTR0_type *) 0xf0101528u)	/* Channel 10 Control Register */
#define ADC1_CHCTR11	(*(__far ADC0_CHCTR0_type *) 0xf010152cu)	/* Channel 11 Control Register */
#define ADC1_CHCTR12	(*(__far ADC0_CHCTR0_type *) 0xf0101530u)	/* Channel 12 Control Register */
#define ADC1_CHCTR13	(*(__far ADC0_CHCTR0_type *) 0xf0101534u)	/* Channel 13 Control Register */
#define ADC1_CHCTR14	(*(__far ADC0_CHCTR0_type *) 0xf0101538u)	/* Channel 14 Control Register */
#define ADC1_CHCTR15	(*(__far ADC0_CHCTR0_type *) 0xf010153cu)	/* Channel 15 Control Register */
#define ADC1_CHCTR2	(*(__far ADC0_CHCTR0_type *) 0xf0101508u)	/* Channel 2 Control Register */
#define ADC1_CHCTR3	(*(__far ADC0_CHCTR0_type *) 0xf010150cu)	/* Channel 3 Control Register */
#define ADC1_CHCTR4	(*(__far ADC0_CHCTR0_type *) 0xf0101510u)	/* Channel 4 Control Register */
#define ADC1_CHCTR5	(*(__far ADC0_CHCTR0_type *) 0xf0101514u)	/* Channel 5 Control Register */
#define ADC1_CHCTR6	(*(__far ADC0_CHCTR0_type *) 0xf0101518u)	/* Channel 6 Control Register */
#define ADC1_CHCTR7	(*(__far ADC0_CHCTR0_type *) 0xf010151cu)	/* Channel 7 Control Register */
#define ADC1_CHCTR8	(*(__far ADC0_CHCTR0_type *) 0xf0101520u)	/* Channel 8 Control Register */
#define ADC1_CHCTR9	(*(__far ADC0_CHCTR0_type *) 0xf0101524u)	/* Channel 9 Control Register */
#define ADC2_CHCTR0	(*(__far ADC0_CHCTR0_type *) 0xf0101900u)	/* Channel 0 Control Register */
#define ADC2_CHCTR1	(*(__far ADC0_CHCTR0_type *) 0xf0101904u)	/* Channel 1 Control Register */
#define ADC2_CHCTR10	(*(__far ADC0_CHCTR0_type *) 0xf0101928u)	/* Channel 10 Control Register */
#define ADC2_CHCTR11	(*(__far ADC0_CHCTR0_type *) 0xf010192cu)	/* Channel 11 Control Register */
#define ADC2_CHCTR12	(*(__far ADC0_CHCTR0_type *) 0xf0101930u)	/* Channel 12 Control Register */
#define ADC2_CHCTR13	(*(__far ADC0_CHCTR0_type *) 0xf0101934u)	/* Channel 13 Control Register */
#define ADC2_CHCTR14	(*(__far ADC0_CHCTR0_type *) 0xf0101938u)	/* Channel 14 Control Register */
#define ADC2_CHCTR15	(*(__far ADC0_CHCTR0_type *) 0xf010193cu)	/* Channel 15 Control Register */
#define ADC2_CHCTR2	(*(__far ADC0_CHCTR0_type *) 0xf0101908u)	/* Channel 2 Control Register */
#define ADC2_CHCTR3	(*(__far ADC0_CHCTR0_type *) 0xf010190cu)	/* Channel 3 Control Register */
#define ADC2_CHCTR4	(*(__far ADC0_CHCTR0_type *) 0xf0101910u)	/* Channel 4 Control Register */
#define ADC2_CHCTR5	(*(__far ADC0_CHCTR0_type *) 0xf0101914u)	/* Channel 5 Control Register */
#define ADC2_CHCTR6	(*(__far ADC0_CHCTR0_type *) 0xf0101918u)	/* Channel 6 Control Register */
#define ADC2_CHCTR7	(*(__far ADC0_CHCTR0_type *) 0xf010191cu)	/* Channel 7 Control Register */
#define ADC2_CHCTR8	(*(__far ADC0_CHCTR0_type *) 0xf0101920u)	/* Channel 8 Control Register */
#define ADC2_CHCTR9	(*(__far ADC0_CHCTR0_type *) 0xf0101924u)	/* Channel 9 Control Register */
#define ADC3_CHCTR0	(*(__far ADC0_CHCTR0_type *) 0xf0101d00u)	/* Channel 0 Control Register */
#define ADC3_CHCTR1	(*(__far ADC0_CHCTR0_type *) 0xf0101d04u)	/* Channel 1 Control Register */
#define ADC3_CHCTR10	(*(__far ADC0_CHCTR0_type *) 0xf0101d28u)	/* Channel 10 Control Register */
#define ADC3_CHCTR11	(*(__far ADC0_CHCTR0_type *) 0xf0101d2cu)	/* Channel 11 Control Register */
#define ADC3_CHCTR12	(*(__far ADC0_CHCTR0_type *) 0xf0101d30u)	/* Channel 12 Control Register */
#define ADC3_CHCTR13	(*(__far ADC0_CHCTR0_type *) 0xf0101d34u)	/* Channel 13 Control Register */
#define ADC3_CHCTR14	(*(__far ADC0_CHCTR0_type *) 0xf0101d38u)	/* Channel 14 Control Register */
#define ADC3_CHCTR15	(*(__far ADC0_CHCTR0_type *) 0xf0101d3cu)	/* Channel 15 Control Register */
#define ADC3_CHCTR2	(*(__far ADC0_CHCTR0_type *) 0xf0101d08u)	/* Channel 2 Control Register */
#define ADC3_CHCTR3	(*(__far ADC0_CHCTR0_type *) 0xf0101d0cu)	/* Channel 3 Control Register */
#define ADC3_CHCTR4	(*(__far ADC0_CHCTR0_type *) 0xf0101d10u)	/* Channel 4 Control Register */
#define ADC3_CHCTR5	(*(__far ADC0_CHCTR0_type *) 0xf0101d14u)	/* Channel 5 Control Register */
#define ADC3_CHCTR6	(*(__far ADC0_CHCTR0_type *) 0xf0101d18u)	/* Channel 6 Control Register */
#define ADC3_CHCTR7	(*(__far ADC0_CHCTR0_type *) 0xf0101d1cu)	/* Channel 7 Control Register */
#define ADC3_CHCTR8	(*(__far ADC0_CHCTR0_type *) 0xf0101d20u)	/* Channel 8 Control Register */
#define ADC3_CHCTR9	(*(__far ADC0_CHCTR0_type *) 0xf0101d24u)	/* Channel 9 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHENP0         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP1         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP2         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP3         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP4         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP5         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP6         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP7         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CHENPR0_type;
#define ADC0_CHENPR0	(*(__far ADC0_CHENPR0_type *) 0xf0101068u)	/* Channel Event Node Pointer Register 0 */
#define ADC1_CHENPR0	(*(__far ADC0_CHENPR0_type *) 0xf0101468u)	/* Channel Event Node Pointer Register 0 */
#define ADC2_CHENPR0	(*(__far ADC0_CHENPR0_type *) 0xf0101868u)	/* Channel Event Node Pointer Register 0 */
#define ADC3_CHENPR0	(*(__far ADC0_CHENPR0_type *) 0xf0101c68u)	/* Channel Event Node Pointer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CHENP8         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP9         : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP10        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP11        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP12        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP13        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP14        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
		unsigned int CHENP15        : 3;	/* Node Pointer for Channel x */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CHENPR8_type;
#define ADC0_CHENPR8	(*(__far ADC0_CHENPR8_type *) 0xf010106cu)	/* Channel Event Node Pointer Register 8 */
#define ADC1_CHENPR8	(*(__far ADC0_CHENPR8_type *) 0xf010146cu)	/* Channel Event Node Pointer Register 8 */
#define ADC2_CHENPR8	(*(__far ADC0_CHENPR8_type *) 0xf010186cu)	/* Channel Event Node Pointer Register 8 */
#define ADC3_CHENPR8	(*(__far ADC0_CHENPR8_type *) 0xf0101c6cu)	/* Channel Event Node Pointer Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC0           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC1           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC2           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC3           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC4           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC5           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC6           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC7           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC8           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC9           : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC10          : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC11          : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC12          : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC13          : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC14          : 1;	/* Clear Event Flag for Channel x */
		unsigned int CFC15          : 1;	/* Clear Event Flag for Channel x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_CHFCR_type;
#define ADC0_CHFCR	(*(__far ADC0_CHFCR_type *) 0xf0101064u)	/* Channel Flag Clear Register */
#define ADC1_CHFCR	(*(__far ADC0_CHFCR_type *) 0xf0101464u)	/* Channel Flag Clear Register */
#define ADC2_CHFCR	(*(__far ADC0_CHFCR_type *) 0xf0101864u)	/* Channel Flag Clear Register */
#define ADC3_CHFCR	(*(__far ADC0_CHFCR_type *) 0xf0101c64u)	/* Channel Flag Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FC0            : 1;	/* Event Flag for Channel x */
		unsigned int FC1            : 1;	/* Event Flag for Channel x */
		unsigned int FC2            : 1;	/* Event Flag for Channel x */
		unsigned int FC3            : 1;	/* Event Flag for Channel x */
		unsigned int FC4            : 1;	/* Event Flag for Channel x */
		unsigned int FC5            : 1;	/* Event Flag for Channel x */
		unsigned int FC6            : 1;	/* Event Flag for Channel x */
		unsigned int FC7            : 1;	/* Event Flag for Channel x */
		unsigned int FC8            : 1;	/* Event Flag for Channel x */
		unsigned int FC9            : 1;	/* Event Flag for Channel x */
		unsigned int FC10           : 1;	/* Event Flag for Channel x */
		unsigned int FC11           : 1;	/* Event Flag for Channel x */
		unsigned int FC12           : 1;	/* Event Flag for Channel x */
		unsigned int FC13           : 1;	/* Event Flag for Channel x */
		unsigned int FC14           : 1;	/* Event Flag for Channel x */
		unsigned int FC15           : 1;	/* Event Flag for Channel x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_CHFR_type;
#define ADC0_CHFR	(*(__far ADC0_CHFR_type *) 0xf0101060u)	/* Channel Flag Register */
#define ADC1_CHFR	(*(__far ADC0_CHFR_type *) 0xf0101460u)	/* Channel Flag Register */
#define ADC2_CHFR	(*(__far ADC0_CHFR_type *) 0xf0101860u)	/* Channel Flag Register */
#define ADC3_CHFR	(*(__far ADC0_CHFR_type *) 0xf0101c60u)	/* Channel Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} ADC0_CLC_type;
#define ADC0_CLC	(*(__far ADC0_CLC_type *) 0xf0101000u)	/* ADC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CH0            : 1;	/* Channel Bit x */
		unsigned int CH1            : 1;	/* Channel Bit x */
		unsigned int CH2            : 1;	/* Channel Bit x */
		unsigned int CH3            : 1;	/* Channel Bit x */
		unsigned int CH4            : 1;	/* Channel Bit x */
		unsigned int CH5            : 1;	/* Channel Bit x */
		unsigned int CH6            : 1;	/* Channel Bit x */
		unsigned int CH7            : 1;	/* Channel Bit x */
		unsigned int CH8            : 1;	/* Channel Bit x */
		unsigned int CH9            : 1;	/* Channel Bit x */
		unsigned int CH10           : 1;	/* Channel Bit x */
		unsigned int CH11           : 1;	/* Channel Bit x */
		unsigned int CH12           : 1;	/* Channel Bit x */
		unsigned int CH13           : 1;	/* Channel Bit x */
		unsigned int CH14           : 1;	/* Channel Bit x */
		unsigned int CH15           : 1;	/* Channel Bit x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_CRCR1_type;
#define ADC0_CRCR1	(*(__far ADC0_CRCR1_type *) 0xf0101090u)	/* Conversion Request 1 Control Register */
#define ADC0_CRCR3	(*(__far ADC0_CRCR1_type *) 0xf01010b0u)	/* Conversion Request 3 Control Register */
#define ADC1_CRCR1	(*(__far ADC0_CRCR1_type *) 0xf0101490u)	/* Conversion Request 1 Control Register */
#define ADC1_CRCR3	(*(__far ADC0_CRCR1_type *) 0xf01014b0u)	/* Conversion Request 3 Control Register */
#define ADC2_CRCR1	(*(__far ADC0_CRCR1_type *) 0xf0101890u)	/* Conversion Request 1 Control Register */
#define ADC2_CRCR3	(*(__far ADC0_CRCR1_type *) 0xf01018b0u)	/* Conversion Request 3 Control Register */
#define ADC3_CRCR1	(*(__far ADC0_CRCR1_type *) 0xf0101c90u)	/* Conversion Request 1 Control Register */
#define ADC3_CRCR3	(*(__far ADC0_CRCR1_type *) 0xf0101cb0u)	/* Conversion Request 3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENGT           : 2;	/* Enable Gate */
		unsigned int ENTR           : 1;	/* Enable External Trigger */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int SCAN           : 1;	/* Autoscan Enable */
		unsigned int LDM            : 1;	/* Load Event Mode */
		unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		unsigned int CLRPND         : 1;	/* Clear Pending Bits */
		unsigned int LDEV           : 1;	/* Generate Load Event */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} ADC0_CRMR1_type;
#define ADC0_CRMR1	(*(__far ADC0_CRMR1_type *) 0xf0101098u)	/* Conversion Request 1 Mode Register */
#define ADC0_CRMR3	(*(__far ADC0_CRMR1_type *) 0xf01010b8u)	/* Conversion Request 3 Mode Register */
#define ADC1_CRMR1	(*(__far ADC0_CRMR1_type *) 0xf0101498u)	/* Conversion Request 1 Mode Register */
#define ADC1_CRMR3	(*(__far ADC0_CRMR1_type *) 0xf01014b8u)	/* Conversion Request 3 Mode Register */
#define ADC2_CRMR1	(*(__far ADC0_CRMR1_type *) 0xf0101898u)	/* Conversion Request 1 Mode Register */
#define ADC2_CRMR3	(*(__far ADC0_CRMR1_type *) 0xf01018b8u)	/* Conversion Request 3 Mode Register */
#define ADC3_CRMR1	(*(__far ADC0_CRMR1_type *) 0xf0101c98u)	/* Conversion Request 1 Mode Register */
#define ADC3_CRMR3	(*(__far ADC0_CRMR1_type *) 0xf0101cb8u)	/* Conversion Request 3 Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHP0           : 1;	/* Channel Pending Bit x */
		unsigned int CHP1           : 1;	/* Channel Pending Bit x */
		unsigned int CHP2           : 1;	/* Channel Pending Bit x */
		unsigned int CHP3           : 1;	/* Channel Pending Bit x */
		unsigned int CHP4           : 1;	/* Channel Pending Bit x */
		unsigned int CHP5           : 1;	/* Channel Pending Bit x */
		unsigned int CHP6           : 1;	/* Channel Pending Bit x */
		unsigned int CHP7           : 1;	/* Channel Pending Bit x */
		unsigned int CHP8           : 1;	/* Channel Pending Bit x */
		unsigned int CHP9           : 1;	/* Channel Pending Bit x */
		unsigned int CHP10          : 1;	/* Channel Pending Bit x */
		unsigned int CHP11          : 1;	/* Channel Pending Bit x */
		unsigned int CHP12          : 1;	/* Channel Pending Bit x */
		unsigned int CHP13          : 1;	/* Channel Pending Bit x */
		unsigned int CHP14          : 1;	/* Channel Pending Bit x */
		unsigned int CHP15          : 1;	/* Channel Pending Bit x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_CRPR1_type;
#define ADC0_CRPR1	(*(__far ADC0_CRPR1_type *) 0xf0101094u)	/* Conversion Request 1 Pending Register */
#define ADC0_CRPR3	(*(__far ADC0_CRPR1_type *) 0xf01010b4u)	/* Conversion Request 3 Pending Register */
#define ADC1_CRPR1	(*(__far ADC0_CRPR1_type *) 0xf0101494u)	/* Conversion Request 1 Pending Register */
#define ADC1_CRPR3	(*(__far ADC0_CRPR1_type *) 0xf01014b4u)	/* Conversion Request 3 Pending Register */
#define ADC2_CRPR1	(*(__far ADC0_CRPR1_type *) 0xf0101894u)	/* Conversion Request 1 Pending Register */
#define ADC2_CRPR3	(*(__far ADC0_CRPR1_type *) 0xf01018b4u)	/* Conversion Request 3 Pending Register */
#define ADC3_CRPR1	(*(__far ADC0_CRPR1_type *) 0xf0101c94u)	/* Conversion Request 1 Pending Register */
#define ADC3_CRPR3	(*(__far ADC0_CRPR1_type *) 0xf0101cb4u)	/* Conversion Request 3 Pending Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SETEMUX        : 3;	/* Setting of External Multiplexer */
		unsigned int                : 1;
		/* const */ unsigned int EMUX           : 3;	/* Current Setting for External Multiplexer */
		unsigned int                : 1;
		unsigned int EMSAMPLE       : 8;	/* External Multiplexer Sampling Time */
		unsigned int EMUXCHNR       : 4;	/* Channel Number for External Multiplexer */
		unsigned int                : 1;
		unsigned int TROEN          : 1;	/* Trigger Option Enable */
		unsigned int SCANEN         : 1;	/* Scan Enable */
		unsigned int EMUXEN         : 1;	/* External Multiplexer Control Enable */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} ADC0_EMCTR_type;
#define ADC0_EMCTR	(*(__far ADC0_EMCTR_type *) 0xf0101220u)	/* External Multiplexer Control Register */
#define ADC1_EMCTR	(*(__far ADC0_EMCTR_type *) 0xf0101620u)	/* External Multiplexer Control Register */
#define ADC2_EMCTR	(*(__far ADC0_EMCTR_type *) 0xf0101a20u)	/* External Multiplexer Control Register */
#define ADC3_EMCTR	(*(__far ADC0_EMCTR_type *) 0xf0101e20u)	/* External Multiplexer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFR0           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR1           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR2           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR3           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR4           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR5           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR6           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR7           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR8           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR9           : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR10          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR11          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR12          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR13          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR14          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFR15          : 1;	/* Clear Event Flag for Result Register x */
		unsigned int CFS0           : 1;	/* Clear Event Flag for Source x */
		unsigned int CFS1           : 1;	/* Clear Event Flag for Source x */
		unsigned int CFS2           : 1;	/* Clear Event Flag for Source x */
		unsigned int CFS3           : 1;	/* Clear Event Flag for Source x */
		unsigned int CFS4           : 1;	/* Clear Event Flag for Source x */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} ADC0_EVFCR_type;
#define ADC0_EVFCR	(*(__far ADC0_EVFCR_type *) 0xf0101074u)	/* Event Flag Clear Register */
#define ADC1_EVFCR	(*(__far ADC0_EVFCR_type *) 0xf0101474u)	/* Event Flag Clear Register */
#define ADC2_EVFCR	(*(__far ADC0_EVFCR_type *) 0xf0101874u)	/* Event Flag Clear Register */
#define ADC3_EVFCR	(*(__far ADC0_EVFCR_type *) 0xf0101c74u)	/* Event Flag Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FR0            : 1;	/* Event Flag for Result Register x */
		unsigned int FR1            : 1;	/* Event Flag for Result Register x */
		unsigned int FR2            : 1;	/* Event Flag for Result Register x */
		unsigned int FR3            : 1;	/* Event Flag for Result Register x */
		unsigned int FR4            : 1;	/* Event Flag for Result Register x */
		unsigned int FR5            : 1;	/* Event Flag for Result Register x */
		unsigned int FR6            : 1;	/* Event Flag for Result Register x */
		unsigned int FR7            : 1;	/* Event Flag for Result Register x */
		unsigned int FR8            : 1;	/* Event Flag for Result Register x */
		unsigned int FR9            : 1;	/* Event Flag for Result Register x */
		unsigned int FR10           : 1;	/* Event Flag for Result Register x */
		unsigned int FR11           : 1;	/* Event Flag for Result Register x */
		unsigned int FR12           : 1;	/* Event Flag for Result Register x */
		unsigned int FR13           : 1;	/* Event Flag for Result Register x */
		unsigned int FR14           : 1;	/* Event Flag for Result Register x */
		unsigned int FR15           : 1;	/* Event Flag for Result Register x */
		unsigned int FS0            : 1;	/* Event Flag for Request Source x */
		unsigned int FS1            : 1;	/* Event Flag for Request Source x */
		unsigned int FS2            : 1;	/* Event Flag for Request Source x */
		unsigned int FS3            : 1;	/* Event Flag for Request Source x */
		unsigned int FS4            : 1;	/* Event Flag for Request Source x */
		unsigned int                : 3;
		/* const */ unsigned int GFS0           : 1;	/* Gated Event Flag for Request Source x */
		/* const */ unsigned int GFS1           : 1;	/* Gated Event Flag for Request Source x */
		/* const */ unsigned int GFS2           : 1;	/* Gated Event Flag for Request Source x */
		/* const */ unsigned int GFS3           : 1;	/* Gated Event Flag for Request Source x */
		/* const */ unsigned int GFS4           : 1;	/* Gated Event Flag for Request Source x */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ADC0_EVFR_type;
#define ADC0_EVFR	(*(__far ADC0_EVFR_type *) 0xf0101070u)	/* Event Flag Register */
#define ADC1_EVFR	(*(__far ADC0_EVFR_type *) 0xf0101470u)	/* Event Flag Register */
#define ADC2_EVFR	(*(__far ADC0_EVFR_type *) 0xf0101870u)	/* Event Flag Register */
#define ADC3_EVFR	(*(__far ADC0_EVFR_type *) 0xf0101c70u)	/* Event Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SENP0          : 3;	/* Node Pointer for Request Source x */
		unsigned int                : 1;
		unsigned int SENP1          : 3;	/* Node Pointer for Request Source x */
		unsigned int                : 1;
		unsigned int SENP2          : 3;	/* Node Pointer for Request Source x */
		unsigned int                : 1;
		unsigned int SENP3          : 3;	/* Node Pointer for Request Source x */
		unsigned int                : 1;
		unsigned int SENP4          : 3;	/* Node Pointer for Request Source x */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} ADC0_EVNPR_type;
#define ADC0_EVNPR	(*(__far ADC0_EVNPR_type *) 0xf0101078u)	/* Event Node Pointer Register */
#define ADC1_EVNPR	(*(__far ADC0_EVNPR_type *) 0xf0101478u)	/* Event Node Pointer Register */
#define ADC2_EVNPR	(*(__far ADC0_EVNPR_type *) 0xf0101878u)	/* Event Node Pointer Register */
#define ADC3_EVNPR	(*(__far ADC0_EVNPR_type *) 0xf0101c78u)	/* Event Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int MTM7           : 1;	/* Multiplexer Test Mode for Channel 7 */
		unsigned int SUCAL          : 1;	/* Start-Up Calibration */
		unsigned int DPCAL          : 1;	/* Disable Post Calibration */
		unsigned int                : 1;
		unsigned int MTMCH          : 4;	/* Multiplexer Test Mode Channel */
		unsigned int                : 3;
		unsigned int MTMEN          : 1;	/* Multiplexer Test Mode Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_GLOBCFG_type;
#define ADC0_GLOBCFG	(*(__far ADC0_GLOBCFG_type *) 0xf0101034u)	/* Global Configuration Register */
#define ADC1_GLOBCFG	(*(__far ADC0_GLOBCFG_type *) 0xf0101434u)	/* Global Configuration Register */
#define ADC2_GLOBCFG	(*(__far ADC0_GLOBCFG_type *) 0xf0101834u)	/* Global Configuration Register */
#define ADC3_GLOBCFG	(*(__far ADC0_GLOBCFG_type *) 0xf0101c34u)	/* Global Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DIVA           : 6;	/* Divider Factor for Analog Internal Clock */
		unsigned int DIVD           : 2;	/* Divider Factor for Digital Arbiter Clock */
		unsigned int ANON           : 2;	/* Analog Part Switched On */
		unsigned int ARBRND         : 2;	/* Arbitration Round Length */
		unsigned int                : 3;
		unsigned int ARBM           : 1;	/* Arbitration Mode */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_GLOBCTR_type;
#define ADC0_GLOBCTR	(*(__far ADC0_GLOBCTR_type *) 0xf0101030u)	/* Global Control Register */
#define ADC1_GLOBCTR	(*(__far ADC0_GLOBCTR_type *) 0xf0101430u)	/* Global Control Register */
#define ADC2_GLOBCTR	(*(__far ADC0_GLOBCTR_type *) 0xf0101830u)	/* Global Control Register */
#define ADC3_GLOBCTR	(*(__far ADC0_GLOBCTR_type *) 0xf0101c30u)	/* Global Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BUSY           : 1;	/* Analog Part Busy */
		/* const */ unsigned int SAMPLE         : 1;	/* Sample Phase */
		/* const */ unsigned int CAL            : 1;	/* Calibration Phase */
		/* const */ unsigned int CHNR           : 4;	/* Channel Number */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int ANON           : 2;	/* Analog Part Switched On */
		/* const */ unsigned int SYNRUN         : 1;	/* Synchronous Conversion Running */
		/* const */ unsigned int CSRC           : 3;	/* Currently Converted Request Source */
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ADC0_GLOBSTR_type;
#define ADC0_GLOBSTR	(*(__far ADC0_GLOBSTR_type *) 0xf0101038u)	/* Global Status Register */
#define ADC1_GLOBSTR	(*(__far ADC0_GLOBSTR_type *) 0xf0101438u)	/* Global Status Register */
#define ADC2_GLOBSTR	(*(__far ADC0_GLOBSTR_type *) 0xf0101838u)	/* Global Status Register */
#define ADC3_GLOBSTR	(*(__far ADC0_GLOBSTR_type *) 0xf0101c38u)	/* Global Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} ADC0_ID_type;
#define ADC0_ID	(*(__far ADC0_ID_type *) 0xf0101008u)	/* Module Identification Register */
#define ADC1_ID	(*(__far ADC0_ID_type *) 0xf0101408u)	/* Module Identification Register */
#define ADC2_ID	(*(__far ADC0_ID_type *) 0xf0101808u)	/* Module Identification Register */
#define ADC3_ID	(*(__far ADC0_ID_type *) 0xf0101c08u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STC            : 8;	/* Sample Time Control */
		unsigned int DW             : 2;	/* Data Width */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} ADC0_INPCR0_type;
#define ADC0_INPCR0	(*(__far ADC0_INPCR0_type *) 0xf0101050u)	/* Input Class Register 0 */
#define ADC0_INPCR1	(*(__far ADC0_INPCR0_type *) 0xf0101054u)	/* Input Class Register 1 */
#define ADC0_INPCR2	(*(__far ADC0_INPCR0_type *) 0xf0101058u)	/* Input Class Register 2 */
#define ADC0_INPCR3	(*(__far ADC0_INPCR0_type *) 0xf010105cu)	/* Input Class Register 3 */
#define ADC1_INPCR0	(*(__far ADC0_INPCR0_type *) 0xf0101450u)	/* Input Class Register 0 */
#define ADC1_INPCR1	(*(__far ADC0_INPCR0_type *) 0xf0101454u)	/* Input Class Register 1 */
#define ADC1_INPCR2	(*(__far ADC0_INPCR0_type *) 0xf0101458u)	/* Input Class Register 2 */
#define ADC1_INPCR3	(*(__far ADC0_INPCR0_type *) 0xf010145cu)	/* Input Class Register 3 */
#define ADC2_INPCR0	(*(__far ADC0_INPCR0_type *) 0xf0101850u)	/* Input Class Register 0 */
#define ADC2_INPCR1	(*(__far ADC0_INPCR0_type *) 0xf0101854u)	/* Input Class Register 1 */
#define ADC2_INPCR2	(*(__far ADC0_INPCR0_type *) 0xf0101858u)	/* Input Class Register 2 */
#define ADC2_INPCR3	(*(__far ADC0_INPCR0_type *) 0xf010185cu)	/* Input Class Register 3 */
#define ADC3_INPCR0	(*(__far ADC0_INPCR0_type *) 0xf0101c50u)	/* Input Class Register 0 */
#define ADC3_INPCR1	(*(__far ADC0_INPCR0_type *) 0xf0101c54u)	/* Input Class Register 1 */
#define ADC3_INPCR2	(*(__far ADC0_INPCR0_type *) 0xf0101c58u)	/* Input Class Register 2 */
#define ADC3_INPCR3	(*(__far ADC0_INPCR0_type *) 0xf0101c5cu)	/* Input Class Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SISR0          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR1          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR2          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR3          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR4          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR5          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR6          : 1;	/* Set Interrupt for SRx Line */
		unsigned int SISR7          : 1;	/* Set Interrupt for SRx Line */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ADC0_INTR_type;
#define ADC0_INTR	(*(__far ADC0_INTR_type *) 0xf0101204u)	/* Interrupt Activation Register */
#define ADC1_INTR	(*(__far ADC0_INTR_type *) 0xf0101604u)	/* Interrupt Activation Register */
#define ADC2_INTR	(*(__far ADC0_INTR_type *) 0xf0101a04u)	/* Interrupt Activation Register */
#define ADC3_INTR	(*(__far ADC0_INTR_type *) 0xf0101e04u)	/* Interrupt Activation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		/* const */ unsigned int ACK            : 1;	/* Module Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Request */
		unsigned int NOMCFG         : 2;	/* Normal Operation Mode Configuration */
		unsigned int                : 1;
		unsigned int BPNOM          : 1;	/* Bit Protection for NOMCFG */
		unsigned int SUMCFG         : 2;	/* Suspend Mode Configuration */
		unsigned int                : 1;
		unsigned int BPSUM          : 1;	/* Bit Protection for SUMCFG */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_KSCFG_type;
#define ADC0_KSCFG	(*(__far ADC0_KSCFG_type *) 0xf010100cu)	/* Kernel State Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int BOUNDARY       : 10;	/* Boundary for Limit Checking */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCBR0_type;
#define ADC0_LCBR0	(*(__far ADC0_LCBR0_type *) 0xf01010f0u)	/* Limit Check Boundary Register 0 */
#define ADC0_LCBR1	(*(__far ADC0_LCBR0_type *) 0xf01010f4u)	/* Limit Check Boundary Register 1 */
#define ADC0_LCBR2	(*(__far ADC0_LCBR0_type *) 0xf01010f8u)	/* Limit Check Boundary Register 2 */
#define ADC0_LCBR3	(*(__far ADC0_LCBR0_type *) 0xf01010fcu)	/* Limit Check Boundary Register 3 */
#define ADC1_LCBR0	(*(__far ADC0_LCBR0_type *) 0xf01014f0u)	/* Limit Check Boundary Register 0 */
#define ADC1_LCBR1	(*(__far ADC0_LCBR0_type *) 0xf01014f4u)	/* Limit Check Boundary Register 1 */
#define ADC1_LCBR2	(*(__far ADC0_LCBR0_type *) 0xf01014f8u)	/* Limit Check Boundary Register 2 */
#define ADC1_LCBR3	(*(__far ADC0_LCBR0_type *) 0xf01014fcu)	/* Limit Check Boundary Register 3 */
#define ADC2_LCBR0	(*(__far ADC0_LCBR0_type *) 0xf01018f0u)	/* Limit Check Boundary Register 0 */
#define ADC2_LCBR1	(*(__far ADC0_LCBR0_type *) 0xf01018f4u)	/* Limit Check Boundary Register 1 */
#define ADC2_LCBR2	(*(__far ADC0_LCBR0_type *) 0xf01018f8u)	/* Limit Check Boundary Register 2 */
#define ADC2_LCBR3	(*(__far ADC0_LCBR0_type *) 0xf01018fcu)	/* Limit Check Boundary Register 3 */
#define ADC3_LCBR0	(*(__far ADC0_LCBR0_type *) 0xf0101cf0u)	/* Limit Check Boundary Register 0 */
#define ADC3_LCBR1	(*(__far ADC0_LCBR0_type *) 0xf0101cf4u)	/* Limit Check Boundary Register 1 */
#define ADC3_LCBR2	(*(__far ADC0_LCBR0_type *) 0xf0101cf8u)	/* Limit Check Boundary Register 2 */
#define ADC3_LCBR3	(*(__far ADC0_LCBR0_type *) 0xf0101cfcu)	/* Limit Check Boundary Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 4;	/* Request Channel Number */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ADC0_Q0R0_type;
#define ADC0_Q0R0	(*(__far ADC0_Q0R0_type *) 0xf0101088u)	/* Queue 0 Register 0 */
#define ADC0_Q0R2	(*(__far ADC0_Q0R0_type *) 0xf01010a8u)	/* Queue 2 Register 0 */
#define ADC0_Q0R4	(*(__far ADC0_Q0R0_type *) 0xf01010c8u)	/* Queue 4 Register 0 */
#define ADC1_Q0R0	(*(__far ADC0_Q0R0_type *) 0xf0101488u)	/* Queue 0 Register 0 */
#define ADC1_Q0R2	(*(__far ADC0_Q0R0_type *) 0xf01014a8u)	/* Queue 2 Register 0 */
#define ADC1_Q0R4	(*(__far ADC0_Q0R0_type *) 0xf01014c8u)	/* Queue 4 Register 0 */
#define ADC2_Q0R0	(*(__far ADC0_Q0R0_type *) 0xf0101888u)	/* Queue 0 Register 0 */
#define ADC2_Q0R2	(*(__far ADC0_Q0R0_type *) 0xf01018a8u)	/* Queue 2 Register 0 */
#define ADC2_Q0R4	(*(__far ADC0_Q0R0_type *) 0xf01018c8u)	/* Queue 4 Register 0 */
#define ADC3_Q0R0	(*(__far ADC0_Q0R0_type *) 0xf0101c88u)	/* Queue 0 Register 0 */
#define ADC3_Q0R2	(*(__far ADC0_Q0R0_type *) 0xf0101ca8u)	/* Queue 2 Register 0 */
#define ADC3_Q0R4	(*(__far ADC0_Q0R0_type *) 0xf0101cc8u)	/* Queue 4 Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 4;	/* Request Channel Number */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ADC0_QBUR0_type;
#define ADC0_QBUR0	(*(__far ADC0_QBUR0_type *) 0xf010108cu)	/* Queue 0 Backup Register */
#define ADC0_QBUR2	(*(__far ADC0_QBUR0_type *) 0xf01010acu)	/* Queue 2 Backup Register */
#define ADC0_QBUR4	(*(__far ADC0_QBUR0_type *) 0xf01010ccu)	/* Queue 4 Backup Register */
#define ADC1_QBUR0	(*(__far ADC0_QBUR0_type *) 0xf010148cu)	/* Queue 0 Backup Register */
#define ADC1_QBUR2	(*(__far ADC0_QBUR0_type *) 0xf01014acu)	/* Queue 2 Backup Register */
#define ADC1_QBUR4	(*(__far ADC0_QBUR0_type *) 0xf01014ccu)	/* Queue 4 Backup Register */
#define ADC2_QBUR0	(*(__far ADC0_QBUR0_type *) 0xf010188cu)	/* Queue 0 Backup Register */
#define ADC2_QBUR2	(*(__far ADC0_QBUR0_type *) 0xf01018acu)	/* Queue 2 Backup Register */
#define ADC2_QBUR4	(*(__far ADC0_QBUR0_type *) 0xf01018ccu)	/* Queue 4 Backup Register */
#define ADC3_QBUR0	(*(__far ADC0_QBUR0_type *) 0xf0101c8cu)	/* Queue 0 Backup Register */
#define ADC3_QBUR2	(*(__far ADC0_QBUR0_type *) 0xf0101cacu)	/* Queue 2 Backup Register */
#define ADC3_QBUR4	(*(__far ADC0_QBUR0_type *) 0xf0101cccu)	/* Queue 4 Backup Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQCHNR        : 4;	/* Request Channel Number */
		unsigned int                : 1;
		unsigned int RF             : 1;	/* Refill */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int EXTR           : 1;	/* External Trigger */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ADC0_QINR0_type;
#define ADC0_QINR0	(*(__far ADC0_QINR0_type *) 0xf010108cu)	/* Queue 0 Input Register */
#define ADC0_QINR2	(*(__far ADC0_QINR0_type *) 0xf01010acu)	/* Queue 2 Input Register */
#define ADC0_QINR4	(*(__far ADC0_QINR0_type *) 0xf01010ccu)	/* Queue 4 Input Register */
#define ADC1_QINR0	(*(__far ADC0_QINR0_type *) 0xf010148cu)	/* Queue 0 Input Register */
#define ADC1_QINR2	(*(__far ADC0_QINR0_type *) 0xf01014acu)	/* Queue 2 Input Register */
#define ADC1_QINR4	(*(__far ADC0_QINR0_type *) 0xf01014ccu)	/* Queue 4 Input Register */
#define ADC2_QINR0	(*(__far ADC0_QINR0_type *) 0xf010188cu)	/* Queue 0 Input Register */
#define ADC2_QINR2	(*(__far ADC0_QINR0_type *) 0xf01018acu)	/* Queue 2 Input Register */
#define ADC2_QINR4	(*(__far ADC0_QINR0_type *) 0xf01018ccu)	/* Queue 4 Input Register */
#define ADC3_QINR0	(*(__far ADC0_QINR0_type *) 0xf0101c8cu)	/* Queue 0 Input Register */
#define ADC3_QINR2	(*(__far ADC0_QINR0_type *) 0xf0101cacu)	/* Queue 2 Input Register */
#define ADC3_QINR4	(*(__far ADC0_QINR0_type *) 0xf0101cccu)	/* Queue 4 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENGT           : 2;	/* Enable Gate */
		unsigned int ENTR           : 1;	/* Enable External Trigger */
		unsigned int                : 5;
		unsigned int CLRV           : 1;	/* Clear V Bit */
		unsigned int TREV           : 1;	/* Trigger Event */
		unsigned int FLUSH          : 1;	/* Flush Queue */
		unsigned int CEV            : 1;	/* Clear Event Flag */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_QMR0_type;
#define ADC0_QMR0	(*(__far ADC0_QMR0_type *) 0xf0101080u)	/* Queue 0 Mode Register */
#define ADC0_QMR2	(*(__far ADC0_QMR0_type *) 0xf01010a0u)	/* Queue 2 Mode Register */
#define ADC0_QMR4	(*(__far ADC0_QMR0_type *) 0xf01010c0u)	/* Queue 4 Mode Register */
#define ADC1_QMR0	(*(__far ADC0_QMR0_type *) 0xf0101480u)	/* Queue 0 Mode Register */
#define ADC1_QMR2	(*(__far ADC0_QMR0_type *) 0xf01014a0u)	/* Queue 2 Mode Register */
#define ADC1_QMR4	(*(__far ADC0_QMR0_type *) 0xf01014c0u)	/* Queue 4 Mode Register */
#define ADC2_QMR0	(*(__far ADC0_QMR0_type *) 0xf0101880u)	/* Queue 0 Mode Register */
#define ADC2_QMR2	(*(__far ADC0_QMR0_type *) 0xf01018a0u)	/* Queue 2 Mode Register */
#define ADC2_QMR4	(*(__far ADC0_QMR0_type *) 0xf01018c0u)	/* Queue 4 Mode Register */
#define ADC3_QMR0	(*(__far ADC0_QMR0_type *) 0xf0101c80u)	/* Queue 0 Mode Register */
#define ADC3_QMR2	(*(__far ADC0_QMR0_type *) 0xf0101ca0u)	/* Queue 2 Mode Register */
#define ADC3_QMR4	(*(__far ADC0_QMR0_type *) 0xf0101cc0u)	/* Queue 4 Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FILL           : 4;	/* Filling LevelThis bit field is always 00B for the 1-stage queue in arbitration slot 0. */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int EMPTY          : 1;	/* Queue Empty */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		/* const */ unsigned int EV             : 1;	/* Event Detected */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ADC0_QSR0_type;
#define ADC0_QSR0	(*(__far ADC0_QSR0_type *) 0xf0101084u)	/* Queue 0 Status Register */
#define ADC0_QSR2	(*(__far ADC0_QSR0_type *) 0xf01010a4u)	/* Queue 2 Status Register */
#define ADC0_QSR4	(*(__far ADC0_QSR0_type *) 0xf01010c4u)	/* Queue 4 Status Register */
#define ADC1_QSR0	(*(__far ADC0_QSR0_type *) 0xf0101484u)	/* Queue 0 Status Register */
#define ADC1_QSR2	(*(__far ADC0_QSR0_type *) 0xf01014a4u)	/* Queue 2 Status Register */
#define ADC1_QSR4	(*(__far ADC0_QSR0_type *) 0xf01014c4u)	/* Queue 4 Status Register */
#define ADC2_QSR0	(*(__far ADC0_QSR0_type *) 0xf0101884u)	/* Queue 0 Status Register */
#define ADC2_QSR2	(*(__far ADC0_QSR0_type *) 0xf01018a4u)	/* Queue 2 Status Register */
#define ADC2_QSR4	(*(__far ADC0_QSR0_type *) 0xf01018c4u)	/* Queue 4 Status Register */
#define ADC3_QSR0	(*(__far ADC0_QSR0_type *) 0xf0101c84u)	/* Queue 0 Status Register */
#define ADC3_QSR2	(*(__far ADC0_QSR0_type *) 0xf0101ca4u)	/* Queue 2 Status Register */
#define ADC3_QSR4	(*(__far ADC0_QSR0_type *) 0xf0101cc4u)	/* Queue 4 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DRCTR          : 3;	/* Data Reduction and Filter Control */
		unsigned int                : 1;
		unsigned int ENRI           : 1;	/* Enable Result Interrupt */
		unsigned int FEN            : 1;	/* FIFO Enable */
		unsigned int WFR            : 1;	/* Wait-for-Read Mode */
		unsigned int                : 1;
		unsigned int RFCTR          : 4;	/* Result Filter Control Availability of field RFCTR and selection DRCTR = 100b depends on implementation. Please refer to . */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_RCR0_type;
#define ADC0_RCR0	(*(__far ADC0_RCR0_type *) 0xf0101140u)	/* Result Control Register 0 */
#define ADC0_RCR1	(*(__far ADC0_RCR0_type *) 0xf0101144u)	/* Result Control Register 1 */
#define ADC0_RCR10	(*(__far ADC0_RCR0_type *) 0xf0101168u)	/* Result Control Register 10 */
#define ADC0_RCR11	(*(__far ADC0_RCR0_type *) 0xf010116cu)	/* Result Control Register 11 */
#define ADC0_RCR12	(*(__far ADC0_RCR0_type *) 0xf0101170u)	/* Result Control Register 12 */
#define ADC0_RCR13	(*(__far ADC0_RCR0_type *) 0xf0101174u)	/* Result Control Register 13 */
#define ADC0_RCR14	(*(__far ADC0_RCR0_type *) 0xf0101178u)	/* Result Control Register 14 */
#define ADC0_RCR15	(*(__far ADC0_RCR0_type *) 0xf010117cu)	/* Result Control Register 15 */
#define ADC0_RCR2	(*(__far ADC0_RCR0_type *) 0xf0101148u)	/* Result Control Register 2 */
#define ADC0_RCR3	(*(__far ADC0_RCR0_type *) 0xf010114cu)	/* Result Control Register 3 */
#define ADC0_RCR4	(*(__far ADC0_RCR0_type *) 0xf0101150u)	/* Result Control Register 4 */
#define ADC0_RCR5	(*(__far ADC0_RCR0_type *) 0xf0101154u)	/* Result Control Register 5 */
#define ADC0_RCR6	(*(__far ADC0_RCR0_type *) 0xf0101158u)	/* Result Control Register 6 */
#define ADC0_RCR7	(*(__far ADC0_RCR0_type *) 0xf010115cu)	/* Result Control Register 7 */
#define ADC0_RCR8	(*(__far ADC0_RCR0_type *) 0xf0101160u)	/* Result Control Register 8 */
#define ADC0_RCR9	(*(__far ADC0_RCR0_type *) 0xf0101164u)	/* Result Control Register 9 */
#define ADC1_RCR0	(*(__far ADC0_RCR0_type *) 0xf0101540u)	/* Result Control Register 0 */
#define ADC1_RCR1	(*(__far ADC0_RCR0_type *) 0xf0101544u)	/* Result Control Register 1 */
#define ADC1_RCR10	(*(__far ADC0_RCR0_type *) 0xf0101568u)	/* Result Control Register 10 */
#define ADC1_RCR11	(*(__far ADC0_RCR0_type *) 0xf010156cu)	/* Result Control Register 11 */
#define ADC1_RCR12	(*(__far ADC0_RCR0_type *) 0xf0101570u)	/* Result Control Register 12 */
#define ADC1_RCR13	(*(__far ADC0_RCR0_type *) 0xf0101574u)	/* Result Control Register 13 */
#define ADC1_RCR14	(*(__far ADC0_RCR0_type *) 0xf0101578u)	/* Result Control Register 14 */
#define ADC1_RCR15	(*(__far ADC0_RCR0_type *) 0xf010157cu)	/* Result Control Register 15 */
#define ADC1_RCR2	(*(__far ADC0_RCR0_type *) 0xf0101548u)	/* Result Control Register 2 */
#define ADC1_RCR3	(*(__far ADC0_RCR0_type *) 0xf010154cu)	/* Result Control Register 3 */
#define ADC1_RCR4	(*(__far ADC0_RCR0_type *) 0xf0101550u)	/* Result Control Register 4 */
#define ADC1_RCR5	(*(__far ADC0_RCR0_type *) 0xf0101554u)	/* Result Control Register 5 */
#define ADC1_RCR6	(*(__far ADC0_RCR0_type *) 0xf0101558u)	/* Result Control Register 6 */
#define ADC1_RCR7	(*(__far ADC0_RCR0_type *) 0xf010155cu)	/* Result Control Register 7 */
#define ADC1_RCR8	(*(__far ADC0_RCR0_type *) 0xf0101560u)	/* Result Control Register 8 */
#define ADC1_RCR9	(*(__far ADC0_RCR0_type *) 0xf0101564u)	/* Result Control Register 9 */
#define ADC2_RCR0	(*(__far ADC0_RCR0_type *) 0xf0101940u)	/* Result Control Register 0 */
#define ADC2_RCR1	(*(__far ADC0_RCR0_type *) 0xf0101944u)	/* Result Control Register 1 */
#define ADC2_RCR10	(*(__far ADC0_RCR0_type *) 0xf0101968u)	/* Result Control Register 10 */
#define ADC2_RCR11	(*(__far ADC0_RCR0_type *) 0xf010196cu)	/* Result Control Register 11 */
#define ADC2_RCR12	(*(__far ADC0_RCR0_type *) 0xf0101970u)	/* Result Control Register 12 */
#define ADC2_RCR13	(*(__far ADC0_RCR0_type *) 0xf0101974u)	/* Result Control Register 13 */
#define ADC2_RCR14	(*(__far ADC0_RCR0_type *) 0xf0101978u)	/* Result Control Register 14 */
#define ADC2_RCR15	(*(__far ADC0_RCR0_type *) 0xf010197cu)	/* Result Control Register 15 */
#define ADC2_RCR2	(*(__far ADC0_RCR0_type *) 0xf0101948u)	/* Result Control Register 2 */
#define ADC2_RCR3	(*(__far ADC0_RCR0_type *) 0xf010194cu)	/* Result Control Register 3 */
#define ADC2_RCR4	(*(__far ADC0_RCR0_type *) 0xf0101950u)	/* Result Control Register 4 */
#define ADC2_RCR5	(*(__far ADC0_RCR0_type *) 0xf0101954u)	/* Result Control Register 5 */
#define ADC2_RCR6	(*(__far ADC0_RCR0_type *) 0xf0101958u)	/* Result Control Register 6 */
#define ADC2_RCR7	(*(__far ADC0_RCR0_type *) 0xf010195cu)	/* Result Control Register 7 */
#define ADC2_RCR8	(*(__far ADC0_RCR0_type *) 0xf0101960u)	/* Result Control Register 8 */
#define ADC2_RCR9	(*(__far ADC0_RCR0_type *) 0xf0101964u)	/* Result Control Register 9 */
#define ADC3_RCR0	(*(__far ADC0_RCR0_type *) 0xf0101d40u)	/* Result Control Register 0 */
#define ADC3_RCR1	(*(__far ADC0_RCR0_type *) 0xf0101d44u)	/* Result Control Register 1 */
#define ADC3_RCR10	(*(__far ADC0_RCR0_type *) 0xf0101d68u)	/* Result Control Register 10 */
#define ADC3_RCR11	(*(__far ADC0_RCR0_type *) 0xf0101d6cu)	/* Result Control Register 11 */
#define ADC3_RCR12	(*(__far ADC0_RCR0_type *) 0xf0101d70u)	/* Result Control Register 12 */
#define ADC3_RCR13	(*(__far ADC0_RCR0_type *) 0xf0101d74u)	/* Result Control Register 13 */
#define ADC3_RCR14	(*(__far ADC0_RCR0_type *) 0xf0101d78u)	/* Result Control Register 14 */
#define ADC3_RCR15	(*(__far ADC0_RCR0_type *) 0xf0101d7cu)	/* Result Control Register 15 */
#define ADC3_RCR2	(*(__far ADC0_RCR0_type *) 0xf0101d48u)	/* Result Control Register 2 */
#define ADC3_RCR3	(*(__far ADC0_RCR0_type *) 0xf0101d4cu)	/* Result Control Register 3 */
#define ADC3_RCR4	(*(__far ADC0_RCR0_type *) 0xf0101d50u)	/* Result Control Register 4 */
#define ADC3_RCR5	(*(__far ADC0_RCR0_type *) 0xf0101d54u)	/* Result Control Register 5 */
#define ADC3_RCR6	(*(__far ADC0_RCR0_type *) 0xf0101d58u)	/* Result Control Register 6 */
#define ADC3_RCR7	(*(__far ADC0_RCR0_type *) 0xf0101d5cu)	/* Result Control Register 7 */
#define ADC3_RCR8	(*(__far ADC0_RCR0_type *) 0xf0101d60u)	/* Result Control Register 8 */
#define ADC3_RCR9	(*(__far ADC0_RCR0_type *) 0xf0101d64u)	/* Result Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 14;	/* Conversion Result */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int EMUX           : 3;	/* External Multiplexer Setting */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CRS            : 3;	/* Converted Request Source */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHNR           : 4;	/* Channel Number */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int DRC            : 2;	/* Data Reduction Counter */
		/* const */ unsigned int VF             : 1;	/* Valid Flag */
	} B;
	int I;
	unsigned int U;

} ADC0_RESR0_type;
#define ADC0_RESR0	(*(__far ADC0_RESR0_type *) 0xf0101180u)	/* Result Register 0 */
#define ADC0_RESRD0	(*(__far ADC0_RESR0_type *) 0xf01011c0u)	/* Result Register 0 for Debugging */
#define ADC1_RESR0	(*(__far ADC0_RESR0_type *) 0xf0101580u)	/* Result Register 0 */
#define ADC1_RESRD0	(*(__far ADC0_RESR0_type *) 0xf01015c0u)	/* Result Register 0 for Debugging */
#define ADC2_RESR0	(*(__far ADC0_RESR0_type *) 0xf0101980u)	/* Result Register 0 */
#define ADC2_RESRD0	(*(__far ADC0_RESR0_type *) 0xf01019c0u)	/* Result Register 0 for Debugging */
#define ADC3_RESR0	(*(__far ADC0_RESR0_type *) 0xf0101d80u)	/* Result Register 0 */
#define ADC3_RESRD0	(*(__far ADC0_RESR0_type *) 0xf0101dc0u)	/* Result Register 0 for Debugging */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 14;	/* Conversion Result */
		/* const */ unsigned int                : 6;
		/* const */ unsigned int CRS            : 3;	/* Converted Request Source */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHNR           : 4;	/* Channel Number */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int DRC            : 2;	/* Data Reduction Counter */
		/* const */ unsigned int VF             : 1;	/* Valid Flag */
	} B;
	int I;
	unsigned int U;

} ADC0_RESR1_type;
#define ADC0_RESR1	(*(__far ADC0_RESR1_type *) 0xf0101184u)	/* Result Register 1 */
#define ADC0_RESR10	(*(__far ADC0_RESR1_type *) 0xf01011a8u)	/* Result Register 10 */
#define ADC0_RESR11	(*(__far ADC0_RESR1_type *) 0xf01011acu)	/* Result Register 11 */
#define ADC0_RESR12	(*(__far ADC0_RESR1_type *) 0xf01011b0u)	/* Result Register 12 */
#define ADC0_RESR13	(*(__far ADC0_RESR1_type *) 0xf01011b4u)	/* Result Register 13 */
#define ADC0_RESR14	(*(__far ADC0_RESR1_type *) 0xf01011b8u)	/* Result Register 14 */
#define ADC0_RESR15	(*(__far ADC0_RESR1_type *) 0xf01011bcu)	/* Result Register 15 */
#define ADC0_RESR2	(*(__far ADC0_RESR1_type *) 0xf0101188u)	/* Result Register 2 */
#define ADC0_RESR3	(*(__far ADC0_RESR1_type *) 0xf010118cu)	/* Result Register 3 */
#define ADC0_RESR4	(*(__far ADC0_RESR1_type *) 0xf0101190u)	/* Result Register 4 */
#define ADC0_RESR5	(*(__far ADC0_RESR1_type *) 0xf0101194u)	/* Result Register 5 */
#define ADC0_RESR6	(*(__far ADC0_RESR1_type *) 0xf0101198u)	/* Result Register 6 */
#define ADC0_RESR7	(*(__far ADC0_RESR1_type *) 0xf010119cu)	/* Result Register 7 */
#define ADC0_RESR8	(*(__far ADC0_RESR1_type *) 0xf01011a0u)	/* Result Register 8 */
#define ADC0_RESR9	(*(__far ADC0_RESR1_type *) 0xf01011a4u)	/* Result Register 9 */
#define ADC0_RESRD1	(*(__far ADC0_RESR1_type *) 0xf01011c4u)	/* Result Register 1 for Debugging */
#define ADC0_RESRD10	(*(__far ADC0_RESR1_type *) 0xf01011e8u)	/* Result Register 10 for Debugging */
#define ADC0_RESRD11	(*(__far ADC0_RESR1_type *) 0xf01011ecu)	/* Result Register 11 for Debugging */
#define ADC0_RESRD12	(*(__far ADC0_RESR1_type *) 0xf01011f0u)	/* Result Register 12 for Debugging */
#define ADC0_RESRD13	(*(__far ADC0_RESR1_type *) 0xf01011f4u)	/* Result Register 13 for Debugging */
#define ADC0_RESRD14	(*(__far ADC0_RESR1_type *) 0xf01011f8u)	/* Result Register 14 for Debugging */
#define ADC0_RESRD15	(*(__far ADC0_RESR1_type *) 0xf01011fcu)	/* Result Register 15 for Debugging */
#define ADC0_RESRD2	(*(__far ADC0_RESR1_type *) 0xf01011c8u)	/* Result Register 2 for Debugging */
#define ADC0_RESRD3	(*(__far ADC0_RESR1_type *) 0xf01011ccu)	/* Result Register 3 for Debugging */
#define ADC0_RESRD4	(*(__far ADC0_RESR1_type *) 0xf01011d0u)	/* Result Register 4 for Debugging */
#define ADC0_RESRD5	(*(__far ADC0_RESR1_type *) 0xf01011d4u)	/* Result Register 5 for Debugging */
#define ADC0_RESRD6	(*(__far ADC0_RESR1_type *) 0xf01011d8u)	/* Result Register 6 for Debugging */
#define ADC0_RESRD7	(*(__far ADC0_RESR1_type *) 0xf01011dcu)	/* Result Register 7 for Debugging */
#define ADC0_RESRD8	(*(__far ADC0_RESR1_type *) 0xf01011e0u)	/* Result Register 8 for Debugging */
#define ADC0_RESRD9	(*(__far ADC0_RESR1_type *) 0xf01011e4u)	/* Result Register 9 for Debugging */
#define ADC1_RESR1	(*(__far ADC0_RESR1_type *) 0xf0101584u)	/* Result Register 1 */
#define ADC1_RESR10	(*(__far ADC0_RESR1_type *) 0xf01015a8u)	/* Result Register 10 */
#define ADC1_RESR11	(*(__far ADC0_RESR1_type *) 0xf01015acu)	/* Result Register 11 */
#define ADC1_RESR12	(*(__far ADC0_RESR1_type *) 0xf01015b0u)	/* Result Register 12 */
#define ADC1_RESR13	(*(__far ADC0_RESR1_type *) 0xf01015b4u)	/* Result Register 13 */
#define ADC1_RESR14	(*(__far ADC0_RESR1_type *) 0xf01015b8u)	/* Result Register 14 */
#define ADC1_RESR15	(*(__far ADC0_RESR1_type *) 0xf01015bcu)	/* Result Register 15 */
#define ADC1_RESR2	(*(__far ADC0_RESR1_type *) 0xf0101588u)	/* Result Register 2 */
#define ADC1_RESR3	(*(__far ADC0_RESR1_type *) 0xf010158cu)	/* Result Register 3 */
#define ADC1_RESR4	(*(__far ADC0_RESR1_type *) 0xf0101590u)	/* Result Register 4 */
#define ADC1_RESR5	(*(__far ADC0_RESR1_type *) 0xf0101594u)	/* Result Register 5 */
#define ADC1_RESR6	(*(__far ADC0_RESR1_type *) 0xf0101598u)	/* Result Register 6 */
#define ADC1_RESR7	(*(__far ADC0_RESR1_type *) 0xf010159cu)	/* Result Register 7 */
#define ADC1_RESR8	(*(__far ADC0_RESR1_type *) 0xf01015a0u)	/* Result Register 8 */
#define ADC1_RESR9	(*(__far ADC0_RESR1_type *) 0xf01015a4u)	/* Result Register 9 */
#define ADC1_RESRD1	(*(__far ADC0_RESR1_type *) 0xf01015c4u)	/* Result Register 1 for Debugging */
#define ADC1_RESRD10	(*(__far ADC0_RESR1_type *) 0xf01015e8u)	/* Result Register 10 for Debugging */
#define ADC1_RESRD11	(*(__far ADC0_RESR1_type *) 0xf01015ecu)	/* Result Register 11 for Debugging */
#define ADC1_RESRD12	(*(__far ADC0_RESR1_type *) 0xf01015f0u)	/* Result Register 12 for Debugging */
#define ADC1_RESRD13	(*(__far ADC0_RESR1_type *) 0xf01015f4u)	/* Result Register 13 for Debugging */
#define ADC1_RESRD14	(*(__far ADC0_RESR1_type *) 0xf01015f8u)	/* Result Register 14 for Debugging */
#define ADC1_RESRD15	(*(__far ADC0_RESR1_type *) 0xf01015fcu)	/* Result Register 15 for Debugging */
#define ADC1_RESRD2	(*(__far ADC0_RESR1_type *) 0xf01015c8u)	/* Result Register 2 for Debugging */
#define ADC1_RESRD3	(*(__far ADC0_RESR1_type *) 0xf01015ccu)	/* Result Register 3 for Debugging */
#define ADC1_RESRD4	(*(__far ADC0_RESR1_type *) 0xf01015d0u)	/* Result Register 4 for Debugging */
#define ADC1_RESRD5	(*(__far ADC0_RESR1_type *) 0xf01015d4u)	/* Result Register 5 for Debugging */
#define ADC1_RESRD6	(*(__far ADC0_RESR1_type *) 0xf01015d8u)	/* Result Register 6 for Debugging */
#define ADC1_RESRD7	(*(__far ADC0_RESR1_type *) 0xf01015dcu)	/* Result Register 7 for Debugging */
#define ADC1_RESRD8	(*(__far ADC0_RESR1_type *) 0xf01015e0u)	/* Result Register 8 for Debugging */
#define ADC1_RESRD9	(*(__far ADC0_RESR1_type *) 0xf01015e4u)	/* Result Register 9 for Debugging */
#define ADC2_RESR1	(*(__far ADC0_RESR1_type *) 0xf0101984u)	/* Result Register 1 */
#define ADC2_RESR10	(*(__far ADC0_RESR1_type *) 0xf01019a8u)	/* Result Register 10 */
#define ADC2_RESR11	(*(__far ADC0_RESR1_type *) 0xf01019acu)	/* Result Register 11 */
#define ADC2_RESR12	(*(__far ADC0_RESR1_type *) 0xf01019b0u)	/* Result Register 12 */
#define ADC2_RESR13	(*(__far ADC0_RESR1_type *) 0xf01019b4u)	/* Result Register 13 */
#define ADC2_RESR14	(*(__far ADC0_RESR1_type *) 0xf01019b8u)	/* Result Register 14 */
#define ADC2_RESR15	(*(__far ADC0_RESR1_type *) 0xf01019bcu)	/* Result Register 15 */
#define ADC2_RESR2	(*(__far ADC0_RESR1_type *) 0xf0101988u)	/* Result Register 2 */
#define ADC2_RESR3	(*(__far ADC0_RESR1_type *) 0xf010198cu)	/* Result Register 3 */
#define ADC2_RESR4	(*(__far ADC0_RESR1_type *) 0xf0101990u)	/* Result Register 4 */
#define ADC2_RESR5	(*(__far ADC0_RESR1_type *) 0xf0101994u)	/* Result Register 5 */
#define ADC2_RESR6	(*(__far ADC0_RESR1_type *) 0xf0101998u)	/* Result Register 6 */
#define ADC2_RESR7	(*(__far ADC0_RESR1_type *) 0xf010199cu)	/* Result Register 7 */
#define ADC2_RESR8	(*(__far ADC0_RESR1_type *) 0xf01019a0u)	/* Result Register 8 */
#define ADC2_RESR9	(*(__far ADC0_RESR1_type *) 0xf01019a4u)	/* Result Register 9 */
#define ADC2_RESRD1	(*(__far ADC0_RESR1_type *) 0xf01019c4u)	/* Result Register 1 for Debugging */
#define ADC2_RESRD10	(*(__far ADC0_RESR1_type *) 0xf01019e8u)	/* Result Register 10 for Debugging */
#define ADC2_RESRD11	(*(__far ADC0_RESR1_type *) 0xf01019ecu)	/* Result Register 11 for Debugging */
#define ADC2_RESRD12	(*(__far ADC0_RESR1_type *) 0xf01019f0u)	/* Result Register 12 for Debugging */
#define ADC2_RESRD13	(*(__far ADC0_RESR1_type *) 0xf01019f4u)	/* Result Register 13 for Debugging */
#define ADC2_RESRD14	(*(__far ADC0_RESR1_type *) 0xf01019f8u)	/* Result Register 14 for Debugging */
#define ADC2_RESRD15	(*(__far ADC0_RESR1_type *) 0xf01019fcu)	/* Result Register 15 for Debugging */
#define ADC2_RESRD2	(*(__far ADC0_RESR1_type *) 0xf01019c8u)	/* Result Register 2 for Debugging */
#define ADC2_RESRD3	(*(__far ADC0_RESR1_type *) 0xf01019ccu)	/* Result Register 3 for Debugging */
#define ADC2_RESRD4	(*(__far ADC0_RESR1_type *) 0xf01019d0u)	/* Result Register 4 for Debugging */
#define ADC2_RESRD5	(*(__far ADC0_RESR1_type *) 0xf01019d4u)	/* Result Register 5 for Debugging */
#define ADC2_RESRD6	(*(__far ADC0_RESR1_type *) 0xf01019d8u)	/* Result Register 6 for Debugging */
#define ADC2_RESRD7	(*(__far ADC0_RESR1_type *) 0xf01019dcu)	/* Result Register 7 for Debugging */
#define ADC2_RESRD8	(*(__far ADC0_RESR1_type *) 0xf01019e0u)	/* Result Register 8 for Debugging */
#define ADC2_RESRD9	(*(__far ADC0_RESR1_type *) 0xf01019e4u)	/* Result Register 9 for Debugging */
#define ADC3_RESR1	(*(__far ADC0_RESR1_type *) 0xf0101d84u)	/* Result Register 1 */
#define ADC3_RESR10	(*(__far ADC0_RESR1_type *) 0xf0101da8u)	/* Result Register 10 */
#define ADC3_RESR11	(*(__far ADC0_RESR1_type *) 0xf0101dacu)	/* Result Register 11 */
#define ADC3_RESR12	(*(__far ADC0_RESR1_type *) 0xf0101db0u)	/* Result Register 12 */
#define ADC3_RESR13	(*(__far ADC0_RESR1_type *) 0xf0101db4u)	/* Result Register 13 */
#define ADC3_RESR14	(*(__far ADC0_RESR1_type *) 0xf0101db8u)	/* Result Register 14 */
#define ADC3_RESR15	(*(__far ADC0_RESR1_type *) 0xf0101dbcu)	/* Result Register 15 */
#define ADC3_RESR2	(*(__far ADC0_RESR1_type *) 0xf0101d88u)	/* Result Register 2 */
#define ADC3_RESR3	(*(__far ADC0_RESR1_type *) 0xf0101d8cu)	/* Result Register 3 */
#define ADC3_RESR4	(*(__far ADC0_RESR1_type *) 0xf0101d90u)	/* Result Register 4 */
#define ADC3_RESR5	(*(__far ADC0_RESR1_type *) 0xf0101d94u)	/* Result Register 5 */
#define ADC3_RESR6	(*(__far ADC0_RESR1_type *) 0xf0101d98u)	/* Result Register 6 */
#define ADC3_RESR7	(*(__far ADC0_RESR1_type *) 0xf0101d9cu)	/* Result Register 7 */
#define ADC3_RESR8	(*(__far ADC0_RESR1_type *) 0xf0101da0u)	/* Result Register 8 */
#define ADC3_RESR9	(*(__far ADC0_RESR1_type *) 0xf0101da4u)	/* Result Register 9 */
#define ADC3_RESRD1	(*(__far ADC0_RESR1_type *) 0xf0101dc4u)	/* Result Register 1 for Debugging */
#define ADC3_RESRD10	(*(__far ADC0_RESR1_type *) 0xf0101de8u)	/* Result Register 10 for Debugging */
#define ADC3_RESRD11	(*(__far ADC0_RESR1_type *) 0xf0101decu)	/* Result Register 11 for Debugging */
#define ADC3_RESRD12	(*(__far ADC0_RESR1_type *) 0xf0101df0u)	/* Result Register 12 for Debugging */
#define ADC3_RESRD13	(*(__far ADC0_RESR1_type *) 0xf0101df4u)	/* Result Register 13 for Debugging */
#define ADC3_RESRD14	(*(__far ADC0_RESR1_type *) 0xf0101df8u)	/* Result Register 14 for Debugging */
#define ADC3_RESRD15	(*(__far ADC0_RESR1_type *) 0xf0101dfcu)	/* Result Register 15 for Debugging */
#define ADC3_RESRD2	(*(__far ADC0_RESR1_type *) 0xf0101dc8u)	/* Result Register 2 for Debugging */
#define ADC3_RESRD3	(*(__far ADC0_RESR1_type *) 0xf0101dccu)	/* Result Register 3 for Debugging */
#define ADC3_RESRD4	(*(__far ADC0_RESR1_type *) 0xf0101dd0u)	/* Result Register 4 for Debugging */
#define ADC3_RESRD5	(*(__far ADC0_RESR1_type *) 0xf0101dd4u)	/* Result Register 5 for Debugging */
#define ADC3_RESRD6	(*(__far ADC0_RESR1_type *) 0xf0101dd8u)	/* Result Register 6 for Debugging */
#define ADC3_RESRD7	(*(__far ADC0_RESR1_type *) 0xf0101ddcu)	/* Result Register 7 for Debugging */
#define ADC3_RESRD8	(*(__far ADC0_RESR1_type *) 0xf0101de0u)	/* Result Register 8 for Debugging */
#define ADC3_RESRD9	(*(__far ADC0_RESR1_type *) 0xf0101de4u)	/* Result Register 9 for Debugging */

typedef volatile union
{
	struct
	{ 
		unsigned int RENP0          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP1          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP2          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP3          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP4          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP5          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP6          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP7          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_RNPR0_type;
#define ADC0_RNPR0	(*(__far ADC0_RNPR0_type *) 0xf0101208u)	/* Result Node Pointer Register 0 */
#define ADC1_RNPR0	(*(__far ADC0_RNPR0_type *) 0xf0101608u)	/* Result Node Pointer Register 0 */
#define ADC2_RNPR0	(*(__far ADC0_RNPR0_type *) 0xf0101a08u)	/* Result Node Pointer Register 0 */
#define ADC3_RNPR0	(*(__far ADC0_RNPR0_type *) 0xf0101e08u)	/* Result Node Pointer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RENP8          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP9          : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP10         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP11         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP12         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP13         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP14         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
		unsigned int RENP15         : 3;	/* Node Pointer for Result Register x */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_RNPR8_type;
#define ADC0_RNPR8	(*(__far ADC0_RNPR8_type *) 0xf010120cu)	/* Result Node Pointer Register 8 */
#define ADC1_RNPR8	(*(__far ADC0_RNPR8_type *) 0xf010160cu)	/* Result Node Pointer Register 8 */
#define ADC2_RNPR8	(*(__far ADC0_RNPR8_type *) 0xf0101a0cu)	/* Result Node Pointer Register 8 */
#define ADC3_RNPR8	(*(__far ADC0_RNPR8_type *) 0xf0101e0cu)	/* Result Node Pointer Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTSEL          : 3;	/* Input Selection for REQGT of Source x */
		unsigned int                : 1;
		unsigned int TMEN           : 1;	/* Timer Mode Enable of Source x */
		unsigned int                : 2;
		/* const */ unsigned int GTI            : 1;	/* Gating Input of Source x */
		unsigned int TRSEL          : 3;	/* Input Selection for REQTR of Source x */
		unsigned int                : 1;
		unsigned int FEN            : 1;	/* Falling Edge Enable of Source x */
		unsigned int REN            : 1;	/* Rising Edge Enable of Source x */
		unsigned int                : 1;
		/* const */ unsigned int TRI            : 1;	/* Trigger Input of Source x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_RSIR0_type;
#define ADC0_RSIR0	(*(__far ADC0_RSIR0_type *) 0xf0101010u)	/* Request Source 0 Input Register */
#define ADC0_RSIR1	(*(__far ADC0_RSIR0_type *) 0xf0101014u)	/* Request Source 1 Input Register */
#define ADC0_RSIR2	(*(__far ADC0_RSIR0_type *) 0xf0101018u)	/* Request Source 2 Input Register */
#define ADC0_RSIR3	(*(__far ADC0_RSIR0_type *) 0xf010101cu)	/* Request Source 3 Input Register */
#define ADC0_RSIR4	(*(__far ADC0_RSIR0_type *) 0xf0101020u)	/* Request Source 4 Input Register */
#define ADC1_RSIR0	(*(__far ADC0_RSIR0_type *) 0xf0101410u)	/* Request Source 0 Input Register */
#define ADC1_RSIR1	(*(__far ADC0_RSIR0_type *) 0xf0101414u)	/* Request Source 1 Input Register */
#define ADC1_RSIR2	(*(__far ADC0_RSIR0_type *) 0xf0101418u)	/* Request Source 2 Input Register */
#define ADC1_RSIR3	(*(__far ADC0_RSIR0_type *) 0xf010141cu)	/* Request Source 3 Input Register */
#define ADC1_RSIR4	(*(__far ADC0_RSIR0_type *) 0xf0101420u)	/* Request Source 4 Input Register */
#define ADC2_RSIR0	(*(__far ADC0_RSIR0_type *) 0xf0101810u)	/* Request Source 0 Input Register */
#define ADC2_RSIR1	(*(__far ADC0_RSIR0_type *) 0xf0101814u)	/* Request Source 1 Input Register */
#define ADC2_RSIR2	(*(__far ADC0_RSIR0_type *) 0xf0101818u)	/* Request Source 2 Input Register */
#define ADC2_RSIR3	(*(__far ADC0_RSIR0_type *) 0xf010181cu)	/* Request Source 3 Input Register */
#define ADC2_RSIR4	(*(__far ADC0_RSIR0_type *) 0xf0101820u)	/* Request Source 4 Input Register */
#define ADC3_RSIR0	(*(__far ADC0_RSIR0_type *) 0xf0101c10u)	/* Request Source 0 Input Register */
#define ADC3_RSIR1	(*(__far ADC0_RSIR0_type *) 0xf0101c14u)	/* Request Source 1 Input Register */
#define ADC3_RSIR2	(*(__far ADC0_RSIR0_type *) 0xf0101c18u)	/* Request Source 2 Input Register */
#define ADC3_RSIR3	(*(__far ADC0_RSIR0_type *) 0xf0101c1cu)	/* Request Source 3 Input Register */
#define ADC3_RSIR4	(*(__far ADC0_RSIR0_type *) 0xf0101c20u)	/* Request Source 4 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PRIO0          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM0           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO1          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM1           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO2          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM2           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO3          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM3           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_RSPR0_type;
#define ADC0_RSPR0	(*(__far ADC0_RSPR0_type *) 0xf0101040u)	/* Request Source Priority Register 0 */
#define ADC1_RSPR0	(*(__far ADC0_RSPR0_type *) 0xf0101440u)	/* Request Source Priority Register 0 */
#define ADC2_RSPR0	(*(__far ADC0_RSPR0_type *) 0xf0101840u)	/* Request Source Priority Register 0 */
#define ADC3_RSPR0	(*(__far ADC0_RSPR0_type *) 0xf0101c40u)	/* Request Source Priority Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PRIO4          : 2;	/* Priority of Request Source 4 */
		unsigned int                : 1;
		unsigned int CSM4           : 1;	/* Conversion Start Mode of Request Source 4 */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ADC0_RSPR4_type;
#define ADC0_RSPR4	(*(__far ADC0_RSPR4_type *) 0xf0101044u)	/* Request Source Priority Register 4 */
#define ADC1_RSPR4	(*(__far ADC0_RSPR4_type *) 0xf0101444u)	/* Request Source Priority Register 4 */
#define ADC2_RSPR4	(*(__far ADC0_RSPR4_type *) 0xf0101844u)	/* Request Source Priority Register 4 */
#define ADC3_RSPR4	(*(__far ADC0_RSPR4_type *) 0xf0101c44u)	/* Request Source Priority Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC0_type;
#define ADC0_SRC0	(*(__far ADC0_SRC0_type *) 0xf01013fcu)	/* ADC Service Request Control Register 0 */
#define ADC0_SRC1	(*(__far ADC0_SRC0_type *) 0xf01013f8u)	/* ADC Service Request Control Register 1 */
#define ADC0_SRC2	(*(__far ADC0_SRC0_type *) 0xf01013f4u)	/* ADC Service Request Control Register 2 */
#define ADC0_SRC3	(*(__far ADC0_SRC0_type *) 0xf01013f0u)	/* ADC Service Request Control Register 3 */
#define ADC0_SRC4	(*(__far ADC0_SRC0_type *) 0xf01013ecu)	/* ADC Service Request Control Register 4 */
#define ADC0_SRC5	(*(__far ADC0_SRC0_type *) 0xf01013e8u)	/* ADC Service Request Control Register 5 */
#define ADC0_SRC6	(*(__far ADC0_SRC0_type *) 0xf01013e4u)	/* ADC Service Request Control Register 6 */
#define ADC0_SRC7	(*(__far ADC0_SRC0_type *) 0xf01013e0u)	/* ADC Service Request Control Register 7 */
#define ADC0_SRC8	(*(__far ADC0_SRC0_type *) 0xf01013dcu)	/* ADC Service Request Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int STSEL          : 2;	/* Start Selection */
		unsigned int                : 2;
		unsigned int EVALR1         : 1;	/* Evaluate Ready Input R1 */
		unsigned int EVALR2         : 1;	/* Evaluate Ready Input R2 */
		unsigned int EVALR3         : 1;	/* Evaluate Ready Input R3 */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} ADC0_SYNCTR_type;
#define ADC0_SYNCTR	(*(__far ADC0_SYNCTR_type *) 0xf0101048u)	/* Synchronization Control Register */
#define ADC1_SYNCTR	(*(__far ADC0_SYNCTR_type *) 0xf0101448u)	/* Synchronization Control Register */
#define ADC2_SYNCTR	(*(__far ADC0_SYNCTR_type *) 0xf0101848u)	/* Synchronization Control Register */
#define ADC3_SYNCTR	(*(__far ADC0_SYNCTR_type *) 0xf0101c48u)	/* Synchronization Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VF0            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF1            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF2            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF3            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF4            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF5            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF6            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF7            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF8            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF9            : 1;	/* Valid Flag for Result Register x */
		unsigned int VF10           : 1;	/* Valid Flag for Result Register x */
		unsigned int VF11           : 1;	/* Valid Flag for Result Register x */
		unsigned int VF12           : 1;	/* Valid Flag for Result Register x */
		unsigned int VF13           : 1;	/* Valid Flag for Result Register x */
		unsigned int VF14           : 1;	/* Valid Flag for Result Register x */
		unsigned int VF15           : 1;	/* Valid Flag for Result Register x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_VFR_type;
#define ADC0_VFR	(*(__far ADC0_VFR_type *) 0xf0101200u)	/* Valid Flag Register */
#define ADC1_VFR	(*(__far ADC0_VFR_type *) 0xf0101600u)	/* Valid Flag Register */
#define ADC2_VFR	(*(__far ADC0_VFR_type *) 0xf0101a00u)	/* Valid Flag Register */
#define ADC3_VFR	(*(__far ADC0_VFR_type *) 0xf0101e00u)	/* Valid Flag Register */


/* FADC */
typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;	/* Amplifier Gain */
		unsigned int ENP            : 1;	/* Enable Positive Input */
		unsigned int ENN            : 1;	/* Enable Negative Input */
		unsigned int                : 4;
		unsigned int CALOFF_2_0_    : 3;	/* Calibrate Offset */
		unsigned int                : 1;
		unsigned int CALOFF3        : 1;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_ACR0_type;
#define FADC_ACR0	(*(__far FADC_ACR0_type *) 0xf0100430u)	/* Channel 0 Analog Control Register */
#define FADC_ACR1	(*(__far FADC_ACR0_type *) 0xf0100434u)	/* Channel 1 Analog Control Register */
#define FADC_ACR2	(*(__far FADC_ACR0_type *) 0xf0100438u)	/* Channel 2 Analog Control Register */
#define FADC_ACR3	(*(__far FADC_ACR0_type *) 0xf010043cu)	/* Channel 3 Analog Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALIAS0         : 2;	/* Alias of Channel 0 */
		unsigned int ALIAS1         : 2;	/* Alias of Channel 1 */
		unsigned int ALIAS2         : 2;	/* Alias of Channel 2 */
		unsigned int ALIAS3         : 2;	/* Alias of Channel 3 */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} FADC_ALR_type;
#define FADC_ALR	(*(__far FADC_ALR_type *) 0xf0100454u)	/* Alias Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;	/* Gating Selection */
		unsigned int TSEL           : 3;	/* Trigger Selection */
		unsigned int GM             : 2;	/* Gating Mode */
		unsigned int TM             : 2;	/* Trigger Mode */
		unsigned int CTM            : 2;	/* Channel Timer Mode */
		unsigned int CTF            : 3;	/* Channel Timer Frequency */
		unsigned int                : 1;
		unsigned int CTREL          : 8;	/* Channel Timer Reload Value */
		unsigned int                : 4;
		unsigned int INP            : 2;	/* Interrupt Node Pointer */
		unsigned int                : 1;
		unsigned int IEN            : 1;	/* Interrupt Enable */
	} B;
	int I;
	unsigned int U;

} FADC_CFGR0_type;
#define FADC_CFGR0	(*(__far FADC_CFGR0_type *) 0xf0100420u)	/* Channel 0 Configuration Register */
#define FADC_CFGR1	(*(__far FADC_CFGR0_type *) 0xf0100424u)	/* Channel 1 Configuration Register */
#define FADC_CFGR2	(*(__far FADC_CFGR0_type *) 0xf0100428u)	/* Channel 2 Configuration Register */
#define FADC_CFGR3	(*(__far FADC_CFGR0_type *) 0xf010042cu)	/* Channel 3 Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int SPEN           : 1;	/* Module Suspend Enable for OCDS */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int SBWE           : 1;	/* Module Suspend Bit Write Enable for OCDS */
		unsigned int FSOE           : 1;	/* Fast Switch Off Enable */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} FADC_CLC_type;
#define FADC_CLC	(*(__far FADC_CLC_type *) 0xf0100400u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CR             : 18;	/* Current Result */
		/* const */ unsigned int                : 6;
		/* const */ unsigned int AC             : 3;	/* Addition Count */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MAVS           : 2;	/* Moving Average State */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_CRR0_type;
#define FADC_CRR0	(*(__far FADC_CRR0_type *) 0xf0100464u)	/* Filter 0 Current Result Register */
#define FADC_CRR1	(*(__far FADC_CRR0_type *) 0xf0100484u)	/* Filter 1 Current Result Register */
#define FADC_CRR2	(*(__far FADC_CRR0_type *) 0xf01004a4u)	/* Filter 2 Current Result Register */
#define FADC_CRR3	(*(__far FADC_CRR0_type *) 0xf01004c4u)	/* Filter 3 Current Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRF0           : 1;	/* Conversion Request Flag */
		/* const */ unsigned int CRF1           : 1;	/* Conversion Request Flag */
		/* const */ unsigned int CRF2           : 1;	/* Conversion Request Flag */
		/* const */ unsigned int CRF3           : 1;	/* Conversion Request Flag */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int BSY0           : 1;	/* Busy Flag */
		/* const */ unsigned int BSY1           : 1;	/* Busy Flag */
		/* const */ unsigned int BSY2           : 1;	/* Busy Flag */
		/* const */ unsigned int BSY3           : 1;	/* Busy Flag */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int IRQ0           : 1;	/* Interrupt Request Flag */
		/* const */ unsigned int IRQ1           : 1;	/* Interrupt Request Flag */
		/* const */ unsigned int IRQ2           : 1;	/* Interrupt Request Flag */
		/* const */ unsigned int IRQ3           : 1;	/* Interrupt Request Flag */
		/* const */ unsigned int IRQF0          : 1;	/* Interrupt Request Flag for Filter n */
		/* const */ unsigned int IRQF1          : 1;	/* Interrupt Request Flag for Filter n */
		/* const */ unsigned int IRQF2          : 1;	/* Interrupt Request Flag for Filter n */
		/* const */ unsigned int IRQF3          : 1;	/* Interrupt Request Flag for Filter n */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} FADC_CRSR_type;
#define FADC_CRSR	(*(__far FADC_CRSR_type *) 0xf0100410u)	/* Conversion Request Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDL           : 3;	/* Addition Length */
		unsigned int                : 1;
		unsigned int MAVL           : 2;	/* Moving Average Length */
		unsigned int                : 2;
		unsigned int INSEL          : 3;	/* Input Selection */
		unsigned int                : 1;
		unsigned int INP            : 2;	/* Interrupt Node Pointer */
		unsigned int                : 1;
		unsigned int IEN            : 1;	/* Interrupt Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_FCR0_type;
#define FADC_FCR0	(*(__far FADC_FCR0_type *) 0xf0100460u)	/* Filter 0 Control Register */
#define FADC_FCR1	(*(__far FADC_FCR0_type *) 0xf0100480u)	/* Filter 1 Control Register */
#define FADC_FCR2	(*(__far FADC_FCR0_type *) 0xf01004a0u)	/* Filter 2 Control Register */
#define FADC_FCR3	(*(__far FADC_FCR0_type *) 0xf01004c0u)	/* Filter 3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int FDIS           : 1;	/* Freeze Disable */
		unsigned int SM             : 1;	/* Suspend Mode */
		unsigned int SC             : 2;	/* Suspend Control */
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Mode Acknowledge */
		/* const */ unsigned int SUSREQ         : 1;	/* Suspend Mode Request */
		unsigned int ENHW           : 1;	/* Enable Hardware Clock Control */
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} FADC_FDR_type;
#define FADC_FDR	(*(__far FADC_FDR_type *) 0xf010040cu)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCRF0          : 1;	/* Clear Conversion Request Flag */
		unsigned int RCRF1          : 1;	/* Clear Conversion Request Flag */
		unsigned int RCRF2          : 1;	/* Clear Conversion Request Flag */
		unsigned int RCRF3          : 1;	/* Clear Conversion Request Flag */
		unsigned int                : 4;
		unsigned int SCRF0          : 1;	/* Set Conversion Request Flag */
		unsigned int SCRF1          : 1;	/* Set Conversion Request Flag */
		unsigned int SCRF2          : 1;	/* Set Conversion Request Flag */
		unsigned int SCRF3          : 1;	/* Set Conversion Request Flag */
		unsigned int                : 4;
		unsigned int RIRQ0          : 1;	/* Clear Interrupt Request Flag */
		unsigned int RIRQ1          : 1;	/* Clear Interrupt Request Flag */
		unsigned int RIRQ2          : 1;	/* Clear Interrupt Request Flag */
		unsigned int RIRQ3          : 1;	/* Clear Interrupt Request Flag */
		unsigned int RIRQF0         : 1;	/* Clear Interrupt Request Flag for Filter n */
		unsigned int RIRQF1         : 1;	/* Clear Interrupt Request Flag for Filter n */
		unsigned int RIRQF2         : 1;	/* Clear Interrupt Request Flag for Filter n */
		unsigned int RIRQF3         : 1;	/* Clear Interrupt Request Flag for Filter n */
		unsigned int SIRQ0          : 1;	/* Set Interrupt Request Flag */
		unsigned int SIRQ1          : 1;	/* Set Interrupt Request Flag */
		unsigned int SIRQ2          : 1;	/* Set Interrupt Request Flag */
		unsigned int SIRQ3          : 1;	/* Set Interrupt Request Flag */
		unsigned int SIRQF0         : 1;	/* Set Interrupt Request Flag for Filter n */
		unsigned int SIRQF1         : 1;	/* Set Interrupt Request Flag for Filter n */
		unsigned int SIRQF2         : 1;	/* Set Interrupt Request Flag for Filter n */
		unsigned int SIRQF3         : 1;	/* Set Interrupt Request Flag for Filter n */
	} B;
	int I;
	unsigned int U;

} FADC_FMR_type;
#define FADC_FMR	(*(__far FADC_FMR_type *) 0xf0100414u)	/* Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 15;	/* Final Result */
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_FRR0_type;
#define FADC_FRR0	(*(__far FADC_FRR0_type *) 0xf0100474u)	/* Filter 0 Final Result Register */
#define FADC_FRR2	(*(__far FADC_FRR0_type *) 0xf01004b4u)	/* Filter 2 Final Result Register */
#define FADC_SFRR1	(*(__far FADC_FRR0_type *) 0xf0100498u)	/* Filter 1 Shifted Final Result Register */
#define FADC_SFRR3	(*(__far FADC_FRR0_type *) 0xf01004d8u)	/* Filter 3 Shifted Final Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 20;	/* Final Result */
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} FADC_FRR1_type;
#define FADC_FRR1	(*(__far FADC_FRR1_type *) 0xf0100494u)	/* Filter 1 Final Result Register */
#define FADC_FRR3	(*(__far FADC_FRR1_type *) 0xf01004d4u)	/* Filter 3 Final Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCT0           : 1;	/* Reload Channel Timer */
		unsigned int RCT1           : 1;	/* Reload Channel Timer */
		unsigned int RCT2           : 1;	/* Reload Channel Timer */
		unsigned int RCT3           : 1;	/* Reload Channel Timer */
		unsigned int                : 4;
		unsigned int RCD            : 1;	/* Reset Common Divider */
		unsigned int RSTF0          : 1;	/* Reset Filter n */
		unsigned int RSTF1          : 1;	/* Reset Filter n */
		unsigned int RSTF2          : 1;	/* Reset Filter n */
		unsigned int RSTF3          : 1;	/* Reset Filter n */
		unsigned int                : 3;
		unsigned int CRPRIO         : 2;	/* Conversion Request Priority */
		unsigned int DPAEN          : 1;	/* Dynamic Priority Assignment Enable */
		unsigned int RESWEN         : 1;	/* Result Write Enable */
		unsigned int MUXTM          : 1;	/* Multiplexer Test Mode */
		unsigned int ANON           : 1;	/* Analog Part ON */
		unsigned int                : 2;
		unsigned int CALMODE        : 2;	/* Calibration Mode */
		unsigned int CALCH          : 2;	/* Calibration Channel */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} FADC_GCR_type;
#define FADC_GCR	(*(__far FADC_GCR_type *) 0xf010041cu)	/* Global Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} FADC_ID_type;
#define FADC_ID	(*(__far FADC_ID_type *) 0xf0100408u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;	/* Intermediate Result */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR10_type;
#define FADC_IRR10	(*(__far FADC_IRR10_type *) 0xf0100468u)	/* Filter 0 Intermediate Result Register 1 */
#define FADC_IRR12	(*(__far FADC_IRR10_type *) 0xf01004a8u)	/* Filter 2 Intermediate Result Register 1 */
#define FADC_IRR20	(*(__far FADC_IRR10_type *) 0xf010046cu)	/* Filter 0 Intermediate Result Register 2 */
#define FADC_IRR22	(*(__far FADC_IRR10_type *) 0xf01004acu)	/* Filter 2 Intermediate Result Register 2 */
#define FADC_IRR30	(*(__far FADC_IRR10_type *) 0xf0100470u)	/* Filter 0 Intermediate Result Register 3 */
#define FADC_IRR32	(*(__far FADC_IRR10_type *) 0xf01004b0u)	/* Filter 2 Intermediate Result Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 18;	/* Intermediate Result */
		/* const */ unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} FADC_IRR11_type;
#define FADC_IRR11	(*(__far FADC_IRR11_type *) 0xf0100488u)	/* Filter 1 Intermediate Result Register 1 */
#define FADC_IRR13	(*(__far FADC_IRR11_type *) 0xf01004c8u)	/* Filter 3 Intermediate Result Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int EN01           : 1;	/* Enable Neighbor Channel Trigger 01 */
		unsigned int EN02           : 1;	/* Enable Neighbor Channel Trigger 02 */
		unsigned int EN03           : 1;	/* Enable Neighbor Channel Trigger 03 */
		unsigned int                : 4;
		unsigned int EN10           : 1;	/* Enable Neighbor Channel Trigger 10 */
		unsigned int                : 1;
		unsigned int EN12           : 1;	/* Enable Neighbor Channel Trigger 12 */
		unsigned int EN13           : 1;	/* Enable Neighbor Channel Trigger 13 */
		unsigned int                : 4;
		unsigned int EN20           : 1;	/* Enable Neighbor Channel Trigger 20 */
		unsigned int EN21           : 1;	/* Enable Neighbor Channel Trigger 21 */
		unsigned int                : 1;
		unsigned int EN23           : 1;	/* Enable Neighbor Channel Trigger 23 */
		unsigned int                : 4;
		unsigned int EN30           : 1;	/* Enable Neighbor Channel Trigger 30 */
		unsigned int EN31           : 1;	/* Enable Neighbor Channel Trigger 31 */
		unsigned int EN32           : 1;	/* Enable Neighbor Channel Trigger 32 */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} FADC_NCTR_type;
#define FADC_NCTR	(*(__far FADC_NCTR_type *) 0xf0100418u)	/* Neighbor Channel Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;	/* AD Conversion Result */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH0_type;
#define FADC_RCH0	(*(__far FADC_RCH0_type *) 0xf0100440u)	/* Channel 0 Conversion Result Register */
#define FADC_RCH1	(*(__far FADC_RCH0_type *) 0xf0100444u)	/* Channel 1 Conversion Result Register */
#define FADC_RCH2	(*(__far FADC_RCH0_type *) 0xf0100448u)	/* Channel 2 Conversion Result Register */
#define FADC_RCH3	(*(__far FADC_RCH0_type *) 0xf010044cu)	/* Channel 3 Conversion Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 1;
		unsigned int SRE            : 1;	/* Service Request Enable */
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC0_type;
#define FADC_SRC0	(*(__far FADC_SRC0_type *) 0xf01004fcu)	/* Service Request Control Register 0 */
#define FADC_SRC1	(*(__far FADC_SRC0_type *) 0xf01004f8u)	/* Service Request Control Register 1 */
#define FADC_SRC2	(*(__far FADC_SRC0_type *) 0xf01004f4u)	/* Service Request Control Register 2 */
#define FADC_SRC3	(*(__far FADC_SRC0_type *) 0xf01004f0u)	/* Service Request Control Register 3 */

#endif /*_REGTC1798_H*/
