# Model-Order-Reduction-project
Done as a part to understand the basics of 
- Model Order Reduction
- VHDL Programming
- Ansys Simplorer
- Krylov Subspaces
