<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: STM32F105/F107 HAL Support</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_m32_f10_x___c_l___h_a_l.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM32F105/F107 HAL Support<div class="ingroups"><a class="el" href="group___i_o.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html">Normal Drivers</a> &raquo; <a class="el" href="group___h_a_l.html">HAL Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32F105/F107 HAL Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m32_f10_x___c_l___h_a_l.png" border="0" alt="" usemap="#group______s__t__m32__f10__x______c__l______h__a__l"/>
<map name="group______s__t__m32__f10__x______c__l______h__a__l" id="group______s__t__m32__f10__x______c__l______h__a__l">
<area shape="rect" id="node1" href="group___h_a_l.html" title="Hardware Abstraction Layer. " alt="" coords="5,11,80,35"/>
</map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>HAL support for STM32 Connectivity Line sub-family. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabe357dc1cc4aff468d92788aa7ce64f1">STM32_ACTIVATE_PLL1</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 activation flag.  <a href="#gabe357dc1cc4aff468d92788aa7ce64f1">More...</a><br /></td></tr>
<tr class="separator:gabe357dc1cc4aff468d92788aa7ce64f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a0a2507c3d69b441a376c261ec55e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab0a0a2507c3d69b441a376c261ec55e0">STM32_ACTIVATE_PLL2</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab0a0a2507c3d69b441a376c261ec55e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 activation flag.  <a href="#gab0a0a2507c3d69b441a376c261ec55e0">More...</a><br /></td></tr>
<tr class="separator:gab0a0a2507c3d69b441a376c261ec55e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65ca2293408dc038c583a968921b182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab65ca2293408dc038c583a968921b182">STM32_ACTIVATE_PLL3</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gab65ca2293408dc038c583a968921b182"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 activation flag.  <a href="#gab65ca2293408dc038c583a968921b182">More...</a><br /></td></tr>
<tr class="separator:gab65ca2293408dc038c583a968921b182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cd0a9d4caf6456edd91d03068d2c1a6">STM32_PREDIV1</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a> - 1) &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 field.  <a href="#ga3cd0a9d4caf6456edd91d03068d2c1a6">More...</a><br /></td></tr>
<tr class="separator:ga3cd0a9d4caf6456edd91d03068d2c1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeffe5c986a74375f482ec77d2492865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadeffe5c986a74375f482ec77d2492865">STM32_PREDIV2</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a> - 1) &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadeffe5c986a74375f482ec77d2492865"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV2 field.  <a href="#gadeffe5c986a74375f482ec77d2492865">More...</a><br /></td></tr>
<tr class="separator:gadeffe5c986a74375f482ec77d2492865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field.  <a href="#ga9889ca83d58a738f5758b4c300433f2a">More...</a><br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga10d77f6e8d390a8a80ce68bfba91bf18">STM32_PLL2MUL</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a> - 2) &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2MUL field.  <a href="#ga10d77f6e8d390a8a80ce68bfba91bf18">More...</a><br /></td></tr>
<tr class="separator:ga10d77f6e8d390a8a80ce68bfba91bf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga426a0ac61de9c955d6f1c6f74d01e821">STM32_PLL3MUL</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a> - 2) &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3MUL field.  <a href="#ga426a0ac61de9c955d6f1c6f74d01e821">More...</a><br /></td></tr>
<tr class="separator:ga426a0ac61de9c955d6f1c6f74d01e821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15492b9d08df4e93f8ce887edd47cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td></tr>
<tr class="memdesc:gae15492b9d08df4e93f8ce887edd47cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 input frequency.  <a href="#gae15492b9d08df4e93f8ce887edd47cfb">More...</a><br /></td></tr>
<tr class="separator:gae15492b9d08df4e93f8ce887edd47cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b9244074aa701666ee2062231c300d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga42b9244074aa701666ee2062231c300d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 output clock frequency.  <a href="#ga42b9244074aa701666ee2062231c300d">More...</a><br /></td></tr>
<tr class="separator:ga42b9244074aa701666ee2062231c300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a7efe4ad627dfce26e9f11094bc8ff7">STM32_PLL2VCO</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a> * 2)</td></tr>
<tr class="memdesc:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 VCO clock frequency.  <a href="#ga2a7efe4ad627dfce26e9f11094bc8ff7">More...</a><br /></td></tr>
<tr class="separator:ga2a7efe4ad627dfce26e9f11094bc8ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96b3ba07d6cad557a2e21350e8806e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad96b3ba07d6cad557a2e21350e8806e3">STM32_PLL3CLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td></tr>
<tr class="memdesc:gad96b3ba07d6cad557a2e21350e8806e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 input frequency.  <a href="#gad96b3ba07d6cad557a2e21350e8806e3">More...</a><br /></td></tr>
<tr class="separator:gad96b3ba07d6cad557a2e21350e8806e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3d34ad3c2631c7cae738076ed656a7ed">STM32_PLL3CLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad96b3ba07d6cad557a2e21350e8806e3">STM32_PLL3CLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 output clock frequency.  <a href="#ga3d34ad3c2631c7cae738076ed656a7ed">More...</a><br /></td></tr>
<tr class="separator:ga3d34ad3c2631c7cae738076ed656a7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacc49b2fb7f6718ad771dd1d14d7a6b70">STM32_PLL3VCO</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3d34ad3c2631c7cae738076ed656a7ed">STM32_PLL3CLKOUT</a> * 2)</td></tr>
<tr class="memdesc:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 VCO clock frequency.  <a href="#gacc49b2fb7f6718ad771dd1d14d7a6b70">More...</a><br /></td></tr>
<tr class="separator:gacc49b2fb7f6718ad771dd1d14d7a6b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b992d7cf08100f320f3806b38063fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a>&#160;&#160;&#160;STM32_HSECLK</td></tr>
<tr class="memdesc:ga84b992d7cf08100f320f3806b38063fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 input frequency.  <a href="#ga84b992d7cf08100f320f3806b38063fd">More...</a><br /></td></tr>
<tr class="separator:ga84b992d7cf08100f320f3806b38063fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a> / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL input clock frequency.  <a href="#ga0b32be6543b6d55b0505288f268ddbe1">More...</a><br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">More...</a><br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2)</td></tr>
<tr class="memdesc:gad537b9f020ad589c5a1b78f27316f8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL VCO clock frequency.  <a href="#gad537b9f020ad589c5a1b78f27316f8ef">More...</a><br /></td></tr>
<tr class="separator:gad537b9f020ad589c5a1b78f27316f8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source.  <a href="#ga81594f71c9bc1c1fde4e5207e5133777">More...</a><br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency.  <a href="#ga918128f20df10ac68bd73605007bccf1">More...</a><br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency.  <a href="#ga79d8b0164de9c4437da78024b0ed94cb">More...</a><br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency.  <a href="#ga2a19a811dd0dadfed94695a579997cec">More...</a><br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock.  <a href="#ga0fe3df90a74776d29cc824a0e24069b5">More...</a><br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 2)</td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency.  <a href="#ga62f559490a97de4746d6963d946e1e37">More...</a><br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae4a3ddcc3d146eb226f1d5620510f6f1">STM32_OTGFSCLK</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / 3)</td></tr>
<tr class="memdesc:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG frequency.  <a href="#gae4a3ddcc3d146eb226f1d5620510f6f1">More...</a><br /></td></tr>
<tr class="separator:gae4a3ddcc3d146eb226f1d5620510f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7 clock.  <a href="#ga8d53f5e948e73dc86013349c17f742f3">More...</a><br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8 clock.  <a href="#gacacec831f4aa8037c710ab56c7a73686">More...</a><br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings.  <a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">More...</a><br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga02f17caf30dfa4407aea5729fb07f1f4">STM32_PLL1IN_MAX</a>&#160;&#160;&#160;12000000</td></tr>
<tr class="memdesc:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga02f17caf30dfa4407aea5729fb07f1f4">More...</a><br /></td></tr>
<tr class="separator:ga02f17caf30dfa4407aea5729fb07f1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0e2c6e0c56ae88bd8754610b3033addf">STM32_PLL1IN_MIN</a>&#160;&#160;&#160;3000000</td></tr>
<tr class="memdesc:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL1 input clock frequency.  <a href="#ga0e2c6e0c56ae88bd8754610b3033addf">More...</a><br /></td></tr>
<tr class="separator:ga0e2c6e0c56ae88bd8754610b3033addf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b137b66e43f7329bcb1d90b714f0343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga1b137b66e43f7329bcb1d90b714f0343">STM32_PLL23IN_MAX</a>&#160;&#160;&#160;5000000</td></tr>
<tr class="memdesc:ga1b137b66e43f7329bcb1d90b714f0343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 input clock frequency.  <a href="#ga1b137b66e43f7329bcb1d90b714f0343">More...</a><br /></td></tr>
<tr class="separator:ga1b137b66e43f7329bcb1d90b714f0343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3425a4f74febbdd503482cc13d75e1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3425a4f74febbdd503482cc13d75e1fe">STM32_PLL23IN_MIN</a>&#160;&#160;&#160;3000000</td></tr>
<tr class="memdesc:ga3425a4f74febbdd503482cc13d75e1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL2 and PLL3 input clock frequency.  <a href="#ga3425a4f74febbdd503482cc13d75e1fe">More...</a><br /></td></tr>
<tr class="separator:ga3425a4f74febbdd503482cc13d75e1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8394cc0fe3fb73d9f3699d78ca693127">STM32_PLL1VCO_MAX</a>&#160;&#160;&#160;144000000</td></tr>
<tr class="memdesc:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL1 VCO clock frequency.  <a href="#ga8394cc0fe3fb73d9f3699d78ca693127">More...</a><br /></td></tr>
<tr class="separator:ga8394cc0fe3fb73d9f3699d78ca693127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga30b5c3ef1ad493f6da6155faa0a694bf">STM32_PLL1VCO_MIN</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL1 VCO clock frequency.  <a href="#ga30b5c3ef1ad493f6da6155faa0a694bf">More...</a><br /></td></tr>
<tr class="separator:ga30b5c3ef1ad493f6da6155faa0a694bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d548d7d5af291e6ebff071612936d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2d548d7d5af291e6ebff071612936d59">STM32_PLL23VCO_MAX</a>&#160;&#160;&#160;148000000</td></tr>
<tr class="memdesc:ga2d548d7d5af291e6ebff071612936d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL2 and PLL3 VCO clock frequency.  <a href="#ga2d548d7d5af291e6ebff071612936d59">More...</a><br /></td></tr>
<tr class="separator:ga2d548d7d5af291e6ebff071612936d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962065d0830db3c619daecd728fa853f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga962065d0830db3c619daecd728fa853f">STM32_PLL23VCO_MIN</a>&#160;&#160;&#160;80000000</td></tr>
<tr class="memdesc:ga962065d0830db3c619daecd728fa853f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL2 and PLL3 VCO clock frequency.  <a href="#ga962065d0830db3c619daecd728fa853f">More...</a><br /></td></tr>
<tr class="separator:ga962065d0830db3c619daecd728fa853f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency.  <a href="#ga65bc862d854e0ebe1b8dc0426fa37351">More...</a><br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaeb9446aadd865bf77b99f686b2cc1e57">STM32_SPII2S_MAX</a>&#160;&#160;&#160;18000000</td></tr>
<tr class="memdesc:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI/I2S clock frequency.  <a href="#gaeb9446aadd865bf77b99f686b2cc1e57">More...</a><br /></td></tr>
<tr class="separator:gaeb9446aadd865bf77b99f686b2cc1e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628210302793a5ffdd7a92515c2d3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 14)</td></tr>
<tr class="separator:gad628210302793a5ffdd7a92515c2d3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4296ec001b1f54da48a503c68af27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="separator:gacc4296ec001b1f54da48a503c68af27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a499ebef58406ab8a3fbd22ff76938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga92a499ebef58406ab8a3fbd22ff76938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f9922a2c51301f69ea204b69462bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga69f9922a2c51301f69ea204b69462bad">STM32_OTGFSPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga69f9922a2c51301f69ea204b69462bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920fca24655662d92ce59f276b202935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga920fca24655662d92ce59f276b202935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f5bcb7dd5ed78877e913c11f81ef68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga39f5bcb7dd5ed78877e913c11f81ef68">STM32_MCOSEL_PLL2</a>&#160;&#160;&#160;(8 &lt;&lt; 24)</td></tr>
<tr class="separator:ga39f5bcb7dd5ed78877e913c11f81ef68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369541df8c5bdce51c6fb50965806886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga369541df8c5bdce51c6fb50965806886">STM32_MCOSEL_PLL3DIV2</a>&#160;&#160;&#160;(9 &lt;&lt; 24)</td></tr>
<tr class="separator:ga369541df8c5bdce51c6fb50965806886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208e4256525a05d1aea2db529abe2498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga208e4256525a05d1aea2db529abe2498">STM32_MCOSEL_XT1</a>&#160;&#160;&#160;(10 &lt;&lt; 24)</td></tr>
<tr class="separator:ga208e4256525a05d1aea2db529abe2498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553a4055e917d0aa9dfd4f5949fc8f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga553a4055e917d0aa9dfd4f5949fc8f82">STM32_MCOSEL_PLL3</a>&#160;&#160;&#160;(11 &lt;&lt; 24)</td></tr>
<tr class="separator:ga553a4055e917d0aa9dfd4f5949fc8f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR2 register bits definitions</h2></td></tr>
<tr class="memitem:gab980c2814dda4c3f03e4d4ac18e339c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gab980c2814dda4c3f03e4d4ac18e339c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495a1e77396146b55b5f311b9d33316f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga495a1e77396146b55b5f311b9d33316f">STM32_PREDIV1SRC_PLL2</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga495a1e77396146b55b5f311b9d33316f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLL.  <a href="#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0895fa37888c0446d8caf0121e172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad5d0895fa37888c0446d8caf0121e172">STM32_PREDIV1SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a></td></tr>
<tr class="memdesc:gad5d0895fa37888c0446d8caf0121e172"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 clock source.  <a href="#gad5d0895fa37888c0446d8caf0121e172">More...</a><br /></td></tr>
<tr class="separator:gad5d0895fa37888c0446d8caf0121e172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698d65e5cf1da8551890221a2189bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga698d65e5cf1da8551890221a2189bc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV1 division factor.  <a href="#ga698d65e5cf1da8551890221a2189bc88">More...</a><br /></td></tr>
<tr class="separator:ga698d65e5cf1da8551890221a2189bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL multiplier value.  <a href="#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREDIV2 division factor.  <a href="#ga8cfdffd3cdc62840504ae644898f3b7f">More...</a><br /></td></tr>
<tr class="separator:ga8cfdffd3cdc62840504ae644898f3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa203a24b063db3b89deefe370fcca6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaa203a24b063db3b89deefe370fcca6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 multiplier value.  <a href="#gaa203a24b063db3b89deefe370fcca6c9">More...</a><br /></td></tr>
<tr class="separator:gaa203a24b063db3b89deefe370fcca6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e4ff65179ddd52641c366865b6cfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga46e4ff65179ddd52641c366865b6cfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL3 multiplier value.  <a href="#ga46e4ff65179ddd52641c366865b6cfa6">More...</a><br /></td></tr>
<tr class="separator:ga46e4ff65179ddd52641c366865b6cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value.  <a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">More...</a><br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value.  <a href="#ga3670f3886d02bb3010016bbf0db0db83">More...</a><br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value.  <a href="#ga671b452f988ee9b64e128fad72f656e6">More...</a><br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga058a7d28f23efd7112a32b9a9dbbd77e">STM32_OTG_CLOCK_REQUIRED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting.  <a href="#ga058a7d28f23efd7112a32b9a9dbbd77e">More...</a><br /></td></tr>
<tr class="separator:ga058a7d28f23efd7112a32b9a9dbbd77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e873b386b47317db4468cb733f7460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga24e873b386b47317db4468cb733f7460">STM32_OTGFSPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a></td></tr>
<tr class="memdesc:ga24e873b386b47317db4468cb733f7460"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG prescaler initialization.  <a href="#ga24e873b386b47317db4468cb733f7460">More...</a><br /></td></tr>
<tr class="separator:ga24e873b386b47317db4468cb733f7460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23dcd02c7a3e918f3b577d728941d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad23dcd02c7a3e918f3b577d728941d82">STM32_I2S_CLOCK_REQUIRED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gad23dcd02c7a3e918f3b577d728941d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated I2S clock setting.  <a href="#gad23dcd02c7a3e918f3b577d728941d82">More...</a><br /></td></tr>
<tr class="separator:gad23dcd02c7a3e918f3b577d728941d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting.  <a href="#gab395c2abfb2e6fd501ce4529bf09a05f">More...</a><br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source.  <a href="#ga945eb1f70822303bd0191ef633e5eaca">More...</a><br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum system clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00046">46</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f81c871091f06bf48c8f114f6263858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00051">51</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00056">56</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a027752339c87b502e7638a7493f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00061">61</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00066">66</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02f17caf30dfa4407aea5729fb07f1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL1IN_MAX&#160;&#160;&#160;12000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00071">71</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e2c6e0c56ae88bd8754610b3033addf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL1IN_MIN&#160;&#160;&#160;3000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL1 input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00076">76</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b137b66e43f7329bcb1d90b714f0343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL23IN_MAX&#160;&#160;&#160;5000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL1 input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00081">81</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3425a4f74febbdd503482cc13d75e1fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL23IN_MIN&#160;&#160;&#160;3000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL2 and PLL3 input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00086">86</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8394cc0fe3fb73d9f3699d78ca693127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL1VCO_MAX&#160;&#160;&#160;144000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL1 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00091">91</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30b5c3ef1ad493f6da6155faa0a694bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL1VCO_MIN&#160;&#160;&#160;36000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL1 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00096">96</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d548d7d5af291e6ebff071612936d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL23VCO_MAX&#160;&#160;&#160;148000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL2 and PLL3 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00101">101</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga962065d0830db3c619daecd728fa853f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL23VCO_MIN&#160;&#160;&#160;80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL2 and PLL3 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00106">106</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;36000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00111">111</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00116">116</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK_MAX&#160;&#160;&#160;14000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum ADC clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00121">121</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb9446aadd865bf77b99f686b2cc1e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPII2S_MAX&#160;&#160;&#160;18000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum SPI/I2S clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00126">126</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a49bf4388f3acf15661252b3bb7547b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00133">133</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b581bd1ff4fd48fc8c5f093ca776ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00134">134</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bc74f08245bf796555d33a86afd9fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_PLL&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is PLL. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00135">135</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf2bcd341b2140b7a82ff24b92f6af68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00137">137</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dfcd5149eb88f1681b4defc77f4d8b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV2&#160;&#160;&#160;(8 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00138">138</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb5f7cce4d1b6646f7e48d2784aade1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV4&#160;&#160;&#160;(9 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00139">139</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6b23363a848239b048cde5b565e2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV8&#160;&#160;&#160;(10 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00140">140</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab6772439c76981e1c1d23bf97ec3910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV16&#160;&#160;&#160;(11 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00141">141</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga152f3c2eabcc96019194c85bb2f7f2af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV64&#160;&#160;&#160;(12 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00142">142</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ea1e82317d266fa344d6787f485e991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV128&#160;&#160;&#160;(13 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00143">143</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7099ae3ddeb74537f4a34f1e36730dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV256&#160;&#160;&#160;(14 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00144">144</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac6d223ccd51614bd3c8f354b16e4671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV512&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00145">145</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9ece8fc206039d5723f8016adb789d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV1&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00147">147</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae205bae3cec6b45723d687bc2b7a4e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV2&#160;&#160;&#160;(4 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00148">148</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b34bc52ebebd209fffb01002b2bc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV4&#160;&#160;&#160;(5 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00149">149</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7b100956dae0246dd9faa0a54010b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV8&#160;&#160;&#160;(6 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00150">150</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga750b0ba24dbebb1fac1a3b2330666350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV16&#160;&#160;&#160;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00151">151</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9883bc736b03534d09789f13a6026c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV1&#160;&#160;&#160;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00153">153</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55e0199e60c0551b8fae6b8eb49d6364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV2&#160;&#160;&#160;(4 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00154">154</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85c01042fcee21da997473f4f42ba78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV4&#160;&#160;&#160;(5 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00155">155</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0db040c759cc09cee6261301a952d862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV8&#160;&#160;&#160;(6 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00156">156</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf986782e091335aeaf0235635d20353d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV16&#160;&#160;&#160;(7 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00157">157</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedf6c315cac4eed84eefb906f11909d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV2&#160;&#160;&#160;(0 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00159">159</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac85f817c97ee65cef48408aae15a4275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV4&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00160">160</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad628210302793a5ffdd7a92515c2d3a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV6&#160;&#160;&#160;(2 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 6. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00161">161</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc4296ec001b1f54da48a503c68af27a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV8&#160;&#160;&#160;(3 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00162">162</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8438d5c9b3c6bfd0346e1026b8055fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSI&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00164">164</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92a499ebef58406ab8a3fbd22ff76938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_PREDIV1&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is PREDIV1. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00165">165</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69f9922a2c51301f69ea204b69462bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSPRE_DIV2&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK*2 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00169">169</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga920fca24655662d92ce59f276b202935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSPRE_DIV3&#160;&#160;&#160;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK*2 divided by 3. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00170">170</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4186f9dd06719734d79ffe0f153b7650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00172">172</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71174f23b983106024aff472715ca05a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_SYSCLK&#160;&#160;&#160;(4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00173">173</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43bbd417ae1c7f675695ef58354efd42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSI&#160;&#160;&#160;(5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00174">174</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7795741bb26f4cae45b88420a7be9d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSE&#160;&#160;&#160;(6 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00175">175</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga748f9b5a526eba086275563808846abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLLDIV2&#160;&#160;&#160;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL/2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00176">176</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39f5bcb7dd5ed78877e913c11f81ef68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLL2&#160;&#160;&#160;(8 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00177">177</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga369541df8c5bdce51c6fb50965806886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLL3DIV2&#160;&#160;&#160;(9 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL3/2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00178">178</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga208e4256525a05d1aea2db529abe2498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_XT1&#160;&#160;&#160;(10 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XT1 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00179">179</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga553a4055e917d0aa9dfd4f5949fc8f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLL3&#160;&#160;&#160;(11 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL3 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00180">180</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd2e1233f00f5b0b087ae661e7bc60c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock source mask. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00187">187</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ab9353b28c9eb66d0713d0d29170550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00188">188</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacebd50151baf59de1d9185874b85b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00189">189</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5132550f1ca29b308396261787a3700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00190">190</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab364b1de8f49e6c04ae8b7a90360c7e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_HSEDIV&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divided by 128 used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00191">191</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab980c2814dda4c3f03e4d4ac18e339c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC_HSE&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV1 source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00200">200</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga495a1e77396146b55b5f311b9d33316f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC_PLL2&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV1 source is PLL2. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00201">201</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00218">218</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga811cfbd049f0ab00976def9593849d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga92a499ebef58406ab8a3fbd22ff76938">STM32_PLLSRC_PREDIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock source for the PLL. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00227">227</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad5d0895fa37888c0446d8caf0121e172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1SRC&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab980c2814dda4c3f03e4d4ac18e339c8">STM32_PREDIV1SRC_HSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV1 clock source. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00236">236</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga698d65e5cf1da8551890221a2189bc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV1 division factor. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed range is 1...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00246">246</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0015fc8f73017358a7025ba57a265a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed range is 4...9. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00256">256</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cfdffd3cdc62840504ae644898f3b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV2_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV2 division factor. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed range is 1...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00266">266</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa203a24b063db3b89deefe370fcca6c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2MUL_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2 multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00275">275</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46e4ff65179ddd52641c366865b6cfa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3MUL_VALUE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3 multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 50MHz clock from a 25MHz crystal. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00284">284</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 25MHz crystal using both PLL and PLL2. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00293">293</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00300">300</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3670f3886d02bb3010016bbf0db0db83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00307">307</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga671b452f988ee9b64e128fad72f656e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00314">314</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga058a7d28f23efd7112a32b9a9dbbd77e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTG_CLOCK_REQUIRED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB clock setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00321">321</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24e873b386b47317db4468cb733f7460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga920fca24655662d92ce59f276b202935">STM32_OTGFSPRE_DIV3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTG prescaler initialization. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00328">328</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gad23dcd02c7a3e918f3b577d728941d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_CLOCK_REQUIRED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dedicated I2S clock setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00335">335</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO pin setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00342">342</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga945eb1f70822303bd0191ef633e5eaca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock source. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00349">349</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe357dc1cc4aff468d92788aa7ce64f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL1&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL1 activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00464">464</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0a0a2507c3d69b441a376c261ec55e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL2&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2 activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00475">475</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab65ca2293408dc038c583a968921b182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL3&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3 activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00488">488</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cd0a9d4caf6456edd91d03068d2c1a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a> - 1) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV1 field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00498">498</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gadeffe5c986a74375f482ec77d2492865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV2&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a> - 1) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV2 field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00508">508</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9889ca83d58a738f5758b4c300433f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLMUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00518">518</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10d77f6e8d390a8a80ce68bfba91bf18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2MUL&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a> - 2) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2MUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00528">528</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga426a0ac61de9c955d6f1c6f74d01e821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3MUL&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a> - 2) &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3MUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00542">542</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gae15492b9d08df4e93f8ce887edd47cfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2CLKIN&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2 input frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00554">554</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42b9244074aa701666ee2062231c300d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2CLKOUT&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae15492b9d08df4e93f8ce887edd47cfb">STM32_PLL2CLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gaa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2 output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00565">565</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a7efe4ad627dfce26e9f11094bc8ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2VCO&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga42b9244074aa701666ee2062231c300d">STM32_PLL2CLKOUT</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL2 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00570">570</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad96b3ba07d6cad557a2e21350e8806e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3CLKIN&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3 input frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00581">581</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d34ad3c2631c7cae738076ed656a7ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3CLKOUT&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad96b3ba07d6cad557a2e21350e8806e3">STM32_PLL3CLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3 output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00592">592</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc49b2fb7f6718ad771dd1d14d7a6b70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3VCO&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3d34ad3c2631c7cae738076ed656a7ed">STM32_PLL3CLKOUT</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL3 VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00597">597</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84b992d7cf08100f320f3806b38063fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1CLK&#160;&#160;&#160;STM32_HSECLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PREDIV1 input frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00609">609</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKIN&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga84b992d7cf08100f320f3806b38063fd">STM32_PREDIV1CLK</a> / <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00620">620</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKOUT&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00635">635</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad537b9f020ad589c5a1b78f27316f8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLVCO&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL VCO clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00640">640</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock source. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00651">651</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga918128f20df10ac68bd73605007bccf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HCLK&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00669">669</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00699">699</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a19a811dd0dadfed94695a579997cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00721">721</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCCLK&#160;&#160;&#160;STM32_LSECLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00743">743</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62f559490a97de4746d6963d946e1e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00758">758</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4a3ddcc3d146eb226f1d5620510f6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_OTGFSCLK&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad537b9f020ad589c5a1b78f27316f8ef">STM32_PLLVCO</a> / 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTG frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00778">778</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d53f5e948e73dc86013349c17f742f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK1&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 2, 3, 4, 5, 6, 7 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00789">789</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacacec831f4aa8037c710ab56c7a73686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK2&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 1, 8 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00798">798</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FLASHBITS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash settings. </p>

<p>Definition at line <a class="el" href="hal__lld__f105__f107_8h_source.html#l00807">807</a> of file <a class="el" href="hal__lld__f105__f107_8h_source.html">hal_lld_f105_f107.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
