<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='188' type='418'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='187'>// Move H &lt;-&gt; R, clearing top 16 bits</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='3065' c='_ZN12_GLOBAL__N_111ARMFastISel10fastEmit_rEN4llvm3MVTES2_jjb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63103' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63103' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1657' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2078' u='r' c='_ZNK4llvm17ARMTargetLowering11MoveFromHPRERKNS_5SDLocERNS_12SelectionDAGENS_3MVTES6_NS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13625' u='r' c='_ZL20PerformVMOVhrCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13965' u='r' c='_ZL24PerformExtractEltCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14523' u='r' c='_ZL18PerformVDUPCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16341' c='_ZNK4llvm17ARMTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17536' c='_ZNK4llvm17ARMTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
