Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jun 25 12:53:20 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Spartan_SWS_control_sets_placed.rpt
| Design       : Spartan_SWS
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   275 |
|    Minimum number of control sets                        |   275 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   275 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   269 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1976 |          724 |
| Yes          | No                    | Yes                    |             264 |           85 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                       Enable Signal                       |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/Transmitter/data_count                   | BTN_IBUF[0]                       |                1 |              4 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_13[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/FIFO/contents_fifo[0][7]_i_1_n_0         | BTN_IBUF[0]                       |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/FIFO/contents_fifo[3][7]_i_1_n_0         | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/FIFO/contents_fifo[2][7]_i_1_n_0         | BTN_IBUF[0]                       |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/FIFO/contents_fifo[1][7]_i_1_n_0         | BTN_IBUF[0]                       |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/RS232_CP/Receiver/E[0]                            | BTN_IBUF[0]                       |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_12[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/DMA_CP/TX_DATA[7]_i_1_n_0                         | BTN_IBUF[0]                       |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_35[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_11[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/DMA_CP/FSM_sequential_current_state_reg[2]_2[0]   | BTN_IBUF[0]                       |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_109[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_120[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_122[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_101[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_105[0] |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_7[0]   |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_47[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_11[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_45[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_104[0] |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_106[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_107[0] |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_111[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_118[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_133[0] | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_114[0] |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_134[0] | BTN_IBUF[0]                       |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_15[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_16[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_0[0]   |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_116[0] |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_124[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_6[0]   |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_17[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_18[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_10[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_123[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_9[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_115[0] |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_121[0] |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_129[0] | BTN_IBUF[0]                       |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_2[0]   |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_1[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_130[0] | BTN_IBUF[0]                       |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_19[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_20[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_21[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_8[0]   |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_5[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_102[0] |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_20[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_44[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_103[0] |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_21[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_132[0] | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_112[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_117[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_14[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_22[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_131[0] | BTN_IBUF[0]                       |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_110[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_113[0] |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_23[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_12[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_24[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_25[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_41[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_46[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_42[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_125[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_119[0] |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_100[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_108[0] |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_43[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_44[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_53[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_58[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_4[0]   |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_39[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_54[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_27[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_50[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_6[0]   |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_28[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_49[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_40[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_59[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_61[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_66[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_69[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_71[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_72[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_48[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_57[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_29[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_32[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_74[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_77[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_37[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_38[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_45[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_41[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_63[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_56[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_70[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_36[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_75[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_79[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_8[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_47[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_67[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_80[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_81[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_26[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_33[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_43[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_55[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_60[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_62[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_68[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_7[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_73[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_82[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_78[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_83[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_52[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_65[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_5[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_64[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_76[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_34[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_46[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_30[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_3[0]   |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_42[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_31[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_35[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_51[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_84[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_92[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_85[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_94[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_9[0]   |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[2]_6[0]   | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_95[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_88[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_87[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_98[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_93[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_99[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_86[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_89[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_91[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_97[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_90[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_96[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/ins_reg_reg[6]_0[0]                        | BTN_IBUF[0]                       |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/ins_reg_reg[6]_3[0]                        | BTN_IBUF[0]                       |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/ins_reg_reg[6]_2[0]                        | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_12[0]                       |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_20[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_7[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_1[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_15[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_3[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_8[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_13[0]                       |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_10[0]                       |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_14[0]                       |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_18[0]                       |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_12[0]                       |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_11[0]                       |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_13[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_2[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_5[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_22[0]                       |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_11[0]                       |                                   |                8 |              8 |         1.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_15[0]                       |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_3[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_19[0]                       |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_4[0]                        |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_21[0]                       |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_11[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_16[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_2[0]                        |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_13[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_3[0]                        |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_4[0]                        |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_12[0]                       |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_5[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_6[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_8[0]                        |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_9[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_10[0]                       |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_11[0]                       |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_10[0]                       |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_12[0]                       |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_13[0]                       |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_9[0]                        |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_14[0]                       |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_7[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_1[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_4[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_2[0]                        |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_6[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_5[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_8[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_10[0]                       |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_6[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_17[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[3]_7[0]                        |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_16[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[4]_9[0]                        |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_0[0]                        |                                   |                8 |              8 |         1.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[5]_17[0]                       |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_7[0]                        |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_2[0]                        |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_6[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_4[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_5[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_9[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_2[0]                        |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_14[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_3[0]                        |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_6[0]                        |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_8[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_3[0]                        |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_4[0]                        |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_5[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_7[0]                        |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[6]_15[0]                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg_reg[7]_1[0]                        |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/ins_reg0                                   | UUT_SWS/CPU_CP/ins_reg[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_22[0]  |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/E[0]                                       |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_33[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_17[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_24[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_26[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_4[0]   |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_16[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/tmp_reg[7]_i_1_n_0                         | BTN_IBUF[0]                       |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_10[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_19[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_15[0]  |                                   |                5 |              8 |         1.60 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_23[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_27[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_28[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_32[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_39[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_40[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_1[0]   |                                   |                7 |              8 |         1.14 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_13[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_18[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_14[0]  |                                   |                6 |              8 |         1.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_2[0]   |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_29[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_3[0]   |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_30[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_31[0]  |                                   |                2 |              8 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_34[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_25[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_36[0]  |                                   |                4 |              8 |         2.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_37[0]  |                                   |                3 |              8 |         2.67 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[0]_38[0]  |                                   |                1 |              8 |         8.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_128[0] | BTN_IBUF[0]                       |                6 |              9 |         1.50 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_127[0] | BTN_IBUF[0]                       |                5 |              9 |         1.80 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/FSM_sequential_current_state_reg[1]_126[0] | BTN_IBUF[0]                       |                2 |              9 |         4.50 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/DMA_CP/E[0]                                       | BTN_IBUF[0]                       |                3 |             10 |         3.33 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/CPU_CP/pc                                         | BTN_IBUF[0]                       |                5 |             15 |         3.00 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/DMA_CP/byte_counter_rx                            | BTN_IBUF[0]                       |                9 |             32 |         3.56 |
|  CLK_SOURCE_IBUF_BUFG | UUT_SWS/DMA_CP/byte_counter_tx_0                          | BTN_IBUF[0]                       |                8 |             32 |         4.00 |
|  CLK_SOURCE_IBUF_BUFG |                                                           | BTN_IBUF[0]                       |               20 |             47 |         2.35 |
+-----------------------+-----------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


