vendor_name = ModelSim
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/nios.qsys
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/relu.sv
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/FPGA2.bdf
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/nios.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_reset_controller.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_gpio_in.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_key.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_ledr.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_irq_mapper.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_jtag_uart_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0.sdc
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_onchip_memory2_0.hex
source_file = 1, c:/users/cesar/onedrive/documents/usc/ce_masters/courses/ee454/project/ee454_final_project-main/phase2pt2/task2/fpga2/db/ip/nios/submodules/nios_onchip_memory2_0.v
source_file = 1, C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/FPGA2.cbx.xml
design_name = fpga2_top
instance = comp, \LEDR[0]~output , LEDR[0]~output, fpga2_top, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, fpga2_top, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, fpga2_top, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, fpga2_top, 1
instance = comp, \GPIO_IN[3]~input , GPIO_IN[3]~input, fpga2_top, 1
instance = comp, \GPIO_IN[0]~input , GPIO_IN[0]~input, fpga2_top, 1
instance = comp, \u_relu|dout[0]~0 , u_relu|dout[0]~0, fpga2_top, 1
instance = comp, \GPIO_IN[1]~input , GPIO_IN[1]~input, fpga2_top, 1
instance = comp, \u_relu|dout[1]~1 , u_relu|dout[1]~1, fpga2_top, 1
instance = comp, \GPIO_IN[2]~input , GPIO_IN[2]~input, fpga2_top, 1
instance = comp, \u_relu|dout[2]~2 , u_relu|dout[2]~2, fpga2_top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, fpga2_top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, fpga2_top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
