digraph G {
subgraph cluster_scheduler_sched_Linux {
label=sched_Linux;
subgraph cluster_processor_ARM00 {
label=ARM00;
dummy_ARM00 [style=invis];
}

subgraph cluster_processor_ARM01 {
label=ARM01;
dummy_ARM01 [style=invis];
}

subgraph cluster_processor_ARM02 {
label=ARM02;
dummy_ARM02 [style=invis];
process_sink [label=sink];
}

subgraph cluster_processor_ARM03 {
label=ARM03;
dummy_ARM03 [style=invis];
}

subgraph cluster_processor_ARM04 {
label=ARM04;
dummy_ARM04 [style=invis];
process_src [label=src];
process_fft_r [label=fft_r];
}

subgraph cluster_processor_ARM05 {
label=ARM05;
dummy_ARM05 [style=invis];
process_filter_l [label=filter_l];
process_ifft_l [label=ifft_l];
}

subgraph cluster_processor_ARM06 {
label=ARM06;
dummy_ARM06 [style=invis];
process_filter_r [label=filter_r];
process_ifft_r [label=ifft_r];
}

subgraph cluster_processor_ARM07 {
label=ARM07;
dummy_ARM07 [style=invis];
process_fft_l [label=fft_l];
}

}

primitive_comm_L1_ARM00 [label=comm_L1_ARM00];
primitive_comm_L1_ARM00_putget [label=comm_L1_ARM00_putget];
primitive_comm_L1_ARM01 [label=comm_L1_ARM01];
primitive_comm_L1_ARM01_putget [label=comm_L1_ARM01_putget];
primitive_comm_L1_ARM02 [label=comm_L1_ARM02];
primitive_comm_L1_ARM02_putget [label=comm_L1_ARM02_putget];
primitive_comm_L1_ARM03 [label=comm_L1_ARM03];
primitive_comm_L1_ARM03_putget [label=comm_L1_ARM03_putget];
primitive_comm_L1_ARM04 [label=comm_L1_ARM04];
primitive_comm_L1_ARM04_putget [label=comm_L1_ARM04_putget];
primitive_comm_L1_ARM05 [label=comm_L1_ARM05];
primitive_comm_L1_ARM05_putget [label=comm_L1_ARM05_putget];
primitive_comm_L1_ARM06 [label=comm_L1_ARM06];
primitive_comm_L1_ARM06_putget [label=comm_L1_ARM06_putget];
primitive_comm_L1_ARM07 [label=comm_L1_ARM07];
primitive_comm_L1_ARM07_putget [label=comm_L1_ARM07_putget];
primitive_comm_L2_A7 [label=comm_L2_A7];
primitive_comm_L2_A7_putget [label=comm_L2_A7_putget];
primitive_comm_L2_A15 [label=comm_L2_A15];
primitive_comm_L2_A15_putget [label=comm_L2_A15_putget];
primitive_comm_DRAM [label=comm_DRAM];
primitive_comm_DRAM_putget [label=comm_DRAM_putget];
channel_wave_param_chan [label=wave_param_chan, shape=diamond];
process_src -> channel_wave_param_chan  [minlen=4];
channel_wave_param_chan -> process_fft_l  [minlen=4];
channel_wave_param_chan -> process_filter_l  [minlen=4];
channel_wave_param_chan -> process_ifft_l  [minlen=4];
channel_wave_param_chan -> process_fft_r  [minlen=4];
channel_wave_param_chan -> process_filter_r  [minlen=4];
channel_wave_param_chan -> process_ifft_r  [minlen=4];
channel_wave_param_chan -> process_sink  [minlen=4];
channel_wave_param_chan -> primitive_comm_DRAM_putget  [arrowhead=none, style=dashed];
channel_src_left [label=src_left, shape=diamond];
process_src -> channel_src_left  [minlen=4];
channel_src_left -> process_fft_l  [minlen=4];
channel_src_left -> primitive_comm_L2_A15  [arrowhead=none, style=dashed];
channel_fft_coef_left [label=fft_coef_left, shape=diamond];
process_fft_l -> channel_fft_coef_left  [minlen=4];
channel_fft_coef_left -> process_filter_l  [minlen=4];
channel_fft_coef_left -> primitive_comm_L2_A15  [arrowhead=none, style=dashed];
channel_filtered_coef_left [label=filtered_coef_left, shape=diamond];
process_filter_l -> channel_filtered_coef_left  [minlen=4];
channel_filtered_coef_left -> process_ifft_l  [minlen=4];
channel_filtered_coef_left -> primitive_comm_L1_ARM05  [arrowhead=none, style=dashed];
channel_sink_left [label=sink_left, shape=diamond];
process_ifft_l -> channel_sink_left  [minlen=4];
channel_sink_left -> process_sink  [minlen=4];
channel_sink_left -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
channel_src_right [label=src_right, shape=diamond];
process_src -> channel_src_right  [minlen=4];
channel_src_right -> process_fft_r  [minlen=4];
channel_src_right -> primitive_comm_L1_ARM04  [arrowhead=none, style=dashed];
channel_fft_coef_right [label=fft_coef_right, shape=diamond];
process_fft_r -> channel_fft_coef_right  [minlen=4];
channel_fft_coef_right -> process_filter_r  [minlen=4];
channel_fft_coef_right -> primitive_comm_L2_A15  [arrowhead=none, style=dashed];
channel_filtered_coef_right [label=filtered_coef_right, shape=diamond];
process_filter_r -> channel_filtered_coef_right  [minlen=4];
channel_filtered_coef_right -> process_ifft_r  [minlen=4];
channel_filtered_coef_right -> primitive_comm_L1_ARM06  [arrowhead=none, style=dashed];
channel_sink_right [label=sink_right, shape=diamond];
process_ifft_r -> channel_sink_right  [minlen=4];
channel_sink_right -> process_sink  [minlen=4];
channel_sink_right -> primitive_comm_DRAM  [arrowhead=none, style=dashed];
}
