{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 03:40:05 2018 " "Info: Processing started: Wed Oct 17 03:40:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lpm_lab_02 -c lpm_lab_02 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lpm_lab_02 -c lpm_lab_02 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 168 64 232 184 "pin_name" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pin_name register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\] register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\] 193.46 MHz 5.169 ns Internal " "Info: Clock \"pin_name\" has Internal fmax of 193.46 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\]\" (period= 5.169 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.008 ns + Longest register register " "Info: + Longest register to register delay is 4.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\] 1 REG LCFF_X51_Y14_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y14_N25; Fanout = 5; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.275 ns) 1.072 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cmpr_sdc:cmpr2\|result_wire\[0\]~1 2 COMB LCCOMB_X51_Y16_N8 1 " "Info: 2: + IC(0.797 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X51_Y16_N8; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cmpr_sdc:cmpr2\|result_wire\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_sdc.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cmpr_sdc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 1.945 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cmpr_sdc:cmpr2\|result_wire\[0\]~5 3 COMB LCCOMB_X51_Y14_N28 1 " "Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 1.945 ns; Loc. = LCCOMB_X51_Y14_N28; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cmpr_sdc:cmpr2\|result_wire\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_sdc.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cmpr_sdc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.271 ns) 2.650 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cout_actual 4 COMB LCCOMB_X51_Y14_N30 26 " "Info: 4: + IC(0.434 ns) + CELL(0.271 ns) = 2.650 ns; Loc. = LCCOMB_X51_Y14_N30; Fanout = 26; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|cout_actual'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 172 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.659 ns) 4.008 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\] 5 REG LCFF_X51_Y15_N21 3 " "Info: 5: + IC(0.699 ns) + CELL(0.659 ns) = 4.008 ns; Loc. = LCFF_X51_Y15_N21; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 33.81 % ) " "Info: Total cell delay = 1.355 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.653 ns ( 66.19 % ) " "Info: Total interconnect delay = 2.653 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] {} } { 0.000ns 0.797ns 0.723ns 0.434ns 0.699ns } { 0.000ns 0.275ns 0.150ns 0.271ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.947 ns - Smallest " "Info: - Smallest clock skew is -0.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'pin_name'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 168 64 232 184 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns pin_name~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'pin_name~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { pin_name pin_name~clkctrl } "NODE_NAME" } } { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 168 64 232 184 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\] 3 REG LCFF_X51_Y15_N21 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X51_Y15_N21; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { pin_name~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pin_name pin_name~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pin_name {} pin_name~combout {} pin_name~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 3.615 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 3.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'pin_name'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 168 64 232 184 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.537 ns) 3.615 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\] 2 REG LCFF_X51_Y14_N25 5 " "Info: 2: + IC(2.079 ns) + CELL(0.537 ns) = 3.615 ns; Loc. = LCFF_X51_Y14_N25; Fanout = 5; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 42.49 % ) " "Info: Total cell delay = 1.536 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 57.51 % ) " "Info: Total interconnect delay = 2.079 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.615 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.615 ns" { pin_name {} pin_name~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pin_name pin_name~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pin_name {} pin_name~combout {} pin_name~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.615 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.615 ns" { pin_name {} pin_name~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~1 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cmpr_sdc:cmpr2|result_wire[0]~5 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|cout_actual {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] {} } { 0.000ns 0.797ns 0.723ns 0.434ns 0.699ns } { 0.000ns 0.275ns 0.150ns 0.271ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pin_name pin_name~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pin_name {} pin_name~combout {} pin_name~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.615 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.615 ns" { pin_name {} pin_name~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name seg1\[1\] lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\] 12.740 ns register " "Info: tco from clock \"pin_name\" to destination pin \"seg1\[1\]\" through register \"lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\]\" is 12.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 7.244 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 7.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns pin_name 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'pin_name'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 168 64 232 184 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.787 ns) 3.865 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\] 2 REG LCFF_X51_Y14_N25 5 " "Info: 2: + IC(2.079 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X51_Y14_N25; Fanout = 5; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.000 ns) 5.694 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.829 ns) + CELL(0.000 ns) = 5.694 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|safe_q\[25\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl } "NODE_NAME" } } { "db/cntr_vaj.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_vaj.tdf" 178 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 7.244 ns lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\] 4 REG LCFF_X51_Y4_N7 10 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 7.244 ns; Loc. = LCFF_X51_Y4_N7; Fanout = 10; REG Node = 'lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6bi.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_6bi.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.07 % ) " "Info: Total cell delay = 2.323 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.921 ns ( 67.93 % ) " "Info: Total interconnect delay = 4.921 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pin_name {} pin_name~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl {} lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.079ns 1.829ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_6bi.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_6bi.tdf" 69 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.246 ns + Longest register pin " "Info: + Longest register to pin delay is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\] 1 REG LCFF_X51_Y4_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y4_N7; Fanout = 10; REG Node = 'lpm_counter:4\|cntr_6bi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6bi.tdf" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/db/cntr_6bi.tdf" 69 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.438 ns) 0.814 ns hex7seg_ca:5\|Mux1~0 2 COMB LCCOMB_X51_Y4_N12 1 " "Info: 2: + IC(0.376 ns) + CELL(0.438 ns) = 0.814 ns; Loc. = LCCOMB_X51_Y4_N12; Fanout = 1; COMB Node = 'hex7seg_ca:5\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] hex7seg_ca:5|Mux1~0 } "NODE_NAME" } } { "hex7seg_ca.vhd" "" { Text "C:/Users/owner/Desktop/lpm_lab_02/hex7seg_ca.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(2.789 ns) 5.246 ns seg1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(1.643 ns) + CELL(2.789 ns) = 5.246 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'seg1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { hex7seg_ca:5|Mux1~0 seg1[1] } "NODE_NAME" } } { "lpm_lab_02.bdf" "" { Schematic "C:/Users/owner/Desktop/lpm_lab_02/lpm_lab_02.bdf" { { 680 584 760 696 "seg1\[0\]" "" } { 696 584 760 712 "seg1\[1\]" "" } { 712 584 760 728 "seg1\[2\]" "" } { 728 584 760 744 "seg1\[3\]" "" } { 744 584 760 760 "seg1\[4\]" "" } { 760 584 760 776 "seg1\[5\]" "" } { 776 584 760 792 "seg1\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 61.51 % ) " "Info: Total cell delay = 3.227 ns ( 61.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.019 ns ( 38.49 % ) " "Info: Total interconnect delay = 2.019 ns ( 38.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] hex7seg_ca:5|Mux1~0 seg1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] {} hex7seg_ca:5|Mux1~0 {} seg1[1] {} } { 0.000ns 0.376ns 1.643ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pin_name lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pin_name {} pin_name~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[25]~clkctrl {} lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.079ns 1.829ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] hex7seg_ca:5|Mux1~0 seg1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { lpm_counter:4|cntr_6bi:auto_generated|safe_q[3] {} hex7seg_ca:5|Mux1~0 {} seg1[1] {} } { 0.000ns 0.376ns 1.643ns } { 0.000ns 0.438ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 03:40:07 2018 " "Info: Processing ended: Wed Oct 17 03:40:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
