|RAM
Q0 <= RamCell-16B:inst.Q0RCOut
D0 => RamCell-16B:inst.D0
D1 => RamCell-16B:inst.D1
D2 => RamCell-16B:inst.D2
D7 => RamCell-16B:inst.D7
D6 => RamCell-16B:inst.D6
D5 => RamCell-16B:inst.D5
D4 => RamCell-16B:inst.D4
D3 => RamCell-16B:inst.D3
CLK => RamCell-16B:inst.CLK
CLR => RamCell-16B:inst.CLR
RE => And-primitive:inst7.a
RE => And-primitive:inst9.a
RE => And-primitive:inst26.a
RE => And-primitive:inst29.a
RE => And-primitive:inst31.a
RE => And-primitive:inst33.a
RE => And-primitive:inst35.a
RE => And-primitive:inst37.a
RE => And-primitive:inst40.a
RE => And-primitive:inst42.a
RE => And-primitive:inst45.a
RE => And-primitive:inst47.a
RE => And-primitive:inst49.a
RE => And-primitive:inst28.a
RE => And-primitive:inst44.a
RE => And-primitive:inst52.a
A0 => Not-primitive:inst2.in
A0 => And4-primitive:inst11.a
A0 => And4-primitive:inst13.a
A0 => And4-primitive:inst15.a
A0 => And4-primitive:inst17.a
A0 => And4-primitive:inst19.a
A0 => And4-primitive:inst21.a
A0 => And4-primitive:inst23.a
A0 => And4-primitive:inst25.a
A1 => Not-primitive:inst3.in
A1 => And4-primitive:inst12.b
A1 => And4-primitive:inst13.b
A1 => And4-primitive:inst16.b
A1 => And4-primitive:inst17.b
A1 => And4-primitive:inst20.b
A1 => And4-primitive:inst21.b
A1 => And4-primitive:inst24.b
A1 => And4-primitive:inst25.b
A2 => Not-primitive:inst4.in
A2 => And4-primitive:inst14.c
A2 => And4-primitive:inst15.c
A2 => And4-primitive:inst16.c
A2 => And4-primitive:inst17.c
A2 => And4-primitive:inst22.c
A2 => And4-primitive:inst23.c
A2 => And4-primitive:inst24.c
A2 => And4-primitive:inst25.c
A3 => Not-primitive:inst5.in
A3 => And4-primitive:inst16.d
A3 => And4-primitive:inst18.d
A3 => And4-primitive:inst19.d
A3 => And4-primitive:inst20.d
A3 => And4-primitive:inst21.d
A3 => And4-primitive:inst22.d
A3 => And4-primitive:inst23.d
A3 => And4-primitive:inst24.d
A3 => And4-primitive:inst25.d
WE => And-primitive:inst8.b
WE => And-primitive:inst10.b
WE => And-primitive:inst27.b
WE => And-primitive:inst30.b
WE => And-primitive:inst32.b
WE => And-primitive:inst34.b
WE => And-primitive:inst36.b
WE => And-primitive:inst38.b
WE => And-primitive:inst41.b
WE => And-primitive:inst43.b
WE => And-primitive:inst46.b
WE => And-primitive:inst48.b
WE => And-primitive:inst50.b
WE => And-primitive:inst39.b
WE => And-primitive:inst51.b
WE => And-primitive:inst53.b
Q1 <= RamCell-16B:inst.Q1RCOut
Q2 <= RamCell-16B:inst.Q2RCOut
Q3 <= RamCell-16B:inst.Q3RCOut
Q4 <= RamCell-16B:inst.Q4RCOut
Q5 <= RamCell-16B:inst.Q5RCOut
Q6 <= RamCell-16B:inst.Q6RCOut
Q7 <= RamCell-16B:inst.Q7RCOut


|RAM|RamCell-16B:inst
Q0RCOut <= Q0RCOut.DB_MAX_OUTPUT_PORT_TYPE
RE1 => Tri8:inst16.WE
RE1 => 8-Bit-Register:inst.ReadEnable
D0 => 8-Bit-Register:inst.D0
D0 => 8-Bit-Register:inst1.D0
D0 => 8-Bit-Register:inst2.D0
D0 => 8-Bit-Register:inst3.D0
D0 => 8-Bit-Register:inst4.D0
D0 => 8-Bit-Register:inst5.D0
D0 => 8-Bit-Register:inst6.D0
D0 => 8-Bit-Register:inst7.D0
D0 => 8-Bit-Register:inst8.D0
D0 => 8-Bit-Register:inst9.D0
D0 => 8-Bit-Register:inst10.D0
D0 => 8-Bit-Register:inst11.D0
D0 => 8-Bit-Register:inst12.D0
D0 => 8-Bit-Register:inst13.D0
D0 => 8-Bit-Register:inst14.D0
D0 => 8-Bit-Register:inst15.D0
D1 => 8-Bit-Register:inst.D1
D1 => 8-Bit-Register:inst1.D1
D1 => 8-Bit-Register:inst2.D1
D1 => 8-Bit-Register:inst3.D1
D1 => 8-Bit-Register:inst4.D1
D1 => 8-Bit-Register:inst5.D1
D1 => 8-Bit-Register:inst6.D1
D1 => 8-Bit-Register:inst7.D1
D1 => 8-Bit-Register:inst8.D1
D1 => 8-Bit-Register:inst9.D1
D1 => 8-Bit-Register:inst10.D1
D1 => 8-Bit-Register:inst11.D1
D1 => 8-Bit-Register:inst12.D1
D1 => 8-Bit-Register:inst13.D1
D1 => 8-Bit-Register:inst14.D1
D1 => 8-Bit-Register:inst15.D1
D2 => 8-Bit-Register:inst.D2
D2 => 8-Bit-Register:inst1.D2
D2 => 8-Bit-Register:inst2.D2
D2 => 8-Bit-Register:inst3.D2
D2 => 8-Bit-Register:inst4.D2
D2 => 8-Bit-Register:inst5.D2
D2 => 8-Bit-Register:inst6.D2
D2 => 8-Bit-Register:inst7.D2
D2 => 8-Bit-Register:inst8.D2
D2 => 8-Bit-Register:inst9.D2
D2 => 8-Bit-Register:inst10.D2
D2 => 8-Bit-Register:inst11.D2
D2 => 8-Bit-Register:inst12.D2
D2 => 8-Bit-Register:inst13.D2
D2 => 8-Bit-Register:inst14.D2
D2 => 8-Bit-Register:inst15.D2
D3 => 8-Bit-Register:inst.D3
D3 => 8-Bit-Register:inst1.D3
D3 => 8-Bit-Register:inst2.D3
D3 => 8-Bit-Register:inst3.D3
D3 => 8-Bit-Register:inst4.D3
D3 => 8-Bit-Register:inst5.D3
D3 => 8-Bit-Register:inst6.D3
D3 => 8-Bit-Register:inst7.D3
D3 => 8-Bit-Register:inst8.D3
D3 => 8-Bit-Register:inst9.D3
D3 => 8-Bit-Register:inst10.D3
D3 => 8-Bit-Register:inst11.D3
D3 => 8-Bit-Register:inst12.D3
D3 => 8-Bit-Register:inst13.D3
D3 => 8-Bit-Register:inst14.D3
D3 => 8-Bit-Register:inst15.D3
D4 => 8-Bit-Register:inst.D4
D4 => 8-Bit-Register:inst1.D4
D4 => 8-Bit-Register:inst2.D4
D4 => 8-Bit-Register:inst3.D4
D4 => 8-Bit-Register:inst4.D4
D4 => 8-Bit-Register:inst5.D4
D4 => 8-Bit-Register:inst6.D4
D4 => 8-Bit-Register:inst7.D4
D4 => 8-Bit-Register:inst8.D4
D4 => 8-Bit-Register:inst9.D4
D4 => 8-Bit-Register:inst10.D4
D4 => 8-Bit-Register:inst11.D4
D4 => 8-Bit-Register:inst12.D4
D4 => 8-Bit-Register:inst13.D4
D4 => 8-Bit-Register:inst14.D4
D4 => 8-Bit-Register:inst15.D4
D5 => 8-Bit-Register:inst.D5
D5 => 8-Bit-Register:inst1.D5
D5 => 8-Bit-Register:inst2.D5
D5 => 8-Bit-Register:inst3.D5
D5 => 8-Bit-Register:inst4.D5
D5 => 8-Bit-Register:inst5.D5
D5 => 8-Bit-Register:inst6.D5
D5 => 8-Bit-Register:inst7.D5
D5 => 8-Bit-Register:inst8.D5
D5 => 8-Bit-Register:inst9.D5
D5 => 8-Bit-Register:inst10.D5
D5 => 8-Bit-Register:inst11.D5
D5 => 8-Bit-Register:inst12.D5
D5 => 8-Bit-Register:inst13.D5
D5 => 8-Bit-Register:inst14.D5
D5 => 8-Bit-Register:inst15.D5
D6 => 8-Bit-Register:inst.D6
D6 => 8-Bit-Register:inst1.D6
D6 => 8-Bit-Register:inst2.D6
D6 => 8-Bit-Register:inst3.D6
D6 => 8-Bit-Register:inst4.D6
D6 => 8-Bit-Register:inst5.D6
D6 => 8-Bit-Register:inst6.D6
D6 => 8-Bit-Register:inst7.D6
D6 => 8-Bit-Register:inst8.D6
D6 => 8-Bit-Register:inst9.D6
D6 => 8-Bit-Register:inst10.D6
D6 => 8-Bit-Register:inst11.D6
D6 => 8-Bit-Register:inst12.D6
D6 => 8-Bit-Register:inst13.D6
D6 => 8-Bit-Register:inst14.D6
D6 => 8-Bit-Register:inst15.D6
D7 => 8-Bit-Register:inst.D7
D7 => 8-Bit-Register:inst1.D7
D7 => 8-Bit-Register:inst2.D7
D7 => 8-Bit-Register:inst3.D7
D7 => 8-Bit-Register:inst4.D7
D7 => 8-Bit-Register:inst5.D7
D7 => 8-Bit-Register:inst6.D7
D7 => 8-Bit-Register:inst7.D7
D7 => 8-Bit-Register:inst8.D7
D7 => 8-Bit-Register:inst9.D7
D7 => 8-Bit-Register:inst10.D7
D7 => 8-Bit-Register:inst11.D7
D7 => 8-Bit-Register:inst12.D7
D7 => 8-Bit-Register:inst13.D7
D7 => 8-Bit-Register:inst14.D7
D7 => 8-Bit-Register:inst15.D7
CLK => 8-Bit-Register:inst.CLK
CLK => 8-Bit-Register:inst1.CLK
CLK => 8-Bit-Register:inst2.CLK
CLK => 8-Bit-Register:inst3.CLK
CLK => 8-Bit-Register:inst4.CLK
CLK => 8-Bit-Register:inst5.CLK
CLK => 8-Bit-Register:inst6.CLK
CLK => 8-Bit-Register:inst7.CLK
CLK => 8-Bit-Register:inst8.CLK
CLK => 8-Bit-Register:inst9.CLK
CLK => 8-Bit-Register:inst10.CLK
CLK => 8-Bit-Register:inst11.CLK
CLK => 8-Bit-Register:inst12.CLK
CLK => 8-Bit-Register:inst13.CLK
CLK => 8-Bit-Register:inst14.CLK
CLK => 8-Bit-Register:inst15.CLK
CLR => 8-Bit-Register:inst.CLR
CLR => 8-Bit-Register:inst1.CLR
CLR => 8-Bit-Register:inst2.CLR
CLR => 8-Bit-Register:inst3.CLR
CLR => 8-Bit-Register:inst4.CLR
CLR => 8-Bit-Register:inst5.CLR
CLR => 8-Bit-Register:inst6.CLR
CLR => 8-Bit-Register:inst7.CLR
CLR => 8-Bit-Register:inst8.CLR
CLR => 8-Bit-Register:inst9.CLR
CLR => 8-Bit-Register:inst10.CLR
CLR => 8-Bit-Register:inst11.CLR
CLR => 8-Bit-Register:inst12.CLR
CLR => 8-Bit-Register:inst13.CLR
CLR => 8-Bit-Register:inst14.CLR
CLR => 8-Bit-Register:inst15.CLR
WE1 => 8-Bit-Register:inst.WriteEnable
RE2 => Tri8:inst17.WE
RE2 => 8-Bit-Register:inst1.ReadEnable
WE2 => 8-Bit-Register:inst1.WriteEnable
RE3 => Tri8:inst18.WE
RE3 => 8-Bit-Register:inst2.ReadEnable
WE3 => 8-Bit-Register:inst2.WriteEnable
RE4 => Tri8:inst19.WE
RE4 => 8-Bit-Register:inst3.ReadEnable
WE4 => 8-Bit-Register:inst3.WriteEnable
RE5 => Tri8:inst20.WE
RE5 => 8-Bit-Register:inst4.ReadEnable
WE5 => 8-Bit-Register:inst4.WriteEnable
RE6 => Tri8:inst21.WE
RE6 => 8-Bit-Register:inst5.ReadEnable
WE6 => 8-Bit-Register:inst5.WriteEnable
RE7 => Tri8:inst22.WE
RE7 => 8-Bit-Register:inst6.ReadEnable
WE7 => 8-Bit-Register:inst6.WriteEnable
RE8 => Tri8:inst23.WE
RE8 => 8-Bit-Register:inst7.ReadEnable
WE8 => 8-Bit-Register:inst7.WriteEnable
RE9 => Tri8:inst24.WE
RE9 => 8-Bit-Register:inst8.ReadEnable
WE9 => 8-Bit-Register:inst8.WriteEnable
RE10 => Tri8:inst25.WE
RE10 => 8-Bit-Register:inst9.ReadEnable
WE10 => 8-Bit-Register:inst9.WriteEnable
RE11 => Tri8:inst26.WE
RE11 => 8-Bit-Register:inst10.ReadEnable
WE11 => 8-Bit-Register:inst10.WriteEnable
RE12 => Tri8:inst27.WE
RE12 => 8-Bit-Register:inst11.ReadEnable
WE12 => 8-Bit-Register:inst11.WriteEnable
RE13 => Tri8:inst28.WE
RE13 => 8-Bit-Register:inst12.ReadEnable
WE13 => 8-Bit-Register:inst12.WriteEnable
RE14 => Tri8:inst29.WE
RE14 => 8-Bit-Register:inst13.ReadEnable
WE14 => 8-Bit-Register:inst13.WriteEnable
RE15 => Tri8:inst30.WE
RE15 => 8-Bit-Register:inst14.ReadEnable
WE15 => 8-Bit-Register:inst14.WriteEnable
RE16 => Tri8:inst31.WE
RE16 => 8-Bit-Register:inst15.ReadEnable
WE16 => 8-Bit-Register:inst15.WriteEnable
Q1RCOut <= Q1RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q2RCOut <= Q2RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q3RCOut <= Q3RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q4RCOut <= Q4RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q5RCOut <= Q5RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q6RCOut <= Q6RCOut.DB_MAX_OUTPUT_PORT_TYPE
Q7RCOut <= Q7RCOut.DB_MAX_OUTPUT_PORT_TYPE


|RAM|RamCell-16B:inst|Tri8:inst16
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst17
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst1
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst1|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst18
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst2
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst2|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst19
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst3
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst3|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst20
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst4
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst4|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst21
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst5
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst5|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst22
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst6
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst6|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst23
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst7
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst7|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst24
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst8
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst8|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst25
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst9
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst9|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst26
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst10
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst10|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst27
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst11
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst11|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst28
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst12
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst12|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst29
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst13
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst13|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst30
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst14
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst14|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|Tri8:inst31
Outa <= inst.DB_MAX_OUTPUT_PORT_TYPE
a => inst.DATAIN
WE => inst.OE
WE => inst1.OE
WE => inst2.OE
WE => inst3.OE
WE => inst4.OE
WE => inst5.OE
WE => inst6.OE
WE => inst7.OE
Outb <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.DATAIN
Outc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.DATAIN
Outd <= inst3.DB_MAX_OUTPUT_PORT_TYPE
d => inst3.DATAIN
Oute <= inst4.DB_MAX_OUTPUT_PORT_TYPE
e => inst4.DATAIN
Outf <= inst5.DB_MAX_OUTPUT_PORT_TYPE
f => inst5.DATAIN
Outg <= inst6.DB_MAX_OUTPUT_PORT_TYPE
g => inst6.DATAIN
Outh <= inst7.DB_MAX_OUTPUT_PORT_TYPE
h => inst7.DATAIN


|RAM|RamCell-16B:inst|8-Bit-Register:inst15
Q0RegOut <= inst33.DB_MAX_OUTPUT_PORT_TYPE
CLK => DFlipFlop:inst21.CLK
CLK => DFlipFlop:inst22.CLK
CLK => DFlipFlop:inst13.CLK
CLK => DFlipFlop:inst41.CLK
CLK => DFlipFlop:inst64.CLK
CLK => DFlipFlop:inst32.CLK
CLK => DFlipFlop:inst7.CLK
CLK => DFlipFlop:inst8.CLK
ReadEnable => Not-primitive:inst35.in
ReadEnable => And-primitive:inst63.b
ReadEnable => And-primitive:inst66.b
ReadEnable => And-primitive:inst57.b
ReadEnable => And-primitive:inst59.b
ReadEnable => And-primitive:inst51.b
ReadEnable => And-primitive:inst55.b
ReadEnable => And-primitive:inst38.b
ReadEnable => And-primitive:inst36.b
D0 => And-primitive:inst63.a
CLR => DFlipFlop:inst21.CLR
CLR => DFlipFlop:inst22.CLR
CLR => DFlipFlop:inst13.CLR
CLR => DFlipFlop:inst41.CLR
CLR => DFlipFlop:inst64.CLR
CLR => DFlipFlop:inst32.CLR
CLR => DFlipFlop:inst7.CLR
CLR => DFlipFlop:inst8.CLR
WriteEnable => inst33.OE
WriteEnable => inst30.OE
WriteEnable => inst31.OE
WriteEnable => inst34.OE
WriteEnable => inst40.OE
WriteEnable => inst42.OE
WriteEnable => inst43.OE
WriteEnable => inst45.OE
Q1RegOut <= inst30.DB_MAX_OUTPUT_PORT_TYPE
D1 => And-primitive:inst66.a
Q2RegOut <= inst31.DB_MAX_OUTPUT_PORT_TYPE
D2 => And-primitive:inst57.a
Q3RegOut <= inst34.DB_MAX_OUTPUT_PORT_TYPE
D3 => And-primitive:inst59.a
Q4RegOut <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D4 => And-primitive:inst51.a
Q5RegOut <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D5 => And-primitive:inst55.a
Q6RegOut <= inst43.DB_MAX_OUTPUT_PORT_TYPE
D6 => And-primitive:inst38.a
Q7RegOut <= inst45.DB_MAX_OUTPUT_PORT_TYPE
D7 => And-primitive:inst36.a


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst21|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst60
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst62
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Not-primitive:inst35
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst63
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst22|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst61
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst65
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst66
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst13|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst52
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst56
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst57
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst41|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst53
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst58
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst59
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst64|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst47
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst32|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst48
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst54
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst55
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst7|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8
Q <= Nand3-primitive:inst9.out
SET => Not-primitive:inst16.in
CLK => Nand3-primitive:inst11.b
CLK => Nand3-primitive:inst13.b
D => Nand3-primitive:inst14.b
CLR => Not-primitive:inst15.in
NotQ <= Nand3-primitive:inst10.out


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Not-primitive:inst16
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Not-primitive:inst15
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|DFlipFlop:inst8|Nand3-primitive:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c => inst2.IN0
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|Or-primitive:inst46
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
b => inst1.IN0
b => inst1.IN1
a => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|RamCell-16B:inst|8-Bit-Register:inst15|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst7
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst6
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst6|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst6|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst6|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|Not-primitive:inst2
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|Not-primitive:inst3
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|Not-primitive:inst4
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|Not-primitive:inst5
out <= inst.DB_MAX_OUTPUT_PORT_TYPE
in => inst.IN0
in => inst.IN1


|RAM|And-primitive:inst8
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst9
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst11
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst11|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst11|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst11|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst10
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst26
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst12
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst12|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst12|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst12|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst27
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst29
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst13
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst13|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst13|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst13|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst30
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst31
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst14
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst14|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst14|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst14|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst32
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst33
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst15
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst15|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst15|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst15|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst34
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst35
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst16
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst16|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst16|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst16|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst36
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst37
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst17
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst17|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst17|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst17|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst38
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst40
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst18
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst18|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst18|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst18|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst41
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst42
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst19
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst19|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst19|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst19|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst43
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst45
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst20
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst20|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst20|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst20|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst46
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst47
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst21
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst21|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst21|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst21|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst48
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst49
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst22
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst22|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst22|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst22|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst50
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst28
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst23
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst23|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst23|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst23|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst39
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst44
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst24
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst24|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst24|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst24|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst51
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst52
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst25
out <= And-primitive:inst2.out
a => And-primitive:inst.a
b => And-primitive:inst.b
c => And-primitive:inst1.a
d => And-primitive:inst1.b


|RAM|And4-primitive:inst25|And-primitive:inst2
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst25|And-primitive:inst
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And4-primitive:inst25|And-primitive:inst1
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


|RAM|And-primitive:inst53
out <= inst1.DB_MAX_OUTPUT_PORT_TYPE
b => inst.IN0
a => inst.IN1


