<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ttm_core_wrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">tensor_fifo:matrix_fifo:result_fifo</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tensor_fifo</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tendata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tenvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tenlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tenready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>matrix_fifo</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>matdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>matlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>matvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>matready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>result_fifo</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reslast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>coeff_ram_if</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffrst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffdataw</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffdatar</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffwr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>coeffadd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>ttm_core_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_c_shift_ram_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d8295bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>ttm_core_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_c_shift_ram_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4d8295bf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ttm_core_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>abab100d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>624e0d4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tendata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.BATCH_SIZE&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tenvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tenlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tenready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>matdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.RANK_MAX&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>matvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>matlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>matready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.RANK_MAX&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reslast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffrst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffwr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffdataw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.RANK_MAX&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffdatar</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.RANK_MAX&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;))) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>coeffadd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>burst_size</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_INT</spirit:name>
        <spirit:displayName>Width Int</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_INT">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BATCH_SIZE</spirit:name>
        <spirit:displayName>Batch Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BATCH_SIZE">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RANK_MAX</spirit:name>
        <spirit:displayName>Rank Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RANK_MAX">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/dist_mem_gen_w32/dist_mem_gen_w32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/dist_mem_gen_w18/dist_mem_gen_w18.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/fifo_merge.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/interface.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/multiplier.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/ttm_core.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/ttm_core_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f276dadf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_c_shift_ram_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_shift_ram" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/dist_mem_gen_w32/dist_mem_gen_w32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/ip/dist_mem_gen_w18/dist_mem_gen_w18.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/fifo_merge.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/interface.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/multiplier.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/ttm_core.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sources_1/new/ttm_core_wrapper.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dist_mem_gen_8_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dist_mem_gen" xilinx:version="8.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_xbip_dsp48_macro_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="xbip_dsp48_macro" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_c_shift_ram_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_shift_ram" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ttm_core.srcs/sim_1/new/ttm_core_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttm_core_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ttm_core_wrapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_624e0d4e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ttm_core_wrapper_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_INT</spirit:name>
      <spirit:displayName>Width Int</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_INT">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BATCH_SIZE</spirit:name>
      <spirit:displayName>Batch Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BATCH_SIZE">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RANK_MAX</spirit:name>
      <spirit:displayName>Rank Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RANK_MAX">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ttm_core_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ttm_core_wrapper_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-02-21T18:42:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fe72b_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3828252d_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fee0971_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529566a7_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa12075_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39eb4ce3_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b92221_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9bc96e_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148cd0fd_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6e727d_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8f3608_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a37f53e_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a16f621_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282558ee_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad55f44_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cfc0d_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b38bb1f_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34daecfd_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb20a0b_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53aa7d30_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c1c469_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167a841b_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12df7f8_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47809f8b_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea6b6f_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcd7457_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b816a7e_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c11f079_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dea07d_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1677bbf2_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfaecd_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8450e6_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e23802_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f9e081_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7b1ece_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1c862f_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701c1948_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450bcc08_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffadfcd_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2849855e_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14436f3c_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f190916_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683a6bc8_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33faa2e8_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77636562_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb334ac_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1123f2dc_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1c4628_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1130c32f_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60068f50_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab8cc1a_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bb2753_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc4e24c_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eafe0d0_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e84822_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1617502a_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8f4a6d_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e2fb74_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b54836_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756948c7_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d89908_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc9d1e9_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491b605b_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6525dc6a_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127ca9ff_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dfeb76_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c138366_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd6a092_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759e34f5_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c579fe_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b150ba_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6208fa25_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df984f1_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c505147_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5735b1_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127a64ad_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415161dc_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46134631_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b1e962_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a95d00_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13346687_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31722f46_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cd72d9_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2d49f3_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0d2dfe_ARCHIVE_LOCATION">/home/zkq/Xilinx/ttm_core</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="49a51d55"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="448afa5d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c3f79a01"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5fcf2349"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bbba97a9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
