<<<<<<< HEAD
|DummyTopLevel
clock => SerialBlock:serialblock_inst.clock
clock => xtea_done_buffer.CLK
clock => xtea_pulse_trigger.CLK
clock => xtea_input[0].CLK
clock => xtea_input[1].CLK
clock => xtea_input[2].CLK
clock => xtea_input[3].CLK
clock => xtea_input[4].CLK
clock => xtea_input[5].CLK
clock => xtea_input[6].CLK
clock => xtea_input[7].CLK
clock => xtea_input[8].CLK
clock => xtea_input[9].CLK
clock => xtea_input[10].CLK
clock => xtea_input[11].CLK
clock => xtea_input[12].CLK
clock => xtea_input[13].CLK
clock => xtea_input[14].CLK
clock => xtea_input[15].CLK
clock => xtea_input[16].CLK
clock => xtea_input[17].CLK
clock => xtea_input[18].CLK
clock => xtea_input[19].CLK
clock => xtea_input[20].CLK
clock => xtea_input[21].CLK
clock => xtea_input[22].CLK
clock => xtea_input[23].CLK
clock => xtea_input[24].CLK
clock => xtea_input[25].CLK
clock => xtea_input[26].CLK
clock => xtea_input[27].CLK
clock => xtea_input[28].CLK
clock => xtea_input[29].CLK
clock => xtea_input[30].CLK
clock => xtea_input[31].CLK
clock => xtea_input[32].CLK
clock => xtea_input[33].CLK
clock => xtea_input[34].CLK
clock => xtea_input[35].CLK
clock => xtea_input[36].CLK
clock => xtea_input[37].CLK
clock => xtea_input[38].CLK
clock => xtea_input[39].CLK
clock => xtea_input[40].CLK
clock => xtea_input[41].CLK
clock => xtea_input[42].CLK
clock => xtea_input[43].CLK
clock => xtea_input[44].CLK
clock => xtea_input[45].CLK
clock => xtea_input[46].CLK
clock => xtea_input[47].CLK
clock => xtea_input[48].CLK
clock => xtea_input[49].CLK
clock => xtea_input[50].CLK
clock => xtea_input[51].CLK
clock => xtea_input[52].CLK
clock => xtea_input[53].CLK
clock => xtea_input[54].CLK
clock => xtea_input[55].CLK
clock => xtea_input[56].CLK
clock => xtea_input[57].CLK
clock => xtea_input[58].CLK
clock => xtea_input[59].CLK
clock => xtea_input[60].CLK
clock => xtea_input[61].CLK
clock => xtea_input[62].CLK
clock => xtea_input[63].CLK
clock => xtea_key[0].CLK
clock => xtea_key[1].CLK
clock => xtea_key[2].CLK
clock => xtea_key[3].CLK
clock => xtea_key[4].CLK
clock => xtea_key[5].CLK
clock => xtea_key[6].CLK
clock => xtea_key[7].CLK
clock => xtea_key[8].CLK
clock => xtea_key[9].CLK
clock => xtea_key[10].CLK
clock => xtea_key[11].CLK
clock => xtea_key[12].CLK
clock => xtea_key[13].CLK
clock => xtea_key[14].CLK
clock => xtea_key[15].CLK
clock => xtea_key[16].CLK
clock => xtea_key[17].CLK
clock => xtea_key[18].CLK
clock => xtea_key[19].CLK
clock => xtea_key[20].CLK
clock => xtea_key[21].CLK
clock => xtea_key[22].CLK
clock => xtea_key[23].CLK
clock => xtea_key[24].CLK
clock => xtea_key[25].CLK
clock => xtea_key[26].CLK
clock => xtea_key[27].CLK
clock => xtea_key[28].CLK
clock => xtea_key[29].CLK
clock => xtea_key[30].CLK
clock => xtea_key[31].CLK
clock => xtea_key[32].CLK
clock => xtea_key[33].CLK
clock => xtea_key[34].CLK
clock => xtea_key[35].CLK
clock => xtea_key[36].CLK
clock => xtea_key[37].CLK
clock => xtea_key[38].CLK
clock => xtea_key[39].CLK
clock => xtea_key[40].CLK
clock => xtea_key[41].CLK
clock => xtea_key[42].CLK
clock => xtea_key[43].CLK
clock => xtea_key[44].CLK
clock => xtea_key[45].CLK
clock => xtea_key[46].CLK
clock => xtea_key[47].CLK
clock => xtea_key[48].CLK
clock => xtea_key[49].CLK
clock => xtea_key[50].CLK
clock => xtea_key[51].CLK
clock => xtea_key[52].CLK
clock => xtea_key[53].CLK
clock => xtea_key[54].CLK
clock => xtea_key[55].CLK
clock => xtea_key[56].CLK
clock => xtea_key[57].CLK
clock => xtea_key[58].CLK
clock => xtea_key[59].CLK
clock => xtea_key[60].CLK
clock => xtea_key[61].CLK
clock => xtea_key[62].CLK
clock => xtea_key[63].CLK
clock => xtea_key[64].CLK
clock => xtea_key[65].CLK
clock => xtea_key[66].CLK
clock => xtea_key[67].CLK
clock => xtea_key[68].CLK
clock => xtea_key[69].CLK
clock => xtea_key[70].CLK
clock => xtea_key[71].CLK
clock => xtea_key[72].CLK
clock => xtea_key[73].CLK
clock => xtea_key[74].CLK
clock => xtea_key[75].CLK
clock => xtea_key[76].CLK
clock => xtea_key[77].CLK
clock => xtea_key[78].CLK
clock => xtea_key[79].CLK
clock => xtea_key[80].CLK
clock => xtea_key[81].CLK
clock => xtea_key[82].CLK
clock => xtea_key[83].CLK
clock => xtea_key[84].CLK
clock => xtea_key[85].CLK
clock => xtea_key[86].CLK
clock => xtea_key[87].CLK
clock => xtea_key[88].CLK
clock => xtea_key[89].CLK
clock => xtea_key[90].CLK
clock => xtea_key[91].CLK
clock => xtea_key[92].CLK
clock => xtea_key[93].CLK
clock => xtea_key[94].CLK
clock => xtea_key[95].CLK
clock => xtea_key[96].CLK
clock => xtea_key[97].CLK
clock => xtea_key[98].CLK
clock => xtea_key[99].CLK
clock => xtea_key[100].CLK
clock => xtea_key[101].CLK
clock => xtea_key[102].CLK
clock => xtea_key[103].CLK
clock => xtea_key[104].CLK
clock => xtea_key[105].CLK
clock => xtea_key[106].CLK
clock => xtea_key[107].CLK
clock => xtea_key[108].CLK
clock => xtea_key[109].CLK
clock => xtea_key[110].CLK
clock => xtea_key[111].CLK
clock => xtea_key[112].CLK
clock => xtea_key[113].CLK
clock => xtea_key[114].CLK
clock => xtea_key[115].CLK
clock => xtea_key[116].CLK
clock => xtea_key[117].CLK
clock => xtea_key[118].CLK
clock => xtea_key[119].CLK
clock => xtea_key[120].CLK
clock => xtea_key[121].CLK
clock => xtea_key[122].CLK
clock => xtea_key[123].CLK
clock => xtea_key[124].CLK
clock => xtea_key[125].CLK
clock => xtea_key[126].CLK
clock => xtea_key[127].CLK
clock => ccounter_reset.CLK
clock => xtea_mode.CLK
clock => ccounter_enable.CLK
clock => sender_pulse_trigger.CLK
clock => send_data[0].CLK
clock => send_data[1].CLK
clock => send_data[2].CLK
clock => send_data[3].CLK
clock => send_data[4].CLK
clock => send_data[5].CLK
clock => send_data[6].CLK
clock => send_data[7].CLK
clock => send_data[8].CLK
clock => send_data[9].CLK
clock => send_data[10].CLK
clock => send_data[11].CLK
clock => send_data[12].CLK
clock => send_data[13].CLK
clock => send_data[14].CLK
clock => send_data[15].CLK
clock => send_data[16].CLK
clock => send_data[17].CLK
clock => send_data[18].CLK
clock => send_data[19].CLK
clock => send_data[20].CLK
clock => send_data[21].CLK
clock => send_data[22].CLK
clock => send_data[23].CLK
clock => send_data[24].CLK
clock => send_data[25].CLK
clock => send_data[26].CLK
clock => send_data[27].CLK
clock => send_data[28].CLK
clock => send_data[29].CLK
clock => send_data[30].CLK
clock => send_data[31].CLK
clock => send_data[32].CLK
clock => send_data[33].CLK
clock => send_data[34].CLK
clock => send_data[35].CLK
clock => send_data[36].CLK
clock => send_data[37].CLK
clock => send_data[38].CLK
clock => send_data[39].CLK
clock => send_data[40].CLK
clock => send_data[41].CLK
clock => send_data[42].CLK
clock => send_data[43].CLK
clock => send_data[44].CLK
clock => send_data[45].CLK
clock => send_data[46].CLK
clock => send_data[47].CLK
clock => send_data[48].CLK
clock => send_data[49].CLK
clock => send_data[50].CLK
clock => send_data[51].CLK
clock => send_data[52].CLK
clock => send_data[53].CLK
clock => send_data[54].CLK
clock => send_data[55].CLK
clock => send_data[56].CLK
clock => send_data[57].CLK
clock => send_data[58].CLK
clock => send_data[59].CLK
clock => send_data[60].CLK
clock => send_data[61].CLK
clock => send_data[62].CLK
clock => send_data[63].CLK
clock => send_done_buffer.CLK
clock => memory_address[0].CLK
clock => memory_address[1].CLK
clock => memory_address[2].CLK
clock => memory_address[3].CLK
clock => memory_address[4].CLK
clock => memory_address[5].CLK
clock => memory_address[6].CLK
clock => memory_address[7].CLK
clock => memory_address[8].CLK
clock => memory_address[9].CLK
clock => memory_write[0].CLK
clock => memory_write[1].CLK
clock => memory_write[2].CLK
clock => memory_write[3].CLK
clock => memory_write[4].CLK
clock => memory_write[5].CLK
clock => memory_write[6].CLK
clock => memory_write[7].CLK
clock => memory_write[8].CLK
clock => memory_write[9].CLK
clock => memory_write[10].CLK
clock => memory_write[11].CLK
clock => memory_write[12].CLK
clock => memory_write[13].CLK
clock => memory_write[14].CLK
clock => memory_write[15].CLK
clock => memory_write[16].CLK
clock => memory_write[17].CLK
clock => memory_write[18].CLK
clock => memory_write[19].CLK
clock => memory_write[20].CLK
clock => memory_write[21].CLK
clock => memory_write[22].CLK
clock => memory_write[23].CLK
clock => memory_write[24].CLK
clock => memory_write[25].CLK
clock => memory_write[26].CLK
clock => memory_write[27].CLK
clock => memory_write[28].CLK
clock => memory_write[29].CLK
clock => memory_write[30].CLK
clock => memory_write[31].CLK
clock => memory_write[32].CLK
clock => memory_write[33].CLK
clock => memory_write[34].CLK
clock => memory_write[35].CLK
clock => memory_write[36].CLK
clock => memory_write[37].CLK
clock => memory_write[38].CLK
clock => memory_write[39].CLK
clock => memory_write[40].CLK
clock => memory_write[41].CLK
clock => memory_write[42].CLK
clock => memory_write[43].CLK
clock => memory_write[44].CLK
clock => memory_write[45].CLK
clock => memory_write[46].CLK
clock => memory_write[47].CLK
clock => memory_write[48].CLK
clock => memory_write[49].CLK
clock => memory_write[50].CLK
clock => memory_write[51].CLK
clock => memory_write[52].CLK
clock => memory_write[53].CLK
clock => memory_write[54].CLK
clock => memory_write[55].CLK
clock => memory_write[56].CLK
clock => memory_write[57].CLK
clock => memory_write[58].CLK
clock => memory_write[59].CLK
clock => memory_write[60].CLK
clock => memory_write[61].CLK
clock => memory_write[62].CLK
clock => memory_write[63].CLK
clock => enable_write.CLK
clock => xtea_pulse_enable.CLK
clock => sender_pulse_enable.CLK
clock => send_counter[0].CLK
clock => send_counter[1].CLK
clock => send_counter[2].CLK
clock => leds[0]~reg0.CLK
clock => leds[1]~reg0.CLK
clock => leds[2]~reg0.CLK
clock => leds[3]~reg0.CLK
clock => XTEA:xteablock_inst.clock
clock => MemoryBlock:memoryblock_inst.clock
clock => PulseGenerator:spulse10clock_int.clock
clock => PulseGenerator:xpulse10clock_int.clock
clock => ClockCounter:clockcounter_inst.clock
clock => controller_nstate~12.DATAIN
clock => controller_cstate~1.DATAIN
nreset => SerialBlock:serialblock_inst.nreset
nreset => XTEA:xteablock_inst.nreset
nreset => PulseGenerator:spulse10clock_int.nreset
nreset => PulseGenerator:xpulse10clock_int.nreset
nreset => ClockCounter:clockcounter_inst.nreset
nreset => controller_cstate~3.DATAIN
rs232_rx => SerialBlock:serialblock_inst.rs232_rx
rs232_tx << SerialBlock:serialblock_inst.rs232_tx
keys[0] => ~NO_FANOUT~
keys[1] => ~NO_FANOUT~
keys[2] => ~NO_FANOUT~
keys[3] => ~NO_FANOUT~
switch[0] => ~NO_FANOUT~
switch[1] => ~NO_FANOUT~
switch[2] => ~NO_FANOUT~
switch[3] => ~NO_FANOUT~
leds[0] << leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] << leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] << leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] << leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst
clock => SerialReader:serialreader_inst.clock
clock => sender_enable.CLK
clock => reader_enable.CLK
clock => serial_running~reg0.CLK
clock => sender_start.CLK
clock => reader_start.CLK
clock => reader_trigger.CLK
clock => receive_c.CLK
clock => store_datatype[0]~reg0.CLK
clock => store_datatype[1]~reg0.CLK
clock => store_data[0]~reg0.CLK
clock => store_data[1]~reg0.CLK
clock => store_data[2]~reg0.CLK
clock => store_data[3]~reg0.CLK
clock => store_data[4]~reg0.CLK
clock => store_data[5]~reg0.CLK
clock => store_data[6]~reg0.CLK
clock => store_data[7]~reg0.CLK
clock => store_data[8]~reg0.CLK
clock => store_data[9]~reg0.CLK
clock => store_data[10]~reg0.CLK
clock => store_data[11]~reg0.CLK
clock => store_data[12]~reg0.CLK
clock => store_data[13]~reg0.CLK
clock => store_data[14]~reg0.CLK
clock => store_data[15]~reg0.CLK
clock => store_data[16]~reg0.CLK
clock => store_data[17]~reg0.CLK
clock => store_data[18]~reg0.CLK
clock => store_data[19]~reg0.CLK
clock => store_data[20]~reg0.CLK
clock => store_data[21]~reg0.CLK
clock => store_data[22]~reg0.CLK
clock => store_data[23]~reg0.CLK
clock => store_data[24]~reg0.CLK
clock => store_data[25]~reg0.CLK
clock => store_data[26]~reg0.CLK
clock => store_data[27]~reg0.CLK
clock => store_data[28]~reg0.CLK
clock => store_data[29]~reg0.CLK
clock => store_data[30]~reg0.CLK
clock => store_data[31]~reg0.CLK
clock => store_data[32]~reg0.CLK
clock => store_data[33]~reg0.CLK
clock => store_data[34]~reg0.CLK
clock => store_data[35]~reg0.CLK
clock => store_data[36]~reg0.CLK
clock => store_data[37]~reg0.CLK
clock => store_data[38]~reg0.CLK
clock => store_data[39]~reg0.CLK
clock => store_data[40]~reg0.CLK
clock => store_data[41]~reg0.CLK
clock => store_data[42]~reg0.CLK
clock => store_data[43]~reg0.CLK
clock => store_data[44]~reg0.CLK
clock => store_data[45]~reg0.CLK
clock => store_data[46]~reg0.CLK
clock => store_data[47]~reg0.CLK
clock => store_data[48]~reg0.CLK
clock => store_data[49]~reg0.CLK
clock => store_data[50]~reg0.CLK
clock => store_data[51]~reg0.CLK
clock => store_data[52]~reg0.CLK
clock => store_data[53]~reg0.CLK
clock => store_data[54]~reg0.CLK
clock => store_data[55]~reg0.CLK
clock => store_data[56]~reg0.CLK
clock => store_data[57]~reg0.CLK
clock => store_data[58]~reg0.CLK
clock => store_data[59]~reg0.CLK
clock => store_data[60]~reg0.CLK
clock => store_data[61]~reg0.CLK
clock => store_data[62]~reg0.CLK
clock => store_data[63]~reg0.CLK
clock => SerialSender:serialsender_inst.clock
clock => my_uart_top:my_uart_top_inst.clock
clock => PulseGenerator:checkoutpulse_inst.clock
clock => ClockDiv:sclockdiv_inst.clock_in
nreset => SerialReader:serialreader_inst.nreset
nreset => SerialSender:serialsender_inst.nreset
nreset => my_uart_top:my_uart_top_inst.nreset
nreset => PulseGenerator:checkoutpulse_inst.nreset
serial_running <= serial_running~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_done <= read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_done <= send_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start => sender_start.OUTPUTSELECT
error_out[0] <= SerialReader:serialreader_inst.error_out[0]
error_out[1] <= SerialReader:serialreader_inst.error_out[1]
send_data[0] => SerialSender:serialsender_inst.sender_data_in[0]
send_data[1] => SerialSender:serialsender_inst.sender_data_in[1]
send_data[2] => SerialSender:serialsender_inst.sender_data_in[2]
send_data[3] => SerialSender:serialsender_inst.sender_data_in[3]
send_data[4] => SerialSender:serialsender_inst.sender_data_in[4]
send_data[5] => SerialSender:serialsender_inst.sender_data_in[5]
send_data[6] => SerialSender:serialsender_inst.sender_data_in[6]
send_data[7] => SerialSender:serialsender_inst.sender_data_in[7]
send_data[8] => SerialSender:serialsender_inst.sender_data_in[8]
send_data[9] => SerialSender:serialsender_inst.sender_data_in[9]
send_data[10] => SerialSender:serialsender_inst.sender_data_in[10]
send_data[11] => SerialSender:serialsender_inst.sender_data_in[11]
send_data[12] => SerialSender:serialsender_inst.sender_data_in[12]
send_data[13] => SerialSender:serialsender_inst.sender_data_in[13]
send_data[14] => SerialSender:serialsender_inst.sender_data_in[14]
send_data[15] => SerialSender:serialsender_inst.sender_data_in[15]
send_data[16] => SerialSender:serialsender_inst.sender_data_in[16]
send_data[17] => SerialSender:serialsender_inst.sender_data_in[17]
send_data[18] => SerialSender:serialsender_inst.sender_data_in[18]
send_data[19] => SerialSender:serialsender_inst.sender_data_in[19]
send_data[20] => SerialSender:serialsender_inst.sender_data_in[20]
send_data[21] => SerialSender:serialsender_inst.sender_data_in[21]
send_data[22] => SerialSender:serialsender_inst.sender_data_in[22]
send_data[23] => SerialSender:serialsender_inst.sender_data_in[23]
send_data[24] => SerialSender:serialsender_inst.sender_data_in[24]
send_data[25] => SerialSender:serialsender_inst.sender_data_in[25]
send_data[26] => SerialSender:serialsender_inst.sender_data_in[26]
send_data[27] => SerialSender:serialsender_inst.sender_data_in[27]
send_data[28] => SerialSender:serialsender_inst.sender_data_in[28]
send_data[29] => SerialSender:serialsender_inst.sender_data_in[29]
send_data[30] => SerialSender:serialsender_inst.sender_data_in[30]
send_data[31] => SerialSender:serialsender_inst.sender_data_in[31]
send_data[32] => SerialSender:serialsender_inst.sender_data_in[32]
send_data[33] => SerialSender:serialsender_inst.sender_data_in[33]
send_data[34] => SerialSender:serialsender_inst.sender_data_in[34]
send_data[35] => SerialSender:serialsender_inst.sender_data_in[35]
send_data[36] => SerialSender:serialsender_inst.sender_data_in[36]
send_data[37] => SerialSender:serialsender_inst.sender_data_in[37]
send_data[38] => SerialSender:serialsender_inst.sender_data_in[38]
send_data[39] => SerialSender:serialsender_inst.sender_data_in[39]
send_data[40] => SerialSender:serialsender_inst.sender_data_in[40]
send_data[41] => SerialSender:serialsender_inst.sender_data_in[41]
send_data[42] => SerialSender:serialsender_inst.sender_data_in[42]
send_data[43] => SerialSender:serialsender_inst.sender_data_in[43]
send_data[44] => SerialSender:serialsender_inst.sender_data_in[44]
send_data[45] => SerialSender:serialsender_inst.sender_data_in[45]
send_data[46] => SerialSender:serialsender_inst.sender_data_in[46]
send_data[47] => SerialSender:serialsender_inst.sender_data_in[47]
send_data[48] => SerialSender:serialsender_inst.sender_data_in[48]
send_data[49] => SerialSender:serialsender_inst.sender_data_in[49]
send_data[50] => SerialSender:serialsender_inst.sender_data_in[50]
send_data[51] => SerialSender:serialsender_inst.sender_data_in[51]
send_data[52] => SerialSender:serialsender_inst.sender_data_in[52]
send_data[53] => SerialSender:serialsender_inst.sender_data_in[53]
send_data[54] => SerialSender:serialsender_inst.sender_data_in[54]
send_data[55] => SerialSender:serialsender_inst.sender_data_in[55]
send_data[56] => SerialSender:serialsender_inst.sender_data_in[56]
send_data[57] => SerialSender:serialsender_inst.sender_data_in[57]
send_data[58] => SerialSender:serialsender_inst.sender_data_in[58]
send_data[59] => SerialSender:serialsender_inst.sender_data_in[59]
send_data[60] => SerialSender:serialsender_inst.sender_data_in[60]
send_data[61] => SerialSender:serialsender_inst.sender_data_in[61]
send_data[62] => SerialSender:serialsender_inst.sender_data_in[62]
send_data[63] => SerialSender:serialsender_inst.sender_data_in[63]
store_data[0] <= store_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[1] <= store_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[2] <= store_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[3] <= store_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[4] <= store_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[5] <= store_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[6] <= store_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[7] <= store_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[8] <= store_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[9] <= store_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[10] <= store_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[11] <= store_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[12] <= store_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[13] <= store_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[14] <= store_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[15] <= store_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[16] <= store_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[17] <= store_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[18] <= store_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[19] <= store_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[20] <= store_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[21] <= store_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[22] <= store_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[23] <= store_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[24] <= store_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[25] <= store_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[26] <= store_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[27] <= store_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[28] <= store_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[29] <= store_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[30] <= store_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[31] <= store_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[32] <= store_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[33] <= store_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[34] <= store_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[35] <= store_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[36] <= store_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[37] <= store_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[38] <= store_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[39] <= store_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[40] <= store_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[41] <= store_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[42] <= store_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[43] <= store_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[44] <= store_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[45] <= store_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[46] <= store_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[47] <= store_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[48] <= store_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[49] <= store_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[50] <= store_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[51] <= store_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[52] <= store_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[53] <= store_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[54] <= store_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[55] <= store_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[56] <= store_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[57] <= store_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[58] <= store_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[59] <= store_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[60] <= store_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[61] <= store_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[62] <= store_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[63] <= store_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[0] <= store_datatype[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[1] <= store_datatype[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_checkout <= PulseGenerator:checkoutpulse_inst.pulse_out
rs232_rx => my_uart_top:my_uart_top_inst.rs232_rx
rs232_tx <= my_uart_top:my_uart_top_inst.rs232_tx


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst
clock => c_state~11.DATAIN
nreset => temp_type[1].IN1
nreset => counter[3].IN1
nreset => n_state.read_data.IN1
nreset => n_state.read_startdata.IN1
nreset => n_state.read_key.IN1
nreset => n_state.read_mode.IN1
nreset => n_state.read_whitemode.IN1
nreset => n_state.read_kw.IN1
nreset => n_state.start.IN1
nreset => n_state.idle.IN1
nreset => reader_done$latch.ACLR
nreset => done_data.ACLR
nreset => done_key.ACLR
nreset => done_mode.ACLR
nreset => error_out[0]$latch.ACLR
nreset => temp_data[0].ACLR
nreset => temp_data[1].ACLR
nreset => temp_data[2].ACLR
nreset => temp_data[3].ACLR
nreset => temp_data[4].ACLR
nreset => temp_data[5].ACLR
nreset => temp_data[6].ACLR
nreset => temp_data[7].ACLR
nreset => temp_data[8].ACLR
nreset => temp_data[9].ACLR
nreset => temp_data[10].ACLR
nreset => temp_data[11].ACLR
nreset => temp_data[12].ACLR
nreset => temp_data[13].ACLR
nreset => temp_data[14].ACLR
nreset => temp_data[15].ACLR
nreset => temp_data[16].ACLR
nreset => temp_data[17].ACLR
nreset => temp_data[18].ACLR
nreset => temp_data[19].ACLR
nreset => temp_data[20].ACLR
nreset => temp_data[21].ACLR
nreset => temp_data[22].ACLR
nreset => temp_data[23].ACLR
nreset => temp_data[24].ACLR
nreset => temp_data[25].ACLR
nreset => temp_data[26].ACLR
nreset => temp_data[27].ACLR
nreset => temp_data[28].ACLR
nreset => temp_data[29].ACLR
nreset => temp_data[30].ACLR
nreset => temp_data[31].ACLR
nreset => temp_data[32].ACLR
nreset => temp_data[33].ACLR
nreset => temp_data[34].ACLR
nreset => temp_data[35].ACLR
nreset => temp_data[36].ACLR
nreset => temp_data[37].ACLR
nreset => temp_data[38].ACLR
nreset => temp_data[39].ACLR
nreset => temp_data[40].ACLR
nreset => temp_data[41].ACLR
nreset => temp_data[42].ACLR
nreset => temp_data[43].ACLR
nreset => temp_data[44].ACLR
nreset => temp_data[45].ACLR
nreset => temp_data[46].ACLR
nreset => temp_data[47].ACLR
nreset => temp_data[48].ACLR
nreset => temp_data[49].ACLR
nreset => temp_data[50].ACLR
nreset => temp_data[51].ACLR
nreset => temp_data[52].ACLR
nreset => temp_data[53].ACLR
nreset => temp_data[54].ACLR
nreset => temp_data[55].ACLR
nreset => temp_data[56].ACLR
nreset => temp_data[57].ACLR
nreset => temp_data[58].ACLR
nreset => temp_data[59].ACLR
nreset => temp_data[60].ACLR
nreset => temp_data[61].ACLR
nreset => temp_data[62].ACLR
nreset => temp_data[63].ACLR
nreset => temp_checkout.ACLR
nreset => c_state~13.DATAIN
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => temp_type[1].IN1
reader_enable => counter[3].IN1
reader_enable => n_state.read_data.IN1
reader_enable => n_state.read_startdata.IN1
reader_enable => n_state.read_key.IN1
reader_enable => n_state.read_mode.IN1
reader_enable => n_state.read_whitemode.IN1
reader_enable => n_state.read_kw.IN1
reader_enable => n_state.start.IN1
reader_enable => n_state.idle.IN1
reader_enable => done_data.IN1
reader_enable => done_key.IN1
reader_enable => done_mode.IN1
reader_enable => error_out[0].IN1
reader_enable => temp_data[0].IN1
reader_enable => temp_data[1].IN1
reader_enable => temp_data[2].IN1
reader_enable => temp_data[3].IN1
reader_enable => temp_data[4].IN1
reader_enable => temp_data[5].IN1
reader_enable => temp_data[6].IN1
reader_enable => temp_data[7].IN1
reader_enable => temp_data[8].IN1
reader_enable => temp_data[9].IN1
reader_enable => temp_data[10].IN1
reader_enable => temp_data[11].IN1
reader_enable => temp_data[12].IN1
reader_enable => temp_data[13].IN1
reader_enable => temp_data[14].IN1
reader_enable => temp_data[15].IN1
reader_enable => temp_data[16].IN1
reader_enable => temp_data[17].IN1
reader_enable => temp_data[18].IN1
reader_enable => temp_data[19].IN1
reader_enable => temp_data[20].IN1
reader_enable => temp_data[21].IN1
reader_enable => temp_data[22].IN1
reader_enable => temp_data[23].IN1
reader_enable => temp_data[24].IN1
reader_enable => temp_data[25].IN1
reader_enable => temp_data[26].IN1
reader_enable => temp_data[27].IN1
reader_enable => temp_data[28].IN1
reader_enable => temp_data[29].IN1
reader_enable => temp_data[30].IN1
reader_enable => temp_data[31].IN1
reader_enable => temp_data[32].IN1
reader_enable => temp_data[33].IN1
reader_enable => temp_data[34].IN1
reader_enable => temp_data[35].IN1
reader_enable => temp_data[36].IN1
reader_enable => temp_data[37].IN1
reader_enable => temp_data[38].IN1
reader_enable => temp_data[39].IN1
reader_enable => temp_data[40].IN1
reader_enable => temp_data[41].IN1
reader_enable => temp_data[42].IN1
reader_enable => temp_data[43].IN1
reader_enable => temp_data[44].IN1
reader_enable => temp_data[45].IN1
reader_enable => temp_data[46].IN1
reader_enable => temp_data[47].IN1
reader_enable => temp_data[48].IN1
reader_enable => temp_data[49].IN1
reader_enable => temp_data[50].IN1
reader_enable => temp_data[51].IN1
reader_enable => temp_data[52].IN1
reader_enable => temp_data[53].IN1
reader_enable => temp_data[54].IN1
reader_enable => temp_data[55].IN1
reader_enable => temp_data[56].IN1
reader_enable => temp_data[57].IN1
reader_enable => temp_data[58].IN1
reader_enable => temp_data[59].IN1
reader_enable => temp_data[60].IN1
reader_enable => temp_data[61].IN1
reader_enable => temp_data[62].IN1
reader_enable => temp_data[63].IN1
reader_enable => temp_checkout.IN1
reader_enable => reader_done.IN1
reader_trigger => temp_type[1].IN1
reader_trigger => counter[3].IN1
reader_trigger => n_state.read_data.IN1
reader_trigger => n_state.read_startdata.IN1
reader_trigger => n_state.read_key.IN1
reader_trigger => n_state.read_mode.IN1
reader_trigger => n_state.read_whitemode.IN1
reader_trigger => n_state.read_kw.IN1
reader_trigger => n_state.start.IN1
reader_trigger => n_state.idle.IN1
reader_trigger => done_data.IN1
reader_trigger => done_key.IN1
reader_trigger => done_mode.IN1
reader_trigger => error_out[0].IN1
reader_trigger => temp_data[0].IN1
reader_trigger => temp_data[1].IN1
reader_trigger => temp_data[2].IN1
reader_trigger => temp_data[3].IN1
reader_trigger => temp_data[4].IN1
reader_trigger => temp_data[5].IN1
reader_trigger => temp_data[6].IN1
reader_trigger => temp_data[7].IN1
reader_trigger => temp_data[8].IN1
reader_trigger => temp_data[9].IN1
reader_trigger => temp_data[10].IN1
reader_trigger => temp_data[11].IN1
reader_trigger => temp_data[12].IN1
reader_trigger => temp_data[13].IN1
reader_trigger => temp_data[14].IN1
reader_trigger => temp_data[15].IN1
reader_trigger => temp_data[16].IN1
reader_trigger => temp_data[17].IN1
reader_trigger => temp_data[18].IN1
reader_trigger => temp_data[19].IN1
reader_trigger => temp_data[20].IN1
reader_trigger => temp_data[21].IN1
reader_trigger => temp_data[22].IN1
reader_trigger => temp_data[23].IN1
reader_trigger => temp_data[24].IN1
reader_trigger => temp_data[25].IN1
reader_trigger => temp_data[26].IN1
reader_trigger => temp_data[27].IN1
reader_trigger => temp_data[28].IN1
reader_trigger => temp_data[29].IN1
reader_trigger => temp_data[30].IN1
reader_trigger => temp_data[31].IN1
reader_trigger => temp_data[32].IN1
reader_trigger => temp_data[33].IN1
reader_trigger => temp_data[34].IN1
reader_trigger => temp_data[35].IN1
reader_trigger => temp_data[36].IN1
reader_trigger => temp_data[37].IN1
reader_trigger => temp_data[38].IN1
reader_trigger => temp_data[39].IN1
reader_trigger => temp_data[40].IN1
reader_trigger => temp_data[41].IN1
reader_trigger => temp_data[42].IN1
reader_trigger => temp_data[43].IN1
reader_trigger => temp_data[44].IN1
reader_trigger => temp_data[45].IN1
reader_trigger => temp_data[46].IN1
reader_trigger => temp_data[47].IN1
reader_trigger => temp_data[48].IN1
reader_trigger => temp_data[49].IN1
reader_trigger => temp_data[50].IN1
reader_trigger => temp_data[51].IN1
reader_trigger => temp_data[52].IN1
reader_trigger => temp_data[53].IN1
reader_trigger => temp_data[54].IN1
reader_trigger => temp_data[55].IN1
reader_trigger => temp_data[56].IN1
reader_trigger => temp_data[57].IN1
reader_trigger => temp_data[58].IN1
reader_trigger => temp_data[59].IN1
reader_trigger => temp_data[60].IN1
reader_trigger => temp_data[61].IN1
reader_trigger => temp_data[62].IN1
reader_trigger => temp_data[63].IN1
reader_trigger => temp_checkout.IN1
reader_trigger => reader_done.IN1
reader_start => Selector132.IN5
reader_start => Selector131.IN5
reader_start => Selector130.IN5
reader_start => Selector129.IN5
reader_start => Selector4.IN5
reader_start => Selector3.IN5
reader_start => Selector0.IN6
reader_start => Selector212.IN9
reader_done <= reader_done$latch.DB_MAX_OUTPUT_PORT_TYPE
error_out[0] <= error_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
error_out[1] <= <GND>
reader_data_in[0] => Equal0.IN15
reader_data_in[0] => Equal2.IN15
reader_data_in[0] => Equal3.IN15
reader_data_in[0] => Equal4.IN15
reader_data_in[0] => Equal5.IN15
reader_data_in[0] => Equal6.IN15
reader_data_in[0] => Equal7.IN15
reader_data_in[0] => Equal8.IN15
reader_data_in[0] => Equal13.IN15
reader_data_in[0] => Selector1.IN4
reader_data_in[0] => temp_data[0].DATAA
reader_data_in[0] => temp_data[0].DATAA
reader_data_in[0] => temp_data[8].DATAA
reader_data_in[0] => temp_data[8].DATAA
reader_data_in[0] => temp_data[16].DATAA
reader_data_in[0] => temp_data[24].DATAA
reader_data_in[0] => temp_data[32].DATAA
reader_data_in[0] => temp_data[32].DATAA
reader_data_in[0] => temp_data[40].DATAA
reader_data_in[0] => temp_data[48].DATAA
reader_data_in[0] => temp_data[48].DATAA
reader_data_in[0] => temp_data[8].DATAA
reader_data_in[0] => temp_data[16].DATAA
reader_data_in[0] => temp_data[24].DATAA
reader_data_in[0] => temp_data[32].DATAA
reader_data_in[0] => temp_data[40].DATAA
reader_data_in[0] => temp_data[48].DATAA
reader_data_in[0] => Selector73.IN0
reader_data_in[1] => Equal0.IN14
reader_data_in[1] => Equal2.IN14
reader_data_in[1] => Equal3.IN14
reader_data_in[1] => Equal4.IN14
reader_data_in[1] => Equal5.IN14
reader_data_in[1] => Equal6.IN14
reader_data_in[1] => Equal7.IN14
reader_data_in[1] => Equal8.IN14
reader_data_in[1] => Equal13.IN14
reader_data_in[1] => Selector128.IN4
reader_data_in[1] => temp_data[1].DATAA
reader_data_in[1] => temp_data[9].DATAA
reader_data_in[1] => temp_data[17].DATAA
reader_data_in[1] => temp_data[17].DATAA
reader_data_in[1] => temp_data[25].DATAA
reader_data_in[1] => temp_data[33].DATAA
reader_data_in[1] => temp_data[33].DATAA
reader_data_in[1] => temp_data[41].DATAA
reader_data_in[1] => temp_data[41].DATAA
reader_data_in[1] => temp_data[49].DATAA
reader_data_in[1] => temp_data[49].DATAA
reader_data_in[1] => temp_data[1].DATAA
reader_data_in[1] => temp_data[9].DATAA
reader_data_in[1] => temp_data[17].DATAA
reader_data_in[1] => temp_data[25].DATAA
reader_data_in[1] => temp_data[33].DATAA
reader_data_in[1] => temp_data[41].DATAA
reader_data_in[1] => temp_data[49].DATAA
reader_data_in[1] => Selector72.IN0
reader_data_in[2] => Equal0.IN13
reader_data_in[2] => Equal2.IN13
reader_data_in[2] => Equal3.IN13
reader_data_in[2] => Equal4.IN13
reader_data_in[2] => Equal5.IN13
reader_data_in[2] => Equal6.IN13
reader_data_in[2] => Equal7.IN13
reader_data_in[2] => Equal8.IN13
reader_data_in[2] => Equal13.IN13
reader_data_in[2] => Selector127.IN4
reader_data_in[2] => temp_data[2].DATAA
reader_data_in[2] => temp_data[2].DATAA
reader_data_in[2] => temp_data[10].DATAA
reader_data_in[2] => temp_data[10].DATAA
reader_data_in[2] => temp_data[18].DATAA
reader_data_in[2] => temp_data[18].DATAA
reader_data_in[2] => temp_data[26].DATAA
reader_data_in[2] => temp_data[26].DATAA
reader_data_in[2] => temp_data[34].DATAA
reader_data_in[2] => temp_data[42].DATAA
reader_data_in[2] => temp_data[42].DATAA
reader_data_in[2] => temp_data[50].DATAA
reader_data_in[2] => temp_data[2].DATAA
reader_data_in[2] => temp_data[10].DATAA
reader_data_in[2] => temp_data[18].DATAA
reader_data_in[2] => temp_data[26].DATAA
reader_data_in[2] => temp_data[34].DATAA
reader_data_in[2] => temp_data[42].DATAA
reader_data_in[2] => temp_data[50].DATAA
reader_data_in[2] => Selector71.IN0
reader_data_in[3] => Equal0.IN12
reader_data_in[3] => Equal2.IN12
reader_data_in[3] => Equal3.IN12
reader_data_in[3] => Equal4.IN12
reader_data_in[3] => Equal5.IN12
reader_data_in[3] => Equal6.IN12
reader_data_in[3] => Equal7.IN12
reader_data_in[3] => Equal8.IN12
reader_data_in[3] => Equal13.IN12
reader_data_in[3] => Selector126.IN4
reader_data_in[3] => temp_data[3].DATAA
reader_data_in[3] => temp_data[3].DATAA
reader_data_in[3] => temp_data[11].DATAA
reader_data_in[3] => temp_data[11].DATAA
reader_data_in[3] => temp_data[19].DATAA
reader_data_in[3] => temp_data[19].DATAA
reader_data_in[3] => temp_data[27].DATAA
reader_data_in[3] => temp_data[35].DATAA
reader_data_in[3] => temp_data[43].DATAA
reader_data_in[3] => temp_data[51].DATAA
reader_data_in[3] => temp_data[51].DATAA
reader_data_in[3] => temp_data[3].DATAA
reader_data_in[3] => temp_data[11].DATAA
reader_data_in[3] => temp_data[19].DATAA
reader_data_in[3] => temp_data[27].DATAA
reader_data_in[3] => temp_data[35].DATAA
reader_data_in[3] => temp_data[43].DATAA
reader_data_in[3] => temp_data[51].DATAA
reader_data_in[3] => Selector70.IN0
reader_data_in[4] => Equal0.IN11
reader_data_in[4] => Equal2.IN11
reader_data_in[4] => Equal3.IN11
reader_data_in[4] => Equal4.IN11
reader_data_in[4] => Equal5.IN11
reader_data_in[4] => Equal6.IN11
reader_data_in[4] => Equal7.IN11
reader_data_in[4] => Equal8.IN11
reader_data_in[4] => Equal13.IN11
reader_data_in[4] => Selector125.IN4
reader_data_in[4] => temp_data[4].DATAA
reader_data_in[4] => temp_data[4].DATAA
reader_data_in[4] => temp_data[12].DATAA
reader_data_in[4] => temp_data[12].DATAA
reader_data_in[4] => temp_data[20].DATAA
reader_data_in[4] => temp_data[20].DATAA
reader_data_in[4] => temp_data[28].DATAA
reader_data_in[4] => temp_data[36].DATAA
reader_data_in[4] => temp_data[36].DATAA
reader_data_in[4] => temp_data[44].DATAA
reader_data_in[4] => temp_data[44].DATAA
reader_data_in[4] => temp_data[52].DATAA
reader_data_in[4] => temp_data[52].DATAA
reader_data_in[4] => temp_data[4].DATAA
reader_data_in[4] => temp_data[12].DATAA
reader_data_in[4] => temp_data[20].DATAA
reader_data_in[4] => temp_data[28].DATAA
reader_data_in[4] => temp_data[36].DATAA
reader_data_in[4] => temp_data[44].DATAA
reader_data_in[4] => temp_data[52].DATAA
reader_data_in[4] => Selector69.IN0
reader_data_in[5] => Equal0.IN10
reader_data_in[5] => Equal2.IN10
reader_data_in[5] => Equal3.IN10
reader_data_in[5] => Equal4.IN10
reader_data_in[5] => Equal5.IN10
reader_data_in[5] => Equal6.IN10
reader_data_in[5] => Equal7.IN10
reader_data_in[5] => Equal8.IN10
reader_data_in[5] => Equal13.IN10
reader_data_in[5] => Selector124.IN4
reader_data_in[5] => temp_data[5].DATAA
reader_data_in[5] => temp_data[13].DATAA
reader_data_in[5] => temp_data[21].DATAA
reader_data_in[5] => temp_data[29].DATAA
reader_data_in[5] => temp_data[37].DATAA
reader_data_in[5] => temp_data[37].DATAA
reader_data_in[5] => temp_data[45].DATAA
reader_data_in[5] => temp_data[53].DATAA
reader_data_in[5] => temp_data[53].DATAA
reader_data_in[5] => temp_data[5].DATAA
reader_data_in[5] => temp_data[13].DATAA
reader_data_in[5] => temp_data[21].DATAA
reader_data_in[5] => temp_data[29].DATAA
reader_data_in[5] => temp_data[37].DATAA
reader_data_in[5] => temp_data[45].DATAA
reader_data_in[5] => temp_data[53].DATAA
reader_data_in[5] => Selector68.IN0
reader_data_in[6] => Equal0.IN9
reader_data_in[6] => Equal2.IN9
reader_data_in[6] => Equal3.IN9
reader_data_in[6] => Equal4.IN9
reader_data_in[6] => Equal5.IN9
reader_data_in[6] => Equal6.IN9
reader_data_in[6] => Equal7.IN9
reader_data_in[6] => Equal8.IN9
reader_data_in[6] => temp_data.DATAB
reader_data_in[6] => temp_data.DATAB
reader_data_in[6] => Equal13.IN9
reader_data_in[6] => Selector123.IN4
reader_data_in[6] => temp_data[62].DATAB
reader_data_in[6] => temp_data[62].DATAB
reader_data_in[6] => temp_data[62].DATAB
reader_data_in[6] => temp_data[6].DATAA
reader_data_in[6] => temp_data[6].DATAA
reader_data_in[6] => temp_data[14].DATAA
reader_data_in[6] => temp_data[22].DATAA
reader_data_in[6] => temp_data[22].DATAA
reader_data_in[6] => temp_data[30].DATAA
reader_data_in[6] => temp_data[38].DATAA
reader_data_in[6] => temp_data[38].DATAA
reader_data_in[6] => temp_data[46].DATAA
reader_data_in[6] => temp_data[46].DATAA
reader_data_in[6] => temp_data[54].DATAA
reader_data_in[6] => temp_data[54].DATAA
reader_data_in[6] => temp_data[6].DATAA
reader_data_in[6] => temp_data[14].DATAA
reader_data_in[6] => temp_data[22].DATAA
reader_data_in[6] => temp_data[30].DATAA
reader_data_in[6] => temp_data[38].DATAA
reader_data_in[6] => temp_data[46].DATAA
reader_data_in[6] => temp_data[54].DATAA
reader_data_in[7] => Equal0.IN8
reader_data_in[7] => Equal2.IN8
reader_data_in[7] => Equal3.IN8
reader_data_in[7] => Equal4.IN8
reader_data_in[7] => Equal5.IN8
reader_data_in[7] => Equal6.IN8
reader_data_in[7] => Equal7.IN8
reader_data_in[7] => Equal8.IN8
reader_data_in[7] => temp_data.DATAA
reader_data_in[7] => temp_data.DATAA
reader_data_in[7] => Equal13.IN8
reader_data_in[7] => Selector122.IN4
reader_data_in[7] => Selector66.IN0
reader_data_in[7] => temp_data[7].DATAA
reader_data_in[7] => temp_data[15].DATAA
reader_data_in[7] => temp_data[15].DATAA
reader_data_in[7] => temp_data[23].DATAA
reader_data_in[7] => temp_data[31].DATAA
reader_data_in[7] => temp_data[39].DATAA
reader_data_in[7] => temp_data[47].DATAA
reader_data_in[7] => temp_data[47].DATAA
reader_data_in[7] => temp_data[55].DATAA
reader_data_in[7] => temp_data[7].DATAA
reader_data_in[7] => temp_data[15].DATAA
reader_data_in[7] => temp_data[23].DATAA
reader_data_in[7] => temp_data[31].DATAA
reader_data_in[7] => temp_data[39].DATAA
reader_data_in[7] => temp_data[47].DATAA
reader_data_in[7] => temp_data[55].DATAA
reader_data_out[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[32] <= temp_data[32].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[33] <= temp_data[33].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[34] <= temp_data[34].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[35] <= temp_data[35].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[36] <= temp_data[36].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[37] <= temp_data[37].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[38] <= temp_data[38].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[39] <= temp_data[39].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[40] <= temp_data[40].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[41] <= temp_data[41].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[42] <= temp_data[42].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[43] <= temp_data[43].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[44] <= temp_data[44].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[45] <= temp_data[45].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[46] <= temp_data[46].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[47] <= temp_data[47].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[48] <= temp_data[48].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[49] <= temp_data[49].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[50] <= temp_data[50].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[51] <= temp_data[51].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[52] <= temp_data[52].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[53] <= temp_data[53].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[54] <= temp_data[54].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[55] <= temp_data[55].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[56] <= temp_data[56].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[57] <= temp_data[57].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[58] <= temp_data[58].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[59] <= temp_data[59].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[60] <= temp_data[60].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[61] <= temp_data[61].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[62] <= temp_data[62].DB_MAX_OUTPUT_PORT_TYPE
reader_data_out[63] <= temp_data[63].DB_MAX_OUTPUT_PORT_TYPE
reader_data_type[0] <= temp_type[0].DB_MAX_OUTPUT_PORT_TYPE
reader_data_type[1] <= temp_type[1].DB_MAX_OUTPUT_PORT_TYPE
reader_data_checkout <= temp_checkout.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst
clock => PulseGenerator:pulsegenerator_inst.clock
clock => c_state.CLK
nreset => PulseGenerator:pulsegenerator_inst.nreset
nreset => sender_data_out[0]~reg0.ACLR
nreset => sender_data_out[1]~reg0.ACLR
nreset => sender_data_out[2]~reg0.ACLR
nreset => sender_data_out[3]~reg0.ACLR
nreset => sender_data_out[4]~reg0.ACLR
nreset => sender_data_out[5]~reg0.ACLR
nreset => sender_data_out[6]~reg0.ACLR
nreset => sender_data_out[7]~reg0.ACLR
nreset => sender_done~reg0.ACLR
nreset => c_state.ACLR
nreset => pulse_reset.ENA
nreset => n_state.ENA
nreset => data_counter[2].ENA
nreset => data_counter[1].ENA
nreset => data_counter[0].ENA
nreset => pulse_enable.ENA
sender_clock => pulse_reset.CLK
sender_clock => pulse_enable.CLK
sender_clock => data_counter[0].CLK
sender_clock => data_counter[1].CLK
sender_clock => data_counter[2].CLK
sender_clock => n_state.CLK
sender_clock => sender_data_out[0]~reg0.CLK
sender_clock => sender_data_out[1]~reg0.CLK
sender_clock => sender_data_out[2]~reg0.CLK
sender_clock => sender_data_out[3]~reg0.CLK
sender_clock => sender_data_out[4]~reg0.CLK
sender_clock => sender_data_out[5]~reg0.CLK
sender_clock => sender_data_out[6]~reg0.CLK
sender_clock => sender_data_out[7]~reg0.CLK
sender_clock => sender_done~reg0.CLK
sender_enable => c_state.ENA
sender_start => n_state.OUTPUTSELECT
sender_trigger <= PulseGenerator:pulsegenerator_inst.pulse_out
sender_done <= sender_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_in[0] => Mux7.IN69
sender_data_in[1] => Mux6.IN69
sender_data_in[2] => Mux5.IN69
sender_data_in[3] => Mux4.IN69
sender_data_in[4] => Mux3.IN69
sender_data_in[5] => Mux2.IN69
sender_data_in[6] => Mux1.IN69
sender_data_in[7] => Mux0.IN69
sender_data_in[8] => Mux7.IN61
sender_data_in[9] => Mux6.IN61
sender_data_in[10] => Mux5.IN61
sender_data_in[11] => Mux4.IN61
sender_data_in[12] => Mux3.IN61
sender_data_in[13] => Mux2.IN61
sender_data_in[14] => Mux1.IN61
sender_data_in[15] => Mux0.IN61
sender_data_in[16] => Mux7.IN53
sender_data_in[17] => Mux6.IN53
sender_data_in[18] => Mux5.IN53
sender_data_in[19] => Mux4.IN53
sender_data_in[20] => Mux3.IN53
sender_data_in[21] => Mux2.IN53
sender_data_in[22] => Mux1.IN53
sender_data_in[23] => Mux0.IN53
sender_data_in[24] => Mux7.IN45
sender_data_in[25] => Mux6.IN45
sender_data_in[26] => Mux5.IN45
sender_data_in[27] => Mux4.IN45
sender_data_in[28] => Mux3.IN45
sender_data_in[29] => Mux2.IN45
sender_data_in[30] => Mux1.IN45
sender_data_in[31] => Mux0.IN45
sender_data_in[32] => Mux7.IN37
sender_data_in[33] => Mux6.IN37
sender_data_in[34] => Mux5.IN37
sender_data_in[35] => Mux4.IN37
sender_data_in[36] => Mux3.IN37
sender_data_in[37] => Mux2.IN37
sender_data_in[38] => Mux1.IN37
sender_data_in[39] => Mux0.IN37
sender_data_in[40] => Mux7.IN29
sender_data_in[41] => Mux6.IN29
sender_data_in[42] => Mux5.IN29
sender_data_in[43] => Mux4.IN29
sender_data_in[44] => Mux3.IN29
sender_data_in[45] => Mux2.IN29
sender_data_in[46] => Mux1.IN29
sender_data_in[47] => Mux0.IN29
sender_data_in[48] => Mux7.IN21
sender_data_in[49] => Mux6.IN21
sender_data_in[50] => Mux5.IN21
sender_data_in[51] => Mux4.IN21
sender_data_in[52] => Mux3.IN21
sender_data_in[53] => Mux2.IN21
sender_data_in[54] => Mux1.IN21
sender_data_in[55] => Mux0.IN21
sender_data_in[56] => Mux7.IN13
sender_data_in[57] => Mux6.IN13
sender_data_in[58] => Mux5.IN13
sender_data_in[59] => Mux4.IN13
sender_data_in[60] => Mux3.IN13
sender_data_in[61] => Mux2.IN13
sender_data_in[62] => Mux1.IN13
sender_data_in[63] => Mux0.IN13
sender_data_out[0] <= sender_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[1] <= sender_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[2] <= sender_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[3] <= sender_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[4] <= sender_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[5] <= sender_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[6] <= sender_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_data_out[7] <= sender_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_reset1.OUTPUTSELECT
pulse_enable => counter[3].ENA
pulse_enable => counter[2].ENA
pulse_enable => counter[1].ENA
pulse_enable => counter[0].ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAB
pulse_reset => result_signal.IN1
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst
clock => speed_select:speed_rx.clk
clock => speed_select:speed_tx.clk
clock => my_uart_rx:receiver.clk
clock => my_uart_tx:transmitter.clk
nreset => speed_select:speed_rx.rst_n
nreset => speed_select:speed_tx.rst_n
nreset => my_uart_rx:receiver.rst_n
nreset => my_uart_tx:transmitter.rst_n
send => my_uart_tx:transmitter.tx_int
send_data[0] => my_uart_tx:transmitter.tx_data[0]
send_data[1] => my_uart_tx:transmitter.tx_data[1]
send_data[2] => my_uart_tx:transmitter.tx_data[2]
send_data[3] => my_uart_tx:transmitter.tx_data[3]
send_data[4] => my_uart_tx:transmitter.tx_data[4]
send_data[5] => my_uart_tx:transmitter.tx_data[5]
send_data[6] => my_uart_tx:transmitter.tx_data[6]
send_data[7] => my_uart_tx:transmitter.tx_data[7]
receive <= my_uart_rx:receiver.rx_int
receive_data[0] <= my_uart_rx:receiver.rx_data[0]
receive_data[1] <= my_uart_rx:receiver.rx_data[1]
receive_data[2] <= my_uart_rx:receiver.rx_data[2]
receive_data[3] <= my_uart_rx:receiver.rx_data[3]
receive_data[4] <= my_uart_rx:receiver.rx_data[4]
receive_data[5] <= my_uart_rx:receiver.rx_data[5]
receive_data[6] <= my_uart_rx:receiver.rx_data[6]
receive_data[7] <= my_uart_rx:receiver.rx_data[7]
rs232_rx => my_uart_rx:receiver.rs232_rx
rs232_tx <= my_uart_tx:transmitter.rs232_tx


|DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_rx
clk => clk_bps_r.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => clk_bps_r.ACLR
bps_start => process_1.IN1
bps_start => process_0.IN1
clk_bps <= clk_bps_r.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|speed_select:speed_tx
clk => clk_bps_r.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => clk_bps_r.ACLR
bps_start => process_1.IN1
bps_start => process_0.IN1
clk_bps <= clk_bps_r.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_rx:receiver
clk => rx_data_r[0].CLK
clk => rx_data_r[1].CLK
clk => rx_data_r[2].CLK
clk => rx_data_r[3].CLK
clk => rx_data_r[4].CLK
clk => rx_data_r[5].CLK
clk => rx_data_r[6].CLK
clk => rx_data_r[7].CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => rx_temp_data[0].CLK
clk => rx_temp_data[1].CLK
clk => rx_temp_data[2].CLK
clk => rx_temp_data[3].CLK
clk => rx_temp_data[4].CLK
clk => rx_temp_data[5].CLK
clk => rx_temp_data[6].CLK
clk => rx_temp_data[7].CLK
clk => rx_int_i.CLK
clk => bps_start_r.CLK
clk => bps_start_r~en.CLK
clk => rs232_rx3.CLK
clk => rs232_rx2.CLK
clk => rs232_rx1.CLK
clk => rs232_rx0.CLK
rst_n => rx_data_r[0].ACLR
rst_n => rx_data_r[1].ACLR
rst_n => rx_data_r[2].ACLR
rst_n => rx_data_r[3].ACLR
rst_n => rx_data_r[4].ACLR
rst_n => rx_data_r[5].ACLR
rst_n => rx_data_r[6].ACLR
rst_n => rx_data_r[7].ACLR
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => rx_temp_data[0].ACLR
rst_n => rx_temp_data[1].ACLR
rst_n => rx_temp_data[2].ACLR
rst_n => rx_temp_data[3].ACLR
rst_n => rx_temp_data[4].ACLR
rst_n => rx_temp_data[5].ACLR
rst_n => rx_temp_data[6].ACLR
rst_n => rx_temp_data[7].ACLR
rst_n => rx_int_i.ACLR
rst_n => bps_start_r~en.ACLR
rst_n => rs232_rx3.ACLR
rst_n => rs232_rx2.ACLR
rst_n => rs232_rx1.ACLR
rst_n => rs232_rx0.ACLR
rs232_rx => Mux0.IN0
rs232_rx => Mux1.IN0
rs232_rx => Mux2.IN0
rs232_rx => Mux3.IN0
rs232_rx => Mux4.IN0
rs232_rx => Mux5.IN0
rs232_rx => Mux6.IN0
rs232_rx => Mux7.IN0
rs232_rx => rs232_rx0.DATAIN
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_temp_data.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
clk_bps => rx_data_r.OUTPUTSELECT
bps_start <= bps_start_r.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
rx_int <= rx_int_i.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|my_uart_top:my_uart_top_inst|my_uart_tx:transmitter
clk => rs232_tx_r.CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => tx_data_i[0].CLK
clk => tx_data_i[1].CLK
clk => tx_data_i[2].CLK
clk => tx_data_i[3].CLK
clk => tx_data_i[4].CLK
clk => tx_data_i[5].CLK
clk => tx_data_i[6].CLK
clk => tx_data_i[7].CLK
clk => tx_en.CLK
clk => bps_start_r.CLK
clk => bps_start_r~en.CLK
clk => tx_int2.CLK
clk => tx_int1.CLK
clk => tx_int0.CLK
rst_n => tx_data_i[0].ACLR
rst_n => tx_data_i[1].ACLR
rst_n => tx_data_i[2].ACLR
rst_n => tx_data_i[3].ACLR
rst_n => tx_data_i[4].ACLR
rst_n => tx_data_i[5].ACLR
rst_n => tx_data_i[6].ACLR
rst_n => tx_data_i[7].ACLR
rst_n => tx_en.ACLR
rst_n => bps_start_r~en.ACLR
rst_n => rs232_tx_r.PRESET
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => tx_int2.ACLR
rst_n => tx_int1.ACLR
rst_n => tx_int0.ACLR
tx_data[0] => tx_data_i[0].DATAIN
tx_data[1] => tx_data_i[1].DATAIN
tx_data[2] => tx_data_i[2].DATAIN
tx_data[3] => tx_data_i[3].DATAIN
tx_data[4] => tx_data_i[4].DATAIN
tx_data[5] => tx_data_i[5].DATAIN
tx_data[6] => tx_data_i[6].DATAIN
tx_data[7] => tx_data_i[7].DATAIN
tx_int => tx_int0.DATAIN
rs232_tx <= rs232_tx_r.DB_MAX_OUTPUT_PORT_TYPE
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => num.OUTPUTSELECT
clk_bps => rs232_tx_r.OUTPUTSELECT
bps_start <= bps_start_r.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_reset1.OUTPUTSELECT
pulse_enable => counter[3].ENA
pulse_enable => counter[2].ENA
pulse_enable => counter[1].ENA
pulse_enable => counter[0].ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAB
pulse_reset => result_signal.IN1
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst
clock_in => internal_clock.CLK
clock_in => count[0].CLK
clock_in => count[1].CLK
clock_in => count[2].CLK
clock_in => count[3].CLK
clock_in => count[4].CLK
clock_in => count[5].CLK
clock_in => count[6].CLK
clock_in => count[7].CLK
clock_in => count[8].CLK
clock_in => count[9].CLK
clock_in => count[10].CLK
clock_in => count[11].CLK
clock_in => count[12].CLK
clock_in => count[13].CLK
clock_in => count[14].CLK
clock_in => count[15].CLK
clock_in => count[16].CLK
clock_in => count[17].CLK
clock_in => count[18].CLK
clock_in => count[19].CLK
clock_in => count[20].CLK
clock_in => count[21].CLK
clock_in => count[22].CLK
clock_in => count[23].CLK
clock_in => count[24].CLK
clock_in => count[25].CLK
clock_in => count[26].CLK
clock_in => count[27].CLK
clock_in => count[28].CLK
clock_in => count[29].CLK
clock_in => count[30].CLK
clock_out <= internal_clock.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|XTEA:xteablock_inst
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => xtea_cstate~1.DATAIN
nreset => xtea_cstate.OUTPUTSELECT
nreset => xtea_cstate.OUTPUTSELECT
nreset => xtea_cstate.OUTPUTSELECT
nreset => xtea_cstate.OUTPUTSELECT
nreset => xtea_cstate.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
nreset => counter.OUTPUTSELECT
xtea_key[0] => subkey[3][0].DATAIN
xtea_key[1] => subkey[3][1].DATAIN
xtea_key[2] => subkey[3][2].DATAIN
xtea_key[3] => subkey[3][3].DATAIN
xtea_key[4] => subkey[3][4].DATAIN
xtea_key[5] => subkey[3][5].DATAIN
xtea_key[6] => subkey[3][6].DATAIN
xtea_key[7] => subkey[3][7].DATAIN
xtea_key[8] => subkey[3][8].DATAIN
xtea_key[9] => subkey[3][9].DATAIN
xtea_key[10] => subkey[3][10].DATAIN
xtea_key[11] => subkey[3][11].DATAIN
xtea_key[12] => subkey[3][12].DATAIN
xtea_key[13] => subkey[3][13].DATAIN
xtea_key[14] => subkey[3][14].DATAIN
xtea_key[15] => subkey[3][15].DATAIN
xtea_key[16] => subkey[3][16].DATAIN
xtea_key[17] => subkey[3][17].DATAIN
xtea_key[18] => subkey[3][18].DATAIN
xtea_key[19] => subkey[3][19].DATAIN
xtea_key[20] => subkey[3][20].DATAIN
xtea_key[21] => subkey[3][21].DATAIN
xtea_key[22] => subkey[3][22].DATAIN
xtea_key[23] => subkey[3][23].DATAIN
xtea_key[24] => subkey[3][24].DATAIN
xtea_key[25] => subkey[3][25].DATAIN
xtea_key[26] => subkey[3][26].DATAIN
xtea_key[27] => subkey[3][27].DATAIN
xtea_key[28] => subkey[3][28].DATAIN
xtea_key[29] => subkey[3][29].DATAIN
xtea_key[30] => subkey[3][30].DATAIN
xtea_key[31] => subkey[3][31].DATAIN
xtea_key[32] => subkey[2][0].DATAIN
xtea_key[33] => subkey[2][1].DATAIN
xtea_key[34] => subkey[2][2].DATAIN
xtea_key[35] => subkey[2][3].DATAIN
xtea_key[36] => subkey[2][4].DATAIN
xtea_key[37] => subkey[2][5].DATAIN
xtea_key[38] => subkey[2][6].DATAIN
xtea_key[39] => subkey[2][7].DATAIN
xtea_key[40] => subkey[2][8].DATAIN
xtea_key[41] => subkey[2][9].DATAIN
xtea_key[42] => subkey[2][10].DATAIN
xtea_key[43] => subkey[2][11].DATAIN
xtea_key[44] => subkey[2][12].DATAIN
xtea_key[45] => subkey[2][13].DATAIN
xtea_key[46] => subkey[2][14].DATAIN
xtea_key[47] => subkey[2][15].DATAIN
xtea_key[48] => subkey[2][16].DATAIN
xtea_key[49] => subkey[2][17].DATAIN
xtea_key[50] => subkey[2][18].DATAIN
xtea_key[51] => subkey[2][19].DATAIN
xtea_key[52] => subkey[2][20].DATAIN
xtea_key[53] => subkey[2][21].DATAIN
xtea_key[54] => subkey[2][22].DATAIN
xtea_key[55] => subkey[2][23].DATAIN
xtea_key[56] => subkey[2][24].DATAIN
xtea_key[57] => subkey[2][25].DATAIN
xtea_key[58] => subkey[2][26].DATAIN
xtea_key[59] => subkey[2][27].DATAIN
xtea_key[60] => subkey[2][28].DATAIN
xtea_key[61] => subkey[2][29].DATAIN
xtea_key[62] => subkey[2][30].DATAIN
xtea_key[63] => subkey[2][31].DATAIN
xtea_key[64] => subkey[1][0].DATAIN
xtea_key[65] => subkey[1][1].DATAIN
xtea_key[66] => subkey[1][2].DATAIN
xtea_key[67] => subkey[1][3].DATAIN
xtea_key[68] => subkey[1][4].DATAIN
xtea_key[69] => subkey[1][5].DATAIN
xtea_key[70] => subkey[1][6].DATAIN
xtea_key[71] => subkey[1][7].DATAIN
xtea_key[72] => subkey[1][8].DATAIN
xtea_key[73] => subkey[1][9].DATAIN
xtea_key[74] => subkey[1][10].DATAIN
xtea_key[75] => subkey[1][11].DATAIN
xtea_key[76] => subkey[1][12].DATAIN
xtea_key[77] => subkey[1][13].DATAIN
xtea_key[78] => subkey[1][14].DATAIN
xtea_key[79] => subkey[1][15].DATAIN
xtea_key[80] => subkey[1][16].DATAIN
xtea_key[81] => subkey[1][17].DATAIN
xtea_key[82] => subkey[1][18].DATAIN
xtea_key[83] => subkey[1][19].DATAIN
xtea_key[84] => subkey[1][20].DATAIN
xtea_key[85] => subkey[1][21].DATAIN
xtea_key[86] => subkey[1][22].DATAIN
xtea_key[87] => subkey[1][23].DATAIN
xtea_key[88] => subkey[1][24].DATAIN
xtea_key[89] => subkey[1][25].DATAIN
xtea_key[90] => subkey[1][26].DATAIN
xtea_key[91] => subkey[1][27].DATAIN
xtea_key[92] => subkey[1][28].DATAIN
xtea_key[93] => subkey[1][29].DATAIN
xtea_key[94] => subkey[1][30].DATAIN
xtea_key[95] => subkey[1][31].DATAIN
xtea_key[96] => subkey[0][0].DATAIN
xtea_key[97] => subkey[0][1].DATAIN
xtea_key[98] => subkey[0][2].DATAIN
xtea_key[99] => subkey[0][3].DATAIN
xtea_key[100] => subkey[0][4].DATAIN
xtea_key[101] => subkey[0][5].DATAIN
xtea_key[102] => subkey[0][6].DATAIN
xtea_key[103] => subkey[0][7].DATAIN
xtea_key[104] => subkey[0][8].DATAIN
xtea_key[105] => subkey[0][9].DATAIN
xtea_key[106] => subkey[0][10].DATAIN
xtea_key[107] => subkey[0][11].DATAIN
xtea_key[108] => subkey[0][12].DATAIN
xtea_key[109] => subkey[0][13].DATAIN
xtea_key[110] => subkey[0][14].DATAIN
xtea_key[111] => subkey[0][15].DATAIN
xtea_key[112] => subkey[0][16].DATAIN
xtea_key[113] => subkey[0][17].DATAIN
xtea_key[114] => subkey[0][18].DATAIN
xtea_key[115] => subkey[0][19].DATAIN
xtea_key[116] => subkey[0][20].DATAIN
xtea_key[117] => subkey[0][21].DATAIN
xtea_key[118] => subkey[0][22].DATAIN
xtea_key[119] => subkey[0][23].DATAIN
xtea_key[120] => subkey[0][24].DATAIN
xtea_key[121] => subkey[0][25].DATAIN
xtea_key[122] => subkey[0][26].DATAIN
xtea_key[123] => subkey[0][27].DATAIN
xtea_key[124] => subkey[0][28].DATAIN
xtea_key[125] => subkey[0][29].DATAIN
xtea_key[126] => subkey[0][30].DATAIN
xtea_key[127] => subkey[0][31].DATAIN
xtea_input[0] => Selector41.IN0
xtea_input[1] => Selector43.IN0
xtea_input[2] => Selector44.IN0
xtea_input[3] => Selector45.IN0
xtea_input[4] => Selector46.IN0
xtea_input[5] => Selector47.IN0
xtea_input[6] => Selector48.IN0
xtea_input[7] => Selector49.IN0
xtea_input[8] => Selector50.IN0
xtea_input[9] => Selector51.IN0
xtea_input[10] => Selector52.IN0
xtea_input[11] => Selector53.IN0
xtea_input[12] => Selector54.IN0
xtea_input[13] => Selector55.IN0
xtea_input[14] => Selector56.IN0
xtea_input[15] => Selector57.IN0
xtea_input[16] => Selector58.IN0
xtea_input[17] => Selector59.IN0
xtea_input[18] => Selector60.IN0
xtea_input[19] => Selector61.IN0
xtea_input[20] => Selector62.IN0
xtea_input[21] => Selector63.IN0
xtea_input[22] => Selector64.IN0
xtea_input[23] => Selector65.IN0
xtea_input[24] => Selector66.IN0
xtea_input[25] => Selector67.IN0
xtea_input[26] => Selector68.IN0
xtea_input[27] => Selector69.IN0
xtea_input[28] => Selector70.IN0
xtea_input[29] => Selector71.IN0
xtea_input[30] => Selector72.IN0
xtea_input[31] => Selector73.IN0
xtea_input[32] => Selector74.IN0
xtea_input[33] => Selector76.IN0
xtea_input[34] => Selector77.IN0
xtea_input[35] => Selector78.IN0
xtea_input[36] => Selector79.IN0
xtea_input[37] => Selector80.IN0
xtea_input[38] => Selector81.IN0
xtea_input[39] => Selector82.IN0
xtea_input[40] => Selector83.IN0
xtea_input[41] => Selector84.IN0
xtea_input[42] => Selector85.IN0
xtea_input[43] => Selector86.IN0
xtea_input[44] => Selector87.IN0
xtea_input[45] => Selector88.IN0
xtea_input[46] => Selector89.IN0
xtea_input[47] => Selector90.IN0
xtea_input[48] => Selector91.IN0
xtea_input[49] => Selector92.IN0
xtea_input[50] => Selector93.IN0
xtea_input[51] => Selector94.IN0
xtea_input[52] => Selector95.IN0
xtea_input[53] => Selector96.IN0
xtea_input[54] => Selector97.IN0
xtea_input[55] => Selector98.IN0
xtea_input[56] => Selector99.IN0
xtea_input[57] => Selector100.IN0
xtea_input[58] => Selector101.IN0
xtea_input[59] => Selector102.IN0
xtea_input[60] => Selector103.IN0
xtea_input[61] => Selector104.IN0
xtea_input[62] => Selector105.IN0
xtea_input[63] => Selector106.IN0
xtea_mode => process_0.IN0
xtea_mode => xtea_nstate.change_v1.DATAA
xtea_mode => Selector4.IN4
xtea_mode => Selector3.IN4
xtea_mode => Selector2.IN3
xtea_mode => sum[0].OUTPUTSELECT
xtea_mode => sum[1].OUTPUTSELECT
xtea_mode => sum[2].OUTPUTSELECT
xtea_mode => sum[3].OUTPUTSELECT
xtea_mode => sum[4].OUTPUTSELECT
xtea_mode => sum[5].OUTPUTSELECT
xtea_mode => sum[6].OUTPUTSELECT
xtea_mode => sum[7].OUTPUTSELECT
xtea_mode => sum[8].OUTPUTSELECT
xtea_mode => sum[9].OUTPUTSELECT
xtea_mode => sum[10].OUTPUTSELECT
xtea_mode => sum[11].OUTPUTSELECT
xtea_mode => sum[12].OUTPUTSELECT
xtea_mode => sum[13].OUTPUTSELECT
xtea_mode => sum[14].OUTPUTSELECT
xtea_mode => sum[15].OUTPUTSELECT
xtea_mode => sum[16].OUTPUTSELECT
xtea_mode => sum[17].OUTPUTSELECT
xtea_mode => sum[18].OUTPUTSELECT
xtea_mode => sum[19].OUTPUTSELECT
xtea_mode => sum[20].OUTPUTSELECT
xtea_mode => sum[21].OUTPUTSELECT
xtea_mode => sum[22].OUTPUTSELECT
xtea_mode => sum[23].OUTPUTSELECT
xtea_mode => sum[24].OUTPUTSELECT
xtea_mode => sum[25].OUTPUTSELECT
xtea_mode => sum[26].OUTPUTSELECT
xtea_mode => sum[27].OUTPUTSELECT
xtea_mode => sum[28].OUTPUTSELECT
xtea_mode => sum[29].OUTPUTSELECT
xtea_mode => sum[30].OUTPUTSELECT
xtea_mode => sum[31].OUTPUTSELECT
xtea_mode => Selector6.IN3
xtea_mode => xtea_nstate.change_v0.DATAA
xtea_mode => subinput0[0].OUTPUTSELECT
xtea_mode => subinput0[1].OUTPUTSELECT
xtea_mode => subinput0[2].OUTPUTSELECT
xtea_mode => subinput0[3].OUTPUTSELECT
xtea_mode => subinput0[4].OUTPUTSELECT
xtea_mode => subinput0[5].OUTPUTSELECT
xtea_mode => subinput0[6].OUTPUTSELECT
xtea_mode => subinput0[7].OUTPUTSELECT
xtea_mode => subinput0[8].OUTPUTSELECT
xtea_mode => subinput0[9].OUTPUTSELECT
xtea_mode => subinput0[10].OUTPUTSELECT
xtea_mode => subinput0[11].OUTPUTSELECT
xtea_mode => subinput0[12].OUTPUTSELECT
xtea_mode => subinput0[13].OUTPUTSELECT
xtea_mode => subinput0[14].OUTPUTSELECT
xtea_mode => subinput0[15].OUTPUTSELECT
xtea_mode => subinput0[16].OUTPUTSELECT
xtea_mode => subinput0[17].OUTPUTSELECT
xtea_mode => subinput0[18].OUTPUTSELECT
xtea_mode => subinput0[19].OUTPUTSELECT
xtea_mode => subinput0[20].OUTPUTSELECT
xtea_mode => subinput0[21].OUTPUTSELECT
xtea_mode => subinput0[22].OUTPUTSELECT
xtea_mode => subinput0[23].OUTPUTSELECT
xtea_mode => subinput0[24].OUTPUTSELECT
xtea_mode => subinput0[25].OUTPUTSELECT
xtea_mode => subinput0[26].OUTPUTSELECT
xtea_mode => subinput0[27].OUTPUTSELECT
xtea_mode => subinput0[28].OUTPUTSELECT
xtea_mode => subinput0[29].OUTPUTSELECT
xtea_mode => subinput0[30].OUTPUTSELECT
xtea_mode => subinput0[31].OUTPUTSELECT
xtea_mode => Selector4.IN3
xtea_mode => subinput1[0].OUTPUTSELECT
xtea_mode => subinput1[1].OUTPUTSELECT
xtea_mode => subinput1[2].OUTPUTSELECT
xtea_mode => subinput1[3].OUTPUTSELECT
xtea_mode => subinput1[4].OUTPUTSELECT
xtea_mode => subinput1[5].OUTPUTSELECT
xtea_mode => subinput1[6].OUTPUTSELECT
xtea_mode => subinput1[7].OUTPUTSELECT
xtea_mode => subinput1[8].OUTPUTSELECT
xtea_mode => subinput1[9].OUTPUTSELECT
xtea_mode => subinput1[10].OUTPUTSELECT
xtea_mode => subinput1[11].OUTPUTSELECT
xtea_mode => subinput1[12].OUTPUTSELECT
xtea_mode => subinput1[13].OUTPUTSELECT
xtea_mode => subinput1[14].OUTPUTSELECT
xtea_mode => subinput1[15].OUTPUTSELECT
xtea_mode => subinput1[16].OUTPUTSELECT
xtea_mode => subinput1[17].OUTPUTSELECT
xtea_mode => subinput1[18].OUTPUTSELECT
xtea_mode => subinput1[19].OUTPUTSELECT
xtea_mode => subinput1[20].OUTPUTSELECT
xtea_mode => subinput1[21].OUTPUTSELECT
xtea_mode => subinput1[22].OUTPUTSELECT
xtea_mode => subinput1[23].OUTPUTSELECT
xtea_mode => subinput1[24].OUTPUTSELECT
xtea_mode => subinput1[25].OUTPUTSELECT
xtea_mode => subinput1[26].OUTPUTSELECT
xtea_mode => subinput1[27].OUTPUTSELECT
xtea_mode => subinput1[28].OUTPUTSELECT
xtea_mode => subinput1[29].OUTPUTSELECT
xtea_mode => subinput1[30].OUTPUTSELECT
xtea_mode => subinput1[31].OUTPUTSELECT
xtea_mode => Selector2.IN2
xtea_mode => process_0.IN0
xtea_mode => Selector13.IN0
xtea_mode => Selector16.IN0
xtea_mode => Selector17.IN0
xtea_mode => Selector18.IN0
xtea_mode => Selector20.IN0
xtea_mode => Selector21.IN0
xtea_mode => Selector24.IN0
xtea_mode => Selector25.IN0
xtea_mode => Selector26.IN0
xtea_mode => Selector27.IN1
xtea_mode => Selector29.IN0
xtea_mode => Selector30.IN0
xtea_mode => Selector31.IN0
xtea_mode => Selector33.IN0
xtea_mode => Selector34.IN0
xtea_mode => Selector38.IN0
xtea_mode => Selector39.IN0
xtea_start => Selector2.IN4
xtea_start => Selector1.IN3
xtea_output[0] <= xtea_output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[1] <= xtea_output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[2] <= xtea_output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[3] <= xtea_output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[4] <= xtea_output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[5] <= xtea_output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[6] <= xtea_output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[7] <= xtea_output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[8] <= xtea_output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[9] <= xtea_output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[10] <= xtea_output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[11] <= xtea_output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[12] <= xtea_output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[13] <= xtea_output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[14] <= xtea_output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[15] <= xtea_output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[16] <= xtea_output[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[17] <= xtea_output[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[18] <= xtea_output[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[19] <= xtea_output[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[20] <= xtea_output[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[21] <= xtea_output[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[22] <= xtea_output[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[23] <= xtea_output[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[24] <= xtea_output[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[25] <= xtea_output[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[26] <= xtea_output[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[27] <= xtea_output[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[28] <= xtea_output[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[29] <= xtea_output[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[30] <= xtea_output[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[31] <= xtea_output[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[32] <= xtea_output[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[33] <= xtea_output[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[34] <= xtea_output[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[35] <= xtea_output[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[36] <= xtea_output[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[37] <= xtea_output[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[38] <= xtea_output[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[39] <= xtea_output[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[40] <= xtea_output[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[41] <= xtea_output[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[42] <= xtea_output[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[43] <= xtea_output[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[44] <= xtea_output[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[45] <= xtea_output[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[46] <= xtea_output[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[47] <= xtea_output[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[48] <= xtea_output[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[49] <= xtea_output[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[50] <= xtea_output[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[51] <= xtea_output[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[52] <= xtea_output[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[53] <= xtea_output[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[54] <= xtea_output[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[55] <= xtea_output[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[56] <= xtea_output[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[57] <= xtea_output[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[58] <= xtea_output[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[59] <= xtea_output[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[60] <= xtea_output[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[61] <= xtea_output[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[62] <= xtea_output[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_output[63] <= xtea_output[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
xtea_done <= xtea_done$latch.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst
=======
<<<<<<< HEAD
|SRAM
clock => ram~74.CLK
=======
|MemoryBlock
>>>>>>> 60c16a983f415886299a29dbac0a4f98ac0df5df
clock => SRAM:sram00_inst.clock
clock => SRAM:sram01_inst.clock
clock => SRAM:sram10_inst.clock
clock => SRAM:sram11_inst.clock
clock => SRAM:sram20_inst.clock
clock => SRAM:sram21_inst.clock
clock => SRAM:sram30_inst.clock
clock => SRAM:sram31_inst.clock
enable_write => enable_row0.IN1
enable_write => enable_row1.IN1
enable_write => enable_row2.IN1
enable_write => enable_row3.IN1
memory_address[0] => SRAM:sram00_inst.memory_address[0]
memory_address[0] => SRAM:sram01_inst.memory_address[0]
memory_address[0] => SRAM:sram10_inst.memory_address[0]
memory_address[0] => SRAM:sram11_inst.memory_address[0]
memory_address[0] => SRAM:sram20_inst.memory_address[0]
memory_address[0] => SRAM:sram21_inst.memory_address[0]
memory_address[0] => SRAM:sram30_inst.memory_address[0]
memory_address[0] => SRAM:sram31_inst.memory_address[0]
memory_address[1] => SRAM:sram00_inst.memory_address[1]
memory_address[1] => SRAM:sram01_inst.memory_address[1]
memory_address[1] => SRAM:sram10_inst.memory_address[1]
memory_address[1] => SRAM:sram11_inst.memory_address[1]
memory_address[1] => SRAM:sram20_inst.memory_address[1]
memory_address[1] => SRAM:sram21_inst.memory_address[1]
memory_address[1] => SRAM:sram30_inst.memory_address[1]
memory_address[1] => SRAM:sram31_inst.memory_address[1]
memory_address[2] => SRAM:sram00_inst.memory_address[2]
memory_address[2] => SRAM:sram01_inst.memory_address[2]
memory_address[2] => SRAM:sram10_inst.memory_address[2]
memory_address[2] => SRAM:sram11_inst.memory_address[2]
memory_address[2] => SRAM:sram20_inst.memory_address[2]
memory_address[2] => SRAM:sram21_inst.memory_address[2]
memory_address[2] => SRAM:sram30_inst.memory_address[2]
memory_address[2] => SRAM:sram31_inst.memory_address[2]
memory_address[3] => SRAM:sram00_inst.memory_address[3]
memory_address[3] => SRAM:sram01_inst.memory_address[3]
memory_address[3] => SRAM:sram10_inst.memory_address[3]
memory_address[3] => SRAM:sram11_inst.memory_address[3]
memory_address[3] => SRAM:sram20_inst.memory_address[3]
memory_address[3] => SRAM:sram21_inst.memory_address[3]
memory_address[3] => SRAM:sram30_inst.memory_address[3]
memory_address[3] => SRAM:sram31_inst.memory_address[3]
memory_address[4] => SRAM:sram00_inst.memory_address[4]
memory_address[4] => SRAM:sram01_inst.memory_address[4]
memory_address[4] => SRAM:sram10_inst.memory_address[4]
memory_address[4] => SRAM:sram11_inst.memory_address[4]
memory_address[4] => SRAM:sram20_inst.memory_address[4]
memory_address[4] => SRAM:sram21_inst.memory_address[4]
memory_address[4] => SRAM:sram30_inst.memory_address[4]
memory_address[4] => SRAM:sram31_inst.memory_address[4]
memory_address[5] => SRAM:sram00_inst.memory_address[5]
memory_address[5] => SRAM:sram01_inst.memory_address[5]
memory_address[5] => SRAM:sram10_inst.memory_address[5]
memory_address[5] => SRAM:sram11_inst.memory_address[5]
memory_address[5] => SRAM:sram20_inst.memory_address[5]
memory_address[5] => SRAM:sram21_inst.memory_address[5]
memory_address[5] => SRAM:sram30_inst.memory_address[5]
memory_address[5] => SRAM:sram31_inst.memory_address[5]
memory_address[6] => SRAM:sram00_inst.memory_address[6]
memory_address[6] => SRAM:sram01_inst.memory_address[6]
memory_address[6] => SRAM:sram10_inst.memory_address[6]
memory_address[6] => SRAM:sram11_inst.memory_address[6]
memory_address[6] => SRAM:sram20_inst.memory_address[6]
memory_address[6] => SRAM:sram21_inst.memory_address[6]
memory_address[6] => SRAM:sram30_inst.memory_address[6]
memory_address[6] => SRAM:sram31_inst.memory_address[6]
memory_address[7] => SRAM:sram00_inst.memory_address[7]
memory_address[7] => SRAM:sram01_inst.memory_address[7]
memory_address[7] => SRAM:sram10_inst.memory_address[7]
memory_address[7] => SRAM:sram11_inst.memory_address[7]
memory_address[7] => SRAM:sram20_inst.memory_address[7]
memory_address[7] => SRAM:sram21_inst.memory_address[7]
memory_address[7] => SRAM:sram30_inst.memory_address[7]
memory_address[7] => SRAM:sram31_inst.memory_address[7]
memory_address[8] => MUX4Data:row_enable_mux.selector[0]
memory_address[8] => MUX4Data:lmemory_read_mux.selector[0]
memory_address[8] => MUX4Data:rmemory_read_mux.selector[0]
memory_address[9] => MUX4Data:row_enable_mux.selector[1]
memory_address[9] => MUX4Data:lmemory_read_mux.selector[1]
memory_address[9] => MUX4Data:rmemory_read_mux.selector[1]
memory_write[0] => SRAM:sram01_inst.memory_write[0]
memory_write[0] => SRAM:sram11_inst.memory_write[0]
memory_write[0] => SRAM:sram21_inst.memory_write[0]
memory_write[0] => SRAM:sram31_inst.memory_write[0]
memory_write[1] => SRAM:sram01_inst.memory_write[1]
memory_write[1] => SRAM:sram11_inst.memory_write[1]
memory_write[1] => SRAM:sram21_inst.memory_write[1]
memory_write[1] => SRAM:sram31_inst.memory_write[1]
memory_write[2] => SRAM:sram01_inst.memory_write[2]
memory_write[2] => SRAM:sram11_inst.memory_write[2]
memory_write[2] => SRAM:sram21_inst.memory_write[2]
memory_write[2] => SRAM:sram31_inst.memory_write[2]
memory_write[3] => SRAM:sram01_inst.memory_write[3]
memory_write[3] => SRAM:sram11_inst.memory_write[3]
memory_write[3] => SRAM:sram21_inst.memory_write[3]
memory_write[3] => SRAM:sram31_inst.memory_write[3]
memory_write[4] => SRAM:sram01_inst.memory_write[4]
memory_write[4] => SRAM:sram11_inst.memory_write[4]
memory_write[4] => SRAM:sram21_inst.memory_write[4]
memory_write[4] => SRAM:sram31_inst.memory_write[4]
memory_write[5] => SRAM:sram01_inst.memory_write[5]
memory_write[5] => SRAM:sram11_inst.memory_write[5]
memory_write[5] => SRAM:sram21_inst.memory_write[5]
memory_write[5] => SRAM:sram31_inst.memory_write[5]
memory_write[6] => SRAM:sram01_inst.memory_write[6]
memory_write[6] => SRAM:sram11_inst.memory_write[6]
memory_write[6] => SRAM:sram21_inst.memory_write[6]
memory_write[6] => SRAM:sram31_inst.memory_write[6]
memory_write[7] => SRAM:sram01_inst.memory_write[7]
memory_write[7] => SRAM:sram11_inst.memory_write[7]
memory_write[7] => SRAM:sram21_inst.memory_write[7]
memory_write[7] => SRAM:sram31_inst.memory_write[7]
memory_write[8] => SRAM:sram01_inst.memory_write[8]
memory_write[8] => SRAM:sram11_inst.memory_write[8]
memory_write[8] => SRAM:sram21_inst.memory_write[8]
memory_write[8] => SRAM:sram31_inst.memory_write[8]
memory_write[9] => SRAM:sram01_inst.memory_write[9]
memory_write[9] => SRAM:sram11_inst.memory_write[9]
memory_write[9] => SRAM:sram21_inst.memory_write[9]
memory_write[9] => SRAM:sram31_inst.memory_write[9]
memory_write[10] => SRAM:sram01_inst.memory_write[10]
memory_write[10] => SRAM:sram11_inst.memory_write[10]
memory_write[10] => SRAM:sram21_inst.memory_write[10]
memory_write[10] => SRAM:sram31_inst.memory_write[10]
memory_write[11] => SRAM:sram01_inst.memory_write[11]
memory_write[11] => SRAM:sram11_inst.memory_write[11]
memory_write[11] => SRAM:sram21_inst.memory_write[11]
memory_write[11] => SRAM:sram31_inst.memory_write[11]
memory_write[12] => SRAM:sram01_inst.memory_write[12]
memory_write[12] => SRAM:sram11_inst.memory_write[12]
memory_write[12] => SRAM:sram21_inst.memory_write[12]
memory_write[12] => SRAM:sram31_inst.memory_write[12]
memory_write[13] => SRAM:sram01_inst.memory_write[13]
memory_write[13] => SRAM:sram11_inst.memory_write[13]
memory_write[13] => SRAM:sram21_inst.memory_write[13]
memory_write[13] => SRAM:sram31_inst.memory_write[13]
memory_write[14] => SRAM:sram01_inst.memory_write[14]
memory_write[14] => SRAM:sram11_inst.memory_write[14]
memory_write[14] => SRAM:sram21_inst.memory_write[14]
memory_write[14] => SRAM:sram31_inst.memory_write[14]
memory_write[15] => SRAM:sram01_inst.memory_write[15]
memory_write[15] => SRAM:sram11_inst.memory_write[15]
memory_write[15] => SRAM:sram21_inst.memory_write[15]
memory_write[15] => SRAM:sram31_inst.memory_write[15]
memory_write[16] => SRAM:sram01_inst.memory_write[16]
memory_write[16] => SRAM:sram11_inst.memory_write[16]
memory_write[16] => SRAM:sram21_inst.memory_write[16]
memory_write[16] => SRAM:sram31_inst.memory_write[16]
memory_write[17] => SRAM:sram01_inst.memory_write[17]
memory_write[17] => SRAM:sram11_inst.memory_write[17]
memory_write[17] => SRAM:sram21_inst.memory_write[17]
memory_write[17] => SRAM:sram31_inst.memory_write[17]
memory_write[18] => SRAM:sram01_inst.memory_write[18]
memory_write[18] => SRAM:sram11_inst.memory_write[18]
memory_write[18] => SRAM:sram21_inst.memory_write[18]
memory_write[18] => SRAM:sram31_inst.memory_write[18]
memory_write[19] => SRAM:sram01_inst.memory_write[19]
memory_write[19] => SRAM:sram11_inst.memory_write[19]
memory_write[19] => SRAM:sram21_inst.memory_write[19]
memory_write[19] => SRAM:sram31_inst.memory_write[19]
memory_write[20] => SRAM:sram01_inst.memory_write[20]
memory_write[20] => SRAM:sram11_inst.memory_write[20]
memory_write[20] => SRAM:sram21_inst.memory_write[20]
memory_write[20] => SRAM:sram31_inst.memory_write[20]
memory_write[21] => SRAM:sram01_inst.memory_write[21]
memory_write[21] => SRAM:sram11_inst.memory_write[21]
memory_write[21] => SRAM:sram21_inst.memory_write[21]
memory_write[21] => SRAM:sram31_inst.memory_write[21]
memory_write[22] => SRAM:sram01_inst.memory_write[22]
memory_write[22] => SRAM:sram11_inst.memory_write[22]
memory_write[22] => SRAM:sram21_inst.memory_write[22]
memory_write[22] => SRAM:sram31_inst.memory_write[22]
memory_write[23] => SRAM:sram01_inst.memory_write[23]
memory_write[23] => SRAM:sram11_inst.memory_write[23]
memory_write[23] => SRAM:sram21_inst.memory_write[23]
memory_write[23] => SRAM:sram31_inst.memory_write[23]
memory_write[24] => SRAM:sram01_inst.memory_write[24]
memory_write[24] => SRAM:sram11_inst.memory_write[24]
memory_write[24] => SRAM:sram21_inst.memory_write[24]
memory_write[24] => SRAM:sram31_inst.memory_write[24]
memory_write[25] => SRAM:sram01_inst.memory_write[25]
memory_write[25] => SRAM:sram11_inst.memory_write[25]
memory_write[25] => SRAM:sram21_inst.memory_write[25]
memory_write[25] => SRAM:sram31_inst.memory_write[25]
memory_write[26] => SRAM:sram01_inst.memory_write[26]
memory_write[26] => SRAM:sram11_inst.memory_write[26]
memory_write[26] => SRAM:sram21_inst.memory_write[26]
memory_write[26] => SRAM:sram31_inst.memory_write[26]
memory_write[27] => SRAM:sram01_inst.memory_write[27]
memory_write[27] => SRAM:sram11_inst.memory_write[27]
memory_write[27] => SRAM:sram21_inst.memory_write[27]
memory_write[27] => SRAM:sram31_inst.memory_write[27]
memory_write[28] => SRAM:sram01_inst.memory_write[28]
memory_write[28] => SRAM:sram11_inst.memory_write[28]
memory_write[28] => SRAM:sram21_inst.memory_write[28]
memory_write[28] => SRAM:sram31_inst.memory_write[28]
memory_write[29] => SRAM:sram01_inst.memory_write[29]
memory_write[29] => SRAM:sram11_inst.memory_write[29]
memory_write[29] => SRAM:sram21_inst.memory_write[29]
memory_write[29] => SRAM:sram31_inst.memory_write[29]
memory_write[30] => SRAM:sram01_inst.memory_write[30]
memory_write[30] => SRAM:sram11_inst.memory_write[30]
memory_write[30] => SRAM:sram21_inst.memory_write[30]
memory_write[30] => SRAM:sram31_inst.memory_write[30]
memory_write[31] => SRAM:sram01_inst.memory_write[31]
memory_write[31] => SRAM:sram11_inst.memory_write[31]
memory_write[31] => SRAM:sram21_inst.memory_write[31]
memory_write[31] => SRAM:sram31_inst.memory_write[31]
memory_write[32] => SRAM:sram00_inst.memory_write[0]
memory_write[32] => SRAM:sram10_inst.memory_write[0]
memory_write[32] => SRAM:sram20_inst.memory_write[0]
memory_write[32] => SRAM:sram30_inst.memory_write[0]
memory_write[33] => SRAM:sram00_inst.memory_write[1]
memory_write[33] => SRAM:sram10_inst.memory_write[1]
memory_write[33] => SRAM:sram20_inst.memory_write[1]
memory_write[33] => SRAM:sram30_inst.memory_write[1]
memory_write[34] => SRAM:sram00_inst.memory_write[2]
memory_write[34] => SRAM:sram10_inst.memory_write[2]
memory_write[34] => SRAM:sram20_inst.memory_write[2]
memory_write[34] => SRAM:sram30_inst.memory_write[2]
memory_write[35] => SRAM:sram00_inst.memory_write[3]
memory_write[35] => SRAM:sram10_inst.memory_write[3]
memory_write[35] => SRAM:sram20_inst.memory_write[3]
memory_write[35] => SRAM:sram30_inst.memory_write[3]
memory_write[36] => SRAM:sram00_inst.memory_write[4]
memory_write[36] => SRAM:sram10_inst.memory_write[4]
memory_write[36] => SRAM:sram20_inst.memory_write[4]
memory_write[36] => SRAM:sram30_inst.memory_write[4]
memory_write[37] => SRAM:sram00_inst.memory_write[5]
memory_write[37] => SRAM:sram10_inst.memory_write[5]
memory_write[37] => SRAM:sram20_inst.memory_write[5]
memory_write[37] => SRAM:sram30_inst.memory_write[5]
memory_write[38] => SRAM:sram00_inst.memory_write[6]
memory_write[38] => SRAM:sram10_inst.memory_write[6]
memory_write[38] => SRAM:sram20_inst.memory_write[6]
memory_write[38] => SRAM:sram30_inst.memory_write[6]
memory_write[39] => SRAM:sram00_inst.memory_write[7]
memory_write[39] => SRAM:sram10_inst.memory_write[7]
memory_write[39] => SRAM:sram20_inst.memory_write[7]
memory_write[39] => SRAM:sram30_inst.memory_write[7]
memory_write[40] => SRAM:sram00_inst.memory_write[8]
memory_write[40] => SRAM:sram10_inst.memory_write[8]
memory_write[40] => SRAM:sram20_inst.memory_write[8]
memory_write[40] => SRAM:sram30_inst.memory_write[8]
memory_write[41] => SRAM:sram00_inst.memory_write[9]
memory_write[41] => SRAM:sram10_inst.memory_write[9]
memory_write[41] => SRAM:sram20_inst.memory_write[9]
memory_write[41] => SRAM:sram30_inst.memory_write[9]
memory_write[42] => SRAM:sram00_inst.memory_write[10]
memory_write[42] => SRAM:sram10_inst.memory_write[10]
memory_write[42] => SRAM:sram20_inst.memory_write[10]
memory_write[42] => SRAM:sram30_inst.memory_write[10]
memory_write[43] => SRAM:sram00_inst.memory_write[11]
memory_write[43] => SRAM:sram10_inst.memory_write[11]
memory_write[43] => SRAM:sram20_inst.memory_write[11]
memory_write[43] => SRAM:sram30_inst.memory_write[11]
memory_write[44] => SRAM:sram00_inst.memory_write[12]
memory_write[44] => SRAM:sram10_inst.memory_write[12]
memory_write[44] => SRAM:sram20_inst.memory_write[12]
memory_write[44] => SRAM:sram30_inst.memory_write[12]
memory_write[45] => SRAM:sram00_inst.memory_write[13]
memory_write[45] => SRAM:sram10_inst.memory_write[13]
memory_write[45] => SRAM:sram20_inst.memory_write[13]
memory_write[45] => SRAM:sram30_inst.memory_write[13]
memory_write[46] => SRAM:sram00_inst.memory_write[14]
memory_write[46] => SRAM:sram10_inst.memory_write[14]
memory_write[46] => SRAM:sram20_inst.memory_write[14]
memory_write[46] => SRAM:sram30_inst.memory_write[14]
memory_write[47] => SRAM:sram00_inst.memory_write[15]
memory_write[47] => SRAM:sram10_inst.memory_write[15]
memory_write[47] => SRAM:sram20_inst.memory_write[15]
memory_write[47] => SRAM:sram30_inst.memory_write[15]
memory_write[48] => SRAM:sram00_inst.memory_write[16]
memory_write[48] => SRAM:sram10_inst.memory_write[16]
memory_write[48] => SRAM:sram20_inst.memory_write[16]
memory_write[48] => SRAM:sram30_inst.memory_write[16]
memory_write[49] => SRAM:sram00_inst.memory_write[17]
memory_write[49] => SRAM:sram10_inst.memory_write[17]
memory_write[49] => SRAM:sram20_inst.memory_write[17]
memory_write[49] => SRAM:sram30_inst.memory_write[17]
memory_write[50] => SRAM:sram00_inst.memory_write[18]
memory_write[50] => SRAM:sram10_inst.memory_write[18]
memory_write[50] => SRAM:sram20_inst.memory_write[18]
memory_write[50] => SRAM:sram30_inst.memory_write[18]
memory_write[51] => SRAM:sram00_inst.memory_write[19]
memory_write[51] => SRAM:sram10_inst.memory_write[19]
memory_write[51] => SRAM:sram20_inst.memory_write[19]
memory_write[51] => SRAM:sram30_inst.memory_write[19]
memory_write[52] => SRAM:sram00_inst.memory_write[20]
memory_write[52] => SRAM:sram10_inst.memory_write[20]
memory_write[52] => SRAM:sram20_inst.memory_write[20]
memory_write[52] => SRAM:sram30_inst.memory_write[20]
memory_write[53] => SRAM:sram00_inst.memory_write[21]
memory_write[53] => SRAM:sram10_inst.memory_write[21]
memory_write[53] => SRAM:sram20_inst.memory_write[21]
memory_write[53] => SRAM:sram30_inst.memory_write[21]
memory_write[54] => SRAM:sram00_inst.memory_write[22]
memory_write[54] => SRAM:sram10_inst.memory_write[22]
memory_write[54] => SRAM:sram20_inst.memory_write[22]
memory_write[54] => SRAM:sram30_inst.memory_write[22]
memory_write[55] => SRAM:sram00_inst.memory_write[23]
memory_write[55] => SRAM:sram10_inst.memory_write[23]
memory_write[55] => SRAM:sram20_inst.memory_write[23]
memory_write[55] => SRAM:sram30_inst.memory_write[23]
memory_write[56] => SRAM:sram00_inst.memory_write[24]
memory_write[56] => SRAM:sram10_inst.memory_write[24]
memory_write[56] => SRAM:sram20_inst.memory_write[24]
memory_write[56] => SRAM:sram30_inst.memory_write[24]
memory_write[57] => SRAM:sram00_inst.memory_write[25]
memory_write[57] => SRAM:sram10_inst.memory_write[25]
memory_write[57] => SRAM:sram20_inst.memory_write[25]
memory_write[57] => SRAM:sram30_inst.memory_write[25]
memory_write[58] => SRAM:sram00_inst.memory_write[26]
memory_write[58] => SRAM:sram10_inst.memory_write[26]
memory_write[58] => SRAM:sram20_inst.memory_write[26]
memory_write[58] => SRAM:sram30_inst.memory_write[26]
memory_write[59] => SRAM:sram00_inst.memory_write[27]
memory_write[59] => SRAM:sram10_inst.memory_write[27]
memory_write[59] => SRAM:sram20_inst.memory_write[27]
memory_write[59] => SRAM:sram30_inst.memory_write[27]
memory_write[60] => SRAM:sram00_inst.memory_write[28]
memory_write[60] => SRAM:sram10_inst.memory_write[28]
memory_write[60] => SRAM:sram20_inst.memory_write[28]
memory_write[60] => SRAM:sram30_inst.memory_write[28]
memory_write[61] => SRAM:sram00_inst.memory_write[29]
memory_write[61] => SRAM:sram10_inst.memory_write[29]
memory_write[61] => SRAM:sram20_inst.memory_write[29]
memory_write[61] => SRAM:sram30_inst.memory_write[29]
memory_write[62] => SRAM:sram00_inst.memory_write[30]
memory_write[62] => SRAM:sram10_inst.memory_write[30]
memory_write[62] => SRAM:sram20_inst.memory_write[30]
memory_write[62] => SRAM:sram30_inst.memory_write[30]
memory_write[63] => SRAM:sram00_inst.memory_write[31]
memory_write[63] => SRAM:sram10_inst.memory_write[31]
memory_write[63] => SRAM:sram20_inst.memory_write[31]
memory_write[63] => SRAM:sram30_inst.memory_write[31]
memory_read[0] <= MUX4Data:rmemory_read_mux.data_out[0]
memory_read[1] <= MUX4Data:rmemory_read_mux.data_out[1]
memory_read[2] <= MUX4Data:rmemory_read_mux.data_out[2]
memory_read[3] <= MUX4Data:rmemory_read_mux.data_out[3]
memory_read[4] <= MUX4Data:rmemory_read_mux.data_out[4]
memory_read[5] <= MUX4Data:rmemory_read_mux.data_out[5]
memory_read[6] <= MUX4Data:rmemory_read_mux.data_out[6]
memory_read[7] <= MUX4Data:rmemory_read_mux.data_out[7]
memory_read[8] <= MUX4Data:rmemory_read_mux.data_out[8]
memory_read[9] <= MUX4Data:rmemory_read_mux.data_out[9]
memory_read[10] <= MUX4Data:rmemory_read_mux.data_out[10]
memory_read[11] <= MUX4Data:rmemory_read_mux.data_out[11]
memory_read[12] <= MUX4Data:rmemory_read_mux.data_out[12]
memory_read[13] <= MUX4Data:rmemory_read_mux.data_out[13]
memory_read[14] <= MUX4Data:rmemory_read_mux.data_out[14]
memory_read[15] <= MUX4Data:rmemory_read_mux.data_out[15]
memory_read[16] <= MUX4Data:rmemory_read_mux.data_out[16]
memory_read[17] <= MUX4Data:rmemory_read_mux.data_out[17]
memory_read[18] <= MUX4Data:rmemory_read_mux.data_out[18]
memory_read[19] <= MUX4Data:rmemory_read_mux.data_out[19]
memory_read[20] <= MUX4Data:rmemory_read_mux.data_out[20]
memory_read[21] <= MUX4Data:rmemory_read_mux.data_out[21]
memory_read[22] <= MUX4Data:rmemory_read_mux.data_out[22]
memory_read[23] <= MUX4Data:rmemory_read_mux.data_out[23]
memory_read[24] <= MUX4Data:rmemory_read_mux.data_out[24]
memory_read[25] <= MUX4Data:rmemory_read_mux.data_out[25]
memory_read[26] <= MUX4Data:rmemory_read_mux.data_out[26]
memory_read[27] <= MUX4Data:rmemory_read_mux.data_out[27]
memory_read[28] <= MUX4Data:rmemory_read_mux.data_out[28]
memory_read[29] <= MUX4Data:rmemory_read_mux.data_out[29]
memory_read[30] <= MUX4Data:rmemory_read_mux.data_out[30]
memory_read[31] <= MUX4Data:rmemory_read_mux.data_out[31]
memory_read[32] <= MUX4Data:lmemory_read_mux.data_out[0]
memory_read[33] <= MUX4Data:lmemory_read_mux.data_out[1]
memory_read[34] <= MUX4Data:lmemory_read_mux.data_out[2]
memory_read[35] <= MUX4Data:lmemory_read_mux.data_out[3]
memory_read[36] <= MUX4Data:lmemory_read_mux.data_out[4]
memory_read[37] <= MUX4Data:lmemory_read_mux.data_out[5]
memory_read[38] <= MUX4Data:lmemory_read_mux.data_out[6]
memory_read[39] <= MUX4Data:lmemory_read_mux.data_out[7]
memory_read[40] <= MUX4Data:lmemory_read_mux.data_out[8]
memory_read[41] <= MUX4Data:lmemory_read_mux.data_out[9]
memory_read[42] <= MUX4Data:lmemory_read_mux.data_out[10]
memory_read[43] <= MUX4Data:lmemory_read_mux.data_out[11]
memory_read[44] <= MUX4Data:lmemory_read_mux.data_out[12]
memory_read[45] <= MUX4Data:lmemory_read_mux.data_out[13]
memory_read[46] <= MUX4Data:lmemory_read_mux.data_out[14]
memory_read[47] <= MUX4Data:lmemory_read_mux.data_out[15]
memory_read[48] <= MUX4Data:lmemory_read_mux.data_out[16]
memory_read[49] <= MUX4Data:lmemory_read_mux.data_out[17]
memory_read[50] <= MUX4Data:lmemory_read_mux.data_out[18]
memory_read[51] <= MUX4Data:lmemory_read_mux.data_out[19]
memory_read[52] <= MUX4Data:lmemory_read_mux.data_out[20]
memory_read[53] <= MUX4Data:lmemory_read_mux.data_out[21]
memory_read[54] <= MUX4Data:lmemory_read_mux.data_out[22]
memory_read[55] <= MUX4Data:lmemory_read_mux.data_out[23]
memory_read[56] <= MUX4Data:lmemory_read_mux.data_out[24]
memory_read[57] <= MUX4Data:lmemory_read_mux.data_out[25]
memory_read[58] <= MUX4Data:lmemory_read_mux.data_out[26]
memory_read[59] <= MUX4Data:lmemory_read_mux.data_out[27]
memory_read[60] <= MUX4Data:lmemory_read_mux.data_out[28]
memory_read[61] <= MUX4Data:lmemory_read_mux.data_out[29]
memory_read[62] <= MUX4Data:lmemory_read_mux.data_out[30]
memory_read[63] <= MUX4Data:lmemory_read_mux.data_out[31]


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux
selector[0] => MUX2Data:mux1.selector
selector[0] => MUX2Data:mux2.selector
selector[1] => MUX2Data:mux3.selector
data_in1[0] => MUX2Data:mux1.data_in1[0]
data_in1[1] => MUX2Data:mux1.data_in1[1]
data_in1[2] => MUX2Data:mux1.data_in1[2]
data_in1[3] => MUX2Data:mux1.data_in1[3]
data_in2[0] => MUX2Data:mux1.data_in2[0]
data_in2[1] => MUX2Data:mux1.data_in2[1]
data_in2[2] => MUX2Data:mux1.data_in2[2]
data_in2[3] => MUX2Data:mux1.data_in2[3]
data_in3[0] => MUX2Data:mux2.data_in1[0]
data_in3[1] => MUX2Data:mux2.data_in1[1]
data_in3[2] => MUX2Data:mux2.data_in1[2]
data_in3[3] => MUX2Data:mux2.data_in1[3]
data_in4[0] => MUX2Data:mux2.data_in2[0]
data_in4[1] => MUX2Data:mux2.data_in2[1]
data_in4[2] => MUX2Data:mux2.data_in2[2]
data_in4[3] => MUX2Data:mux2.data_in2[3]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux1
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux2
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:row_enable_mux|MUX2Data:mux3
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux
selector[0] => MUX2Data:mux1.selector
selector[0] => MUX2Data:mux2.selector
selector[1] => MUX2Data:mux3.selector
data_in1[0] => MUX2Data:mux1.data_in1[0]
data_in1[1] => MUX2Data:mux1.data_in1[1]
data_in1[2] => MUX2Data:mux1.data_in1[2]
data_in1[3] => MUX2Data:mux1.data_in1[3]
data_in1[4] => MUX2Data:mux1.data_in1[4]
data_in1[5] => MUX2Data:mux1.data_in1[5]
data_in1[6] => MUX2Data:mux1.data_in1[6]
data_in1[7] => MUX2Data:mux1.data_in1[7]
data_in1[8] => MUX2Data:mux1.data_in1[8]
data_in1[9] => MUX2Data:mux1.data_in1[9]
data_in1[10] => MUX2Data:mux1.data_in1[10]
data_in1[11] => MUX2Data:mux1.data_in1[11]
data_in1[12] => MUX2Data:mux1.data_in1[12]
data_in1[13] => MUX2Data:mux1.data_in1[13]
data_in1[14] => MUX2Data:mux1.data_in1[14]
data_in1[15] => MUX2Data:mux1.data_in1[15]
data_in1[16] => MUX2Data:mux1.data_in1[16]
data_in1[17] => MUX2Data:mux1.data_in1[17]
data_in1[18] => MUX2Data:mux1.data_in1[18]
data_in1[19] => MUX2Data:mux1.data_in1[19]
data_in1[20] => MUX2Data:mux1.data_in1[20]
data_in1[21] => MUX2Data:mux1.data_in1[21]
data_in1[22] => MUX2Data:mux1.data_in1[22]
data_in1[23] => MUX2Data:mux1.data_in1[23]
data_in1[24] => MUX2Data:mux1.data_in1[24]
data_in1[25] => MUX2Data:mux1.data_in1[25]
data_in1[26] => MUX2Data:mux1.data_in1[26]
data_in1[27] => MUX2Data:mux1.data_in1[27]
data_in1[28] => MUX2Data:mux1.data_in1[28]
data_in1[29] => MUX2Data:mux1.data_in1[29]
data_in1[30] => MUX2Data:mux1.data_in1[30]
data_in1[31] => MUX2Data:mux1.data_in1[31]
data_in2[0] => MUX2Data:mux1.data_in2[0]
data_in2[1] => MUX2Data:mux1.data_in2[1]
data_in2[2] => MUX2Data:mux1.data_in2[2]
data_in2[3] => MUX2Data:mux1.data_in2[3]
data_in2[4] => MUX2Data:mux1.data_in2[4]
data_in2[5] => MUX2Data:mux1.data_in2[5]
data_in2[6] => MUX2Data:mux1.data_in2[6]
data_in2[7] => MUX2Data:mux1.data_in2[7]
data_in2[8] => MUX2Data:mux1.data_in2[8]
data_in2[9] => MUX2Data:mux1.data_in2[9]
data_in2[10] => MUX2Data:mux1.data_in2[10]
data_in2[11] => MUX2Data:mux1.data_in2[11]
data_in2[12] => MUX2Data:mux1.data_in2[12]
data_in2[13] => MUX2Data:mux1.data_in2[13]
data_in2[14] => MUX2Data:mux1.data_in2[14]
data_in2[15] => MUX2Data:mux1.data_in2[15]
data_in2[16] => MUX2Data:mux1.data_in2[16]
data_in2[17] => MUX2Data:mux1.data_in2[17]
data_in2[18] => MUX2Data:mux1.data_in2[18]
data_in2[19] => MUX2Data:mux1.data_in2[19]
data_in2[20] => MUX2Data:mux1.data_in2[20]
data_in2[21] => MUX2Data:mux1.data_in2[21]
data_in2[22] => MUX2Data:mux1.data_in2[22]
data_in2[23] => MUX2Data:mux1.data_in2[23]
data_in2[24] => MUX2Data:mux1.data_in2[24]
data_in2[25] => MUX2Data:mux1.data_in2[25]
data_in2[26] => MUX2Data:mux1.data_in2[26]
data_in2[27] => MUX2Data:mux1.data_in2[27]
data_in2[28] => MUX2Data:mux1.data_in2[28]
data_in2[29] => MUX2Data:mux1.data_in2[29]
data_in2[30] => MUX2Data:mux1.data_in2[30]
data_in2[31] => MUX2Data:mux1.data_in2[31]
data_in3[0] => MUX2Data:mux2.data_in1[0]
data_in3[1] => MUX2Data:mux2.data_in1[1]
data_in3[2] => MUX2Data:mux2.data_in1[2]
data_in3[3] => MUX2Data:mux2.data_in1[3]
data_in3[4] => MUX2Data:mux2.data_in1[4]
data_in3[5] => MUX2Data:mux2.data_in1[5]
data_in3[6] => MUX2Data:mux2.data_in1[6]
data_in3[7] => MUX2Data:mux2.data_in1[7]
data_in3[8] => MUX2Data:mux2.data_in1[8]
data_in3[9] => MUX2Data:mux2.data_in1[9]
data_in3[10] => MUX2Data:mux2.data_in1[10]
data_in3[11] => MUX2Data:mux2.data_in1[11]
data_in3[12] => MUX2Data:mux2.data_in1[12]
data_in3[13] => MUX2Data:mux2.data_in1[13]
data_in3[14] => MUX2Data:mux2.data_in1[14]
data_in3[15] => MUX2Data:mux2.data_in1[15]
data_in3[16] => MUX2Data:mux2.data_in1[16]
data_in3[17] => MUX2Data:mux2.data_in1[17]
data_in3[18] => MUX2Data:mux2.data_in1[18]
data_in3[19] => MUX2Data:mux2.data_in1[19]
data_in3[20] => MUX2Data:mux2.data_in1[20]
data_in3[21] => MUX2Data:mux2.data_in1[21]
data_in3[22] => MUX2Data:mux2.data_in1[22]
data_in3[23] => MUX2Data:mux2.data_in1[23]
data_in3[24] => MUX2Data:mux2.data_in1[24]
data_in3[25] => MUX2Data:mux2.data_in1[25]
data_in3[26] => MUX2Data:mux2.data_in1[26]
data_in3[27] => MUX2Data:mux2.data_in1[27]
data_in3[28] => MUX2Data:mux2.data_in1[28]
data_in3[29] => MUX2Data:mux2.data_in1[29]
data_in3[30] => MUX2Data:mux2.data_in1[30]
data_in3[31] => MUX2Data:mux2.data_in1[31]
data_in4[0] => MUX2Data:mux2.data_in2[0]
data_in4[1] => MUX2Data:mux2.data_in2[1]
data_in4[2] => MUX2Data:mux2.data_in2[2]
data_in4[3] => MUX2Data:mux2.data_in2[3]
data_in4[4] => MUX2Data:mux2.data_in2[4]
data_in4[5] => MUX2Data:mux2.data_in2[5]
data_in4[6] => MUX2Data:mux2.data_in2[6]
data_in4[7] => MUX2Data:mux2.data_in2[7]
data_in4[8] => MUX2Data:mux2.data_in2[8]
data_in4[9] => MUX2Data:mux2.data_in2[9]
data_in4[10] => MUX2Data:mux2.data_in2[10]
data_in4[11] => MUX2Data:mux2.data_in2[11]
data_in4[12] => MUX2Data:mux2.data_in2[12]
data_in4[13] => MUX2Data:mux2.data_in2[13]
data_in4[14] => MUX2Data:mux2.data_in2[14]
data_in4[15] => MUX2Data:mux2.data_in2[15]
data_in4[16] => MUX2Data:mux2.data_in2[16]
data_in4[17] => MUX2Data:mux2.data_in2[17]
data_in4[18] => MUX2Data:mux2.data_in2[18]
data_in4[19] => MUX2Data:mux2.data_in2[19]
data_in4[20] => MUX2Data:mux2.data_in2[20]
data_in4[21] => MUX2Data:mux2.data_in2[21]
data_in4[22] => MUX2Data:mux2.data_in2[22]
data_in4[23] => MUX2Data:mux2.data_in2[23]
data_in4[24] => MUX2Data:mux2.data_in2[24]
data_in4[25] => MUX2Data:mux2.data_in2[25]
data_in4[26] => MUX2Data:mux2.data_in2[26]
data_in4[27] => MUX2Data:mux2.data_in2[27]
data_in4[28] => MUX2Data:mux2.data_in2[28]
data_in4[29] => MUX2Data:mux2.data_in2[29]
data_in4[30] => MUX2Data:mux2.data_in2[30]
data_in4[31] => MUX2Data:mux2.data_in2[31]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]
data_out[4] <= MUX2Data:mux3.data_out[4]
data_out[5] <= MUX2Data:mux3.data_out[5]
data_out[6] <= MUX2Data:mux3.data_out[6]
data_out[7] <= MUX2Data:mux3.data_out[7]
data_out[8] <= MUX2Data:mux3.data_out[8]
data_out[9] <= MUX2Data:mux3.data_out[9]
data_out[10] <= MUX2Data:mux3.data_out[10]
data_out[11] <= MUX2Data:mux3.data_out[11]
data_out[12] <= MUX2Data:mux3.data_out[12]
data_out[13] <= MUX2Data:mux3.data_out[13]
data_out[14] <= MUX2Data:mux3.data_out[14]
data_out[15] <= MUX2Data:mux3.data_out[15]
data_out[16] <= MUX2Data:mux3.data_out[16]
data_out[17] <= MUX2Data:mux3.data_out[17]
data_out[18] <= MUX2Data:mux3.data_out[18]
data_out[19] <= MUX2Data:mux3.data_out[19]
data_out[20] <= MUX2Data:mux3.data_out[20]
data_out[21] <= MUX2Data:mux3.data_out[21]
data_out[22] <= MUX2Data:mux3.data_out[22]
data_out[23] <= MUX2Data:mux3.data_out[23]
data_out[24] <= MUX2Data:mux3.data_out[24]
data_out[25] <= MUX2Data:mux3.data_out[25]
data_out[26] <= MUX2Data:mux3.data_out[26]
data_out[27] <= MUX2Data:mux3.data_out[27]
data_out[28] <= MUX2Data:mux3.data_out[28]
data_out[29] <= MUX2Data:mux3.data_out[29]
data_out[30] <= MUX2Data:mux3.data_out[30]
data_out[31] <= MUX2Data:mux3.data_out[31]


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux1
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux2
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:lmemory_read_mux|MUX2Data:mux3
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux
selector[0] => MUX2Data:mux1.selector
selector[0] => MUX2Data:mux2.selector
selector[1] => MUX2Data:mux3.selector
data_in1[0] => MUX2Data:mux1.data_in1[0]
data_in1[1] => MUX2Data:mux1.data_in1[1]
data_in1[2] => MUX2Data:mux1.data_in1[2]
data_in1[3] => MUX2Data:mux1.data_in1[3]
data_in1[4] => MUX2Data:mux1.data_in1[4]
data_in1[5] => MUX2Data:mux1.data_in1[5]
data_in1[6] => MUX2Data:mux1.data_in1[6]
data_in1[7] => MUX2Data:mux1.data_in1[7]
data_in1[8] => MUX2Data:mux1.data_in1[8]
data_in1[9] => MUX2Data:mux1.data_in1[9]
data_in1[10] => MUX2Data:mux1.data_in1[10]
data_in1[11] => MUX2Data:mux1.data_in1[11]
data_in1[12] => MUX2Data:mux1.data_in1[12]
data_in1[13] => MUX2Data:mux1.data_in1[13]
data_in1[14] => MUX2Data:mux1.data_in1[14]
data_in1[15] => MUX2Data:mux1.data_in1[15]
data_in1[16] => MUX2Data:mux1.data_in1[16]
data_in1[17] => MUX2Data:mux1.data_in1[17]
data_in1[18] => MUX2Data:mux1.data_in1[18]
data_in1[19] => MUX2Data:mux1.data_in1[19]
data_in1[20] => MUX2Data:mux1.data_in1[20]
data_in1[21] => MUX2Data:mux1.data_in1[21]
data_in1[22] => MUX2Data:mux1.data_in1[22]
data_in1[23] => MUX2Data:mux1.data_in1[23]
data_in1[24] => MUX2Data:mux1.data_in1[24]
data_in1[25] => MUX2Data:mux1.data_in1[25]
data_in1[26] => MUX2Data:mux1.data_in1[26]
data_in1[27] => MUX2Data:mux1.data_in1[27]
data_in1[28] => MUX2Data:mux1.data_in1[28]
data_in1[29] => MUX2Data:mux1.data_in1[29]
data_in1[30] => MUX2Data:mux1.data_in1[30]
data_in1[31] => MUX2Data:mux1.data_in1[31]
data_in2[0] => MUX2Data:mux1.data_in2[0]
data_in2[1] => MUX2Data:mux1.data_in2[1]
data_in2[2] => MUX2Data:mux1.data_in2[2]
data_in2[3] => MUX2Data:mux1.data_in2[3]
data_in2[4] => MUX2Data:mux1.data_in2[4]
data_in2[5] => MUX2Data:mux1.data_in2[5]
data_in2[6] => MUX2Data:mux1.data_in2[6]
data_in2[7] => MUX2Data:mux1.data_in2[7]
data_in2[8] => MUX2Data:mux1.data_in2[8]
data_in2[9] => MUX2Data:mux1.data_in2[9]
data_in2[10] => MUX2Data:mux1.data_in2[10]
data_in2[11] => MUX2Data:mux1.data_in2[11]
data_in2[12] => MUX2Data:mux1.data_in2[12]
data_in2[13] => MUX2Data:mux1.data_in2[13]
data_in2[14] => MUX2Data:mux1.data_in2[14]
data_in2[15] => MUX2Data:mux1.data_in2[15]
data_in2[16] => MUX2Data:mux1.data_in2[16]
data_in2[17] => MUX2Data:mux1.data_in2[17]
data_in2[18] => MUX2Data:mux1.data_in2[18]
data_in2[19] => MUX2Data:mux1.data_in2[19]
data_in2[20] => MUX2Data:mux1.data_in2[20]
data_in2[21] => MUX2Data:mux1.data_in2[21]
data_in2[22] => MUX2Data:mux1.data_in2[22]
data_in2[23] => MUX2Data:mux1.data_in2[23]
data_in2[24] => MUX2Data:mux1.data_in2[24]
data_in2[25] => MUX2Data:mux1.data_in2[25]
data_in2[26] => MUX2Data:mux1.data_in2[26]
data_in2[27] => MUX2Data:mux1.data_in2[27]
data_in2[28] => MUX2Data:mux1.data_in2[28]
data_in2[29] => MUX2Data:mux1.data_in2[29]
data_in2[30] => MUX2Data:mux1.data_in2[30]
data_in2[31] => MUX2Data:mux1.data_in2[31]
data_in3[0] => MUX2Data:mux2.data_in1[0]
data_in3[1] => MUX2Data:mux2.data_in1[1]
data_in3[2] => MUX2Data:mux2.data_in1[2]
data_in3[3] => MUX2Data:mux2.data_in1[3]
data_in3[4] => MUX2Data:mux2.data_in1[4]
data_in3[5] => MUX2Data:mux2.data_in1[5]
data_in3[6] => MUX2Data:mux2.data_in1[6]
data_in3[7] => MUX2Data:mux2.data_in1[7]
data_in3[8] => MUX2Data:mux2.data_in1[8]
data_in3[9] => MUX2Data:mux2.data_in1[9]
data_in3[10] => MUX2Data:mux2.data_in1[10]
data_in3[11] => MUX2Data:mux2.data_in1[11]
data_in3[12] => MUX2Data:mux2.data_in1[12]
data_in3[13] => MUX2Data:mux2.data_in1[13]
data_in3[14] => MUX2Data:mux2.data_in1[14]
data_in3[15] => MUX2Data:mux2.data_in1[15]
data_in3[16] => MUX2Data:mux2.data_in1[16]
data_in3[17] => MUX2Data:mux2.data_in1[17]
data_in3[18] => MUX2Data:mux2.data_in1[18]
data_in3[19] => MUX2Data:mux2.data_in1[19]
data_in3[20] => MUX2Data:mux2.data_in1[20]
data_in3[21] => MUX2Data:mux2.data_in1[21]
data_in3[22] => MUX2Data:mux2.data_in1[22]
data_in3[23] => MUX2Data:mux2.data_in1[23]
data_in3[24] => MUX2Data:mux2.data_in1[24]
data_in3[25] => MUX2Data:mux2.data_in1[25]
data_in3[26] => MUX2Data:mux2.data_in1[26]
data_in3[27] => MUX2Data:mux2.data_in1[27]
data_in3[28] => MUX2Data:mux2.data_in1[28]
data_in3[29] => MUX2Data:mux2.data_in1[29]
data_in3[30] => MUX2Data:mux2.data_in1[30]
data_in3[31] => MUX2Data:mux2.data_in1[31]
data_in4[0] => MUX2Data:mux2.data_in2[0]
data_in4[1] => MUX2Data:mux2.data_in2[1]
data_in4[2] => MUX2Data:mux2.data_in2[2]
data_in4[3] => MUX2Data:mux2.data_in2[3]
data_in4[4] => MUX2Data:mux2.data_in2[4]
data_in4[5] => MUX2Data:mux2.data_in2[5]
data_in4[6] => MUX2Data:mux2.data_in2[6]
data_in4[7] => MUX2Data:mux2.data_in2[7]
data_in4[8] => MUX2Data:mux2.data_in2[8]
data_in4[9] => MUX2Data:mux2.data_in2[9]
data_in4[10] => MUX2Data:mux2.data_in2[10]
data_in4[11] => MUX2Data:mux2.data_in2[11]
data_in4[12] => MUX2Data:mux2.data_in2[12]
data_in4[13] => MUX2Data:mux2.data_in2[13]
data_in4[14] => MUX2Data:mux2.data_in2[14]
data_in4[15] => MUX2Data:mux2.data_in2[15]
data_in4[16] => MUX2Data:mux2.data_in2[16]
data_in4[17] => MUX2Data:mux2.data_in2[17]
data_in4[18] => MUX2Data:mux2.data_in2[18]
data_in4[19] => MUX2Data:mux2.data_in2[19]
data_in4[20] => MUX2Data:mux2.data_in2[20]
data_in4[21] => MUX2Data:mux2.data_in2[21]
data_in4[22] => MUX2Data:mux2.data_in2[22]
data_in4[23] => MUX2Data:mux2.data_in2[23]
data_in4[24] => MUX2Data:mux2.data_in2[24]
data_in4[25] => MUX2Data:mux2.data_in2[25]
data_in4[26] => MUX2Data:mux2.data_in2[26]
data_in4[27] => MUX2Data:mux2.data_in2[27]
data_in4[28] => MUX2Data:mux2.data_in2[28]
data_in4[29] => MUX2Data:mux2.data_in2[29]
data_in4[30] => MUX2Data:mux2.data_in2[30]
data_in4[31] => MUX2Data:mux2.data_in2[31]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]
data_out[4] <= MUX2Data:mux3.data_out[4]
data_out[5] <= MUX2Data:mux3.data_out[5]
data_out[6] <= MUX2Data:mux3.data_out[6]
data_out[7] <= MUX2Data:mux3.data_out[7]
data_out[8] <= MUX2Data:mux3.data_out[8]
data_out[9] <= MUX2Data:mux3.data_out[9]
data_out[10] <= MUX2Data:mux3.data_out[10]
data_out[11] <= MUX2Data:mux3.data_out[11]
data_out[12] <= MUX2Data:mux3.data_out[12]
data_out[13] <= MUX2Data:mux3.data_out[13]
data_out[14] <= MUX2Data:mux3.data_out[14]
data_out[15] <= MUX2Data:mux3.data_out[15]
data_out[16] <= MUX2Data:mux3.data_out[16]
data_out[17] <= MUX2Data:mux3.data_out[17]
data_out[18] <= MUX2Data:mux3.data_out[18]
data_out[19] <= MUX2Data:mux3.data_out[19]
data_out[20] <= MUX2Data:mux3.data_out[20]
data_out[21] <= MUX2Data:mux3.data_out[21]
data_out[22] <= MUX2Data:mux3.data_out[22]
data_out[23] <= MUX2Data:mux3.data_out[23]
data_out[24] <= MUX2Data:mux3.data_out[24]
data_out[25] <= MUX2Data:mux3.data_out[25]
data_out[26] <= MUX2Data:mux3.data_out[26]
data_out[27] <= MUX2Data:mux3.data_out[27]
data_out[28] <= MUX2Data:mux3.data_out[28]
data_out[29] <= MUX2Data:mux3.data_out[29]
data_out[30] <= MUX2Data:mux3.data_out[30]
data_out[31] <= MUX2Data:mux3.data_out[31]


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux1
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux2
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX4Data:rmemory_read_mux|MUX2Data:mux3
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram00_inst
clock => ram~40.CLK
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
<<<<<<< HEAD
clock => ram~40.CLK
clock => ram~41.CLK
clock => ram~42.CLK
clock => ram~43.CLK
clock => ram~44.CLK
clock => ram~45.CLK
clock => ram~46.CLK
clock => ram~47.CLK
clock => ram~48.CLK
clock => ram~49.CLK
clock => ram~50.CLK
clock => ram~51.CLK
clock => ram~52.CLK
clock => ram~53.CLK
clock => ram~54.CLK
clock => ram~55.CLK
clock => ram~56.CLK
clock => ram~57.CLK
clock => ram~58.CLK
clock => ram~59.CLK
clock => ram~60.CLK
clock => ram~61.CLK
clock => ram~62.CLK
clock => ram~63.CLK
clock => ram~64.CLK
clock => ram~65.CLK
clock => ram~66.CLK
clock => ram~67.CLK
clock => ram~68.CLK
clock => ram~69.CLK
clock => ram~70.CLK
clock => ram~71.CLK
clock => ram~72.CLK
clock => ram~73.CLK
clock => ram.CLK0
enable_write => ram~74.DATAIN
enable_write => ram.WE
memory_address[0] => ram~9.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~8.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~7.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~6.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~5.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~4.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~3.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~2.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_address[8] => ram~1.DATAIN
memory_address[8] => ram.WADDR8
memory_address[8] => ram.RADDR8
memory_address[9] => ram~0.DATAIN
memory_address[9] => ram.WADDR9
memory_address[9] => ram.RADDR9
memory_write[0] => ram~73.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~72.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~71.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~70.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~69.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~68.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~67.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~66.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~65.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~64.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~63.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~62.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~61.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~60.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~59.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~58.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~57.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~56.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~55.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~54.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~53.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~52.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~51.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~50.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~49.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~48.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~47.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~46.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~45.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~44.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~43.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~42.DATAIN
memory_write[31] => ram.DATAIN31
memory_write[32] => ram~41.DATAIN
memory_write[32] => ram.DATAIN32
memory_write[33] => ram~40.DATAIN
memory_write[33] => ram.DATAIN33
memory_write[34] => ram~39.DATAIN
memory_write[34] => ram.DATAIN34
memory_write[35] => ram~38.DATAIN
memory_write[35] => ram.DATAIN35
memory_write[36] => ram~37.DATAIN
memory_write[36] => ram.DATAIN36
memory_write[37] => ram~36.DATAIN
memory_write[37] => ram.DATAIN37
memory_write[38] => ram~35.DATAIN
memory_write[38] => ram.DATAIN38
memory_write[39] => ram~34.DATAIN
memory_write[39] => ram.DATAIN39
memory_write[40] => ram~33.DATAIN
memory_write[40] => ram.DATAIN40
memory_write[41] => ram~32.DATAIN
memory_write[41] => ram.DATAIN41
memory_write[42] => ram~31.DATAIN
memory_write[42] => ram.DATAIN42
memory_write[43] => ram~30.DATAIN
memory_write[43] => ram.DATAIN43
memory_write[44] => ram~29.DATAIN
memory_write[44] => ram.DATAIN44
memory_write[45] => ram~28.DATAIN
memory_write[45] => ram.DATAIN45
memory_write[46] => ram~27.DATAIN
memory_write[46] => ram.DATAIN46
memory_write[47] => ram~26.DATAIN
memory_write[47] => ram.DATAIN47
memory_write[48] => ram~25.DATAIN
memory_write[48] => ram.DATAIN48
memory_write[49] => ram~24.DATAIN
memory_write[49] => ram.DATAIN49
memory_write[50] => ram~23.DATAIN
memory_write[50] => ram.DATAIN50
memory_write[51] => ram~22.DATAIN
memory_write[51] => ram.DATAIN51
memory_write[52] => ram~21.DATAIN
memory_write[52] => ram.DATAIN52
memory_write[53] => ram~20.DATAIN
memory_write[53] => ram.DATAIN53
memory_write[54] => ram~19.DATAIN
memory_write[54] => ram.DATAIN54
memory_write[55] => ram~18.DATAIN
memory_write[55] => ram.DATAIN55
memory_write[56] => ram~17.DATAIN
memory_write[56] => ram.DATAIN56
memory_write[57] => ram~16.DATAIN
memory_write[57] => ram.DATAIN57
memory_write[58] => ram~15.DATAIN
memory_write[58] => ram.DATAIN58
memory_write[59] => ram~14.DATAIN
memory_write[59] => ram.DATAIN59
memory_write[60] => ram~13.DATAIN
memory_write[60] => ram.DATAIN60
memory_write[61] => ram~12.DATAIN
memory_write[61] => ram.DATAIN61
memory_write[62] => ram~11.DATAIN
memory_write[62] => ram.DATAIN62
memory_write[63] => ram~10.DATAIN
memory_write[63] => ram.DATAIN63
memory_read[0] <= ram.DATAOUT
memory_read[1] <= ram.DATAOUT1
memory_read[2] <= ram.DATAOUT2
memory_read[3] <= ram.DATAOUT3
memory_read[4] <= ram.DATAOUT4
memory_read[5] <= ram.DATAOUT5
memory_read[6] <= ram.DATAOUT6
memory_read[7] <= ram.DATAOUT7
memory_read[8] <= ram.DATAOUT8
memory_read[9] <= ram.DATAOUT9
memory_read[10] <= ram.DATAOUT10
memory_read[11] <= ram.DATAOUT11
memory_read[12] <= ram.DATAOUT12
memory_read[13] <= ram.DATAOUT13
memory_read[14] <= ram.DATAOUT14
memory_read[15] <= ram.DATAOUT15
memory_read[16] <= ram.DATAOUT16
memory_read[17] <= ram.DATAOUT17
memory_read[18] <= ram.DATAOUT18
memory_read[19] <= ram.DATAOUT19
memory_read[20] <= ram.DATAOUT20
memory_read[21] <= ram.DATAOUT21
memory_read[22] <= ram.DATAOUT22
memory_read[23] <= ram.DATAOUT23
memory_read[24] <= ram.DATAOUT24
memory_read[25] <= ram.DATAOUT25
memory_read[26] <= ram.DATAOUT26
memory_read[27] <= ram.DATAOUT27
memory_read[28] <= ram.DATAOUT28
memory_read[29] <= ram.DATAOUT29
memory_read[30] <= ram.DATAOUT30
memory_read[31] <= ram.DATAOUT31
memory_read[32] <= ram.DATAOUT32
memory_read[33] <= ram.DATAOUT33
memory_read[34] <= ram.DATAOUT34
memory_read[35] <= ram.DATAOUT35
memory_read[36] <= ram.DATAOUT36
memory_read[37] <= ram.DATAOUT37
memory_read[38] <= ram.DATAOUT38
memory_read[39] <= ram.DATAOUT39
memory_read[40] <= ram.DATAOUT40
memory_read[41] <= ram.DATAOUT41
memory_read[42] <= ram.DATAOUT42
memory_read[43] <= ram.DATAOUT43
memory_read[44] <= ram.DATAOUT44
memory_read[45] <= ram.DATAOUT45
memory_read[46] <= ram.DATAOUT46
memory_read[47] <= ram.DATAOUT47
memory_read[48] <= ram.DATAOUT48
memory_read[49] <= ram.DATAOUT49
memory_read[50] <= ram.DATAOUT50
memory_read[51] <= ram.DATAOUT51
memory_read[52] <= ram.DATAOUT52
memory_read[53] <= ram.DATAOUT53
memory_read[54] <= ram.DATAOUT54
memory_read[55] <= ram.DATAOUT55
memory_read[56] <= ram.DATAOUT56
memory_read[57] <= ram.DATAOUT57
memory_read[58] <= ram.DATAOUT58
memory_read[59] <= ram.DATAOUT59
memory_read[60] <= ram.DATAOUT60
memory_read[61] <= ram.DATAOUT61
memory_read[62] <= ram.DATAOUT62
memory_read[63] <= ram.DATAOUT63
=======
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram01_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram10_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram11_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram20_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram21_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram30_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|SRAM:sram31_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE
>>>>>>> 4bc0d9753bb1705c1fd303f333672fe8d63c3720


|DummyTopLevel|PulseGenerator:spulse10clock_int
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_reset1.OUTPUTSELECT
pulse_enable => counter[3].ENA
pulse_enable => counter[2].ENA
pulse_enable => counter[1].ENA
pulse_enable => counter[0].ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAB
pulse_reset => result_signal.IN1
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|PulseGenerator:xpulse10clock_int
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_reset1.OUTPUTSELECT
pulse_enable => counter[3].ENA
pulse_enable => counter[2].ENA
pulse_enable => counter[1].ENA
pulse_enable => counter[0].ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAB
pulse_reset => result_signal.IN1
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|ClockCounter:clockcounter_inst
clock => creset1.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => creset1.ENA
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
creset => result_signal.IN1
creset => result_signal.IN1
creset => creset1.DATAIN
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE


