Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Wed Mar 15 16:57:43 2017
| Host             : yy_ideapad running 64-bit major release  (build 9200)
| Command          : report_power -file stream_jpg_yy_nv_mn_v1_0_power_routed.rpt -pb stream_jpg_yy_nv_mn_v1_0_power_summary_routed.pb -rpx stream_jpg_yy_nv_mn_v1_0_power_routed.rpx
| Design           : stream_jpg_yy_nv_mn_v1_0
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 73.079 (Junction temp exceeded!) |
| Dynamic (W)              | 72.262                           |
| Device Static (W)        | 0.817                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    25.834 |    13097 |       --- |             --- |
|   LUT as Logic           |    21.867 |     4855 |     63400 |            7.66 |
|   CARRY4                 |     1.973 |      460 |     15850 |            2.90 |
|   Register               |     1.706 |     6120 |    126800 |            4.83 |
|   LUT as Distributed RAM |     0.252 |       64 |     19000 |            0.34 |
|   F7/F8 Muxes            |     0.025 |       23 |     63400 |            0.04 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |      112 |     19000 |            0.59 |
|   Others                 |     0.000 |      476 |       --- |             --- |
| Signals                  |    27.140 |     8474 |       --- |             --- |
| Block RAM                |     1.945 |       39 |       135 |           28.89 |
| DSPs                     |    10.954 |       12 |       240 |            5.00 |
| I/O                      |     6.389 |       50 |       210 |           23.81 |
| Static Power             |     0.817 |          |           |                 |
| Total                    |    73.079 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    66.426 |      65.849 |      0.577 |
| Vccaux    |       1.800 |     0.605 |       0.512 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.966 |       2.962 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.190 |       0.160 |      0.030 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| stream_jpg_yy_nv_mn_v1_0                         |    72.262 |
|   im_proc                                        |    65.359 |
|     edge_detector_inst                           |     9.866 |
|       row_sums                                   |     0.863 |
|         U0                                       |     0.863 |
|           inst_blk_mem_gen                       |     0.863 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.863 |
|               valid.cstr                         |     0.863 |
|                 ramloop[0].ram.r                 |     0.863 |
|                   prim_noinit.ram                |     0.863 |
|     edge_fifo                                    |     0.000 |
|       U0                                         |     0.000 |
|         inst_fifo_gen                            |     0.000 |
|           gconvfifo.rf                           |     0.000 |
|             grf.rf                               |     0.000 |
|               gntv_or_sync_fifo.gl0.rd           |     0.000 |
|                 grss.rsts                        |     0.000 |
|                   c1                             |     0.000 |
|                   c2                             |     0.000 |
|               gntv_or_sync_fifo.gl0.wr           |     0.000 |
|                 gwss.wsts                        |     0.000 |
|                   c0                             |     0.000 |
|                   c1                             |     0.000 |
|                 wpntr                            |     0.000 |
|     jpeg_buffer                                  |     1.886 |
|       U0                                         |     1.886 |
|         inst_blk_mem_gen                         |     1.886 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     1.886 |
|             valid.cstr                           |     1.886 |
|               bindec_a.bindec_inst_a             |     0.076 |
|               bindec_b.bindec_inst_b             |     0.107 |
|               has_mux_b.B                        |     0.679 |
|               ramloop[0].ram.r                   |     0.082 |
|                 prim_noinit.ram                  |     0.082 |
|               ramloop[10].ram.r                  |     0.054 |
|                 prim_noinit.ram                  |     0.054 |
|               ramloop[11].ram.r                  |     0.031 |
|                 prim_noinit.ram                  |     0.031 |
|               ramloop[12].ram.r                  |     0.058 |
|                 prim_noinit.ram                  |     0.058 |
|               ramloop[13].ram.r                  |     0.095 |
|                 prim_noinit.ram                  |     0.095 |
|               ramloop[14].ram.r                  |     0.056 |
|                 prim_noinit.ram                  |     0.056 |
|               ramloop[15].ram.r                  |     0.034 |
|                 prim_noinit.ram                  |     0.034 |
|               ramloop[16].ram.r                  |     0.018 |
|                 prim_noinit.ram                  |     0.018 |
|               ramloop[17].ram.r                  |     0.033 |
|                 prim_noinit.ram                  |     0.033 |
|               ramloop[1].ram.r                   |     0.036 |
|                 prim_noinit.ram                  |     0.036 |
|               ramloop[2].ram.r                   |     0.059 |
|                 prim_noinit.ram                  |     0.059 |
|               ramloop[3].ram.r                   |     0.058 |
|                 prim_noinit.ram                  |     0.058 |
|               ramloop[4].ram.r                   |     0.016 |
|                 prim_noinit.ram                  |     0.016 |
|               ramloop[5].ram.r                   |     0.058 |
|                 prim_noinit.ram                  |     0.058 |
|               ramloop[6].ram.r                   |     0.059 |
|                 prim_noinit.ram                  |     0.059 |
|               ramloop[7].ram.r                   |     0.058 |
|                 prim_noinit.ram                  |     0.058 |
|               ramloop[8].ram.r                   |     0.074 |
|                 prim_noinit.ram                  |     0.074 |
|               ramloop[9].ram.r                   |     0.037 |
|                 prim_noinit.ram                  |     0.037 |
|     jpeg_inst                                    |    44.617 |
|       jpeg_YCbCr2RGB_p                           |     9.630 |
|       jpeg_check_FF_p                            |     0.127 |
|       jpeg_checkff_fifo_p                        |     1.414 |
|         BU2                                      |     1.414 |
|           U0/gen_as.fgas                         |     1.414 |
|             normgen.memblk/mem1nc.coreinst       |     0.154 |
|       jpeg_dequantize_p                          |     0.840 |
|         jpeg_dequant_multiplier_p                |     0.594 |
|           BU2                                    |     0.594 |
|         jpeg_qt_sr_0_0_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_0_1_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_1_0_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|         jpeg_qt_sr_1_1_p                         |    <0.001 |
|           BU2                                    |    <0.001 |
|       jpeg_dezigzag_p                            |     0.932 |
|       jpeg_header_p                              |     4.484 |
|       jpeg_huffman_p                             |     2.973 |
|         ht_nr_of_symbols                         |     0.475 |
|           BU100                                  |     0.013 |
|           BU103                                  |     0.009 |
|           BU106                                  |     0.011 |
|           BU111                                  |     0.009 |
|           BU114                                  |     0.009 |
|           BU117                                  |     0.009 |
|           BU120                                  |     0.010 |
|           BU123                                  |     0.011 |
|           BU126                                  |     0.009 |
|           BU129                                  |     0.009 |
|           BU132                                  |     0.011 |
|           BU33                                   |     0.009 |
|           BU36                                   |     0.009 |
|           BU39                                   |     0.009 |
|           BU42                                   |     0.009 |
|           BU45                                   |     0.008 |
|           BU48                                   |     0.011 |
|           BU51                                   |     0.009 |
|           BU54                                   |     0.010 |
|           BU59                                   |     0.009 |
|           BU62                                   |     0.009 |
|           BU65                                   |     0.011 |
|           BU68                                   |     0.008 |
|           BU71                                   |     0.009 |
|           BU74                                   |     0.009 |
|           BU77                                   |     0.009 |
|           BU80                                   |     0.010 |
|           BU85                                   |     0.008 |
|           BU88                                   |     0.009 |
|           BU91                                   |     0.009 |
|           BU94                                   |     0.009 |
|           BU97                                   |     0.010 |
|         ht_table                                 |     0.309 |
|           BU2                                    |     0.309 |
|         jpeg_huffman_input_sr_p                  |     0.009 |
|       jpeg_idct_p                                |    19.924 |
|         jpeg_idct_core_12_p                      |    19.902 |
|       jpeg_input_fifo_p                          |     2.525 |
|         BU2                                      |     2.525 |
|           U0/gen_as.fgas                         |     2.525 |
|             normgen.memblk/mem1ncr.coreinst      |     0.178 |
|       jpeg_upsampling_p                          |     1.303 |
|         Cb_buffer                                |     0.137 |
|           BU2                                    |     0.137 |
|         Cr_buffer                                |     0.142 |
|           BU2                                    |     0.142 |
|         Y_buffer                                 |     0.136 |
|           BU2                                    |     0.136 |
|     vga_controller_inst                          |     4.578 |
|       vgadriver_inst                             |     0.152 |
|       video_mem                                  |     0.919 |
|         U0                                       |     0.919 |
|           inst_blk_mem_gen                       |     0.919 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.919 |
|               valid.cstr                         |     0.919 |
|                 bindec_a.bindec_inst_a           |     0.184 |
|                 bindec_b.bindec_inst_b           |     0.046 |
|                 has_mux_b.B                      |     0.122 |
|                 ramloop[0].ram.r                 |     0.219 |
|                   prim_noinit.ram                |     0.219 |
|                 ramloop[10].ram.r                |     0.006 |
|                   prim_noinit.ram                |     0.006 |
|                 ramloop[1].ram.r                 |     0.016 |
|                   prim_noinit.ram                |     0.016 |
|                 ramloop[2].ram.r                 |     0.014 |
|                   prim_noinit.ram                |     0.014 |
|                 ramloop[3].ram.r                 |     0.004 |
|                   prim_noinit.ram                |     0.004 |
|                 ramloop[4].ram.r                 |     0.003 |
|                   prim_noinit.ram                |     0.003 |
|                 ramloop[5].ram.r                 |     0.002 |
|                   prim_noinit.ram                |     0.002 |
|                 ramloop[6].ram.r                 |     0.203 |
|                   prim_noinit.ram                |     0.203 |
|                 ramloop[7].ram.r                 |     0.011 |
|                   prim_noinit.ram                |     0.011 |
|                 ramloop[8].ram.r                 |     0.009 |
|                   prim_noinit.ram                |     0.009 |
|                 ramloop[9].ram.r                 |     0.003 |
|                   prim_noinit.ram                |     0.003 |
+--------------------------------------------------+-----------+


