<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1577090</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Wed Oct  5 09:00:08 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2016.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>743a410a04b645f39f39368e8ad410dd</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>3</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>5a136cf3-3410-42f8-a355-509c3761fe1a</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>5a136cf3-3410-42f8-a355-509c3761fe1a</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k160t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg676</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3551.542 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>CentOS</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>CentOS Linux release 7.2.1511 (Core)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=3</TD>
   <TD>tclmode=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Performance_Explore</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=48</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=5</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=1339</TD>
    <TD>fdce=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=17</TD>
    <TD>fdre=22351</TD>
    <TD>fdse=74</TD>
    <TD>gnd=126</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel=4</TD>
    <TD>gtxe2_common=1</TD>
    <TD>ibuf=16</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=418</TD>
    <TD>lut2=6480</TD>
    <TD>lut3=4837</TD>
    <TD>lut4=4636</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4953</TD>
    <TD>lut6=15385</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=290</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=105</TD>
    <TD>obuf=14</TD>
    <TD>pcie_2_1=1</TD>
    <TD>ramb18e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=20</TD>
    <TD>ramd32=72</TD>
    <TD>rams32=24</TD>
    <TD>srlc32e=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=132</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=5</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=1339</TD>
    <TD>fdce=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=17</TD>
    <TD>fdre=22351</TD>
    <TD>fdse=74</TD>
    <TD>gnd=126</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel=4</TD>
    <TD>gtxe2_common=1</TD>
    <TD>ibuf=16</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=418</TD>
    <TD>lut2=6480</TD>
    <TD>lut3=4837</TD>
    <TD>lut4=4636</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4953</TD>
    <TD>lut6=15385</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=290</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=105</TD>
    <TD>obuf=14</TD>
    <TD>pcie_2_1=1</TD>
    <TD>ram32m=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=1</TD>
    <TD>ramb36e1=20</TD>
    <TD>srlc32e=28</TD>
    <TD>vcc=132</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
    <TD>-critical_pin_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-directive=Explore</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
    <TD>-fanout_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=25</TD>
    <TD>bram_ports_total=42</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=21345</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=28</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_0_pcie2_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bar_0=FFFFC00C</TD>
    <TD>bar_1=FFFFFFFF</TD>
    <TD>bar_2=00000000</TD>
    <TD>bar_3=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bar_4=00000000</TD>
    <TD>bar_5=00000000</TD>
    <TD>bram_lat=0</TD>
    <TD>c_aer_base_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>c_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>c_aer_cap_multiheader=FALSE</TD>
    <TD>c_aer_cap_nextptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_aer_cap_on=FALSE</TD>
    <TD>c_aer_cap_optional_err_support=000000</TD>
    <TD>c_aer_cap_permit_rooterr_update=FALSE</TD>
    <TD>c_buf_opt_bma=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=pcie_7x_0</TD>
    <TD>c_cpl_inf=TRUE</TD>
    <TD>c_cpl_infinite=TRUE</TD>
    <TD>c_cpl_timeout_disable_sup=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpl_timeout_range=1111</TD>
    <TD>c_cpl_timeout_ranges_sup=F</TD>
    <TD>c_d1_support=FALSE</TD>
    <TD>c_d2_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_width=128</TD>
    <TD>c_de_emph=FALSE</TD>
    <TD>c_dev_cap2_ari_forwarding_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop32_completer_supported=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_cap2_atomicop64_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_atomicop_routing_supported=FALSE</TD>
    <TD>c_dev_cap2_cas128_completer_supported=FALSE</TD>
    <TD>c_dev_cap2_tph_completer_supported=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dev_control_ext_tag_default=FALSE</TD>
    <TD>c_dev_port_type=0</TD>
    <TD>c_dis_lane_reverse=TRUE</TD>
    <TD>c_disable_rx_poisoned_resp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_scrambling=FALSE</TD>
    <TD>c_disable_tx_aspm_l0s=FALSE</TD>
    <TD>c_dll_lnk_actv_cap=FALSE</TD>
    <TD>c_dsi_bool=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dsn_base_ptr=100</TD>
    <TD>c_dsn_cap_enabled=TRUE</TD>
    <TD>c_dsn_next_ptr=000</TD>
    <TD>c_enable_msg_route=00000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ep_l0s_accpt_lat=0</TD>
    <TD>c_ep_l1_accpt_lat=7</TD>
    <TD>c_ext_pci_cfg_space_addr=3FF</TD>
    <TD>c_fc_cpld=205</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_cplh=36</TD>
    <TD>c_fc_npd=24</TD>
    <TD>c_fc_nph=12</TD>
    <TD>c_fc_pd=181</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fc_ph=32</TD>
    <TD>c_gen1=true</TD>
    <TD>c_header_type=00</TD>
    <TD>c_hw_auton_spd_disable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_last_cfg_dw=10C</TD>
    <TD>c_link_cap_aspm_optionality=FALSE</TD>
    <TD>c_ll_ack_timeout=0000</TD>
    <TD>c_ll_ack_timeout_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ll_ack_timeout_function=0</TD>
    <TD>c_ll_replay_timeout=0000</TD>
    <TD>c_ll_replay_timeout_enable=FALSE</TD>
    <TD>c_ll_replay_timeout_func=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi=5</TD>
    <TD>c_msi_64b_addr=TRUE</TD>
    <TD>c_msi_cap_on=TRUE</TD>
    <TD>c_msi_mult_msg_extn=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi_per_vctr_mask_cap=FALSE</TD>
    <TD>c_msix_cap_on=FALSE</TD>
    <TD>c_msix_next_ptr=00</TD>
    <TD>c_msix_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msix_pba_offset=0</TD>
    <TD>c_msix_table_bir=0</TD>
    <TD>c_msix_table_offset=0</TD>
    <TD>c_msix_table_size=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pci_cfg_space_addr=3F</TD>
    <TD>c_pcie_blk_locn=3</TD>
    <TD>c_pcie_cap_next_ptr=00</TD>
    <TD>c_pcie_cap_slot_implemented=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_dbg_ports=TRUE</TD>
    <TD>c_pcie_fast_config=0</TD>
    <TD>c_perf_level_high=TRUE</TD>
    <TD>c_phantom_functions=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pm_cap_next_ptr=48</TD>
    <TD>c_pme_support=0F</TD>
    <TD>c_rbar_base_ptr=000</TD>
    <TD>c_rbar_cap_control_encodedbar0=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar1=00</TD>
    <TD>c_rbar_cap_control_encodedbar2=00</TD>
    <TD>c_rbar_cap_control_encodedbar3=00</TD>
    <TD>c_rbar_cap_control_encodedbar4=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_control_encodedbar5=00</TD>
    <TD>c_rbar_cap_index0=0</TD>
    <TD>c_rbar_cap_index1=0</TD>
    <TD>c_rbar_cap_index2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_index3=0</TD>
    <TD>c_rbar_cap_index4=0</TD>
    <TD>c_rbar_cap_index5=0</TD>
    <TD>c_rbar_cap_nextptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_on=FALSE</TD>
    <TD>c_rbar_cap_sup0=00001</TD>
    <TD>c_rbar_cap_sup1=00001</TD>
    <TD>c_rbar_cap_sup2=00001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rbar_cap_sup3=00001</TD>
    <TD>c_rbar_cap_sup4=00001</TD>
    <TD>c_rbar_cap_sup5=00001</TD>
    <TD>c_rbar_num=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rcb=0</TD>
    <TD>c_recrc_check=0</TD>
    <TD>c_recrc_check_trim=FALSE</TD>
    <TD>c_root_cap_crs=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_raddr_lat=0</TD>
    <TD>c_rx_ram_limit=3FF</TD>
    <TD>c_rx_rdata_lat=2</TD>
    <TD>c_rx_write_lat=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_silicon_rev=2</TD>
    <TD>c_slot_cap_attn_butn=FALSE</TD>
    <TD>c_slot_cap_attn_ind=FALSE</TD>
    <TD>c_slot_cap_elec_interlock=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_hotplug_cap=FALSE</TD>
    <TD>c_slot_cap_hotplug_surprise=FALSE</TD>
    <TD>c_slot_cap_mrl=FALSE</TD>
    <TD>c_slot_cap_no_cmd_comp_sup=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_physical_slot_num=0</TD>
    <TD>c_slot_cap_pwr_ctrl=FALSE</TD>
    <TD>c_slot_cap_pwr_ind=FALSE</TD>
    <TD>c_slot_cap_pwr_limit_scale=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_cap_pwr_limit_value=0</TD>
    <TD>c_trgt_lnk_spd=2</TD>
    <TD>c_trn_np_fc=TRUE</TD>
    <TD>c_tx_last_tlp=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_raddr_lat=0</TD>
    <TD>c_tx_rdata_lat=2</TD>
    <TD>c_tx_write_lat=0</TD>
    <TD>c_upconfig_capable=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_upstream_facing=TRUE</TD>
    <TD>c_ur_atomic=FALSE</TD>
    <TD>c_ur_inv_req=TRUE</TD>
    <TD>c_ur_prs_response=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vc_base_ptr=000</TD>
    <TD>c_vc_cap_enabled=FALSE</TD>
    <TD>c_vc_cap_reject_snoop=FALSE</TD>
    <TD>c_vc_next_ptr=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vsec_base_ptr=000</TD>
    <TD>c_vsec_cap_enabled=FALSE</TD>
    <TD>c_vsec_next_ptr=000</TD>
    <TD>c_xlnx_ref_board=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cap_ver=2</TD>
    <TD>cardbus_cis_ptr=00000000</TD>
    <TD>cfg_ctl_if=TRUE</TD>
    <TD>cfg_fc_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_status_if=TRUE</TD>
    <TD>class_code=058000</TD>
    <TD>cmps=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>con_scl_fctr_d0_state=0</TD>
    <TD>con_scl_fctr_d1_state=0</TD>
    <TD>con_scl_fctr_d2_state=0</TD>
    <TD>con_scl_fctr_d3_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>cost_table=1</TD>
    <TD>d1_sup=0</TD>
    <TD>d2_sup=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dev_id=7028</TD>
    <TD>dev_port_type=0000</TD>
    <TD>dis_scl_fctr_d0_state=0</TD>
    <TD>dis_scl_fctr_d1_state=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dis_scl_fctr_d2_state=0</TD>
    <TD>dis_scl_fctr_d3_state=0</TD>
    <TD>dsi=0</TD>
    <TD>ep_l0s_accpt_lat=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ep_l1_accpt_lat=111</TD>
    <TD>err_reporting_if=TRUE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=FALSE</TD>
    <TD>ext_tag_fld_sup=FALSE</TD>
    <TD>int_pin=1</TD>
    <TD>intx=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>keep_width=16</TD>
    <TD>link_cap_max_link_width=8</TD>
    <TD>max_lnk_spd=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>max_lnk_wdt=001000</TD>
    <TD>mps=001</TD>
    <TD>no_soft_rst=TRUE</TD>
    <TD>pci_exp_int_freq=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>pci_exp_ref_freq=0</TD>
    <TD>pcie_async_en=FALSE</TD>
    <TD>pcie_ext_clk=TRUE</TD>
    <TD>pcie_ext_gt_common=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>phantm_func_sup=00</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>pl_interface=TRUE</TD>
    <TD>pme_sup=0F</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_con_d0_state=00</TD>
    <TD>pwr_con_d1_state=00</TD>
    <TD>pwr_con_d2_state=00</TD>
    <TD>pwr_con_d3_state=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pwr_dis_d0_state=00</TD>
    <TD>pwr_dis_d1_state=00</TD>
    <TD>pwr_dis_d2_state=00</TD>
    <TD>pwr_dis_d3_state=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>rcv_msg_if=TRUE</TD>
    <TD>rev_id=00</TD>
    <TD>shared_logic_in_core=FALSE</TD>
    <TD>slot_clk=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>subsys_id=0007</TD>
    <TD>subsys_ven_id=10EE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>ven_id=10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie_7x</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2015.3</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>xrom_bar=00000000</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie_7x_v3_2_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dev_cap_ext_tag_supported=FALSE</TD>
    <TD>dev_cap_max_payload_supported=1</TD>
    <TD>dev_cap_phantom_functions_support=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_lane_reversal=TRUE</TD>
    <TD>disable_scrambling=FALSE</TD>
    <TD>dsn_cap_on=TRUE</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>link_cap_max_link_speed=2</TD>
    <TD>link_cap_max_link_width=8</TD>
    <TD>link_status_slot_clock_config=TRUE</TD>
    <TD>msi_cap_multimsg_extension=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_cap_multimsgcap=5</TD>
    <TD>msi_cap_on=TRUE</TD>
    <TD>msix_cap_on=FALSE</TD>
    <TD>pcie_cap_device_port_type=0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ref_clk_freq=0</TD>
    <TD>revision_id=00</TD>
    <TD>tl_rx_ram_raddr_latency=0</TD>
    <TD>tl_rx_ram_rdata_latency=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_rx_ram_write_latency=0</TD>
    <TD>tl_tx_ram_raddr_latency=0</TD>
    <TD>tl_tx_ram_rdata_latency=2</TD>
    <TD>user_clk_freq=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_cpl_infinite=TRUE</TD>
    <TD>vc0_rx_ram_limit=3FF</TD>
    <TD>vc0_total_credits_cd=205</TD>
    <TD>vc0_total_credits_ch=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_total_credits_npd=24</TD>
    <TD>vc0_total_credits_nph=12</TD>
    <TD>vc0_total_credits_pd=181</TD>
    <TD>vc0_total_credits_ph=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>vc0_tx_lastpacket=28</TD>
    <TD>vc_cap_on=FALSE</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>reqp-1839=6</TD>
    <TD>reqp-1840=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=6</TD>
    <TD>bufgctrl_util_percentage=18.75</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=120</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=32</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=16</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=32</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=8</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=8</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_available=600</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=0</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=1</TD>
    <TD>diff_hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>diff_hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12_t_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_t_dci=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci_18=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=1</TD>
    <TD>lvcmos18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos25=1</TD>
    <TD>lvcmos33=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_dv2_15=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_t_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_t_dci=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_t_dci=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=325</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=20.5</TD>
    <TD>block_ram_tile_util_percentage=6.31</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=650</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=1</TD>
    <TD>ramb18_util_percentage=0.15</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=1</TD>
    <TD>ramb36_fifo_available=325</TD>
    <TD>ramb36_fifo_fixed=4</TD>
    <TD>ramb36_fifo_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=6.15</TD>
    <TD>ramb36e1_only_used=20</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=5</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
    <TD>bufgctrl_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=1337</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=17</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=21245</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=74</TD>
    <TD>gtxe2_channel_functional_category=IO</TD>
    <TD>gtxe2_channel_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_functional_category=IO</TD>
    <TD>gtxe2_common_used=1</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_functional_category=IO</TD>
    <TD>ibufds_gte2_used=1</TD>
    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=417</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=6596</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=4772</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=4654</TD>
    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=4829</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=15148</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>mmcme2_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=266</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=105</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=14</TD>
    <TD>pcie_2_1_functional_category=Specialized Resource</TD>
    <TD>pcie_2_1_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=1</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb36e1_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>ramd32_used=72</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>rams32_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=28</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=50700</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=266</TD>
    <TD>f7_muxes_util_percentage=0.52</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=25350</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=105</TD>
    <TD>f8_muxes_util_percentage=0.41</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=48</TD>
    <TD>lut_as_logic_available=101400</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=30490</TD>
    <TD>lut_as_logic_util_percentage=30.07</TD>
    <TD>lut_as_memory_available=35000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=76</TD>
    <TD>lut_as_memory_util_percentage=0.22</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=202800</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=21351</TD>
    <TD>register_as_flip_flop_util_percentage=10.53</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=202800</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=101400</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=30566</TD>
    <TD>slice_luts_util_percentage=30.14</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=202800</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=21351</TD>
    <TD>slice_registers_util_percentage=10.53</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_fixed=10.53</TD>
    <TD>fully_used_lut_ff_pairs_used=2665</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=48</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_available=101400</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_used=30490</TD>
    <TD>lut_as_logic_util_percentage=30.07</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=35000</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_used=76</TD>
    <TD>lut_as_memory_util_percentage=0.22</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=28</TD>
    <TD>lut_ff_pairs_with_one_unused_flip_flop_fixed=28</TD>
    <TD>lut_ff_pairs_with_one_unused_flip_flop_used=10808</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_one_unused_lut_fixed=10808</TD>
    <TD>lut_ff_pairs_with_one_unused_lut_used=10770</TD>
    <TD>lut_flip_flop_pairs_available=101400</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=13759</TD>
    <TD>lut_flip_flop_pairs_util_percentage=13.57</TD>
    <TD>slice_available=25350</TD>
    <TD>slice_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=9742</TD>
    <TD>slice_util_percentage=38.43</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=6143</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=3599</TD>
    <TD>unique_control_sets_used=810</TD>
    <TD>using_o5_and_o6_fixed=810</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_output_only_fixed=0</TD>
    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o6_output_only_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=28</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=0</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_fixed=1</TD>
    <TD>pcie_2_1_used=1</TD>
    <TD>pcie_2_1_util_percentage=100.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>actual_expansions=35274871</TD>
    <TD>bogomips=6995</TD>
    <TD>bram18=1</TD>
    <TD>bram36=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg=0</TD>
    <TD>bufr=0</TD>
    <TD>congestion_level=1</TD>
    <TD>ctrls=810</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=0</TD>
    <TD>effort=2</TD>
    <TD>estimated_expansions=56192514</TD>
    <TD>ff=21351</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=6</TD>
    <TD>high_fanout_nets=29</TD>
    <TD>iob=12</TD>
    <TD>lut=33635</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=59912</TD>
    <TD>nets=66013</TD>
    <TD>pins=341576</TD>
    <TD>pll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_runtime=46.650000</TD>
    <TD>router_timing_driven=1</TD>
    <TD>threads=4</TD>
    <TD>timing_constraints_exist=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=rtl_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=[specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
