

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Tue Dec 17 23:49:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |       68|       68|        33|          4|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 4, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_sum = alloca i32 1" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 36 'alloca' 'exp_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 37 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%store_ln13 = store i4 0, i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 44 [1/1] (1.14ns)   --->   "%store_ln10 = store i32 0, i32 %exp_sum" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 44 'store' 'store_ln10' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_soft_max_for_filters.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 46 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.40ns)   --->   "%icmp_ln13 = icmp_eq  i4 %d_1, i4 10" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 47 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.40ns)   --->   "%add_ln13 = add i4 %d_1, i4 1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 48 'add' 'add_ln13' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %dense_soft_max_for_filters.i.split, void %for.inc21.i.preheader.exitStub" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 49 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %d_1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 50 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i32 %dense_biases, i64 0, i64 %zext_ln13" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 51 'getelementptr' 'dense_biases_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.56ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 52 'load' 'sum' <Predicate = (!icmp_ln13)> <Delay = 1.56> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 54 [1/2] (1.56ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 54 'load' 'sum' <Predicate = (!icmp_ln13)> <Delay = 1.56> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 55 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 55 'read' 'dense_to_softmax_streams_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 56 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 56 'read' 'dense_to_softmax_streams_1_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 57 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 57 'read' 'dense_to_softmax_streams_2_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 58 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 58 'read' 'dense_to_softmax_streams_3_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %dense_to_softmax_streams_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 59 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [4/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 60 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 61 [3/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 61 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 62 [2/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 62 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.28>
ST_6 : Operation 63 [1/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 63 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %dense_to_softmax_streams_1_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 64 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [4/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 65 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 66 [3/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 66 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 67 [2/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 67 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 68 [1/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %dense_to_softmax_streams_2_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 69 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [4/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 70 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 71 [3/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 71 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 72 [2/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 73 [1/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 73 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i32 %dense_to_softmax_streams_3_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 74 'bitcast' 'bitcast_ln20_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [4/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 75 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 76 [3/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 76 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 77 [2/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 77 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 78 [1/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 78 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.11>
ST_20 : Operation 79 [8/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 79 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.11>
ST_21 : Operation 80 [7/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 80 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.11>
ST_22 : Operation 81 [6/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 81 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.11>
ST_23 : Operation 82 [5/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 82 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.11>
ST_24 : Operation 83 [4/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 83 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.11>
ST_25 : Operation 84 [3/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 84 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.11>
ST_26 : Operation 85 [2/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 85 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.11>
ST_27 : Operation 86 [1/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 86 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.56>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 87 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %zext_ln13" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 88 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (1.56ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i4 %prediction_addr" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 89 'store' 'store_ln23' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%exp_sum_load = load i32 %exp_sum" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 90 'load' 'exp_sum_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [4/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 91 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%exp_sum_load_1 = load i32 %exp_sum"   --->   Operation 100 'load' 'exp_sum_load_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %exp_sum_out, i32 %exp_sum_load_1"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 92 [3/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 92 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 93 [2/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 93 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 94 [1/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 94 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.14>
ST_33 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 95 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 97 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 98 [1/1] (1.14ns)   --->   "%store_ln10 = store i32 %exp_sum_1, i32 %exp_sum" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 98 'store' 'store_ln10' <Predicate = true> <Delay = 1.14>
ST_33 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln13 = br void %dense_soft_max_for_filters.i" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 99 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61) of constant 0 on local variable 'd', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61 [15]  (1.146 ns)
	'load' operation 4 bit ('d', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61) on local variable 'd', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln13', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61) [21]  (1.406 ns)
	'store' operation 0 bit ('store_ln13', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61) of variable 'add_ln13', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61 on local variable 'd', CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61 [48]  (1.146 ns)

 <State 2>: 2.908ns
The critical path consists of the following:
	fifo read operation ('dense_to_softmax_streams_read', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) on port 'dense_to_softmax_streams' (CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [31]  (2.908 ns)

 <State 3>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [33]  (7.280 ns)

 <State 4>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [33]  (7.280 ns)

 <State 5>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [33]  (7.280 ns)

 <State 6>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [33]  (7.280 ns)

 <State 7>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [36]  (7.280 ns)

 <State 8>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [36]  (7.280 ns)

 <State 9>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [36]  (7.280 ns)

 <State 10>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [36]  (7.280 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [39]  (7.280 ns)

 <State 13>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [39]  (7.280 ns)

 <State 14>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [39]  (7.280 ns)

 <State 15>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [39]  (7.280 ns)

 <State 16>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [42]  (7.280 ns)

 <State 17>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [42]  (7.280 ns)

 <State 18>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [42]  (7.280 ns)

 <State 19>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61) [42]  (7.280 ns)

 <State 20>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 21>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 22>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 23>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 24>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 25>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 26>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 27>: 6.110ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [43]  (6.110 ns)

 <State 28>: 1.566ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln23', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) of variable 'bitcast_ln23', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61 on array 'prediction' [46]  (1.566 ns)

 <State 29>: 7.280ns
The critical path consists of the following:
	'load' operation 32 bit ('exp_sum_load', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) on local variable 'exp_sum', CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61 [24]  (0.000 ns)
	'fadd' operation 32 bit ('exp_sum', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [47]  (7.280 ns)

 <State 30>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('exp_sum', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [47]  (7.280 ns)

 <State 31>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('exp_sum', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [47]  (7.280 ns)

 <State 32>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('exp_sum', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61) [47]  (7.280 ns)

 <State 33>: 1.146ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61) of variable 'exp_sum', CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61 on local variable 'exp_sum', CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61 [49]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
