#
# t194_cbb.cfg
#
# Copyright (c) 2017 - 2018, NVIDIA Corporation. All Rights Reserved.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
#
scr.major = 1;
scr.minor = 0;

# SCR Section
scr.0.6 = 0x3c001010; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1.6 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.2.6 = 0x3c001010; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.3.6 = 0x3c001010; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.4.6 = 0x3c001010; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.5.6 = 0x3c001010; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.6.6 = 0x3c001010; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.7.6 = 0x3c001010; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.8.6 = 0x3c001010; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.9.6 = 0x3c001010; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.10.6 = 0x3c001010; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.11.6 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.12.6 = 0x3c001010; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.13.6 = 0x3c001010; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.14.6 = 0x3c001010; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.15.6 = 0x3c001010; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.16.6 = 0x3c001010; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.17.6 = 0x3c001010; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.18.6 = 0x3c001010; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.19.6 = 0x3c001010; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.20.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH0_0
scr.21.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH1_0
scr.22.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH2_0
scr.23.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH3_0
scr.24.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH4_0
scr.25.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH5_0
scr.26.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH6_0
scr.27.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_CH7_0
scr.28.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_DMA_RO_0
scr.29.7 = 0x3c001010; # GPCDMA_AO_SCR_SCR_HYPER_0
scr.30.7 = 0x00000000; # GPCDMA_AO_SCR_SCR_TZ_0
scr.31.7 = 0x3d0020ff; # AONCLUSTER_ERROR_COLLATOR_SCR_EC_SCR_0
scr.32.6 = 0x1800ffff; # GPIO_AA_SCR_00_0
scr.33.6 = 0x1800ffff; # GPIO_AA_SCR_01_0
scr.34.6 = 0x1800ffff; # GPIO_AA_SCR_02_0
scr.35.6 = 0x1800ffff; # GPIO_AA_SCR_03_0
scr.36.6 = 0x1800ffff; # GPIO_AA_SCR_04_0
scr.37.6 = 0x1800ffff; # GPIO_AA_SCR_05_0
scr.38.6 = 0x1800ffff; # GPIO_AA_SCR_06_0
scr.39.6 = 0x1800ffff; # GPIO_AA_SCR_07_0
scr.40.6 = 0x1800ffff; # GPIO_AON_SCR_0
scr.41.6 = 0x1800ffff; # GPIO_BB_SCR_00_0
scr.42.6 = 0x1800ffff; # GPIO_BB_SCR_01_0
scr.43.6 = 0x1800ffff; # GPIO_BB_SCR_02_0
scr.44.6 = 0x1800ffff; # GPIO_BB_SCR_03_0
scr.45.6 = 0x1800ffff; # GPIO_CC_SCR_00_0
scr.46.6 = 0x1800ffff; # GPIO_CC_SCR_01_0
scr.47.6 = 0x1800ffff; # GPIO_CC_SCR_02_0
scr.48.6 = 0x1800ffff; # GPIO_CC_SCR_03_0
scr.49.6 = 0x1800ffff; # GPIO_CC_SCR_04_0
scr.50.6 = 0x1800ffff; # GPIO_CC_SCR_05_0
scr.51.6 = 0x1800ffff; # GPIO_CC_SCR_06_0
scr.52.6 = 0x1800ffff; # GPIO_CC_SCR_07_0
scr.53.6 = 0x1800ffff; # GPIO_DD_SCR_00_0
scr.54.6 = 0x1800ffff; # GPIO_DD_SCR_01_0
scr.55.6 = 0x1800ffff; # GPIO_DD_SCR_02_0
scr.56.6 = 0x1800ffff; # GPIO_EE_SCR_00_0
scr.57.6 = 0x1800ffff; # GPIO_EE_SCR_01_0
scr.58.6 = 0x1800ffff; # GPIO_EE_SCR_02_0
scr.59.6 = 0x1800ffff; # GPIO_EE_SCR_03_0
scr.60.6 = 0x1800ffff; # GPIO_EE_SCR_04_0
scr.61.6 = 0x1800ffff; # GPIO_EE_SCR_05_0
scr.62.6 = 0x1800ffff; # GPIO_EE_SCR_06_0
scr.63.6 = 0x3c001010; # GTE_GPIO_SCR_TEDSCR_0
scr.64.6 = 0x3c001010; # GTE_GPIO_SCR_TESCR_0
scr.65.4 = 0x1c001212; # HSP_INT_AON_SCR_SCR_C0_REG_0
scr.66.4 = 0x1c001414; # HSP_SHRD_MBOX_AON_SCR_SM_0_REG_0
scr.67.4 = 0x1c001212; # HSP_SHRD_MBOX_AON_SCR_SM_1_REG_0
scr.68.4 = 0x1c001212; # HSP_SHRD_MBOX_AON_SCR_SM_2_REG_0
scr.69.4 = 0x1c001212; # HSP_SHRD_MBOX_AON_SCR_SM_3_REG_0
scr.70.4 = 0x1c003030; # HSP_SHRD_MBOX_AON_SCR_SM_4_REG_0
scr.71.4 = 0x1c009090; # HSP_SHRD_MBOX_AON_SCR_SM_5_REG_0
scr.72.4 = 0x1c001414; # HSP_SHRD_MBOX_AON_SCR_SM_6_REG_0
scr.73.4 = 0x1c001111; # HSP_SHRD_MBOX_AON_SCR_SM_7_REG_0
scr.74.4 = 0x1c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_0_REG_0
scr.75.4 = 0x1c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_1_REG_0
scr.76.4 = 0x1c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_2_REG_0
scr.77.4 = 0x1c00ffff; # HSP_SHRD_SEM_AON_SCR_SS_3_REG_0
scr.78.5 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_4_REG_0
scr.79.5 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_5_REG_0
scr.80.5 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_6_REG_0
scr.81.5 = 0x00000000; # HSP_SHRD_SEM_AON_SCR_SS_7_REG_0
scr.82.6 = 0x3a000404; # MSS_AON_CFG_SCR_CMD_CTRL_SCR_0
scr.83.6 = 0x3a000404; # MSS_AON_CFG_SCR_DPD_IO_SCR_0
scr.84.6 = 0x3d002020; # MSS_AON_CFG_SCR_EC_SCR_0
scr.85.6 = 0x1a000404; # MSS_AON_CFG_SCR_MISC_CTRL_SCR_0
scr.86.6 = 0x3a000404; # MSS_AON_CFG_SCR_RAMDUMP_CTRL_SCR_0
scr.87.6 = 0x3a000404; # MSS_AON_CFG_SCR_VDDP_SEL_SCR_0
scr.88.6 = 0x3a000404; # MSS_AON_CFG_SCR_WEAK_BIAS_SCR_0
scr.89.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_EDPD_BG_VTTGEN_SCR_0
scr.90.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_E_DPD_SCR_0
scr.91.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM0_SEL_DPD_SCR_0
scr.92.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_EDPD_BG_VTTGEN_SCR_0
scr.93.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_E_DPD_SCR_0
scr.94.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM1_SEL_DPD_SCR_0
scr.95.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_EDPD_BG_VTTGEN_SCR_0
scr.96.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_E_DPD_SCR_0
scr.97.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM2_SEL_DPD_SCR_0
scr.98.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_EDPD_BG_VTTGEN_SCR_0
scr.99.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_E_DPD_SCR_0
scr.100.6 = 0x3a000404; # MSS_AON_CFG_SCR_XM3_SEL_DPD_SCR_0
scr.101.6 = 0x39000202; # MSS_AON_SCRATCH_SCR_NONSECURE_MSS_SCR_0
scr.102.6 = 0x3c0014ff; # AOPM_SCR_SCR_SHARED_0
scr.103.6 = 0x3c001010; # TKE_AON_SCR_TKESCR_0
scr.104.6 = 0x3c001010; # TKE_AON_SCR_TMRSCR0_0
scr.105.6 = 0x3c001010; # TKE_AON_SCR_TMRSCR1_0
scr.106.6 = 0x3c001010; # TKE_AON_SCR_TMRSCR2_0
scr.107.6 = 0x3c001010; # TKE_AON_SCR_TMRSCR3_0
scr.108.6 = 0x3c001010; # TKE_AON_SCR_WDTSCR0_0
scr.109.6 = 0x3a000404; # AOTAG_SCR_AOTAG_SCR_0
scr.110.6 = 0x3c001010; # AOVC_SCR_SCR_PRIVATE_0
scr.111.6 = 0x3c0014ff; # AOVC_SCR_SCR_SHARED_0
scr.112.5 = 0x3f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.113.5 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.114.5 = 0x3f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.115.5 = 0x3f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.116.5 = 0x3f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.117.5 = 0x3f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.118.5 = 0x3f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.119.5 = 0x3f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.120.5 = 0x3f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.121.5 = 0x3f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.122.5 = 0x3f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.123.5 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.124.5 = 0x3f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.125.5 = 0x3f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.126.5 = 0x3f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.127.5 = 0x3f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.128.5 = 0x3f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.129.5 = 0x3f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.130.5 = 0x3f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.131.5 = 0x3f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.132.5 = 0x3f008080; # HSP_INT_SCR_SCR_C0_REG_0
scr.133.5 = 0x3d002121; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.134.5 = 0x3d002222; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.135.5 = 0x3d002424; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.136.5 = 0x3d002828; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.137.5 = 0x3d003030; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.138.5 = 0x3d006060; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.139.5 = 0x3d00a0a0; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.140.5 = 0x3d00ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.141.5 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.142.5 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.143.5 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.144.5 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.145.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.146.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.147.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.148.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.149.7 = 0x3f008080; # TKE_AON_SCR_TKESCR_0
scr.150.7 = 0x3f008080; # TKE_AON_SCR_TMRSCR0_0
scr.151.7 = 0x3f008080; # TKE_AON_SCR_TMRSCR1_0
scr.152.7 = 0x3f008080; # TKE_AON_SCR_TMRSCR2_0
scr.153.7 = 0x3f008080; # TKE_AON_SCR_TMRSCR3_0
scr.154.7 = 0x3f008080; # TKE_AON_SCR_WDTSCR0_0
scr.155.4 = 0x18000101; # DMAAPB_1_SCR_BR_INTR_SCR_0
scr.156.4 = 0x18000101; # DMAAPB_1_SCR_BR_SCR_0
scr.157.4 = 0x18000101; # DMAAPB_2_SCR_BR_INTR_SCR_0
scr.158.4 = 0x18000101; # DMAAPB_2_SCR_BR_SCR_0
scr.159.4 = 0x18000101; # SAPB_3_SCR_BR_INTR_SCR_0
scr.160.4 = 0x18000101; # SAPB_3_SCR_BR_SCR_0
scr.161.4 = 0x18000101; # DMAAPB_4_SCR_BR_INTR_SCR_0
scr.162.4 = 0x18000101; # DMAAPB_4_SCR_BR_SCR_0
scr.163.4 = 0x18000101; # DMAAPB_5_SCR_BR_INTR_SCR_0
scr.164.4 = 0x18000101; # DMAAPB_5_SCR_BR_SCR_0
scr.165.4 = 0x18000101; # DMAAPB_6_SCR_BR_INTR_SCR_0
scr.166.4 = 0x18000101; # DMAAPB_6_SCR_BR_SCR_0
scr.167.4 = 0x1a000404; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.168.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.169.4 = 0x1a000404; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.170.4 = 0x1a000404; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.171.4 = 0x1a000404; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.172.4 = 0x1a000404; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.173.4 = 0x1a000404; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.174.4 = 0x1a000404; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.175.4 = 0x1a000404; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.176.4 = 0x1a000404; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.177.4 = 0x1a000404; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.178.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.179.4 = 0x1a000404; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.180.4 = 0x1a000404; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.181.4 = 0x1a000404; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.182.4 = 0x1a000404; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.183.4 = 0x1a000404; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.184.4 = 0x1a000404; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.185.4 = 0x1a000404; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.186.4 = 0x1a000404; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.187.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH0_0
scr.188.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH1_0
scr.189.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH2_0
scr.190.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_CH3_0
scr.191.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_DMA_RO_0
scr.192.4 = 0x3a000404; # GPCDMA_BPMP_SCR_SCR_HYPER_0
scr.193.5 = 0x00000000; # GPCDMA_BPMP_SCR_SCR_TZ_0
scr.194.4 = 0x3d0024ff; # BPMP_ERROR_COLLATOR_SCR_EC_SCR_0
scr.195.4 = 0x3a000404; # GTE_APS_SCR_TEDSCR_0
scr.196.4 = 0x3a000404; # GTE_APS_SCR_TESCR_0
scr.197.4 = 0x3a000404; # HSP_INT_SCR_SCR_C0_REG_0
scr.198.4 = 0x3a001515; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.199.4 = 0x3a001616; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.200.4 = 0x3a000404; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.201.4 = 0x3a000c0c; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.202.4 = 0x3a001414; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.203.4 = 0x3a008484; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.204.4 = 0x3a006666; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.205.4 = 0x3a002424; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.206.4 = 0x3a004444; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.207.4 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.208.4 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.209.4 = 0x3a00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.210.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.211.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.212.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.213.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.214.4 = 0x3a000404; # BPMP_MISC_SCR_SCR_SHARED_0
scr.215.4 = 0x3a000404; # BPMPPM_SCR_SCR_PRIVATE_0
scr.216.4 = 0x3a000404; # BPMPPM_SCR_SCR_SHARED_0
scr.217.4 = 0x3a000404; # TKE_BPMP_SCR_TKESCR_0
scr.218.4 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR0_0
scr.219.4 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR1_0
scr.220.4 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR2_0
scr.221.4 = 0x3a000404; # TKE_BPMP_SCR_TMRSCR3_0
scr.222.4 = 0x3a000404; # TKE_BPMP_SCR_WDTSCR0_0
scr.223.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_APB_SCR_FMON_0
scr.224.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_CPU_SCR_FMON_0
scr.225.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_I2C_SLOW_SCR_FMON_0
scr.226.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_AON_I2C_SLOW_0
scr.227.4 = 0x1a0024ff; # CLK_RST_CONTROLLER_AON_SCR_CAN_0
scr.228.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_DMIC5_0
scr.229.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_GPIO_0
scr.230.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_HSP_0
scr.231.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C10_0
scr.232.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C2_0
scr.233.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_I2C8_0
scr.234.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_MSS_ENCRYPT_0
scr.235.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_OSC_0
scr.236.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PLLAON_0
scr.237.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PRIVATE_0
scr.238.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_PWM4_0
scr.239.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_SHARED_0
scr.240.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_SPI2_0
scr.241.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_TOUCH_0
scr.242.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_TSC_0
scr.243.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UARTC_0
scr.244.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UARTG_0
scr.245.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UART_MIPI_CAL_0
scr.246.4 = 0x1a0014ff; # CLK_RST_CONTROLLER_AON_SCR_UFS_0
scr.247.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_AXI_CBB_SCR_FMON_0
scr.248.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_AXI_CBB_SCR_FUNC_0
scr.249.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_APB_SCR_FMON_0
scr.250.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_CPU_SCR_FMON_0
scr.251.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_DVFS_0
scr.252.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_PRIVATE_0
scr.253.4 = 0x1a0034ff; # CLK_RST_CONTROLLER_BPMP_SCR_SHARED_0
scr.254.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_SIMON_0
scr.255.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_BPMP_SCR_THERM_0
scr.256.4 = 0x1a0024ff; # CLK_RST_CONTROLLER_CAN1_SCR_FMON_0
scr.257.4 = 0x1a0024ff; # CLK_RST_CONTROLLER_CAN2_SCR_FMON_0
scr.258.5 = 0x1a0014ff; # CLK_RST_CONTROLLER_CLK_SPARE_AON_I2C_SLOW_SCR_FMON_0
scr.259.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_CVNAS_SCR_CVNAS_FMON_0
scr.260.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_CVNAS_SCR_FUNC_0
scr.261.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_DLA0_CORE_FMON_0
scr.262.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_DLA0_FALCON_FMON_0
scr.263.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA0_SCR_FUNC_0
scr.264.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_DLA1_CORE_FMON_0
scr.265.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_DLA1_FALCON_FMON_0
scr.266.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_DLA1_SCR_FUNC_0
scr.267.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FMON_0
scr.268.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FUNC_0
scr.269.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSB_SCR_EMCSB_CDB_FUNC_RST_0
scr.270.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FMON_0
scr.271.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FUNC_0
scr.272.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSC_SCR_EMCSC_CDB_FUNC_RST_0
scr.273.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FMON_0
scr.274.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FUNC_0
scr.275.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMCSD_SCR_EMCSD_CDB_FUNC_RST_0
scr.276.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FMON_0
scr.277.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FUNC_0
scr.278.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EMC_SCR_EMC_CDB_FUNC_RST_0
scr.279.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_AXI_SCR_FMON_0
scr.280.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_PTP_SCR_FMON_0
scr.281.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_SCR_FUNC_0
scr.282.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_EQOS_TX_SCR_FMON_0
scr.283.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_10_SCR_EC_SCR_0
scr.284.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_11_SCR_EC_SCR_0
scr.285.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_12_SCR_EC_SCR_0
scr.286.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_13_SCR_EC_SCR_0
scr.287.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_14_SCR_EC_SCR_0
scr.288.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_15_SCR_EC_SCR_0
scr.289.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_16_SCR_EC_SCR_0
scr.290.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_17_SCR_EC_SCR_0
scr.291.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_18_SCR_EC_SCR_0
scr.292.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_19_SCR_EC_SCR_0
scr.293.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_20_SCR_EC_SCR_0
scr.294.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_21_SCR_EC_SCR_0
scr.295.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_22_SCR_EC_SCR_0
scr.296.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_23_SCR_EC_SCR_0
scr.297.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_24_SCR_EC_SCR_0
scr.298.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_25_SCR_EC_SCR_0
scr.299.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_26_SCR_EC_SCR_0
scr.300.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_27_SCR_EC_SCR_0
scr.301.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_28_SCR_EC_SCR_0
scr.302.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_29_SCR_EC_SCR_0
scr.303.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_30_SCR_EC_SCR_0
scr.304.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_31_SCR_EC_SCR_0
scr.305.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_32_SCR_EC_SCR_0
scr.306.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_33_SCR_EC_SCR_0
scr.307.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_34_SCR_EC_SCR_0
scr.308.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_35_SCR_EC_SCR_0
scr.309.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_36_SCR_EC_SCR_0
scr.310.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_37_SCR_EC_SCR_0
scr.311.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_38_SCR_EC_SCR_0
scr.312.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_39_SCR_EC_SCR_0
scr.313.5 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_40_SCR_EC_SCR_0
scr.314.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_4_SCR_EC_SCR_0
scr.315.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_5_SCR_EC_SCR_0
scr.316.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_6_SCR_EC_SCR_0
scr.317.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_7_SCR_EC_SCR_0
scr.318.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_8_SCR_EC_SCR_0
scr.319.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_9_SCR_EC_SCR_0
scr.320.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_AON_SCR_EC_SCR_0
scr.321.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_BPMP_SCR_EC_SCR_0
scr.322.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_RCE_SCR_EC_SCR_0
scr.323.4 = 0x3d0024ff; # CLK_RST_CONTROLLER_ERR_COLLATOR_SCE_SCR_EC_SCR_0
scr.324.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_HOST1X_SCR_FMON_0
scr.325.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_HOST1X_SCR_FUNC_0
scr.326.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C10_SCR_FMON_0
scr.327.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C1_SCR_FMON_0
scr.328.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C1_SCR_FUNC_0
scr.329.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C2_SCR_FMON_0
scr.330.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C3_SCR_FMON_0
scr.331.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C3_SCR_FUNC_0
scr.332.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C4_SCR_FMON_0
scr.333.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C4_SCR_FUNC_0
scr.334.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C5_SCR_FMON_0
scr.335.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C5_SCR_FUNC_0
scr.336.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C6_SCR_FMON_0
scr.337.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C6_SCR_FUNC_0
scr.338.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C7_SCR_FMON_0
scr.339.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C7_SCR_FUNC_0
scr.340.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C8_SCR_FMON_0
scr.341.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C9_SCR_FMON_0
scr.342.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C9_SCR_FUNC_0
scr.343.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C_SLOW_SCR_FMON_0
scr.344.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_I2C_SLOW_SCR_FUNC_0
scr.345.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_ISP_SCR_FMON_0
scr.346.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_ISP_SCR_FUNC_0
scr.347.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_LINK_0_RXLINK_SCR_FMON_0
scr.348.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_LINK_0_TXLINK_SCR_FMON_0
scr.349.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_MSS_ENCRYPT_SCR_FMON_0
scr.350.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_FUNC_0
scr.351.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_NVCSILP_FMON_0
scr.352.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVCSI_SCR_NVCSI_FMON_0
scr.353.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY0_SCR_FMON_0
scr.354.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY0_SCR_FUNC_0
scr.355.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY1_SCR_FMON_0
scr.356.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY1_SCR_FUNC_0
scr.357.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY2_SCR_FMON_0
scr.358.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY2_SCR_FUNC_0
scr.359.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY3_SCR_FMON_0
scr.360.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAY3_SCR_FUNC_0
scr.361.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVDISPLAYHUB_SCR_FMON_0
scr.362.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC1_SCR_FMON_0
scr.363.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC1_SCR_FUNC_0
scr.364.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC_SCR_FMON_0
scr.365.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVENC_SCR_FUNC_0
scr.366.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVLINK_SCR_FUNC_0
scr.367.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_NVLINK_SYS_SCR_FMON_0
scr.368.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX0_SCR_FMON_0
scr.369.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX0_SCR_FUNC_0
scr.370.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX1_SCR_FMON_0
scr.371.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PEX1_SCR_FUNC_0
scr.372.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_SCR_FMON_0
scr.373.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_SCR_FUNC_0
scr.374.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA0_VPS_SCR_FMON_0
scr.375.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_SCR_FMON_0
scr.376.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_SCR_FUNC_0
scr.377.5 = 0x3a0004ff; # CLK_RST_CONTROLLER_PVA1_VPS_SCR_FMON_0
scr.378.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_CPU_SCR_FMON_0
scr.379.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_SCR_DVFS_0
scr.380.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_RCE_SCR_PRIVATE_0
scr.381.4 = 0x3a0084ff; # CLK_RST_CONTROLLER_RCE_SCR_SHARED_0
scr.382.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_CPU_SCR_FMON_0
scr.383.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_DVFS_0
scr.384.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_PRIVATE_0
scr.385.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SCE_SCR_SHARED_0
scr.386.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR0_SCR_FMON_0
scr.387.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR0_SCR_FUNC_0
scr.388.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR1_SCR_FMON_0
scr.389.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR1_SCR_FUNC_0
scr.390.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR2_SCR_FMON_0
scr.391.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR2_SCR_FUNC_0
scr.392.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR3_SCR_FMON_0
scr.393.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR3_SCR_FUNC_0
scr.394.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_SOR_SAFE_SCR_FMON_0
scr.395.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_TSC_REF_SCR_FMON_0
scr.396.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_VIC_SCR_FMON_0
scr.397.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_VIC_SCR_FUNC_0
scr.398.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_VI_SCR_FMON_0
scr.399.4 = 0x3a0004ff; # CLK_RST_CONTROLLER_VI_SCR_FUNC_0
scr.400.6 = 0x3a0004ff; # CLK_RST_CONTROLLER_VREFRO_SYS_SCR_SHARED_0
scr.401.5 = 0x3d0020ff; # CBB_ERR_COLLATOR_0_SCR_EC_SCR_0
scr.402.5 = 0x3d0020ff; # CBB_ERR_COLLATOR_1_SCR_EC_SCR_0
scr.403.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_10_SCR_EC_SCR_0
scr.404.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_11_SCR_EC_SCR_0
scr.405.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_12_SCR_EC_SCR_0
scr.406.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_13_SCR_EC_SCR_0
scr.407.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_14_SCR_EC_SCR_0
scr.408.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_15_SCR_EC_SCR_0
scr.409.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_16_SCR_EC_SCR_0
scr.410.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_17_SCR_EC_SCR_0
scr.411.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_18_SCR_EC_SCR_0
scr.412.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_2_SCR_EC_SCR_0
scr.413.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_3_SCR_EC_SCR_0
scr.414.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_4_SCR_EC_SCR_0
scr.415.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_5_SCR_EC_SCR_0
scr.416.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_6_SCR_EC_SCR_0
scr.417.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_7_SCR_EC_SCR_0
scr.418.4 = 0x3d0030ff; # CBB_ERR_COLLATOR_8_SCR_EC_SCR_0
scr.419.4 = 0x3d0020ff; # CBB_ERR_COLLATOR_9_SCR_EC_SCR_0
scr.420.4 = 0x3a0085ff; # BPMPCVC_SCR_SCR_PRIVATE_0_0
scr.421.4 = 0x3a0085ff; # BPMPCVC_SCR_SCR_PRIVATE_1_0
scr.422.4 = 0x3a0085ff; # BPMPCVC_SCR_SCR_PRIVATE_2_0
scr.423.4 = 0x3a0085ff; # BPMPCVC_SCR_SCR_PRIVATE_3_0
scr.424.4 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_4_0
scr.425.4 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_5_0
scr.426.4 = 0x3a0004ff; # BPMPCVC_SCR_SCR_PRIVATE_MCX2AXI_0
scr.427.4 = 0x3a000404; # BPMPCVC_SCR_SCR_SHARED_0
scr.428.5 = 0x39000202; # CVNOC_FIREWALL_SCR_DLA0_SCR_SAFETY_0
scr.429.5 = 0x39000202; # CVNOC_FIREWALL_SCR_DLA1_SCR_SAFETY_0
scr.430.5 = 0x39000202; # CVNOC_FIREWALL_SCR_PVA0_SCR_SAFETY_0
scr.431.5 = 0x39000202; # CVNOC_FIREWALL_SCR_PVA1_SCR_SAFETY_0
scr.432.5 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE0_EC_SCR_0
scr.433.5 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE1_EC_SCR_0
scr.434.5 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE2_EC_SCR_0
scr.435.5 = 0x3d0020ff; # CVSRAM_SRAM_CTL_ERRCOLLATOR_SCR_SLICE3_EC_SCR_0
scr.436.5 = 0x3d0020ff; # NV_CVNOC_INIU_ERRCOLLATOR_SCR_EC_SCR_0
scr.437.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.438.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.439.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.440.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.441.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.442.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.443.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.444.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.445.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.446.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.447.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.448.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.449.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.450.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.451.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.452.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.453.4 = 0x3d0020ff; # EMC_SCR_EC_SCR_0
scr.454.4 = 0x3d0020ff; # GPCDMA_ERRCOLLATOR_SCR_EC_SCR_0
scr.455.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH0_0
scr.456.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH10_0
scr.457.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH11_0
scr.458.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH12_0
scr.459.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH13_0
scr.460.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH14_0
scr.461.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH15_0
scr.462.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH16_0
scr.463.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH17_0
scr.464.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH18_0
scr.465.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH19_0
scr.466.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH1_0
scr.467.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH20_0
scr.468.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH21_0
scr.469.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH22_0
scr.470.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH23_0
scr.471.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH24_0
scr.472.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH25_0
scr.473.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH26_0
scr.474.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH27_0
scr.475.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH28_0
scr.476.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH29_0
scr.477.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH2_0
scr.478.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH30_0
scr.479.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH31_0
scr.480.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH3_0
scr.481.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH4_0
scr.482.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH5_0
scr.483.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH6_0
scr.484.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH7_0
scr.485.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH8_0
scr.486.4 = 0x1800ffff; # GPCDMA_SCR_SCR_CH9_0
scr.487.4 = 0x1800ffff; # GPCDMA_SCR_SCR_DMA_RO_0
scr.488.4 = 0x39000202; # GPCDMA_SCR_SCR_HYPER_0
scr.489.4 = 0x3d002020; # GPCDMA_SCR_SCR_SAFETY_0
scr.490.5 = 0x00000000; # GPCDMA_SCR_SCR_TZ_0
scr.491.4 = 0x1800ffff; # GPIO_A_SCR_00_0
scr.492.4 = 0x1800ffff; # GPIO_A_SCR_01_0
scr.493.4 = 0x1800ffff; # GPIO_A_SCR_02_0
scr.494.4 = 0x1800ffff; # GPIO_A_SCR_03_0
scr.495.4 = 0x1800ffff; # GPIO_A_SCR_04_0
scr.496.4 = 0x1800ffff; # GPIO_A_SCR_05_0
scr.497.4 = 0x1800ffff; # GPIO_A_SCR_06_0
scr.498.4 = 0x1800ffff; # GPIO_A_SCR_07_0
scr.499.4 = 0x1800ffff; # GPIO_B_SCR_00_0
scr.500.4 = 0x1800ffff; # GPIO_B_SCR_01_0
scr.501.5 = 0x1800ffff; # GPIO_CTL0_INTERRUPT_STATUS_VM_SCR_0
scr.502.5 = 0x1800ffff; # GPIO_CTL0_SCR_0
scr.503.5 = 0x1800ffff; # GPIO_CTL0_VM_SCR_0
scr.504.4 = 0x1800ffff; # GPIO_CTL1_INTERRUPT_STATUS_VM_SCR_0
scr.505.4 = 0x1800ffff; # GPIO_CTL1_SCR_0
scr.506.4 = 0x1800ffff; # GPIO_CTL1_VM_SCR_0
scr.507.4 = 0x1800ffff; # GPIO_CTL2_INTERRUPT_STATUS_VM_SCR_0
scr.508.4 = 0x1800ffff; # GPIO_CTL2_SCR_0
scr.509.4 = 0x1800ffff; # GPIO_CTL2_VM_SCR_0
scr.510.4 = 0x1800ffff; # GPIO_CTL3_INTERRUPT_STATUS_VM_SCR_0
scr.511.4 = 0x1800ffff; # GPIO_CTL3_SCR_0
scr.512.4 = 0x1800ffff; # GPIO_CTL3_VM_SCR_0
scr.513.4 = 0x1800ffff; # GPIO_CTL4_INTERRUPT_STATUS_VM_SCR_0
scr.514.4 = 0x1800ffff; # GPIO_CTL4_SCR_0
scr.515.4 = 0x1800ffff; # GPIO_CTL4_VM_SCR_0
scr.516.4 = 0x1800ffff; # GPIO_CTL5_INTERRUPT_STATUS_VM_SCR_0
scr.517.4 = 0x1800ffff; # GPIO_CTL5_SCR_0
scr.518.4 = 0x1800ffff; # GPIO_CTL5_VM_SCR_0
scr.519.4 = 0x1800ffff; # GPIO_C_SCR_00_0
scr.520.4 = 0x1800ffff; # GPIO_C_SCR_01_0
scr.521.4 = 0x1800ffff; # GPIO_C_SCR_02_0
scr.522.4 = 0x1800ffff; # GPIO_C_SCR_03_0
scr.523.4 = 0x1800ffff; # GPIO_C_SCR_04_0
scr.524.4 = 0x1800ffff; # GPIO_C_SCR_05_0
scr.525.4 = 0x1800ffff; # GPIO_C_SCR_06_0
scr.526.4 = 0x1800ffff; # GPIO_C_SCR_07_0
scr.527.4 = 0x1800ffff; # GPIO_D_SCR_00_0
scr.528.4 = 0x1800ffff; # GPIO_D_SCR_01_0
scr.529.4 = 0x1800ffff; # GPIO_D_SCR_02_0
scr.530.4 = 0x1800ffff; # GPIO_D_SCR_03_0
scr.531.4 = 0x1800ffff; # GPIO_E_SCR_00_0
scr.532.4 = 0x1800ffff; # GPIO_E_SCR_01_0
scr.533.4 = 0x1800ffff; # GPIO_E_SCR_02_0
scr.534.4 = 0x1800ffff; # GPIO_E_SCR_03_0
scr.535.4 = 0x1800ffff; # GPIO_E_SCR_04_0
scr.536.4 = 0x1800ffff; # GPIO_E_SCR_05_0
scr.537.4 = 0x1800ffff; # GPIO_E_SCR_06_0
scr.538.4 = 0x1800ffff; # GPIO_E_SCR_07_0
scr.539.4 = 0x1800ffff; # GPIO_FF_SCR_00_0
scr.540.4 = 0x1800ffff; # GPIO_FF_SCR_01_0
scr.541.4 = 0x1800ffff; # GPIO_F_SCR_00_0
scr.542.4 = 0x1800ffff; # GPIO_F_SCR_01_0
scr.543.4 = 0x1800ffff; # GPIO_F_SCR_02_0
scr.544.4 = 0x1800ffff; # GPIO_F_SCR_03_0
scr.545.4 = 0x1800ffff; # GPIO_F_SCR_04_0
scr.546.4 = 0x1800ffff; # GPIO_F_SCR_05_0
scr.547.5 = 0x1800ffff; # GPIO_GG_SCR_00_0
scr.548.5 = 0x1800ffff; # GPIO_GG_SCR_01_0
scr.549.4 = 0x1800ffff; # GPIO_G_SCR_00_0
scr.550.4 = 0x1800ffff; # GPIO_G_SCR_01_0
scr.551.4 = 0x1800ffff; # GPIO_G_SCR_02_0
scr.552.4 = 0x1800ffff; # GPIO_G_SCR_03_0
scr.553.4 = 0x1800ffff; # GPIO_G_SCR_04_0
scr.554.4 = 0x1800ffff; # GPIO_G_SCR_05_0
scr.555.4 = 0x1800ffff; # GPIO_G_SCR_06_0
scr.556.4 = 0x1800ffff; # GPIO_G_SCR_07_0
scr.557.4 = 0x1800ffff; # GPIO_H_SCR_00_0
scr.558.4 = 0x1800ffff; # GPIO_H_SCR_01_0
scr.559.4 = 0x1800ffff; # GPIO_H_SCR_02_0
scr.560.4 = 0x1800ffff; # GPIO_H_SCR_03_0
scr.561.4 = 0x1800ffff; # GPIO_H_SCR_04_0
scr.562.4 = 0x1800ffff; # GPIO_H_SCR_05_0
scr.563.4 = 0x1800ffff; # GPIO_H_SCR_06_0
scr.564.4 = 0x1800ffff; # GPIO_H_SCR_07_0
scr.565.4 = 0x1800ffff; # GPIO_I_SCR_00_0
scr.566.4 = 0x1800ffff; # GPIO_I_SCR_01_0
scr.567.4 = 0x1800ffff; # GPIO_I_SCR_02_0
scr.568.4 = 0x1800ffff; # GPIO_I_SCR_03_0
scr.569.4 = 0x1800ffff; # GPIO_I_SCR_04_0
scr.570.4 = 0x1800ffff; # GPIO_J_SCR_00_0
scr.571.4 = 0x1800ffff; # GPIO_J_SCR_01_0
scr.572.4 = 0x1800ffff; # GPIO_J_SCR_02_0
scr.573.4 = 0x1800ffff; # GPIO_J_SCR_03_0
scr.574.4 = 0x1800ffff; # GPIO_J_SCR_04_0
scr.575.4 = 0x1800ffff; # GPIO_J_SCR_05_0
scr.576.4 = 0x1800ffff; # GPIO_K_SCR_00_0
scr.577.4 = 0x1800ffff; # GPIO_K_SCR_01_0
scr.578.4 = 0x1800ffff; # GPIO_K_SCR_02_0
scr.579.4 = 0x1800ffff; # GPIO_K_SCR_03_0
scr.580.4 = 0x1800ffff; # GPIO_K_SCR_04_0
scr.581.4 = 0x1800ffff; # GPIO_K_SCR_05_0
scr.582.4 = 0x1800ffff; # GPIO_K_SCR_06_0
scr.583.4 = 0x1800ffff; # GPIO_K_SCR_07_0
scr.584.4 = 0x1800ffff; # GPIO_L_SCR_00_0
scr.585.4 = 0x1800ffff; # GPIO_L_SCR_01_0
scr.586.4 = 0x1800ffff; # GPIO_L_SCR_02_0
scr.587.4 = 0x1800ffff; # GPIO_L_SCR_03_0
scr.588.4 = 0x1800ffff; # GPIO_M_SCR_00_0
scr.589.4 = 0x1800ffff; # GPIO_M_SCR_01_0
scr.590.4 = 0x1800ffff; # GPIO_M_SCR_02_0
scr.591.4 = 0x1800ffff; # GPIO_M_SCR_03_0
scr.592.4 = 0x1800ffff; # GPIO_M_SCR_04_0
scr.593.4 = 0x1800ffff; # GPIO_M_SCR_05_0
scr.594.4 = 0x1800ffff; # GPIO_M_SCR_06_0
scr.595.4 = 0x1800ffff; # GPIO_M_SCR_07_0
scr.596.4 = 0x1800ffff; # GPIO_N_SCR_00_0
scr.597.4 = 0x1800ffff; # GPIO_N_SCR_01_0
scr.598.4 = 0x1800ffff; # GPIO_N_SCR_02_0
scr.599.4 = 0x1800ffff; # GPIO_O_SCR_00_0
scr.600.4 = 0x1800ffff; # GPIO_O_SCR_01_0
scr.601.4 = 0x1800ffff; # GPIO_O_SCR_02_0
scr.602.4 = 0x1800ffff; # GPIO_O_SCR_03_0
scr.603.4 = 0x1800ffff; # GPIO_O_SCR_04_0
scr.604.4 = 0x1800ffff; # GPIO_O_SCR_05_0
scr.605.4 = 0x1800ffff; # GPIO_P_SCR_00_0
scr.606.4 = 0x1800ffff; # GPIO_P_SCR_01_0
scr.607.4 = 0x1800ffff; # GPIO_P_SCR_02_0
scr.608.4 = 0x1800ffff; # GPIO_P_SCR_03_0
scr.609.4 = 0x1800ffff; # GPIO_P_SCR_04_0
scr.610.4 = 0x1800ffff; # GPIO_P_SCR_05_0
scr.611.4 = 0x1800ffff; # GPIO_P_SCR_06_0
scr.612.4 = 0x1800ffff; # GPIO_P_SCR_07_0
scr.613.4 = 0x1800ffff; # GPIO_Q_SCR_00_0
scr.614.4 = 0x1800ffff; # GPIO_Q_SCR_01_0
scr.615.4 = 0x1800ffff; # GPIO_Q_SCR_02_0
scr.616.4 = 0x1800ffff; # GPIO_Q_SCR_03_0
scr.617.4 = 0x1800ffff; # GPIO_Q_SCR_04_0
scr.618.4 = 0x1800ffff; # GPIO_Q_SCR_05_0
scr.619.4 = 0x1800ffff; # GPIO_Q_SCR_06_0
scr.620.4 = 0x1800ffff; # GPIO_Q_SCR_07_0
scr.621.4 = 0x1800ffff; # GPIO_R_SCR_00_0
scr.622.4 = 0x1800ffff; # GPIO_R_SCR_01_0
scr.623.4 = 0x1800ffff; # GPIO_R_SCR_02_0
scr.624.4 = 0x1800ffff; # GPIO_R_SCR_03_0
scr.625.4 = 0x1800ffff; # GPIO_R_SCR_04_0
scr.626.4 = 0x1800ffff; # GPIO_R_SCR_05_0
scr.627.4 = 0x1800ffff; # GPIO_S_SCR_00_0
scr.628.4 = 0x1800ffff; # GPIO_S_SCR_01_0
scr.629.4 = 0x1800ffff; # GPIO_S_SCR_02_0
scr.630.4 = 0x1800ffff; # GPIO_S_SCR_03_0
scr.631.4 = 0x1800ffff; # GPIO_S_SCR_04_0
scr.632.4 = 0x1800ffff; # GPIO_S_SCR_05_0
scr.633.4 = 0x1800ffff; # GPIO_S_SCR_06_0
scr.634.4 = 0x1800ffff; # GPIO_S_SCR_07_0
scr.635.4 = 0x1800ffff; # GPIO_T_SCR_00_0
scr.636.4 = 0x1800ffff; # GPIO_T_SCR_01_0
scr.637.4 = 0x1800ffff; # GPIO_T_SCR_02_0
scr.638.4 = 0x1800ffff; # GPIO_T_SCR_03_0
scr.639.4 = 0x1800ffff; # GPIO_T_SCR_04_0
scr.640.4 = 0x1800ffff; # GPIO_T_SCR_05_0
scr.641.4 = 0x1800ffff; # GPIO_T_SCR_06_0
scr.642.4 = 0x1800ffff; # GPIO_T_SCR_07_0
scr.643.4 = 0x1800ffff; # GPIO_U_SCR_00_0
scr.644.4 = 0x1800ffff; # GPIO_V_SCR_00_0
scr.645.4 = 0x1800ffff; # GPIO_V_SCR_01_0
scr.646.4 = 0x1800ffff; # GPIO_V_SCR_02_0
scr.647.4 = 0x1800ffff; # GPIO_V_SCR_03_0
scr.648.4 = 0x1800ffff; # GPIO_V_SCR_04_0
scr.649.4 = 0x1800ffff; # GPIO_V_SCR_05_0
scr.650.4 = 0x1800ffff; # GPIO_V_SCR_06_0
scr.651.4 = 0x1800ffff; # GPIO_V_SCR_07_0
scr.652.4 = 0x1800ffff; # GPIO_W_SCR_00_0
scr.653.4 = 0x1800ffff; # GPIO_W_SCR_01_0
scr.654.4 = 0x1800ffff; # GPIO_X_SCR_00_0
scr.655.4 = 0x1800ffff; # GPIO_X_SCR_01_0
scr.656.4 = 0x1800ffff; # GPIO_X_SCR_02_0
scr.657.4 = 0x1800ffff; # GPIO_X_SCR_03_0
scr.658.4 = 0x1800ffff; # GPIO_X_SCR_04_0
scr.659.4 = 0x1800ffff; # GPIO_X_SCR_05_0
scr.660.4 = 0x1800ffff; # GPIO_X_SCR_06_0
scr.661.4 = 0x1800ffff; # GPIO_X_SCR_07_0
scr.662.4 = 0x1800ffff; # GPIO_Y_SCR_00_0
scr.663.4 = 0x1800ffff; # GPIO_Y_SCR_01_0
scr.664.4 = 0x1800ffff; # GPIO_Y_SCR_02_0
scr.665.4 = 0x1800ffff; # GPIO_Y_SCR_03_0
scr.666.4 = 0x1800ffff; # GPIO_Y_SCR_04_0
scr.667.4 = 0x1800ffff; # GPIO_Y_SCR_05_0
scr.668.4 = 0x1800ffff; # GPIO_Y_SCR_06_0
scr.669.4 = 0x1800ffff; # GPIO_Y_SCR_07_0
scr.670.4 = 0x1800ffff; # GPIO_Z_SCR_00_0
scr.671.4 = 0x1800ffff; # GPIO_Z_SCR_01_0
scr.672.4 = 0x1800ffff; # GPIO_Z_SCR_02_0
scr.673.4 = 0x1800ffff; # GPIO_Z_SCR_03_0
scr.674.4 = 0x1800ffff; # GPIO_Z_SCR_04_0
scr.675.4 = 0x1800ffff; # GPIO_Z_SCR_05_0
scr.676.4 = 0x1800ffff; # GPIO_Z_SCR_06_0
scr.677.4 = 0x1800ffff; # GPIO_Z_SCR_07_0
scr.678.4 = 0x3d0020ff; # HOST1X_THOST_SCR_EC_SCR_0
scr.679.4 = 0x39000606; # HOST1X_THOST_SCR_SCR_HYPRV1_0
scr.680.4 = 0x3d0020ff; # HOST1X_THOST_SCR_SCR_SAFETY_0
scr.681.4 = 0x18003737; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRD_0
scr.682.4 = 0x18003737; # INTR_CTLR_CHANNEL0_SCR_CHANNEL0_SCRE_0
scr.683.4 = 0x18003737; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRD_0
scr.684.4 = 0x18003737; # INTR_CTLR_CHANNEL1_SCR_CHANNEL1_SCRE_0
scr.685.4 = 0x18003737; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRD_0
scr.686.4 = 0x18003737; # INTR_CTLR_CHANNEL2_SCR_CHANNEL2_SCRE_0
scr.687.4 = 0x18003737; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRD_0
scr.688.4 = 0x18003737; # INTR_CTLR_CHANNEL3_SCR_CHANNEL3_SCRE_0
scr.689.4 = 0x18003737; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRD_0
scr.690.4 = 0x18003737; # INTR_CTLR_CHANNEL4_SCR_CHANNEL4_SCRE_0
scr.691.4 = 0x18003737; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRD_0
scr.692.4 = 0x18003737; # INTR_CTLR_CHANNEL5_SCR_CHANNEL5_SCRE_0
scr.693.4 = 0x18003737; # INTR_CTLR_CHANNEL6_SCR_CHANNEL6_SCRD_0
scr.694.4 = 0x1800b7b7; # INTR_CTLR_CHANNEL6_SCR_CHANNEL6_SCRE_0
scr.695.4 = 0x18003737; # INTR_CTLR_CHANNEL7_SCR_CHANNEL7_SCRD_0
scr.696.4 = 0x1800b7b7; # INTR_CTLR_CHANNEL7_SCR_CHANNEL7_SCRE_0
scr.697.4 = 0x18002727; # INTR_CTLR_COMMON_SCR_SCR_COMMON_0
scr.698.4 = 0x18002727; # GTE_INTR_CTLR_SCR_TEDSCR_0
scr.699.4 = 0x18002727; # GTE_INTR_CTLR_SCR_TESCR_0
scr.700.4 = 0x18002727; # GTE_INTR_CTLR_SCR_TEDSCR_0
scr.701.4 = 0x18002727; # GTE_INTR_CTLR_SCR_TESCR_0
scr.702.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.703.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.704.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.705.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.706.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.707.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.708.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.709.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.710.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.711.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.712.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.713.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.714.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.715.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.716.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.717.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.718.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.719.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.720.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.721.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.722.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.723.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.724.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.725.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.726.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.727.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.728.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.729.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.730.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.731.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.732.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.733.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.734.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.735.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.736.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.737.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.738.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.739.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.740.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.741.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.742.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.743.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.744.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.745.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.746.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.747.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.748.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.749.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.750.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.751.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.752.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.753.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.754.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.755.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.756.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.757.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.758.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.759.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.760.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.761.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.762.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.763.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.764.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.765.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.766.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.767.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.768.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.769.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.770.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.771.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.772.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.773.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.774.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.775.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.776.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.777.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.778.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.779.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.780.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.781.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.782.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.783.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.784.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.785.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.786.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.787.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.788.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.789.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.790.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.791.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.792.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.793.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.794.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.795.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.796.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.797.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.798.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.799.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.800.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.801.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.802.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.803.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.804.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.805.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.806.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.807.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.808.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.809.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.810.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.811.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.812.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.813.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.814.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.815.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.816.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.817.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.818.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.819.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.820.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.821.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.822.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.823.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.824.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.825.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.826.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.827.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.828.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.829.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.830.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.831.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.832.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.833.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.834.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.835.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.836.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.837.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.838.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.839.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.840.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.841.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.842.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.843.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.844.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.845.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.846.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.847.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.848.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.849.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.850.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.851.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.852.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.853.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.854.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.855.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.856.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.857.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.858.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.859.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.860.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.861.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.862.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.863.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.864.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.865.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.866.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.867.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.868.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.869.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.870.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.871.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.872.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.873.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.874.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.875.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.876.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.877.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.878.4 = 0x3d0020ff; # MC_CHANNEL_SCR_EC_SCR_0
scr.879.4 = 0x3d0020ff; # MC_HUBC_SCR_EC_SCR_0
scr.880.4 = 0x3d0020ff; # MC_HUB_SCR_EC_SCR_0
scr.881.4 = 0x3d0020ff; # MC_MCF_IREQX_SCR_EC_SCR_0
scr.882.4 = 0x3d0020ff; # MC_MCF_IRSPX_SCR_EC_SCR_0
scr.883.4 = 0x3d0020ff; # MC_MCF_OREQX_SCR_EC_SCR_0
scr.884.4 = 0x3d0020ff; # MC_MCF_ORSPX_SCR_EC_SCR_0
scr.885.4 = 0x3d0020ff; # MC_MCF_SLICE_SCR_EC_SCR_0
scr.886.4 = 0x3d0020ff; # MC_MSS_SBS_SCR_EC_SCR_0
scr.887.4 = 0x3d0020ff; # MC_MSS_SYSRAM_SCR_EC_SCR_0
scr.888.4 = 0x3d0020ff; # MC_TCU_WRAP_SCR_EC_SCR_0
scr.889.4 = 0x3a0004ff; # MISCREG_SCR_SCRFENCE_0
scr.890.4 = 0x3d0020ff; # MISC_EC_SCR_EC_SCR_0
scr.891.5 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.892.5 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.893.5 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.894.5 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.895.5 = 0x3d0020ff; # MSSNVLINK_SCR_EC_SCR_0
scr.896.4 = 0x3d0020ff; # QUALENG_SCR_EC_SCR_0
scr.897.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_CAM_I2C_SCL_0
scr.898.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_CAM_I2C_SDA_0
scr.899.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_EXTPERIPH1_CLK_0
scr.900.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_EXTPERIPH2_CLK_0
scr.901.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO04_0
scr.902.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO05_0
scr.903.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO06_0
scr.904.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO07_0
scr.905.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO20_0
scr.906.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO21_0
scr.907.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO22_0
scr.908.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO23_0
scr.909.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO40_0
scr.910.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO41_0
scr.911.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO42_0
scr.912.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO43_0
scr.913.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO44_0
scr.914.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_SOC_GPIO45_0
scr.915.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_CTS_0
scr.916.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_RTS_0
scr.917.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_RX_0
scr.918.4 = 0x1800ffff; # PADCTL_CAM_SCR_SCR_UART1_TX_0
scr.919.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_AUD_MCLK_0
scr.920.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_DIN_0
scr.921.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_DOUT_0
scr.922.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_FS_0
scr.923.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP1_SCLK_0
scr.924.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_DIN_0
scr.925.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_DOUT_0
scr.926.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_FS_0
scr.927.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP3_SCLK_0
scr.928.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_DIN_0
scr.929.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_DOUT_0
scr.930.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_FS_0
scr.931.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_DAP5_SCLK_0
scr.932.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO30_0
scr.933.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO31_0
scr.934.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO32_0
scr.935.4 = 0x1800ffff; # PADCTL_AUDIO_SCR_SCR_SOC_GPIO33_0
scr.936.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CLK_0
scr.937.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_CMD_0
scr.938.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_COMP_0
scr.939.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT0_0
scr.940.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT1_0
scr.941.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT2_0
scr.942.4 = 0x1800ffff; # PADCTL_SDMMC3_HV_SCR_SCR_SDMMC3_DAT3_0
scr.943.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_CS_N_0
scr.944.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO0_0
scr.945.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO1_0
scr.946.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO2_0
scr.947.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_IO3_0
scr.948.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI0_SCK_0
scr.949.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_CS_N_0
scr.950.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO0_0
scr.951.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO1_0
scr.952.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO2_0
scr.953.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_IO3_0
scr.954.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI1_SCK_0
scr.955.4 = 0x1800ffff; # PADCTL_QSPI_SCR_SCR_QSPI_COMP_0
scr.956.4 = 0x1800ffff; # PADCTL_SYS_SCR_EC_SCR_0
scr.957.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_AO_RETENTION_N_0
scr.958.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_BATT_OC_0
scr.959.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_CLK_32K_IN_0
scr.960.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PMU_INT_N_0
scr.961.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_POWER_ON_0
scr.962.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PWR_I2C_SCL_0
scr.963.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_PWR_I2C_SDA_0
scr.964.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SAFE_STATE_0
scr.965.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SHUTDOWN_N_0
scr.966.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_SOC_PWR_REQ_0
scr.967.4 = 0x1800ffff; # PADCTL_SYS_SCR_SCR_VCOMP_ALERT_0
scr.968.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_CV_PWR_REQ_0
scr.969.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GPU_PWR_REQ_0
scr.970.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GP_PWM2_0
scr.971.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_GP_PWM3_0
scr.972.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_CS0_0
scr.973.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_CS1_0
scr.974.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_MISO_0
scr.975.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_MOSI_0
scr.976.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI1_SCK_0
scr.977.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_CS0_0
scr.978.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_CS1_0
scr.979.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_MISO_0
scr.980.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_MOSI_0
scr.981.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_SPI3_SCK_0
scr.982.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_CTS_0
scr.983.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_RTS_0
scr.984.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_RX_0
scr.985.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART2_TX_0
scr.986.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_CTS_0
scr.987.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_RTS_0
scr.988.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_RX_0
scr.989.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_UART5_TX_0
scr.990.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_USB_VBUS_EN0_0
scr.991.4 = 0x1800ffff; # PADCTL_UART_SCR_SCR_USB_VBUS_EN1_0
scr.992.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN2_I2C_SCL_0
scr.993.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN2_I2C_SDA_0
scr.994.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN8_I2C_SCL_0
scr.995.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_GEN8_I2C_SDA_0
scr.996.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_CS0_0
scr.997.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_MISO_0
scr.998.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_MOSI_0
scr.999.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_SPI2_SCK_0
scr.1000.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_TOUCH_CLK_0
scr.1001.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_UART3_RX_0
scr.1002.4 = 0x1800ffff; # PADCTL_AO_SCR_SCR_UART3_TX_0
scr.1003.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_DIN_0
scr.1004.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_DOUT_0
scr.1005.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_EN_0
scr.1006.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_ERR_0
scr.1007.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_STB_0
scr.1008.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN0_WAKE_0
scr.1009.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_DIN_0
scr.1010.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_DOUT_0
scr.1011.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_EN_0
scr.1012.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_ERR_0
scr.1013.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_STB_0
scr.1014.4 = 0x1800ffff; # PADCTL_AO_HV_SCR_SCR_CAN1_WAKE_0
scr.1015.4 = 0x1800ffff; # PADCTL_EDP_SCR_EC_SCR_0
scr.1016.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH0_HPD_0
scr.1017.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH1_HPD_0
scr.1018.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH2_HPD_0
scr.1019.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_DP_AUX_CH3_HPD_0
scr.1020.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_HDMI_CEC_0
scr.1021.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO50_0
scr.1022.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO51_0
scr.1023.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO52_0
scr.1024.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO53_0
scr.1025.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO54_0
scr.1026.4 = 0x1800ffff; # PADCTL_EDP_SCR_SCR_SOC_GPIO55_0
scr.1027.4 = 0x1800ffff; # PADCTL_UFS_SCR_SCR_UFS0_REF_CLK_0
scr.1028.4 = 0x1800ffff; # PADCTL_UFS_SCR_SCR_UFS0_RST_0
scr.1029.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DIN_0
scr.1030.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_DOUT_0
scr.1031.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_FS_0
scr.1032.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP4_SCLK_0
scr.1033.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_DIN_0
scr.1034.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_DOUT_0
scr.1035.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_FS_0
scr.1036.4 = 0x1800ffff; # PADCTL_AUDIO_HV_SCR_SCR_DAP6_SCLK_0
scr.1037.5 = 0x1800ffff; # PADCTL_PEX_CTL_2_SCR_SCR_PEX_L5_CLKREQ_N_0
scr.1038.5 = 0x1800ffff; # PADCTL_PEX_CTL_2_SCR_SCR_PEX_L5_RST_N_0
scr.1039.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_COMP_0
scr.1040.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD0_0
scr.1041.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD1_0
scr.1042.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD2_0
scr.1043.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RD3_0
scr.1044.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RXC_0
scr.1045.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_RX_CTL_0
scr.1046.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_SMA_MDC_0
scr.1047.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_SMA_MDIO_0
scr.1048.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD0_0
scr.1049.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD1_0
scr.1050.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD2_0
scr.1051.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TD3_0
scr.1052.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TXC_0
scr.1053.4 = 0x1800ffff; # PADCTL_EQOS_SCR_SCR_EQOS_TX_CTL_0
scr.1054.4 = 0x180001ff; # PADCTL_PWR_CTL_SCR_SCR_CPU_PWR_REQ_0_0
scr.1055.4 = 0x180001ff; # PADCTL_PWR_CTL_SCR_SCR_CPU_PWR_REQ_1_0
scr.1056.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_DIN_0
scr.1057.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_DOUT_0
scr.1058.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_FS_0
scr.1059.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_DAP2_SCLK_0
scr.1060.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SCL_0
scr.1061.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_GEN1_I2C_SDA_0
scr.1062.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO00_0
scr.1063.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO01_0
scr.1064.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO02_0
scr.1065.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO03_0
scr.1066.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO08_0
scr.1067.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO09_0
scr.1068.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO10_0
scr.1069.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO11_0
scr.1070.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO12_0
scr.1071.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO13_0
scr.1072.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_SOC_GPIO14_0
scr.1073.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_CTS_0
scr.1074.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_RTS_0
scr.1075.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_RX_0
scr.1076.4 = 0x1800ffff; # PADCTL_CONN_SCR_SCR_UART4_TX_0
scr.1077.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_CLK_0
scr.1078.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_IN_0
scr.1079.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT0_0
scr.1080.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT1_0
scr.1081.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT2_0
scr.1082.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT3_0
scr.1083.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT4_0
scr.1084.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT5_0
scr.1085.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT6_0
scr.1086.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC1_OUT7_0
scr.1087.4 = 0x1800ffff; # PADCTL_DEBUG_SCR_SCR_DIRECTDC_COMP_0
scr.1088.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_0
scr.1089.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_CLK_0
scr.1090.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_CMD_0
scr.1091.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT0_0
scr.1092.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT1_0
scr.1093.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT2_0
scr.1094.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT3_0
scr.1095.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT4_0
scr.1096.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT5_0
scr.1097.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT6_0
scr.1098.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DAT7_0
scr.1099.4 = 0x1800ffff; # PADCTL_SDMMC4_SCR_SCR_EMMC4_PAD_DQS_0
scr.1100.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_CLKREQ_N_0
scr.1101.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L0_RST_N_0
scr.1102.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_CLKREQ_N_0
scr.1103.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L1_RST_N_0
scr.1104.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_CLKREQ_N_0
scr.1105.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L2_RST_N_0
scr.1106.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L3_CLKREQ_N_0
scr.1107.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L3_RST_N_0
scr.1108.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L4_CLKREQ_N_0
scr.1109.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_L4_RST_N_0
scr.1110.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_PEX_WAKE_N_0
scr.1111.4 = 0x1800ffff; # PADCTL_PEX_CTL_SCR_SCR_SATA_DEV_SLP_0
scr.1112.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CLK_0
scr.1113.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_CMD_0
scr.1114.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_COMP_0
scr.1115.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT0_0
scr.1116.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT1_0
scr.1117.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT2_0
scr.1118.4 = 0x1800ffff; # PADCTL_SDMMC1_HV_SCR_SCR_SDMMC1_DAT3_0
scr.1119.4 = 0x1a0014ff; # PMC_IMPL_SCR_AMAP_SCR_0
scr.1120.4 = 0x1a0014ff; # PMC_IMPL_SCR_AOVC_LOCK_SCR_0
scr.1121.4 = 0x1a0014ff; # PMC_IMPL_SCR_ASYNC_RST_SC7_SCR_0
scr.1122.4 = 0x1a0014ff; # PMC_IMPL_SCR_ASYNC_RST_SCR_0
scr.1123.4 = 0x1a0014ff; # PMC_IMPL_SCR_BLINK_TIMER_SCR_0
scr.1124.4 = 0x1a0014ff; # PMC_IMPL_SCR_CNTRL_SCR_0
scr.1125.4 = 0x1a0014ff; # PMC_IMPL_SCR_CV_SCR_0
scr.1126.4 = 0x1a0014ff; # PMC_IMPL_SCR_DIRECT_THERMTRIP_CFG_SCR_0
scr.1127.4 = 0x1a0014ff; # PMC_IMPL_SCR_DPD_ENABLE_SCR_0
scr.1128.4 = 0x1a0014ff; # PMC_IMPL_SCR_DPD_PADS_ORIDE_SCR_0
scr.1129.4 = 0x1a0014ff; # PMC_IMPL_SCR_DVDD_SCR_0
scr.1130.4 = 0x1a0014ff; # PMC_IMPL_SCR_EVENT_COUNTER_SCR_0
scr.1131.4 = 0x1a0014ff; # PMC_IMPL_SCR_E_18V_PWR_SCR_0
scr.1132.4 = 0x1a0016ff; # PMC_IMPL_SCR_E_33V_PWR_SCR_0
scr.1133.4 = 0x1a0014ff; # PMC_IMPL_SCR_FMON_COM_SCR_0
scr.1134.4 = 0x1a0014ff; # PMC_IMPL_SCR_GPU_SCR_0
scr.1135.4 = 0x1a0016ff; # PMC_IMPL_SCR_IODPD1_SCR_0
scr.1136.4 = 0x1a0016ff; # PMC_IMPL_SCR_IODPD2_SCR_0
scr.1137.4 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD7_SCR_0
scr.1138.4 = 0x1a0014ff; # PMC_IMPL_SCR_IODPD8_SCR_0
scr.1139.4 = 0x1a0014ff; # PMC_IMPL_SCR_OSCnFUSE_CK_SCR_0
scr.1140.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AONPG_SCR_0
scr.1141.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_CACHE_SCR_0
scr.1142.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_CAN0_SCR_0
scr.1143.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_CAN1_SCR_0
scr.1144.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM0_SCR_0
scr.1145.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM1_SCR_0
scr.1146.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM2_SCR_0
scr.1147.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM3_SCR_0
scr.1148.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM4_SCR_0
scr.1149.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM5_SCR_0
scr.1150.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM6_SCR_0
scr.1151.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_AOPG_TCM7_SCR_0
scr.1152.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_AUD_SCR_0
scr.1153.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_BPMP_SCR_0
scr.1154.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_COM_SCR_0
scr.1155.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISPB_SCR_0
scr.1156.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISPC_SCR_0
scr.1157.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DISP_SCR_0
scr.1158.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DLAA_SCR_0
scr.1159.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_DLAB_SCR_0
scr.1160.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_ISPA_SCR_0
scr.1161.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_MISC_SCR_0
scr.1162.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_MSS_SCRATCH_SCR_0
scr.1163.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVDECA_SCR_0
scr.1164.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVDECB_SCR_0
scr.1165.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVENCA_SCR_0
scr.1166.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVENCB_SCR_0
scr.1167.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVJPG_SCR_0
scr.1168.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_NVL_SCR_0
scr.1169.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_OVERRIDE_SCR_0
scr.1170.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX1A_SCR_0
scr.1171.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX4A_SCR_0
scr.1172.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX8A_SCR_0
scr.1173.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PCIEX8B_SCR_0
scr.1174.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PVAA_SCR_0
scr.1175.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_PVAB_SCR_0
scr.1176.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_RCE_SCR_0
scr.1177.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SAX_SCR_0
scr.1178.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SCE_SCR_0
scr.1179.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_SCRATCH_SCR_0
scr.1180.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_VE_SCR_0
scr.1181.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_VIC_SCR_0
scr.1182.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_XUSBA_SCR_0
scr.1183.6 = 0x3a0004ff; # PMC_IMPL_SCR_PG_XUSBB_SCR_0
scr.1184.6 = 0x3a0014ff; # PMC_IMPL_SCR_PG_XUSBC_SCR_0
scr.1185.4 = 0x1a0014ff; # PMC_IMPL_SCR_PMC_CK_SCR_0
scr.1186.4 = 0x1a0014ff; # PMC_IMPL_SCR_PWRGOOD_TIMER_SCR_0
scr.1187.4 = 0x1a0014ff; # PMC_IMPL_SCR_RAMDUMP_COM_SCR_0
scr.1188.4 = 0x1a0014ff; # PMC_IMPL_SCR_RAMDUMP_TIMEOUT_SCR_0
scr.1189.4 = 0x1a0014ff; # PMC_IMPL_SCR_SC78_SCR_0
scr.1190.4 = 0x1a0014ff; # PMC_IMPL_SCR_SC7_DEBUG_SCR_0
scr.1191.4 = 0x1a0014ff; # PMC_IMPL_SCR_SEL_DPD_TIM_SCR_0
scr.1192.4 = 0x1a0014ff; # PMC_IMPL_SCR_TEST_CLK_MUX_SCR_0
scr.1193.4 = 0x1a0014ff; # PMC_IMPL_SCR_VFMON_CTRL_SCR_0
scr.1194.4 = 0x1a0014ff; # PMC_IMPL_SCR_VFMON_ST_SCR_0
scr.1195.4 = 0x1800ffff; # PMC_MISC_SCR_SATA_PWRGT_SCR_0
scr.1196.5 = 0x19000280; # PVA_CFG_SCR_CCQ_0
scr.1197.5 = 0x19000082; # PVA_CFG_SCR_CCQ_STATUS_0
scr.1198.5 = 0x1f008282; # PVA_CFG_SCR_CFG_ID_0
scr.1199.5 = 0x1f008282; # PVA_CFG_SCR_CFG_INTR_0
scr.1200.5 = 0x1f008282; # PVA_CFG_SCR_CFG_STATUS_0
scr.1201.5 = 0x19000282; # PVA_CFG_SCR_PRIV_0
scr.1202.5 = 0x19000282; # PVA_CFG_SCR_PRIV_SID_0
scr.1203.5 = 0x19000202; # PVA_CFG_SCR_USER_0
scr.1204.5 = 0x19008282; # PVA_CFG_SCR_USER_SID_0
scr.1205.5 = 0x19008282; # PVA_CFG_SCR_VPSSEG_0
scr.1206.5 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1207.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1208.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1209.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1210.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1211.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1212.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1213.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1214.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1215.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1216.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1217.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1218.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1219.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1220.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1221.5 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1222.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1223.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1224.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1225.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1226.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1227.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1228.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1229.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1230.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1231.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1232.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1233.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1234.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1235.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1236.5 = 0x19000202; # PVA_EVP_SCR_EVP_0
scr.1237.5 = 0x19000202; # GTE_APS_SCR_TEDSCR_0
scr.1238.5 = 0x19000202; # GTE_APS_SCR_TESCR_0
scr.1239.5 = 0x19008282; # HSP_INT_SCR_SCR_C0_REG_0
scr.1240.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1241.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1242.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1243.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1244.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1245.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1246.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1247.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1248.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1249.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1250.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1251.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1252.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1253.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1254.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1255.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1256.5 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1257.5 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1258.5 = 0x1f000202; # PVA_PM_SCR_PPM_0
scr.1259.5 = 0x19000282; # PVA_PROC_SCR_PROC_0
scr.1260.5 = 0x1f008282; # PVA_PROC_SCR_PROC_DBG_0
scr.1261.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_INTR_0
scr.1262.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM0_0
scr.1263.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM1_0
scr.1264.5 = 0x18000282; # PVA_SEC_ERROR_COLLATOR_SCR_EC_SCR_0
scr.1265.5 = 0x19008282; # PVA_SEC_SCR_SECEXT_INTR_EVENT_0
scr.1266.5 = 0x1f008282; # PVA_SEC_SCR_SEC_INTR_EVENT_0
scr.1267.5 = 0x19000202; # TKE_PVA_SCR_TKESCR_0
scr.1268.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR0_0
scr.1269.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR1_0
scr.1270.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR2_0
scr.1271.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR3_0
scr.1272.5 = 0x19000202; # TKE_PVA_SCR_WDTSCR0_0
scr.1273.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1274.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1275.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1276.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1277.5 = 0x19000280; # PVA_CFG_SCR_CCQ_0
scr.1278.5 = 0x19000082; # PVA_CFG_SCR_CCQ_STATUS_0
scr.1279.5 = 0x1f008282; # PVA_CFG_SCR_CFG_ID_0
scr.1280.5 = 0x1f008282; # PVA_CFG_SCR_CFG_INTR_0
scr.1281.5 = 0x1f008282; # PVA_CFG_SCR_CFG_STATUS_0
scr.1282.5 = 0x19000282; # PVA_CFG_SCR_PRIV_0
scr.1283.5 = 0x19000282; # PVA_CFG_SCR_PRIV_SID_0
scr.1284.5 = 0x19000202; # PVA_CFG_SCR_USER_0
scr.1285.5 = 0x19008282; # PVA_CFG_SCR_USER_SID_0
scr.1286.5 = 0x19008282; # PVA_CFG_SCR_VPSSEG_0
scr.1287.5 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1288.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1289.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1290.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1291.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1292.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1293.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1294.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1295.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1296.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1297.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1298.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1299.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1300.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1301.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1302.5 = 0x1f008282; # PVA_DMA_SCR_COMDMA_0
scr.1303.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH0_0
scr.1304.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH10_0
scr.1305.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH11_0
scr.1306.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH12_0
scr.1307.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH13_0
scr.1308.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH1_0
scr.1309.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH2_0
scr.1310.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH3_0
scr.1311.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH4_0
scr.1312.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH5_0
scr.1313.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH6_0
scr.1314.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH7_0
scr.1315.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH8_0
scr.1316.5 = 0x1f008282; # PVA_DMA_SCR_DMA_CH9_0
scr.1317.5 = 0x19000202; # PVA_EVP_SCR_EVP_0
scr.1318.5 = 0x19000202; # GTE_APS_SCR_TEDSCR_0
scr.1319.5 = 0x19000202; # GTE_APS_SCR_TESCR_0
scr.1320.5 = 0x19008282; # HSP_INT_SCR_SCR_C0_REG_0
scr.1321.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1322.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1323.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1324.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1325.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1326.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1327.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1328.5 = 0x19008282; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1329.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1330.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1331.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1332.5 = 0x19008282; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1333.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1334.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1335.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1336.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1337.5 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1338.5 = 0x19000202; # PVA_ICACHE_SCR_ICACHE_0
scr.1339.5 = 0x1f000202; # PVA_PM_SCR_PPM_0
scr.1340.5 = 0x19000282; # PVA_PROC_SCR_PROC_0
scr.1341.5 = 0x1f008282; # PVA_PROC_SCR_PROC_DBG_0
scr.1342.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_INTR_0
scr.1343.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM0_0
scr.1344.5 = 0x1f000202; # PVA_RAMIC_SCR_RAMIC_VMEM1_0
scr.1345.5 = 0x18000282; # PVA_SEC_ERROR_COLLATOR_SCR_EC_SCR_0
scr.1346.5 = 0x19008282; # PVA_SEC_SCR_SECEXT_INTR_EVENT_0
scr.1347.5 = 0x1f008282; # PVA_SEC_SCR_SEC_INTR_EVENT_0
scr.1348.5 = 0x19000202; # TKE_PVA_SCR_TKESCR_0
scr.1349.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR0_0
scr.1350.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR1_0
scr.1351.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR2_0
scr.1352.5 = 0x19000202; # TKE_PVA_SCR_TMRSCR3_0
scr.1353.5 = 0x19000202; # TKE_PVA_SCR_WDTSCR0_0
scr.1354.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1355.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1356.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUCTL_0
scr.1357.5 = 0x1f008282; # PVA_VPUMEM_SCR_VPUSTAT_0
scr.1358.4 = 0x1f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1359.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1360.4 = 0x1f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1361.4 = 0x1f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1362.4 = 0x1f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1363.4 = 0x1f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1364.4 = 0x1f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1365.4 = 0x1f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1366.4 = 0x1f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1367.4 = 0x1f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1368.4 = 0x1f008080; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1369.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1370.4 = 0x1f008080; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1371.4 = 0x1f008080; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1372.4 = 0x1f008080; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1373.4 = 0x1f008080; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1374.4 = 0x1f008080; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1375.4 = 0x1f008080; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1376.4 = 0x1f008080; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1377.4 = 0x1f008080; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1378.4 = 0x3f008080; # GPCDMA_SCE_ERRCOLLATOR_SCR_EC_SCR_0
scr.1379.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH0_0
scr.1380.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH1_0
scr.1381.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH2_0
scr.1382.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH3_0
scr.1383.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH4_0
scr.1384.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH5_0
scr.1385.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH6_0
scr.1386.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_CH7_0
scr.1387.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_DMA_RO_0
scr.1388.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_HYPER_0
scr.1389.4 = 0x3f008080; # GPCDMA_SCE_SCR_SCR_SAFETY_0
scr.1390.5 = 0x00000000; # GPCDMA_SCE_SCR_SCR_TZ_0
scr.1391.4 = 0x3d0020ff; # SCE_EC_SCR_EC_SCR_0
scr.1392.4 = 0x3f008080; # GTE_APS_SCR_TEDSCR_0
scr.1393.4 = 0x3f008080; # GTE_APS_SCR_TESCR_0
scr.1394.4 = 0x3f008282; # HSP_INT_SCR_SCR_C0_REG_0
scr.1395.4 = 0x3f008383; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1396.4 = 0x3f008282; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1397.4 = 0x3f008484; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1398.4 = 0x3f008888; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1399.4 = 0x3f009090; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1400.4 = 0x3f00a0a0; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1401.4 = 0x3f00c2c2; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1402.4 = 0x3f00ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1403.4 = 0x3f00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1404.4 = 0x3f00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1405.4 = 0x3f00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1406.4 = 0x3f00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1407.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1408.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1409.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1410.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1411.4 = 0x3d0020ff; # SCE_MISC_SCR_EC_SCR_0
scr.1412.4 = 0x3f008080; # SCE_MISC_SCR_SCR0_0
scr.1413.4 = 0x3a000606; # SCEPM_SCR_SCR_PRIVATE_0
scr.1414.4 = 0x3f008484; # SCEPM_SCR_SCR_SHARED_0
scr.1415.4 = 0x3f008080; # TKE_SCE_SCR_TKESCR_0
scr.1416.4 = 0x3f008080; # TKE_SCE_SCR_TMRSCR0_0
scr.1417.4 = 0x3f008080; # TKE_SCE_SCR_TMRSCR1_0
scr.1418.4 = 0x3f008080; # TKE_SCE_SCR_TMRSCR2_0
scr.1419.4 = 0x3f008080; # TKE_SCE_SCR_TMRSCR3_0
scr.1420.4 = 0x3f008080; # TKE_SCE_SCR_WDTSCR0_0
scr.1421.6 = 0x380003ff; # RTC2_SCR_AOWDTSCR_0
scr.1422.6 = 0x380003ff; # RTC2_SCR_CNTSCR_0
scr.1423.6 = 0x380003ff; # RTC2_SCR_RTCSCR_0
scr.1424.4 = 0x1d002020; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1425.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1426.4 = 0x1d002020; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1427.4 = 0x1d002020; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1428.4 = 0x1d002020; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1429.4 = 0x1d002020; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1430.4 = 0x1d002020; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1431.4 = 0x1d002020; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1432.4 = 0x1d002020; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1433.4 = 0x1d002020; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1434.4 = 0x1d002020; # APS_AST_SCR_AST_GBL_SEC_CONTROL_0
scr.1435.4 = 0x390003ff; # APS_AST_SCR_AST_HYP_SEC_CONTROL_0
scr.1436.4 = 0x1d002020; # APS_AST_SCR_AST_REG_0_SEC_CONTROL_0
scr.1437.4 = 0x1d002020; # APS_AST_SCR_AST_REG_1_SEC_CONTROL_0
scr.1438.4 = 0x1d002020; # APS_AST_SCR_AST_REG_2_SEC_CONTROL_0
scr.1439.4 = 0x1d002020; # APS_AST_SCR_AST_REG_3_SEC_CONTROL_0
scr.1440.4 = 0x1d002020; # APS_AST_SCR_AST_REG_4_SEC_CONTROL_0
scr.1441.4 = 0x1d002020; # APS_AST_SCR_AST_REG_5_SEC_CONTROL_0
scr.1442.4 = 0x1d002020; # APS_AST_SCR_AST_REG_6_SEC_CONTROL_0
scr.1443.4 = 0x1d002020; # APS_AST_SCR_AST_REG_7_SEC_CONTROL_0
scr.1444.4 = 0x3d002020; # GPCDMA_SCE_ERRCOLLATOR_SCR_EC_SCR_0
scr.1445.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH0_0
scr.1446.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH1_0
scr.1447.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH2_0
scr.1448.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH3_0
scr.1449.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH4_0
scr.1450.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH5_0
scr.1451.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH6_0
scr.1452.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_CH7_0
scr.1453.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_DMA_RO_0
scr.1454.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_HYPER_0
scr.1455.4 = 0x3d002020; # GPCDMA_SCE_SCR_SCR_SAFETY_0
scr.1456.5 = 0x00000000; # GPCDMA_SCE_SCR_SCR_TZ_0
scr.1457.4 = 0x3d0020ff; # SCE_EC_SCR_EC_SCR_0
scr.1458.4 = 0x3d002020; # GTE_APS_SCR_TEDSCR_0
scr.1459.4 = 0x3d002020; # GTE_APS_SCR_TESCR_0
scr.1460.4 = 0x3d002020; # HSP_INT_SCR_SCR_C0_REG_0
scr.1461.4 = 0x3d002121; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1462.4 = 0x3d002222; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1463.4 = 0x3d002424; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1464.4 = 0x3d002828; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1465.4 = 0x3d003030; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1466.4 = 0x3d006060; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1467.4 = 0x3d00a0a0; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1468.4 = 0x3d00ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1469.4 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1470.4 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1471.4 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1472.4 = 0x3d00ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1473.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1474.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1475.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1476.5 = 0x00000000; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1477.4 = 0x3d0020ff; # SCE_MISC_SCR_EC_SCR_0
scr.1478.4 = 0x3d002020; # SCE_MISC_SCR_SCR0_0
scr.1479.4 = 0x3a000606; # SCEPM_SCR_SCR_PRIVATE_0
scr.1480.4 = 0x3d002424; # SCEPM_SCR_SCR_SHARED_0
scr.1481.4 = 0x3d002020; # TKE_SCE_SCR_TKESCR_0
scr.1482.4 = 0x3d002020; # TKE_SCE_SCR_TMRSCR0_0
scr.1483.4 = 0x3d002020; # TKE_SCE_SCR_TMRSCR1_0
scr.1484.4 = 0x3d002020; # TKE_SCE_SCR_TMRSCR2_0
scr.1485.4 = 0x3d003030; # TKE_SCE_SCR_TMRSCR3_0
scr.1486.4 = 0x3d002020; # TKE_SCE_SCR_WDTSCR0_0
scr.1487.6 = 0x39001616; # SCRATCH_SCR_NON_SECURE_SCRATCH_SCR_0
scr.1488.6 = 0x39000606; # SCRATCH_SCR_RSV100_SCR_0
scr.1489.6 = 0x38000101; # SCRATCH_SCR_RSV101_SCR_0
scr.1490.6 = 0x38000101; # SCRATCH_SCR_RSV102_SCR_0
scr.1491.6 = 0x38000101; # SCRATCH_SCR_RSV103_SCR_0
scr.1492.6 = 0x38000101; # SCRATCH_SCR_RSV104_SCR_0
scr.1493.6 = 0x38000101; # SCRATCH_SCR_RSV105_SCR_0
scr.1494.6 = 0x38000101; # SCRATCH_SCR_RSV106_SCR_0
scr.1495.6 = 0x38000101; # SCRATCH_SCR_RSV107_SCR_0
scr.1496.6 = 0x38000101; # SCRATCH_SCR_RSV108_SCR_0
scr.1497.6 = 0x38000101; # SCRATCH_SCR_RSV109_SCR_0
scr.1498.6 = 0x38000101; # SCRATCH_SCR_RSV110_SCR_0
scr.1499.6 = 0x38000101; # SCRATCH_SCR_RSV38_SCR_0
scr.1500.6 = 0x38000101; # SCRATCH_SCR_RSV39_SCR_0
scr.1501.6 = 0x38000101; # SCRATCH_SCR_RSV40_SCR_0
scr.1502.6 = 0x38000101; # SCRATCH_SCR_RSV41_SCR_0
scr.1503.6 = 0x38000101; # SCRATCH_SCR_RSV42_SCR_0
scr.1504.6 = 0x38000101; # SCRATCH_SCR_RSV43_SCR_0
scr.1505.6 = 0x38000101; # SCRATCH_SCR_RSV44_SCR_0
scr.1506.6 = 0x38000101; # SCRATCH_SCR_RSV45_SCR_0
scr.1507.6 = 0x38000101; # SCRATCH_SCR_RSV46_SCR_0
scr.1508.6 = 0x38000101; # SCRATCH_SCR_RSV47_SCR_0
scr.1509.6 = 0x38000101; # SCRATCH_SCR_RSV48_SCR_0
scr.1510.6 = 0x3a000505; # SCRATCH_SCR_RSV49_SCR_0
scr.1511.6 = 0x3a000404; # SCRATCH_SCR_RSV51_SCR_0
scr.1512.4 = 0x18000101; # SCRATCH_SCR_RSV52_SCR_0
scr.1513.6 = 0x38000101; # SCRATCH_SCR_RSV54_SCR_0
scr.1514.6 = 0x38000101; # SCRATCH_SCR_RSV55_SCR_0
scr.1515.6 = 0x38000101; # SCRATCH_SCR_RSV56_SCR_0
scr.1516.6 = 0x38000101; # SCRATCH_SCR_RSV57_SCR_0
scr.1517.6 = 0x38000101; # SCRATCH_SCR_RSV58_SCR_0
scr.1518.6 = 0x38000101; # SCRATCH_SCR_RSV59_SCR_0
scr.1519.6 = 0x38000101; # SCRATCH_SCR_RSV60_SCR_0
scr.1520.6 = 0x38000101; # SCRATCH_SCR_RSV61_SCR_0
scr.1521.6 = 0x38000101; # SCRATCH_SCR_RSV62_SCR_0
scr.1522.6 = 0x38000101; # SCRATCH_SCR_RSV63_SCR_0
scr.1523.6 = 0x38000101; # SCRATCH_SCR_RSV64_SCR_0
scr.1524.6 = 0x38000101; # SCRATCH_SCR_RSV65_SCR_0
scr.1525.6 = 0x38000101; # SCRATCH_SCR_RSV66_SCR_0
scr.1526.6 = 0x38000101; # SCRATCH_SCR_RSV67_SCR_0
scr.1527.6 = 0x38000101; # SCRATCH_SCR_RSV68_SCR_0
scr.1528.6 = 0x38000101; # SCRATCH_SCR_RSV69_SCR_0
scr.1529.6 = 0x38000101; # SCRATCH_SCR_RSV70_SCR_0
scr.1530.6 = 0x38000101; # SCRATCH_SCR_RSV71_SCR_0
scr.1531.6 = 0x38000101; # SCRATCH_SCR_RSV72_SCR_0
scr.1532.6 = 0x38000101; # SCRATCH_SCR_RSV73_SCR_0
scr.1533.6 = 0x38000101; # SCRATCH_SCR_RSV74_SCR_0
scr.1534.6 = 0x3a000405; # SCRATCH_SCR_RSV75_SCR_0
scr.1535.6 = 0x3a000404; # SCRATCH_SCR_RSV76_SCR_0
scr.1536.6 = 0x3d0020ff; # SCRATCH_SCR_RSV77_SCR_0
scr.1537.6 = 0x3a000404; # SCRATCH_SCR_RSV78_SCR_0
scr.1538.6 = 0x3a000404; # SCRATCH_SCR_RSV79_SCR_0
scr.1539.6 = 0x3a000404; # SCRATCH_SCR_RSV80_SCR_0
scr.1540.6 = 0x3a000404; # SCRATCH_SCR_RSV82_SCR_0
scr.1541.6 = 0x3a000707; # SCRATCH_SCR_RSV83_SCR_0
scr.1542.6 = 0x39000606; # SCRATCH_SCR_RSV84_SCR_0
scr.1543.6 = 0x39000606; # SCRATCH_SCR_RSV85_SCR_0
scr.1544.6 = 0x38000101; # SCRATCH_SCR_RSV86_SCR_0
scr.1545.6 = 0x38000809; # SCRATCH_SCR_RSV87_SCR_0
scr.1546.6 = 0x38000909; # SCRATCH_SCR_RSV88_SCR_0
scr.1547.6 = 0x38000b0b; # SCRATCH_SCR_RSV89_SCR_0 ***** tsechdcp_test failed, need NVG1 R/W access
scr.1548.6 = 0x38000909; # SCRATCH_SCR_RSV90_SCR_0
scr.1549.6 = 0x39000606; # SCRATCH_SCR_RSV91_SCR_0
scr.1550.6 = 0x39000606; # SCRATCH_SCR_RSV92_SCR_0
scr.1551.6 = 0x39000606; # SCRATCH_SCR_RSV93_SCR_0
scr.1552.6 = 0x39000606; # SCRATCH_SCR_RSV94_SCR_0
scr.1553.6 = 0x39000606; # SCRATCH_SCR_RSV95_SCR_0
scr.1554.6 = 0x39000606; # SCRATCH_SCR_RSV96_SCR_0
scr.1555.6 = 0x38000101; # SCRATCH_SCR_RSV97_SCR_0
scr.1556.6 = 0x3a002424; # SCRATCH_SCR_RSV98_SCR_0
scr.1557.6 = 0x38000101; # SCRATCH_SCR_RSV99_SCR_0
scr.1558.6 = 0x39000202; # SCRATCH_SCR_SCRATCH0_SCR_0
scr.1559.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH16_SCR_0
scr.1560.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH17_SCR_0
scr.1561.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH18_SCR_0
scr.1562.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH19_SCR_0
scr.1563.6 = 0x39000202; # SCRATCH_SCR_SCRATCH1_SCR_0
scr.1564.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH20_SCR_0
scr.1565.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH21_SCR_0
scr.1566.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH22_SCR_0
scr.1567.6 = 0x3a000404; # SCRATCH_SCR_SCRATCH23_SCR_0
scr.1568.6 = 0x39000202; # SCRATCH_SCR_SCRATCH_BONDOUT_MIRROR_SCR_0
scr.1569.6 = 0x39000202; # SCRATCH_SCR_SCRATCH_ECO_SCR_0
scr.1570.4 = 0x3a000404; # SOC_THERM_SCR_SCR_PRIVATE_0
scr.1571.4 = 0x3a004444; # SOC_THERM_SCR_SCR_SHARED_0
scr.1572.4 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_0_REG_0
scr.1573.4 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_1_REG_0
scr.1574.4 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_2_REG_0
scr.1575.4 = 0x1800ffff; # HSP_ARB_SEM_SCR_AS_3_REG_0
scr.1576.4 = 0x1800ffff; # HSP_INT_SCR_SCR_C0_REG_0
scr.1577.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_0_REG_0
scr.1578.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_1_REG_0
scr.1579.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_2_REG_0
scr.1580.4 = 0x3a000406; # HSP_DBELL_SCR_DB_3_REG_0
scr.1581.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_4_REG_0
scr.1582.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_5_REG_0
scr.1583.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_6_REG_0
scr.1584.4 = 0x1800ffff; # HSP_DBELL_SCR_DB_7_REG_0
scr.1585.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1586.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1587.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1588.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1589.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1590.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1591.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1592.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1593.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1594.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1595.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1596.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1597.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1598.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1599.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1600.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1601.4 = 0x39000202; # HSP_INT_SCR_SCR_C0_REG_0
scr.1602.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_0_REG_0
scr.1603.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_1_REG_0
scr.1604.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_2_REG_0
scr.1605.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_3_REG_0
scr.1606.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_4_REG_0
scr.1607.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_5_REG_0
scr.1608.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_6_REG_0
scr.1609.4 = 0x1800ffff; # HSP_SHRD_MBOX_SCR_SM_7_REG_0
scr.1610.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_0_REG_0
scr.1611.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_1_REG_0
scr.1612.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_2_REG_0
scr.1613.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_3_REG_0
scr.1614.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_4_REG_0
scr.1615.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_5_REG_0
scr.1616.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_6_REG_0
scr.1617.4 = 0x1800ffff; # HSP_SHRD_SEM_SCR_SS_7_REG_0
scr.1618.4 = 0x39000202; # TKE_TOP_SCR_TKESCR_0
scr.1619.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR0_0
scr.1620.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR1_0
scr.1621.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR2_0
scr.1622.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR3_0
scr.1623.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR4_0
scr.1624.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR5_0
scr.1625.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR6_0
scr.1626.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR7_0
scr.1627.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR8_0
scr.1628.4 = 0x39000202; # TKE_TOP_SCR_TMRSCR9_0
scr.1629.4 = 0x39000202; # TKE_TOP_SCR_WDTSCR0_0
scr.1630.4 = 0x39000202; # TKE_TOP_SCR_WDTSCR1_0
scr.1631.4 = 0x39000202; # TKE_TOP_SCR_WDTSCR2_0
scr.1632.4 = 0x3d0020ff; # TSA_NODE0_SCR_EC_SCR_0
scr.1633.4 = 0x3d0020ff; # TSA_NODE10_SCR_EC_SCR_0
scr.1634.5 = 0x3d0020ff; # TSA_NODE11_SCR_EC_SCR_0
scr.1635.4 = 0x3d0020ff; # TSA_NODE12_SCR_EC_SCR_0
scr.1636.4 = 0x3d0020ff; # TSA_NODE13_SCR_EC_SCR_0
scr.1637.4 = 0x3d0020ff; # TSA_NODE14_SCR_EC_SCR_0
scr.1638.4 = 0x3d0020ff; # TSA_NODE15_SCR_EC_SCR_0
scr.1639.4 = 0x3d0020ff; # TSA_NODE16_SCR_EC_SCR_0
scr.1640.4 = 0x3d0020ff; # TSA_NODE17_SCR_EC_SCR_0
scr.1641.4 = 0x3d0020ff; # TSA_NODE18_SCR_EC_SCR_0
scr.1642.4 = 0x3d0020ff; # TSA_NODE19_SCR_EC_SCR_0
scr.1643.4 = 0x3d0020ff; # TSA_NODE1_SCR_EC_SCR_0
scr.1644.4 = 0x3d0020ff; # TSA_NODE20_SCR_EC_SCR_0
scr.1645.4 = 0x3d0020ff; # TSA_NODE21_SCR_EC_SCR_0
scr.1646.4 = 0x3d0020ff; # TSA_NODE22_SCR_EC_SCR_0
scr.1647.4 = 0x3d0020ff; # TSA_NODE23_SCR_EC_SCR_0
scr.1648.5 = 0x3d0020ff; # TSA_NODE24_SCR_EC_SCR_0
scr.1649.5 = 0x3d0020ff; # TSA_NODE25_SCR_EC_SCR_0
scr.1650.5 = 0x3d0020ff; # TSA_NODE26_SCR_EC_SCR_0
scr.1651.5 = 0x3d0020ff; # TSA_NODE27_SCR_EC_SCR_0
scr.1652.4 = 0x3d0020ff; # TSA_NODE28_SCR_EC_SCR_0
scr.1653.4 = 0x3d0020ff; # TSA_NODE29_SCR_EC_SCR_0
scr.1654.4 = 0x3d0020ff; # TSA_NODE2_SCR_EC_SCR_0
scr.1655.4 = 0x3d0020ff; # TSA_NODE30_SCR_EC_SCR_0
scr.1656.4 = 0x3d0020ff; # TSA_NODE31_SCR_EC_SCR_0
scr.1657.4 = 0x3d0020ff; # TSA_NODE32_SCR_EC_SCR_0
scr.1658.4 = 0x3d0020ff; # TSA_NODE33_SCR_EC_SCR_0
scr.1659.4 = 0x3d0020ff; # TSA_NODE34_SCR_EC_SCR_0
scr.1660.5 = 0x3d0020ff; # TSA_NODE35_SCR_EC_SCR_0
scr.1661.4 = 0x3d0020ff; # TSA_NODE36_SCR_EC_SCR_0
scr.1662.4 = 0x3d0020ff; # TSA_NODE37_SCR_EC_SCR_0
scr.1663.5 = 0x3d0020ff; # TSA_NODE38_SCR_EC_SCR_0
scr.1664.5 = 0x3d0020ff; # TSA_NODE39_SCR_EC_SCR_0
scr.1665.4 = 0x3d0020ff; # TSA_NODE3_SCR_EC_SCR_0
scr.1666.5 = 0x3d0020ff; # TSA_NODE40_SCR_EC_SCR_0
scr.1667.5 = 0x3d0020ff; # TSA_NODE41_SCR_EC_SCR_0
scr.1668.4 = 0x3d0020ff; # TSA_NODE42_SCR_EC_SCR_0
scr.1669.4 = 0x3d0020ff; # TSA_NODE43_SCR_EC_SCR_0
scr.1670.4 = 0x3d0020ff; # TSA_NODE44_SCR_EC_SCR_0
scr.1671.4 = 0x3d0020ff; # TSA_NODE45_SCR_EC_SCR_0
scr.1672.4 = 0x3d0020ff; # TSA_NODE46_SCR_EC_SCR_0
scr.1673.4 = 0x3d0020ff; # TSA_NODE47_SCR_EC_SCR_0
scr.1674.4 = 0x3d0020ff; # TSA_NODE48_SCR_EC_SCR_0
scr.1675.5 = 0x3d0020ff; # TSA_NODE49_SCR_EC_SCR_0
scr.1676.4 = 0x3d0020ff; # TSA_NODE4_SCR_EC_SCR_0
scr.1677.4 = 0x3d0020ff; # TSA_NODE50_SCR_EC_SCR_0
scr.1678.4 = 0x3d0020ff; # TSA_NODE51_SCR_EC_SCR_0
scr.1679.5 = 0x3d0020ff; # TSA_NODE52_SCR_EC_SCR_0
scr.1680.5 = 0x3d0020ff; # TSA_NODE53_SCR_EC_SCR_0
scr.1681.5 = 0x3d0020ff; # TSA_NODE54_SCR_EC_SCR_0
scr.1682.5 = 0x3d0020ff; # TSA_NODE55_SCR_EC_SCR_0
scr.1683.4 = 0x3d0020ff; # TSA_NODE5_SCR_EC_SCR_0
scr.1684.4 = 0x3d0020ff; # TSA_NODE6_SCR_EC_SCR_0
scr.1685.4 = 0x3d0020ff; # TSA_NODE7_SCR_EC_SCR_0
scr.1686.4 = 0x3d0020ff; # TSA_NODE8_SCR_EC_SCR_0
scr.1687.4 = 0x3d0020ff; # TSA_NODE9_SCR_EC_SCR_0
scr.1688.4 = 0x18000707; # USEC_CNTR_SCR_USECSCR_0
scr.1689.4 = 0x18008181; # TSC_SCR_TSCSCR_0
scr.1690.6 = 0x1c001717; # WAKE_SCR_COAL_SCR_0
scr.1691.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_0
scr.1692.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_1
scr.1693.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_10
scr.1694.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_11
scr.1695.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_12
scr.1696.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_13
scr.1697.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_14
scr.1698.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_15
scr.1699.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_16
scr.1700.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_17
scr.1701.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_18
scr.1702.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_19
scr.1703.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_2
scr.1704.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_20
scr.1705.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_21
scr.1706.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_22
scr.1707.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_23
scr.1708.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_24
scr.1709.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_25
scr.1710.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_26
scr.1711.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_27
scr.1712.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_28
scr.1713.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_29
scr.1714.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_3
scr.1715.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_30
scr.1716.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_31
scr.1717.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_32
scr.1718.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_33
scr.1719.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_34
scr.1720.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_35
scr.1721.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_36
scr.1722.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_37
scr.1723.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_38
scr.1724.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_39
scr.1725.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_4
scr.1726.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_40
scr.1727.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_41
scr.1728.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_42
scr.1729.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_43
scr.1730.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_44
scr.1731.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_45
scr.1732.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_46
scr.1733.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_47
scr.1734.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_48
scr.1735.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_49
scr.1736.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_5
scr.1737.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_50
scr.1738.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_51
scr.1739.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_52
scr.1740.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_53
scr.1741.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_54
scr.1742.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_55
scr.1743.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_56
scr.1744.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_57
scr.1745.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_58
scr.1746.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_59
scr.1747.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_6
scr.1748.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_60
scr.1749.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_61
scr.1750.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_62
scr.1751.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_63
scr.1752.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_64
scr.1753.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_65
scr.1754.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_66
scr.1755.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_67
scr.1756.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_68
scr.1757.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_69
scr.1758.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_7
scr.1759.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_70
scr.1760.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_71
scr.1761.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_72
scr.1762.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_73
scr.1763.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_74
scr.1764.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_75
scr.1765.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_76
scr.1766.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_77
scr.1767.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_78
scr.1768.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_79
scr.1769.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_8
scr.1770.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_80
scr.1771.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_81
scr.1772.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_82
scr.1773.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_83
scr.1774.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_84
scr.1775.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_85
scr.1776.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_86
scr.1777.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_87
scr.1778.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_88
scr.1779.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_89
scr.1780.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_9
scr.1781.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_90
scr.1782.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_91
scr.1783.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_92
scr.1784.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_93
scr.1785.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_94
scr.1786.6 = 0x1c001717; # WAKE_SCR_EVENT_CNTRL_SCR_95
scr.1787.6 = 0x1c001717; # WAKE_SCR_GLB_CNTRL_SCR_0
scr.1788.6 = 0x1c001717; # WAKE_SCR_HSP_MASK_SCR_0
scr.1789.6 = 0x1c001717; # WAKE_SCR_SPE_AUTO_MASK_SCR_0
scr.1790.6 = 0x1c001717; # WAKE_SCR_SW_CNTRL_SCR_0
scr.1791.6 = 0x1c001717; # WAKE_SCR_TIER0_ROUTING_SCR_0
scr.1792.6 = 0x1c001717; # WAKE_SCR_TIER1_ROUTING_SCR_0
scr.1793.6 = 0x1c001717; # WAKE_SCR_TIER2_ROUTING_SCR_0
scr.1794.6 = 0x1c001717; # WAKE_SCR_TIER_INT_CTRL_SCR_0
scr.1795.6 = 0x1c001717; # WAKE_SCR_TSC_CNTRL_SCR_0
# BLF Section
scr.1796.4 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_CENTRAL_BLF_CONTROL_REGISTER_0
scr.1797.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_20_CAR_BLF_CONTROL_REGISTER_0
scr.1798.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_22_CAR_BLF_CONTROL_REGISTER_0
scr.1799.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_2_CAR_BLF_CONTROL_REGISTER_0
scr.1800.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_8_CAR_BLF_CONTROL_REGISTER_0
scr.1801.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_9_CAR_BLF_CONTROL_REGISTER_0
scr.1802.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_5_CAR_BLF_CONTROL_REGISTER_0
scr.1803.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_6_CAR_BLF_CONTROL_REGISTER_0
scr.1804.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_10_BLF_CONTROL_REGISTER_0
scr.1805.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_11_BLF_CONTROL_REGISTER_0
scr.1806.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_9_BLF_CONTROL_REGISTER_0
scr.1807.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EQOS_CAR_BLF_CONTROL_REGISTER_0
scr.1808.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EQOS_RX_CAR_BLF_CONTROL_REGISTER_0
scr.1809.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_13_CAR_BLF_CONTROL_REGISTER_0
scr.1810.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_21_CAR_BLF_CONTROL_REGISTER_0
scr.1811.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_22_CAR_BLF_CONTROL_REGISTER_0
scr.1812.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_36_CAR_BLF_CONTROL_REGISTER_0
scr.1813.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_37_CAR_BLF_CONTROL_REGISTER_0
scr.1814.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_4_CAR_BLF_CONTROL_REGISTER_0
scr.1815.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_8_CAR_BLF_CONTROL_REGISTER_0
scr.1816.4 = 0x38009292; # CBB_CENTRAL_NOC_ETHER_QOS_BLF_CONTROL_REGISTER_0
scr.1817.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C1_BLF_CONTROL_REGISTER_0
scr.1818.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C1_CAR_BLF_CONTROL_REGISTER_0
scr.1819.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ISP_CAR_BLF_CONTROL_REGISTER_0
scr.1820.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDEC1_CAR_BLF_CONTROL_REGISTER_0
scr.1821.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDEC_CAR_BLF_CONTROL_REGISTER_0
scr.1822.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVENC1_CAR_BLF_CONTROL_REGISTER_0
scr.1823.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVENC_CAR_BLF_CONTROL_REGISTER_0
scr.1824.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLREFE_CAR_BLF_CONTROL_REGISTER_0
scr.1825.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM5_BLF_CONTROL_REGISTER_0
scr.1826.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM5_CAR_BLF_CONTROL_REGISTER_0
scr.1827.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM6_BLF_CONTROL_REGISTER_0
scr.1828.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM6_CAR_BLF_CONTROL_REGISTER_0
scr.1829.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM7_BLF_CONTROL_REGISTER_0
scr.1830.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM7_CAR_BLF_CONTROL_REGISTER_0
scr.1831.4 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI0_BLF_CONTROL_REGISTER_0
scr.1832.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_QSPI0_CAR_BLF_CONTROL_REGISTER_0
scr.1833.4 = 0x3a000606; # CBB_CENTRAL_NOC_SDMMC4_BLF_CONTROL_REGISTER_0
scr.1834.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC4_CAR_BLF_CONTROL_REGISTER_0
scr.1835.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_29_BLF_CONTROL_REGISTER_0
scr.1836.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_3_BLF_CONTROL_REGISTER_0
scr.1837.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_30_BLF_CONTROL_REGISTER_0
scr.1838.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_31_BLF_CONTROL_REGISTER_0
scr.1839.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_4_BLF_CONTROL_REGISTER_0
scr.1840.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_43_BLF_CONTROL_REGISTER_0
scr.1841.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_44_BLF_CONTROL_REGISTER_0
scr.1842.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_45_BLF_CONTROL_REGISTER_0
scr.1843.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_5_BLF_CONTROL_REGISTER_0
scr.1844.4 = 0x1a000606; # CBB_CENTRAL_NOC_UART_D_BLF_CONTROL_REGISTER_0
scr.1845.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTD_CAR_BLF_CONTROL_REGISTER_0
scr.1846.4 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_5_BLF_CONTROL_REGISTER_0
scr.1847.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_12_BLF_CONTROL_REGISTER_0
scr.1848.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_13_BLF_CONTROL_REGISTER_0
scr.1849.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCB_CAR_BLF_CONTROL_REGISTER_0
scr.1850.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_33_CAR_BLF_CONTROL_REGISTER_0
scr.1851.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL4_BLF_CONTROL_REGISTER_0
scr.1852.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL4_CAR_BLF_CONTROL_REGISTER_0
scr.1853.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL5_BLF_CONTROL_REGISTER_0
scr.1854.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL5_CAR_BLF_CONTROL_REGISTER_0
scr.1855.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A10_BLF_CONTROL_REGISTER_0
scr.1856.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A11_BLF_CONTROL_REGISTER_0
scr.1857.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A21_BLF_CONTROL_REGISTER_0
scr.1858.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A22_BLF_CONTROL_REGISTER_0
scr.1859.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A4_BLF_CONTROL_REGISTER_0
scr.1860.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A6_BLF_CONTROL_REGISTER_0
scr.1861.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A8_BLF_CONTROL_REGISTER_0
scr.1862.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC4_CAR_BLF_CONTROL_REGISTER_0
scr.1863.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSB_CAR_BLF_CONTROL_REGISTER_0
scr.1864.4 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI1_BLF_CONTROL_REGISTER_0
scr.1865.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_QSPI1_CAR_BLF_CONTROL_REGISTER_0
scr.1866.4 = 0x38000303; # CBB_CENTRAL_NOC_SDMMC1_BLF_CONTROL_REGISTER_0
scr.1867.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC1_CAR_BLF_CONTROL_REGISTER_0
scr.1868.4 = 0x39000202; # CBB_CENTRAL_NOC_SDMMC3_BLF_CONTROL_REGISTER_0
scr.1869.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC3_CAR_BLF_CONTROL_REGISTER_0
scr.1870.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_TPIU_PAD_CAR_BLF_CONTROL_REGISTER_0
scr.1871.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_22_BLF_CONTROL_REGISTER_0
scr.1872.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_6_BLF_CONTROL_REGISTER_0
scr.1873.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UFS_CAR_BLF_CONTROL_REGISTER_0
scr.1874.4 = 0x1a000606; # CBB_CENTRAL_NOC_UFSHC_0_BLF_CONTROL_REGISTER_0
scr.1875.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_SENSOR2_CAR_BLF_CONTROL_REGISTER_0
scr.1876.4 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_6_BLF_CONTROL_REGISTER_0
scr.1877.4 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_AXI2APB_BLF_CONTROL_REGISTER_0
scr.1878.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_13_CAR_BLF_CONTROL_REGISTER_0
scr.1879.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_6_CAR_BLF_CONTROL_REGISTER_0
scr.1880.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_4_CAR_BLF_CONTROL_REGISTER_0
scr.1881.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_2_BLF_CONTROL_REGISTER_0
scr.1882.4 = 0x3d0030ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_8_BLF_CONTROL_REGISTER_0
scr.1883.4 = 0x1800ffff; # CBB_CENTRAL_NOC_CEC_BLF_CONTROL_REGISTER_0
scr.1884.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_19_CAR_BLF_CONTROL_REGISTER_0
scr.1885.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_20_CAR_BLF_CONTROL_REGISTER_0
scr.1886.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_26_CAR_BLF_CONTROL_REGISTER_0
scr.1887.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_27_CAR_BLF_CONTROL_REGISTER_0
scr.1888.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_28_CAR_BLF_CONTROL_REGISTER_0
scr.1889.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_29_CAR_BLF_CONTROL_REGISTER_0
scr.1890.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_30_CAR_BLF_CONTROL_REGISTER_0
scr.1891.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_31_CAR_BLF_CONTROL_REGISTER_0
scr.1892.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_7_CAR_BLF_CONTROL_REGISTER_0
scr.1893.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH1_CAR_BLF_CONTROL_REGISTER_0
scr.1894.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH2_CAR_BLF_CONTROL_REGISTER_0
scr.1895.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EXTPERIPH3_CAR_BLF_CONTROL_REGISTER_0
scr.1896.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL1_BLF_CONTROL_REGISTER_0
scr.1897.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL1_CAR_BLF_CONTROL_REGISTER_0
scr.1898.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL2_BLF_CONTROL_REGISTER_0
scr.1899.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL2_CAR_BLF_CONTROL_REGISTER_0
scr.1900.4 = 0x3f008282; # CBB_CENTRAL_NOC_HDA_BLF_CONTROL_REGISTER_0
scr.1901.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_HDA2CODEC_2X_CAR_BLF_CONTROL_REGISTER_0
scr.1902.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_HDA_CAR_BLF_CONTROL_REGISTER_0
scr.1903.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C12_CAR_BLF_CONTROL_REGISTER_0
scr.1904.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C13_CAR_BLF_CONTROL_REGISTER_0
scr.1905.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C14_CAR_BLF_CONTROL_REGISTER_0
scr.1906.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C3_BLF_CONTROL_REGISTER_0
scr.1907.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C3_CAR_BLF_CONTROL_REGISTER_0
scr.1908.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C4_BLF_CONTROL_REGISTER_0
scr.1909.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C4_CAR_BLF_CONTROL_REGISTER_0
scr.1910.4 = 0x3a000404; # CBB_CENTRAL_NOC_I2C5_BLF_CONTROL_REGISTER_0
scr.1911.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C5_CAR_BLF_CONTROL_REGISTER_0
scr.1912.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C6_BLF_CONTROL_REGISTER_0
scr.1913.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C6_CAR_BLF_CONTROL_REGISTER_0
scr.1914.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C7_BLF_CONTROL_REGISTER_0
scr.1915.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C7_CAR_BLF_CONTROL_REGISTER_0
scr.1916.4 = 0x1800ffff; # CBB_CENTRAL_NOC_I2C9_BLF_CONTROL_REGISTER_0
scr.1917.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C9_CAR_BLF_CONTROL_REGISTER_0
scr.1918.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_MAUD_CAR_BLF_CONTROL_REGISTER_0
scr.1919.4 = 0x1800ffff; # CBB_CENTRAL_NOC_MIPI_CAL_BLF_CONTROL_REGISTER_0
scr.1920.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVCSI_CAR_BLF_CONTROL_REGISTER_0
scr.1921.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY0_CAR_BLF_CONTROL_REGISTER_0
scr.1922.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY1_CAR_BLF_CONTROL_REGISTER_0
scr.1923.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY2_CAR_BLF_CONTROL_REGISTER_0
scr.1924.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVDISPLAY3_CAR_BLF_CONTROL_REGISTER_0
scr.1925.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_OSC_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.1926.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A0_BLF_CONTROL_REGISTER_0
scr.1927.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A13_BLF_CONTROL_REGISTER_0
scr.1928.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A16_BLF_CONTROL_REGISTER_0
scr.1929.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A2_BLF_CONTROL_REGISTER_0
scr.1930.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A5_BLF_CONTROL_REGISTER_0
scr.1931.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD2_CAR_BLF_CONTROL_REGISTER_0
scr.1932.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD3_CAR_BLF_CONTROL_REGISTER_0
scr.1933.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD4_CAR_BLF_CONTROL_REGISTER_0
scr.1934.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLD_CAR_BLF_CONTROL_REGISTER_0
scr.1935.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLDISPHUB_CAR_BLF_CONTROL_REGISTER_0
scr.1936.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLDP_CAR_BLF_CONTROL_REGISTER_0
scr.1937.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLNVCSI_CAR_BLF_CONTROL_REGISTER_0
scr.1938.4 = 0x19000202; # CBB_CENTRAL_NOC_PWM1_BLF_CONTROL_REGISTER_0
scr.1939.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM1_CAR_BLF_CONTROL_REGISTER_0
scr.1940.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM2_BLF_CONTROL_REGISTER_0
scr.1941.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM2_CAR_BLF_CONTROL_REGISTER_0
scr.1942.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM3_BLF_CONTROL_REGISTER_0
scr.1943.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM3_CAR_BLF_CONTROL_REGISTER_0
scr.1944.4 = 0x3a000404; # CBB_CENTRAL_NOC_PWM8_BLF_CONTROL_REGISTER_0
scr.1945.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PWM8_CAR_BLF_CONTROL_REGISTER_0
scr.1946.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SLVSEC_CORE_CAR_BLF_CONTROL_REGISTER_0
scr.1947.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR0_CAR_BLF_CONTROL_REGISTER_0
scr.1948.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR1_CAR_BLF_CONTROL_REGISTER_0
scr.1949.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR2_CAR_BLF_CONTROL_REGISTER_0
scr.1950.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SOR3_CAR_BLF_CONTROL_REGISTER_0
scr.1951.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SPI1_BLF_CONTROL_REGISTER_0
scr.1952.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPI1_CAR_BLF_CONTROL_REGISTER_0
scr.1953.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SPI3_BLF_CONTROL_REGISTER_0
scr.1954.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPI3_CAR_BLF_CONTROL_REGISTER_0
scr.1955.4 = 0x3a000404; # CBB_CENTRAL_NOC_TACH_0_BLF_CONTROL_REGISTER_0
scr.1956.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_TACH_CAR_BLF_CONTROL_REGISTER_0
scr.1957.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_14_BLF_CONTROL_REGISTER_0
scr.1958.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_15_BLF_CONTROL_REGISTER_0
scr.1959.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_16_BLF_CONTROL_REGISTER_0
scr.1960.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_17_BLF_CONTROL_REGISTER_0
scr.1961.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_18_BLF_CONTROL_REGISTER_0
scr.1962.4 = 0x1a000606; # CBB_CENTRAL_NOC_UART_A_BLF_CONTROL_REGISTER_0
scr.1963.4 = 0x1a000606; # CBB_CENTRAL_NOC_UART_B_BLF_CONTROL_REGISTER_0
scr.1964.4 = 0x18008282; # CBB_CENTRAL_NOC_UART_E_BLF_CONTROL_REGISTER_0
scr.1965.4 = 0x1a000606; # CBB_CENTRAL_NOC_UART_F_BLF_CONTROL_REGISTER_0
scr.1966.4 = 0x1a000606; # CBB_CENTRAL_NOC_UART_H_BLF_CONTROL_REGISTER_0
scr.1967.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTA_CAR_BLF_CONTROL_REGISTER_0
scr.1968.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTB_CAR_BLF_CONTROL_REGISTER_0
scr.1969.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTE_CAR_BLF_CONTROL_REGISTER_0
scr.1970.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTF_CAR_BLF_CONTROL_REGISTER_0
scr.1971.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UARTH_CAR_BLF_CONTROL_REGISTER_0
scr.1972.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_CAR_BLF_CONTROL_REGISTER_0
scr.1973.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_VI_SENSOR_CAR_BLF_CONTROL_REGISTER_0
scr.1974.4 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_4_BLF_CONTROL_REGISTER_0
scr.1975.4 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_AON_BLF_CONTROL_REGISTER_0
scr.1976.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C0_BLF_CONTROL_REGISTER_0
scr.1977.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C1_BLF_CONTROL_REGISTER_0
scr.1978.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C2_BLF_CONTROL_REGISTER_0
scr.1979.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C3_BLF_CONTROL_REGISTER_0
scr.1980.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C4_BLF_CONTROL_REGISTER_0
scr.1981.4 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_PCIE_BLF_CONTROL_REGISTER_0
scr.1982.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADC_CV_CAR_BLF_CONTROL_REGISTER_0
scr.1983.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADSP_CAR_BLF_CONTROL_REGISTER_0
scr.1984.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AHUB_CAR_BLF_CONTROL_REGISTER_0
scr.1985.4 = 0x38000303; # CBB_CENTRAL_NOC_APE_BLF_CONTROL_REGISTER_0
scr.1986.4 = 0x1800ffff; # CBB_CENTRAL_NOC_APE_CAR_BLF_CONTROL_REGISTER_0
scr.1987.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_10_CAR_BLF_CONTROL_REGISTER_0
scr.1988.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_15_CAR_BLF_CONTROL_REGISTER_0
scr.1989.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_16_CAR_BLF_CONTROL_REGISTER_0
scr.1990.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_17_CAR_BLF_CONTROL_REGISTER_0
scr.1991.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_18_CAR_BLF_CONTROL_REGISTER_0
scr.1992.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_21_CAR_BLF_CONTROL_REGISTER_0
scr.1993.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_0_BLF_CONTROL_REGISTER_0
scr.1994.4 = 0x1800ffff; # CBB_CENTRAL_NOC_CV0_BLF_CONTROL_REGISTER_0
scr.1995.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_CV_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.1996.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_CVNAS_CAR_BLF_CONTROL_REGISTER_0
scr.1997.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DLA0_CAR_BLF_CONTROL_REGISTER_0
scr.1998.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DLA1_CAR_BLF_CONTROL_REGISTER_0
scr.1999.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC1_CAR_BLF_CONTROL_REGISTER_0
scr.2000.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC2_CAR_BLF_CONTROL_REGISTER_0
scr.2001.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC3_CAR_BLF_CONTROL_REGISTER_0
scr.2002.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DMIC4_CAR_BLF_CONTROL_REGISTER_0
scr.2003.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DSPK1_CAR_BLF_CONTROL_REGISTER_0
scr.2004.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DSPK2_CAR_BLF_CONTROL_REGISTER_0
scr.2005.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_14_CAR_BLF_CONTROL_REGISTER_0
scr.2006.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_15_CAR_BLF_CONTROL_REGISTER_0
scr.2007.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_16_CAR_BLF_CONTROL_REGISTER_0
scr.2008.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_17_CAR_BLF_CONTROL_REGISTER_0
scr.2009.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_18_CAR_BLF_CONTROL_REGISTER_0
scr.2010.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S1_CAR_BLF_CONTROL_REGISTER_0
scr.2011.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S2_CAR_BLF_CONTROL_REGISTER_0
scr.2012.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S3_CAR_BLF_CONTROL_REGISTER_0
scr.2013.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S4_CAR_BLF_CONTROL_REGISTER_0
scr.2014.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S5_CAR_BLF_CONTROL_REGISTER_0
scr.2015.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2S6_CAR_BLF_CONTROL_REGISTER_0
scr.2016.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVHS_SOC_CAR_BLF_CONTROL_REGISTER_0
scr.2017.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLA1_CAR_BLF_CONTROL_REGISTER_0
scr.2018.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLA_CAR_BLF_CONTROL_REGISTER_0
scr.2019.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV2_CAR_BLF_CONTROL_REGISTER_0
scr.2020.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV3_CAR_BLF_CONTROL_REGISTER_0
scr.2021.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLCV_CAR_BLF_CONTROL_REGISTER_0
scr.2022.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PVA0_CAR_BLF_CONTROL_REGISTER_0
scr.2023.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PVA1_CAR_BLF_CONTROL_REGISTER_0
scr.2024.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SPDIF_CAR_BLF_CONTROL_REGISTER_0
scr.2025.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_10_BLF_CONTROL_REGISTER_0
scr.2026.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_12_BLF_CONTROL_REGISTER_0
scr.2027.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_13_BLF_CONTROL_REGISTER_0
scr.2028.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_23_BLF_CONTROL_REGISTER_0
scr.2029.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_24_BLF_CONTROL_REGISTER_0
scr.2030.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_25_BLF_CONTROL_REGISTER_0
scr.2031.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_26_BLF_CONTROL_REGISTER_0
scr.2032.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_27_BLF_CONTROL_REGISTER_0
scr.2033.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_34_BLF_CONTROL_REGISTER_0
scr.2034.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_36_BLF_CONTROL_REGISTER_0
scr.2035.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_37_BLF_CONTROL_REGISTER_0
scr.2036.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_38_BLF_CONTROL_REGISTER_0
scr.2037.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_39_BLF_CONTROL_REGISTER_0
scr.2038.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_40_BLF_CONTROL_REGISTER_0
scr.2039.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_41_BLF_CONTROL_REGISTER_0
scr.2040.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_48_BLF_CONTROL_REGISTER_0
scr.2041.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_50_BLF_CONTROL_REGISTER_0
scr.2042.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_51_BLF_CONTROL_REGISTER_0
scr.2043.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_52_BLF_CONTROL_REGISTER_0
scr.2044.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_53_BLF_CONTROL_REGISTER_0
scr.2045.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_54_BLF_CONTROL_REGISTER_0
scr.2046.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_55_BLF_CONTROL_REGISTER_0
scr.2047.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_VIC_CAR_BLF_CONTROL_REGISTER_0
scr.2048.4 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_1_BLF_CONTROL_REGISTER_0
scr.2049.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_4_CAR_BLF_CONTROL_REGISTER_0
scr.2050.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_5_CAR_BLF_CONTROL_REGISTER_0
scr.2051.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_7_CAR_BLF_CONTROL_REGISTER_0
scr.2052.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_1_BLF_CONTROL_REGISTER_0
scr.2053.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_3_BLF_CONTROL_REGISTER_0
scr.2054.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_4_BLF_CONTROL_REGISTER_0
scr.2055.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_5_BLF_CONTROL_REGISTER_0
scr.2056.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_6_BLF_CONTROL_REGISTER_0
scr.2057.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_7_BLF_CONTROL_REGISTER_0
scr.2058.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ENTROPY_CAR_BLF_CONTROL_REGISTER_0
scr.2059.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_10_CAR_BLF_CONTROL_REGISTER_0
scr.2060.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_11_CAR_BLF_CONTROL_REGISTER_0
scr.2061.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_12_CAR_BLF_CONTROL_REGISTER_0
scr.2062.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_24_CAR_BLF_CONTROL_REGISTER_0
scr.2063.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_38_CAR_BLF_CONTROL_REGISTER_0
scr.2064.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_39_CAR_BLF_CONTROL_REGISTER_0
scr.2065.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_40_CAR_BLF_CONTROL_REGISTER_0
scr.2066.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL0_BLF_CONTROL_REGISTER_0
scr.2067.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL0_CAR_BLF_CONTROL_REGISTER_0
scr.2068.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPIO_CTL3_BLF_CONTROL_REGISTER_0
scr.2069.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_GPIO_CTL3_CAR_BLF_CONTROL_REGISTER_0
scr.2070.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_HSIO_UPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2071.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_MPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2072.4 = 0x1a000606; # CBB_CENTRAL_NOC_MPHY_L0_BLF_CONTROL_REGISTER_0
scr.2073.4 = 0x1a000606; # CBB_CENTRAL_NOC_MPHY_L1_BLF_CONTROL_REGISTER_0
scr.2074.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVHS_UPHY_CAR_BLF_CONTROL_REGISTER_0
scr.2075.4 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_0_BLF_CONTROL_REGISTER_0
scr.2076.4 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_1_BLF_CONTROL_REGISTER_0
scr.2077.4 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_2_BLF_CONTROL_REGISTER_0
scr.2078.4 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_3_BLF_CONTROL_REGISTER_0
scr.2079.4 = 0x1a000606; # CBB_CENTRAL_NOC_NVHSUPHY_4_BLF_CONTROL_REGISTER_0
scr.2080.4 = 0x39000202; # CBB_CENTRAL_NOC_NVLINK_CFG_BLF_CONTROL_REGISTER_0
scr.2081.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVLINK_CORE_CAR_BLF_CONTROL_REGISTER_0
scr.2082.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A1_BLF_CONTROL_REGISTER_0
scr.2083.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A17_BLF_CONTROL_REGISTER_0
scr.2084.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A20_BLF_CONTROL_REGISTER_0
scr.2085.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A7_BLF_CONTROL_REGISTER_0
scr.2086.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C0_CTL_BLF_CONTROL_REGISTER_0
scr.2087.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C1_CTL_BLF_CONTROL_REGISTER_0
scr.2088.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C2_CTL_BLF_CONTROL_REGISTER_0
scr.2089.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C3_CTL_BLF_CONTROL_REGISTER_0
scr.2090.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C4_CTL_BLF_CONTROL_REGISTER_0
scr.2091.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C5_CTL_BLF_CONTROL_REGISTER_0
scr.2092.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX0_CAR_BLF_CONTROL_REGISTER_0
scr.2093.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX1_CAR_BLF_CONTROL_REGISTER_0
scr.2094.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PEX_SATA_USB_BYP_CAR_BLF_CONTROL_REGISTER_0
scr.2095.4 = 0x1a000606; # CBB_CENTRAL_NOC_PEXCLK0_BLF_CONTROL_REGISTER_0
scr.2096.4 = 0x1a000606; # CBB_CENTRAL_NOC_PEXCLK1_BLF_CONTROL_REGISTER_0
scr.2097.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_0_BLF_CONTROL_REGISTER_0
scr.2098.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_1_BLF_CONTROL_REGISTER_0
scr.2099.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_10_BLF_CONTROL_REGISTER_0
scr.2100.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_11_BLF_CONTROL_REGISTER_0
scr.2101.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_12_BLF_CONTROL_REGISTER_0
scr.2102.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_13_BLF_CONTROL_REGISTER_0
scr.2103.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_14_BLF_CONTROL_REGISTER_0
scr.2104.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_15_BLF_CONTROL_REGISTER_0
scr.2105.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_16_BLF_CONTROL_REGISTER_0
scr.2106.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_17_BLF_CONTROL_REGISTER_0
scr.2107.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_18_BLF_CONTROL_REGISTER_0
scr.2108.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_19_BLF_CONTROL_REGISTER_0
scr.2109.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_2_BLF_CONTROL_REGISTER_0
scr.2110.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_3_BLF_CONTROL_REGISTER_0
scr.2111.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_4_BLF_CONTROL_REGISTER_0
scr.2112.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_5_BLF_CONTROL_REGISTER_0
scr.2113.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_6_BLF_CONTROL_REGISTER_0
scr.2114.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_7_BLF_CONTROL_REGISTER_0
scr.2115.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_8_BLF_CONTROL_REGISTER_0
scr.2116.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_9_BLF_CONTROL_REGISTER_0
scr.2117.4 = 0x1a000606; # CBB_CENTRAL_NOC_PIPE2UPHY_XBAR_BLF_CONTROL_REGISTER_0
scr.2118.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLE_CAR_BLF_CONTROL_REGISTER_0
scr.2119.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLNVHS_CAR_BLF_CONTROL_REGISTER_0
scr.2120.4 = 0x39000202; # CBB_CENTRAL_NOC_SATA_BLF_CONTROL_REGISTER_0
scr.2121.4 = 0x39000202; # CBB_CENTRAL_NOC_SATA_AUX_BLF_CONTROL_REGISTER_0
scr.2122.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SATA_CAR_BLF_CONTROL_REGISTER_0
scr.2123.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SE0_BLF_CONTROL_REGISTER_0
scr.2124.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SE_CAR_BLF_CONTROL_REGISTER_0
scr.2125.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_1_BLF_CONTROL_REGISTER_0
scr.2126.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_11_BLF_CONTROL_REGISTER_0
scr.2127.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_2_BLF_CONTROL_REGISTER_0
scr.2128.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_20_BLF_CONTROL_REGISTER_0
scr.2129.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_21_BLF_CONTROL_REGISTER_0
scr.2130.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_33_BLF_CONTROL_REGISTER_0
scr.2131.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_35_BLF_CONTROL_REGISTER_0
scr.2132.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_47_BLF_CONTROL_REGISTER_0
scr.2133.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_49_BLF_CONTROL_REGISTER_0
scr.2134.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_9_BLF_CONTROL_REGISTER_0
scr.2135.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_TSEC_CAR_BLF_CONTROL_REGISTER_0
scr.2136.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_TSECB_CAR_BLF_CONTROL_REGISTER_0
scr.2137.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_0_BLF_CONTROL_REGISTER_0
scr.2138.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_1_BLF_CONTROL_REGISTER_0
scr.2139.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_2_BLF_CONTROL_REGISTER_0
scr.2140.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_3_BLF_CONTROL_REGISTER_0
scr.2141.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_4_BLF_CONTROL_REGISTER_0
scr.2142.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_5_BLF_CONTROL_REGISTER_0
scr.2143.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_6_BLF_CONTROL_REGISTER_0
scr.2144.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_7_BLF_CONTROL_REGISTER_0
scr.2145.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_8_BLF_CONTROL_REGISTER_0
scr.2146.4 = 0x1a000606; # CBB_CENTRAL_NOC_UPHY_9_BLF_CONTROL_REGISTER_0
scr.2147.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_USB2_HSIC_TRK_CAR_BLF_CONTROL_REGISTER_0
scr.2148.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UTMIP_CAR_BLF_CONTROL_REGISTER_0
scr.2149.4 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_AO_BLF_CONTROL_REGISTER_0
scr.2150.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_XUSB_CAR_BLF_CONTROL_REGISTER_0
scr.2151.4 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_DEV_BLF_CONTROL_REGISTER_0
scr.2152.4 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_HOST_BLF_CONTROL_REGISTER_0
scr.2153.4 = 0x1a000606; # CBB_CENTRAL_NOC_XUSB_PADCTL_BLF_CONTROL_REGISTER_0
scr.2154.4 = 0x38000303; # CBB_CENTRAL_NOC_DMAAPB_2_BLF_CONTROL_REGISTER_0
scr.2155.4 = 0x1a000606; # CBB_CENTRAL_NOC_PCIE_C5_BLF_CONTROL_REGISTER_0
scr.2156.4 = 0x38002323; # CBB_CENTRAL_NOC_AXIS_SATELLITE_GROUT_BLF_CONTROL_REGISTER_0
scr.2157.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPU_BLF_CONTROL_REGISTER_0
scr.2158.4 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX_BLF_CONTROL_REGISTER_0
scr.2159.4 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX1_BLF_CONTROL_REGISTER_0
scr.2160.4 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX2_BLF_CONTROL_REGISTER_0
scr.2161.4 = 0x1800ffff; # CBB_CENTRAL_NOC_DPAUX3_BLF_CONTROL_REGISTER_0
scr.2162.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_0_BLF_CONTROL_REGISTER_0
scr.2163.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_1_BLF_CONTROL_REGISTER_0
scr.2164.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_2_BLF_CONTROL_REGISTER_0
scr.2165.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_3_BLF_CONTROL_REGISTER_0
scr.2166.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_4_BLF_CONTROL_REGISTER_0
scr.2167.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_5_BLF_CONTROL_REGISTER_0
scr.2168.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_6_BLF_CONTROL_REGISTER_0
scr.2169.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_7_BLF_CONTROL_REGISTER_0
scr.2170.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON0_BLF_CONTROL_REGISTER_0
scr.2171.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON1_BLF_CONTROL_REGISTER_0
scr.2172.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON2_BLF_CONTROL_REGISTER_0
scr.2173.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON3_BLF_CONTROL_REGISTER_0
scr.2174.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON4_BLF_CONTROL_REGISTER_0
scr.2175.4 = 0x38000303; # CBB_CENTRAL_NOC_HOST1X_ACTMON5_BLF_CONTROL_REGISTER_0
scr.2176.4 = 0x3f008080; # CBB_CENTRAL_NOC_ISP_BLF_CONTROL_REGISTER_0
scr.2177.4 = 0x3f008080; # CBB_CENTRAL_NOC_ISP_THI_BLF_CONTROL_REGISTER_0
scr.2178.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVCSI_BLF_CONTROL_REGISTER_0
scr.2179.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDEC_BLF_CONTROL_REGISTER_0
scr.2180.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDEC1_BLF_CONTROL_REGISTER_0
scr.2181.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDISPLAY_BLF_CONTROL_REGISTER_0
scr.2182.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDLA0_BLF_CONTROL_REGISTER_0
scr.2183.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVDLA1_BLF_CONTROL_REGISTER_0
scr.2184.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVENC_BLF_CONTROL_REGISTER_0
scr.2185.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVENC1_BLF_CONTROL_REGISTER_0
scr.2186.4 = 0x1800ffff; # CBB_CENTRAL_NOC_NVJPG_BLF_CONTROL_REGISTER_0
scr.2187.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PVA0_CLUSTER_BLF_CONTROL_REGISTER_0
scr.2188.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PVA1_CLUSTER_BLF_CONTROL_REGISTER_0
scr.2189.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SE1_BLF_CONTROL_REGISTER_0
scr.2190.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SE2_BLF_CONTROL_REGISTER_0
scr.2191.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SE3_BLF_CONTROL_REGISTER_0
scr.2192.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SE4_BLF_CONTROL_REGISTER_0
scr.2193.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SLVSEC_BLF_CONTROL_REGISTER_0
scr.2194.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR_BLF_CONTROL_REGISTER_0
scr.2195.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR1_BLF_CONTROL_REGISTER_0
scr.2196.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR2_BLF_CONTROL_REGISTER_0
scr.2197.4 = 0x1800ffff; # CBB_CENTRAL_NOC_SOR3_BLF_CONTROL_REGISTER_0
scr.2198.4 = 0x1800ffff; # CBB_CENTRAL_NOC_TSEC_BLF_CONTROL_REGISTER_0
scr.2199.4 = 0x1800ffff; # CBB_CENTRAL_NOC_TSECB_BLF_CONTROL_REGISTER_0
scr.2200.4 = 0x1800ffff; # CBB_CENTRAL_NOC_VI_BLF_CONTROL_REGISTER_0
scr.2201.4 = 0x1800ffff; # CBB_CENTRAL_NOC_VI_THI_BLF_CONTROL_REGISTER_0
scr.2202.4 = 0x1800ffff; # CBB_CENTRAL_NOC_VIC_BLF_CONTROL_REGISTER_0
scr.2203.4 = 0x1800a7a7; # CBB_CENTRAL_NOC_HOST1X_BLF_CONTROL_REGISTER_0
scr.2204.6 = 0x3a0004ff; # CBB_CENTRAL_NOC_ADC_CAR_BLF_CONTROL_REGISTER_0
scr.2205.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_14_CAR_BLF_CONTROL_REGISTER_0
scr.2206.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AVFS_3_CAR_BLF_CONTROL_REGISTER_0
scr.2207.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_1_CAR_BLF_CONTROL_REGISTER_0
scr.2208.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_2_CAR_BLF_CONTROL_REGISTER_0
scr.2209.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI2APB_3_CAR_BLF_CONTROL_REGISTER_0
scr.2210.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI_CBB_CAR_BLF_CONTROL_REGISTER_0
scr.2211.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_AXI_CBB_CENTRAL_CAR_BLF_CONTROL_REGISTER_0
scr.2212.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_14_BLF_CONTROL_REGISTER_0
scr.2213.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_15_BLF_CONTROL_REGISTER_0
scr.2214.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_16_BLF_CONTROL_REGISTER_0
scr.2215.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_17_BLF_CONTROL_REGISTER_0
scr.2216.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_18_BLF_CONTROL_REGISTER_0
scr.2217.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_CBB_ERR_COLLATOR_19_BLF_CONTROL_REGISTER_0
scr.2218.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_CSITE_CAR_BLF_CONTROL_REGISTER_0
scr.2219.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DBGAPB_CAR_BLF_CONTROL_REGISTER_0
scr.2220.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_DVFS_CAR_BLF_CONTROL_REGISTER_0
scr.2221.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMC_CAR_BLF_CONTROL_REGISTER_0
scr.2222.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCC_CAR_BLF_CONTROL_REGISTER_0
scr.2223.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCD_CAR_BLF_CONTROL_REGISTER_0
scr.2224.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_EMCHUB_CAR_BLF_CONTROL_REGISTER_0
scr.2225.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_23_CAR_BLF_CONTROL_REGISTER_0
scr.2226.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_25_CAR_BLF_CONTROL_REGISTER_0
scr.2227.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_32_CAR_BLF_CONTROL_REGISTER_0
scr.2228.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_34_CAR_BLF_CONTROL_REGISTER_0
scr.2229.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_35_CAR_BLF_CONTROL_REGISTER_0
scr.2230.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_41_CAR_BLF_CONTROL_REGISTER_0
scr.2231.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_42_CAR_BLF_CONTROL_REGISTER_0
scr.2232.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_43_CAR_BLF_CONTROL_REGISTER_0
scr.2233.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_44_CAR_BLF_CONTROL_REGISTER_0
scr.2234.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_5_CAR_BLF_CONTROL_REGISTER_0
scr.2235.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_6_CAR_BLF_CONTROL_REGISTER_0
scr.2236.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_ERR_COLLATOR_9_CAR_BLF_CONTROL_REGISTER_0
scr.2237.4 = 0x380047ff; # CBB_CENTRAL_NOC_FUSE_BLF_CONTROL_REGISTER_0 ***** tsechdcp_test failed, enable NVG1 W-Access
scr.2238.4 = 0x1800ffff; # CBB_CENTRAL_NOC_GPCDMA_BLF_CONTROL_REGISTER_0
scr.2239.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_HOST1X_CAR_BLF_CONTROL_REGISTER_0
scr.2240.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_I2C_SLOW_CAR_BLF_CONTROL_REGISTER_0
scr.2241.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_LA_CAR_BLF_CONTROL_REGISTER_0
scr.2242.4 = 0x1800b7b7; # CBB_CENTRAL_NOC_LIC_BLF_CONTROL_REGISTER_0
scr.2243.4 = 0x1800b7b7; # CBB_CENTRAL_NOC_LIC_GTE0_BLF_CONTROL_REGISTER_0
scr.2244.4 = 0x1800b7b7; # CBB_CENTRAL_NOC_LIC_GTE1_BLF_CONTROL_REGISTER_0
scr.2245.4 = 0x380047ff; # CBB_CENTRAL_NOC_MISC_BLF_CONTROL_REGISTER_0
scr.2246.4 = 0x3d0020ff; # CBB_CENTRAL_NOC_MISC_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2247.4 = 0x180067ff; # CBB_CENTRAL_NOC_MSS_BLF_CONTROL_REGISTER_0
scr.2248.5 = 0x390022ff; # CBB_CENTRAL_NOC_MSS_NVLINK_0_BLF_CONTROL_REGISTER_0
scr.2249.5 = 0x390026ff; # CBB_CENTRAL_NOC_MSS_NVLINK_1_BLF_CONTROL_REGISTER_0
scr.2250.5 = 0x390026ff; # CBB_CENTRAL_NOC_MSS_NVLINK_2_BLF_CONTROL_REGISTER_0
scr.2251.5 = 0x390026ff; # CBB_CENTRAL_NOC_MSS_NVLINK_3_BLF_CONTROL_REGISTER_0
scr.2252.5 = 0x390026ff; # CBB_CENTRAL_NOC_MSS_NVLINK_4_BLF_CONTROL_REGISTER_0
scr.2253.4 = 0x39000707; # CBB_CENTRAL_NOC_MSS_QUAL_BLF_CONTROL_REGISTER_0
scr.2254.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_NVJPG_CAR_BLF_CONTROL_REGISTER_0
scr.2255.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC2_CAR_BLF_CONTROL_REGISTER_0
scr.2256.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC3_CAR_BLF_CONTROL_REGISTER_0
scr.2257.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLC_CAR_BLF_CONTROL_REGISTER_0
scr.2258.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLM_CAR_BLF_CONTROL_REGISTER_0
scr.2259.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSC_CAR_BLF_CONTROL_REGISTER_0
scr.2260.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLMSD_CAR_BLF_CONTROL_REGISTER_0
scr.2261.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_PLLP_CAR_BLF_CONTROL_REGISTER_0
scr.2262.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SDMMC_LEGACY_TM_CAR_BLF_CONTROL_REGISTER_0
scr.2263.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_SYS_CAR_BLF_CONTROL_REGISTER_0
scr.2264.4 = 0x1800ffff; # CBB_CENTRAL_NOC_TMR_BLF_CONTROL_REGISTER_0
scr.2265.4 = 0x1800ffff; # CBB_CENTRAL_NOC_TOP0_HSP_BLF_CONTROL_REGISTER_0
scr.2266.4 = 0x1800ffff; # CBB_CENTRAL_NOC_TOP1_HSP_BLF_CONTROL_REGISTER_0
scr.2267.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_TPIU_CAR_BLF_CONTROL_REGISTER_0
scr.2268.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_0_BLF_CONTROL_REGISTER_0
scr.2269.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_19_BLF_CONTROL_REGISTER_0
scr.2270.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_28_BLF_CONTROL_REGISTER_0
scr.2271.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_32_BLF_CONTROL_REGISTER_0
scr.2272.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_42_BLF_CONTROL_REGISTER_0
scr.2273.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_46_BLF_CONTROL_REGISTER_0
scr.2274.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_56_BLF_CONTROL_REGISTER_0
scr.2275.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_57_BLF_CONTROL_REGISTER_0
scr.2276.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_58_BLF_CONTROL_REGISTER_0
scr.2277.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_59_BLF_CONTROL_REGISTER_0
scr.2278.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_60_BLF_CONTROL_REGISTER_0
scr.2279.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_61_BLF_CONTROL_REGISTER_0
scr.2280.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_62_BLF_CONTROL_REGISTER_0
scr.2281.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_63_BLF_CONTROL_REGISTER_0
scr.2282.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_7_BLF_CONTROL_REGISTER_0
scr.2283.4 = 0x39000202; # CBB_CENTRAL_NOC_TSA_NODE_8_BLF_CONTROL_REGISTER_0
scr.2284.4 = 0x3a0004ff; # CBB_CENTRAL_NOC_UART_FST_MIPI_CAL_CAR_BLF_CONTROL_REGISTER_0
scr.2285.4 = 0x38000303; # CBB_CENTRAL_NOC_SAPB_3_BLF_CONTROL_REGISTER_0
scr.2286.4 = 0x38000303; # CBB_CENTRAL_NOC_SMMU0_BLF_CONTROL_REGISTER_0
scr.2287.4 = 0x38000303; # CBB_CENTRAL_NOC_SMMU1_BLF_CONTROL_REGISTER_0
scr.2288.4 = 0x38000303; # CBB_CENTRAL_NOC_SMMU2_BLF_CONTROL_REGISTER_0
scr.2289.4 = 0x1800ffff; # CBB_CENTRAL_NOC_STM_BLF_CONTROL_REGISTER_0
scr.2290.4 = 0x3a000606; # BPMP_NOC_ACTMON_BLF_CONTROL_REGISTER_0
scr.2291.4 = 0x38001717; # BPMP_NOC_BPMP_AST_0_BLF_CONTROL_REGISTER_0
scr.2292.4 = 0x38001717; # BPMP_NOC_BPMP_AST_1_BLF_CONTROL_REGISTER_0
scr.2293.4 = 0x3a000404; # BPMP_NOC_BPMP_ATCM_CFG_BLF_CONTROL_REGISTER_0
scr.2294.4 = 0x1800ffff; # BPMP_NOC_BPMP_CAR_BLF_CONTROL_REGISTER_0
scr.2295.4 = 0x3a000404; # BPMP_NOC_BPMP_CFG_BLF_CONTROL_REGISTER_0
scr.2296.4 = 0x3a000404; # BPMP_NOC_BPMP_DMA_BLF_CONTROL_REGISTER_0
scr.2297.4 = 0x3d0024ff; # BPMP_NOC_BPMP_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2298.4 = 0x3a000404; # BPMP_NOC_BPMP_GTE_BLF_CONTROL_REGISTER_0
scr.2299.4 = 0x1800ffff; # BPMP_NOC_BPMP_HSP_BLF_CONTROL_REGISTER_0
scr.2300.4 = 0x3a000404; # BPMP_NOC_BPMP_MISC_BLF_CONTROL_REGISTER_0
scr.2301.4 = 0x1a000404; # BPMP_NOC_BPMP_PM_BLF_CONTROL_REGISTER_0
scr.2302.4 = 0x3a000404; # BPMP_NOC_BPMP_TKE_BLF_CONTROL_REGISTER_0
scr.2303.4 = 0x3a000404; # BPMP_NOC_BPMP_VIC_0_BLF_CONTROL_REGISTER_0
scr.2304.4 = 0x3a000404; # BPMP_NOC_BPMP_VIC_1_BLF_CONTROL_REGISTER_0
scr.2305.4 = 0x3a0004ff; # BPMP_NOC_CENTRAL_PWR_MGR_BLF_CONTROL_REGISTER_0
scr.2306.4 = 0x1800ffff; # BPMP_NOC_CENTRAL_VTG_CTLR_BLF_CONTROL_REGISTER_0
scr.2307.4 = 0x3a0004ff; # BPMP_NOC_ERR_COLLATOR_BPMP_CAR_BLF_CONTROL_REGISTER_0
scr.2308.4 = 0x3a0004ff; # BPMP_NOC_SIMON0_BLF_CONTROL_REGISTER_0
scr.2309.4 = 0x3a0004ff; # BPMP_NOC_SIMON1_BLF_CONTROL_REGISTER_0
scr.2310.4 = 0x3a0004ff; # BPMP_NOC_SIMON2_BLF_CONTROL_REGISTER_0
scr.2311.4 = 0x3a0004ff; # BPMP_NOC_SIMON3_BLF_CONTROL_REGISTER_0
scr.2312.4 = 0x3a0004ff; # BPMP_NOC_SIMON4_BLF_CONTROL_REGISTER_0
scr.2313.4 = 0x3a004444; # BPMP_NOC_SOC_THERM_BLF_CONTROL_REGISTER_0
scr.2314.4 = 0x3a000707; # BPMP_NOC_BPMP_SERVICE_T_BLF_CONTROL_REGISTER_0
scr.2315.6 = 0x38001313; # AON_NOC_AON_AST_0_BLF_CONTROL_REGISTER_0
scr.2316.6 = 0x38001313; # AON_NOC_AON_AST_1_BLF_CONTROL_REGISTER_0
scr.2317.6 = 0x3a000404; # AON_NOC_AON_ATCM_CFG_BLF_CONTROL_REGISTER_0
scr.2318.6 = 0x3d0020ff; # AON_NOC_AON_ERR_COLLATOR_BLF_CONTROL_REGISTER_0
scr.2319.6 = 0x1800ffff; # AON_NOC_AON_GPIO_0_BLF_CONTROL_REGISTER_0
scr.2320.4 = 0x1800ffff; # AON_NOC_AON_MSS_BLF_CONTROL_REGISTER_0
scr.2321.6 = 0x3c0014ff; # AON_NOC_AOVC_BLF_CONTROL_REGISTER_0
scr.2322.6 = 0x3a0004ff; # AON_NOC_ERR_COLLATOR_AON_CAR_BLF_CONTROL_REGISTER_0
scr.2323.4 = 0x38000000; # AON_NOC_I2C10_BLF_CONTROL_REGISTER_0
scr.2324.4 = 0x1800ffff; # AON_NOC_PADCTL_A12_BLF_CONTROL_REGISTER_0
scr.2325.4 = 0x1800ffff; # AON_NOC_PADCTL_A14_BLF_CONTROL_REGISTER_0
scr.2326.4 = 0x1800ffff; # AON_NOC_PADCTL_A15_BLF_CONTROL_REGISTER_0
scr.2327.6 = 0x380003ff; # AON_NOC_RTC_BLF_CONTROL_REGISTER_0
scr.2328.4 = 0x18008787; # AON_NOC_TSC_BLF_CONTROL_REGISTER_0
scr.2329.6 = 0x3c001010; # AON_NOC_AON_DMA_BLF_CONTROL_REGISTER_0
scr.2330.6 = 0x3c001010; # AON_NOC_AON_GTE_BLF_CONTROL_REGISTER_0
scr.2331.4 = 0x1800ffff; # AON_NOC_AON_HSP_BLF_CONTROL_REGISTER_0
scr.2332.6 = 0x3c001010; # AON_NOC_AON_MISC_BLF_CONTROL_REGISTER_0
scr.2333.6 = 0x3c001010; # AON_NOC_AON_TKE_BLF_CONTROL_REGISTER_0
scr.2334.6 = 0x3c001010; # AON_NOC_AON_VIC_0_BLF_CONTROL_REGISTER_0
scr.2335.6 = 0x3c001010; # AON_NOC_AON_VIC_1_BLF_CONTROL_REGISTER_0
scr.2336.4 = 0x19002222; # AON_NOC_CAN1_BLF_CONTROL_REGISTER_0
scr.2337.4 = 0x19002222; # AON_NOC_CAN2_BLF_CONTROL_REGISTER_0
scr.2338.6 = 0x3c001010; # AON_NOC_DMIC5_BLF_CONTROL_REGISTER_0
scr.2339.6 = 0x3c001313; # AON_NOC_I2C2_BLF_CONTROL_REGISTER_0
scr.2340.6 = 0x3c009393; # AON_NOC_I2C8_BLF_CONTROL_REGISTER_0
scr.2341.6 = 0x3a000606; # AON_NOC_PWM4_BLF_CONTROL_REGISTER_0
scr.2342.6 = 0x3c001212; # AON_NOC_SPI2_BLF_CONTROL_REGISTER_0
scr.2343.4 = 0x18002626; # AON_NOC_UARTG_BLF_CONTROL_REGISTER_0
scr.2344.4 = 0x1800ffff; # AON_NOC_AON_CAR_BLF_CONTROL_REGISTER_0
scr.2345.6 = 0x3c0014ff; # AON_NOC_AON_PM_BLF_CONTROL_REGISTER_0
scr.2346.4 = 0x1800ffff; # AON_NOC_PMC_BLF_CONTROL_REGISTER_0
scr.2347.6 = 0x3a0004ff; # AON_NOC_VREFRO_SYS_CAR_BLF_CONTROL_REGISTER_0
scr.2348.4 = 0x19001616; # AON_NOC_UARTC_BLF_CONTROL_REGISTER_0
scr.2349.6 = 0x3c001212; # AON_NOC_AON_SVC_BLF_CONTROL_REGISTER_0
# ARF Section
scr.2350.2 = 0x0c350170; # AON_NOC, ARF_1[0]
scr.2351.2 = 0x00000000; # AON_NOC, ARF_1[1]
scr.2352.2 = 0x00000030; # AON_NOC, ARF_1[2]
scr.2353.6 = 0xf8000004; # AON_NOC, ARF_1[3]
scr.2354.2 = 0x0c350210; # AON_NOC, ARF_2[0]
scr.2355.2 = 0x00000000; # AON_NOC, ARF_2[1]
scr.2356.2 = 0x00000034; # AON_NOC, ARF_2[2]
scr.2357.6 = 0xf8000004; # AON_NOC, ARF_2[3]
scr.2358.2 = 0xc310144; # AON_NOC, ARF_4[0]
scr.2359.2 = 0x00000000; # AON_NOC, ARF_4[1]
scr.2360.2 = 0x000000bc; # AON_NOC, ARF_4[2]
scr.2361.6 = 0xf8000000; # AON_NOC, ARF_4[3]
scr.2362.2 = 0xc320144; # AON_NOC, ARF_5[0]
scr.2363.2 = 0x00000000; # AON_NOC, ARF_5[1]
scr.2364.2 = 0x000000bc; # AON_NOC, ARF_5[2]
scr.2365.6 = 0xf8000000; # AON_NOC, ARF_5[3]
scr.2366.2 = 0x20b02000; # AON_NOC, ARF_6[0]
scr.2367.2 = 0x00000000; # AON_NOC, ARF_6[1]
scr.2368.2 = 0x00000000; # AON_NOC, ARF_6[2]
scr.2369.6 = 0xfa0004ff; # AON_NOC, ARF_6[3]
scr.2370.2 = 0x20bc3004; # AON_NOC, ARF_7[0]
scr.2371.2 = 0x00000000; # AON_NOC, ARF_7[1]
scr.2372.2 = 0x00000000; # AON_NOC, ARF_7[2]
scr.2373.6 = 0xfa0004ff; # AON_NOC, ARF_7[3]
scr.2374.2 = 0x20c300e8; # AON_NOC, ARF_8[0]
scr.2375.2 = 0x00000000; # AON_NOC, ARF_8[1]
scr.2376.2 = 0x00000000; # AON_NOC, ARF_8[2]
scr.2377.6 = 0xfa0004ff; # AON_NOC, ARF_8[3]
scr.2378.2 = 0x20ce1000; # AON_NOC, ARF_9[0]
scr.2379.2 = 0x00000000; # AON_NOC, ARF_9[1]
scr.2380.2 = 0x00000000; # AON_NOC, ARF_9[2]
scr.2381.6 = 0xfa0004ff; # AON_NOC, ARF_9[3]
scr.2382.0 = 0x00000000; # AON_NOC, ARF_10[0]
scr.2383.0 = 0x00000000; # AON_NOC, ARF_10[1]
scr.2384.0 = 0x00000000; # AON_NOC, ARF_10[2]
scr.2385.4 = 0x00000000; # AON_NOC, ARF_10[3]
scr.2386.0 = 0x00000000; # AON_NOC, ARF_11[0]
scr.2387.0 = 0x00000000; # AON_NOC, ARF_11[1]
scr.2388.0 = 0x00000000; # AON_NOC, ARF_11[2]
scr.2389.4 = 0x00000000; # AON_NOC, ARF_11[3]
scr.2390.0 = 0x00000000; # AON_NOC, ARF_12[0]
scr.2391.0 = 0x00000000; # AON_NOC, ARF_12[1]
scr.2392.0 = 0x00000000; # AON_NOC, ARF_12[2]
scr.2393.4 = 0x00000000; # AON_NOC, ARF_12[3]
scr.2394.0 = 0x00000000; # AON_NOC, ARF_13[0]
scr.2395.0 = 0x00000000; # AON_NOC, ARF_13[1]
scr.2396.0 = 0x00000000; # AON_NOC, ARF_13[2]
scr.2397.4 = 0x00000000; # AON_NOC, ARF_13[3]
scr.2398.0 = 0x00000000; # AON_NOC, ARF_14[0]
scr.2399.0 = 0x00000000; # AON_NOC, ARF_14[1]
scr.2400.0 = 0x00000000; # AON_NOC, ARF_14[2]
scr.2401.4 = 0x00000000; # AON_NOC, ARF_14[3]
scr.2402.0 = 0x00000000; # AON_NOC, ARF_15[0]
scr.2403.0 = 0x00000000; # AON_NOC, ARF_15[1]
scr.2404.0 = 0x00000000; # AON_NOC, ARF_15[2]
scr.2405.4 = 0x00000000; # AON_NOC, ARF_15[3]
scr.2406.0 = 0x00000000; # AON_NOC, ARF_16[0]
scr.2407.0 = 0x00000000; # AON_NOC, ARF_16[1]
scr.2408.0 = 0x00000000; # AON_NOC, ARF_16[2]
scr.2409.4 = 0x00000000; # AON_NOC, ARF_16[3]
scr.2410.0 = 0x00000000; # AON_NOC, ARF_17[0]
scr.2411.0 = 0x00000000; # AON_NOC, ARF_17[1]
scr.2412.0 = 0x00000000; # AON_NOC, ARF_17[2]
scr.2413.4 = 0x00000000; # AON_NOC, ARF_17[3]
scr.2414.0 = 0x00000000; # AON_NOC, ARF_18[0]
scr.2415.0 = 0x00000000; # AON_NOC, ARF_18[1]
scr.2416.0 = 0x00000000; # AON_NOC, ARF_18[2]
scr.2417.4 = 0x00000000; # AON_NOC, ARF_18[3]
scr.2418.0 = 0x00000000; # AON_NOC, ARF_19[0]
scr.2419.0 = 0x00000000; # AON_NOC, ARF_19[1]
scr.2420.0 = 0x00000000; # AON_NOC, ARF_19[2]
scr.2421.4 = 0x00000000; # AON_NOC, ARF_19[3]
scr.2422.0 = 0x0d296054; # BPMP_NOC, ARF_0[0]
scr.2423.0 = 0x00000000; # BPMP_NOC, ARF_0[1]
scr.2424.0 = 0x00000004; # BPMP_NOC, ARF_0[2]
scr.2425.4 = 0xf8000000; # BPMP_NOC, ARF_0[3]
scr.2426.0 = 0x00000000; # BPMP_NOC, ARF_1[0]
scr.2427.0 = 0x00000000; # BPMP_NOC, ARF_1[1]
scr.2428.0 = 0x00000000; # BPMP_NOC, ARF_1[2]
scr.2429.4 = 0x00000000; # BPMP_NOC, ARF_1[3]
scr.2430.0 = 0x00000000; # BPMP_NOC, ARF_2[0]
scr.2431.0 = 0x00000000; # BPMP_NOC, ARF_2[1]
scr.2432.0 = 0x00000000; # BPMP_NOC, ARF_2[2]
scr.2433.4 = 0x00000000; # BPMP_NOC, ARF_2[3]
scr.2434.0 = 0x00000000; # BPMP_NOC, ARF_3[0]
scr.2435.0 = 0x00000000; # BPMP_NOC, ARF_3[1]
scr.2436.0 = 0x00000000; # BPMP_NOC, ARF_3[2]
scr.2437.4 = 0x00000000; # BPMP_NOC, ARF_3[3]
scr.2438.0 = 0x00000000; # BPMP_NOC, ARF_4[0]
scr.2439.0 = 0x00000000; # BPMP_NOC, ARF_4[1]
scr.2440.0 = 0x00000000; # BPMP_NOC, ARF_4[2]
scr.2441.4 = 0x00000000; # BPMP_NOC, ARF_4[3]
scr.2442.0 = 0x00000000; # BPMP_NOC, ARF_5[0]
scr.2443.0 = 0x00000000; # BPMP_NOC, ARF_5[1]
scr.2444.0 = 0x00000000; # BPMP_NOC, ARF_5[2]
scr.2445.4 = 0x00000000; # BPMP_NOC, ARF_5[3]
scr.2446.0 = 0x00000000; # BPMP_NOC, ARF_6[0]
scr.2447.0 = 0x00000000; # BPMP_NOC, ARF_6[1]
scr.2448.0 = 0x00000000; # BPMP_NOC, ARF_6[2]
scr.2449.4 = 0x00000000; # BPMP_NOC, ARF_6[3]
scr.2450.0 = 0x00000000; # BPMP_NOC, ARF_7[0]
scr.2451.0 = 0x00000000; # BPMP_NOC, ARF_7[1]
scr.2452.0 = 0x00000000; # BPMP_NOC, ARF_7[2]
scr.2453.4 = 0x00000000; # BPMP_NOC, ARF_7[3]
scr.2454.0 = 0x00000000; # BPMP_NOC, ARF_8[0]
scr.2455.0 = 0x00000000; # BPMP_NOC, ARF_8[1]
scr.2456.0 = 0x00000000; # BPMP_NOC, ARF_8[2]
scr.2457.4 = 0x00000000; # BPMP_NOC, ARF_8[3]
scr.2458.0 = 0x00000000; # BPMP_NOC, ARF_9[0]
scr.2459.0 = 0x00000000; # BPMP_NOC, ARF_9[1]
scr.2460.0 = 0x00000000; # BPMP_NOC, ARF_9[2]
scr.2461.4 = 0x00000000; # BPMP_NOC, ARF_9[3]
scr.2462.0 = 0x00000000; # BPMP_NOC, ARF_10[0]
scr.2463.0 = 0x00000000; # BPMP_NOC, ARF_10[1]
scr.2464.0 = 0x00000000; # BPMP_NOC, ARF_10[2]
scr.2465.4 = 0x00000000; # BPMP_NOC, ARF_10[3]
scr.2466.0 = 0x00000000; # BPMP_NOC, ARF_11[0]
scr.2467.0 = 0x00000000; # BPMP_NOC, ARF_11[1]
scr.2468.0 = 0x00000000; # BPMP_NOC, ARF_11[2]
scr.2469.4 = 0x00000000; # BPMP_NOC, ARF_11[3]
scr.2470.0 = 0x00000000; # BPMP_NOC, ARF_12[0]
scr.2471.0 = 0x00000000; # BPMP_NOC, ARF_12[1]
scr.2472.0 = 0x00000000; # BPMP_NOC, ARF_12[2]
scr.2473.4 = 0x00000000; # BPMP_NOC, ARF_12[3]
scr.2474.0 = 0x00000000; # BPMP_NOC, ARF_13[0]
scr.2475.0 = 0x00000000; # BPMP_NOC, ARF_13[1]
scr.2476.0 = 0x00000000; # BPMP_NOC, ARF_13[2]
scr.2477.4 = 0x00000000; # BPMP_NOC, ARF_13[3]
scr.2478.0 = 0x00000000; # BPMP_NOC, ARF_14[0]
scr.2479.0 = 0x00000000; # BPMP_NOC, ARF_14[1]
scr.2480.0 = 0x00000000; # BPMP_NOC, ARF_14[2]
scr.2481.4 = 0x00000000; # BPMP_NOC, ARF_14[3]
scr.2482.0 = 0x00000000; # BPMP_NOC, ARF_15[0]
scr.2483.0 = 0x00000000; # BPMP_NOC, ARF_15[1]
scr.2484.0 = 0x00000000; # BPMP_NOC, ARF_15[2]
scr.2485.4 = 0x00000000; # BPMP_NOC, ARF_15[3]
scr.2486.2 = 0x0c400000; # CBB_CENTRAL_NOC, ARF_0[0]
scr.2487.2 = 0x00000000; # CBB_CENTRAL_NOC, ARF_0[1]
scr.2488.2 = 0x00200000; # CBB_CENTRAL_NOC, ARF_0[2]
scr.2489.6 = 0xfc001010; # CBB_CENTRAL_NOC, ARF_0[3]
scr.2490.0 = 0x0d400000; # CBB_CENTRAL_NOC, ARF_2[0]
scr.2491.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_2[1]
scr.2492.0 = 0x00200000; # CBB_CENTRAL_NOC, ARF_2[2]
scr.2493.4 = 0xfa000404; # CBB_CENTRAL_NOC, ARF_2[3]
scr.2494.0 = 0x20560000; # CBB_CENTRAL_NOC, ARF_3[0]
scr.2495.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_3[1]
scr.2496.0 = 0x00004000; # CBB_CENTRAL_NOC, ARF_3[2]
scr.2497.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_3[3]
scr.2498.0 = 0x02490000; # CBB_CENTRAL_NOC, ARF_20[0]
scr.2499.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_20[1]
scr.2500.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_20[2]
scr.2501.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_20[3]
scr.2502.0 = 0x02600180; # CBB_CENTRAL_NOC, ARF_21[0]
scr.2503.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_21[1]
scr.2504.0 = 0x00000004; # CBB_CENTRAL_NOC, ARF_21[2]
scr.2505.4 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_21[3]
scr.2506.0 = 0x02600200; # CBB_CENTRAL_NOC, ARF_22[0]
scr.2507.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_22[1]
scr.2508.0 = 0x00000004; # CBB_CENTRAL_NOC, ARF_22[2]
scr.2509.4 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_22[3]
scr.2510.0 = 0x02600280; # CBB_CENTRAL_NOC, ARF_23[0]
scr.2511.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_23[1]
scr.2512.0 = 0x00000004; # CBB_CENTRAL_NOC, ARF_23[2]
scr.2513.4 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_23[3]
scr.2514.0 = 0x02600300; # CBB_CENTRAL_NOC, ARF_24[0]
scr.2515.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_24[1]
scr.2516.0 = 0x00000004; # CBB_CENTRAL_NOC, ARF_24[2]
scr.2517.4 = 0xf8000101; # CBB_CENTRAL_NOC, ARF_24[3]
scr.2518.0 = 0x01f10000; # CBB_CENTRAL_NOC, ARF_29[0]
scr.2519.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_29[1]
scr.2520.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_29[2]
scr.2521.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_29[3]
scr.2522.0 = 0x01f30000; # CBB_CENTRAL_NOC, ARF_30[0]
scr.2523.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_30[1]
scr.2524.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_30[2]
scr.2525.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_30[3]
scr.2526.0 = 0x01f50000; # CBB_CENTRAL_NOC, ARF_31[0]
scr.2527.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_31[1]
scr.2528.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_31[2]
scr.2529.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_31[3]
scr.2530.0 = 0x01f70000; # CBB_CENTRAL_NOC, ARF_32[0]
scr.2531.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_32[1]
scr.2532.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_32[2]
scr.2533.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_32[3]
scr.2534.0 = 0x01f90000; # CBB_CENTRAL_NOC, ARF_33[0]
scr.2535.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_33[1]
scr.2536.0 = 0x00010000; # CBB_CENTRAL_NOC, ARF_33[2]
scr.2537.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_33[3]
scr.2538.0 = 0x24f40000; # CBB_CENTRAL_NOC, ARF_37[0]
scr.2539.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_37[1]
scr.2540.0 = 0x00040000; # CBB_CENTRAL_NOC, ARF_37[2]
scr.2541.4 = 0xf9008282; # CBB_CENTRAL_NOC, ARF_37[3]
scr.2542.0 = 0x24fc0000; # CBB_CENTRAL_NOC, ARF_38[0]
scr.2543.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_38[1]
scr.2544.0 = 0x00040000; # CBB_CENTRAL_NOC, ARF_38[2]
scr.2545.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_38[3]
scr.2546.0 = 0x0bc00000; # CBB_CENTRAL_NOC, ARF_39[0]
scr.2547.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_39[1]
scr.2548.0 = 0x00200000; # CBB_CENTRAL_NOC, ARF_39[2]
scr.2549.4 = 0xff008080; # CBB_CENTRAL_NOC, ARF_39[3]
scr.2550.0 = 0x0b400000; # CBB_CENTRAL_NOC, ARF_40[0]
scr.2551.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_40[1]
scr.2552.0 = 0x00200000; # CBB_CENTRAL_NOC, ARF_40[2]
scr.2553.4 = 0xfd0000ff; # CBB_CENTRAL_NOC, ARF_40[3]
scr.2554.0 = 0x20a01000; # CBB_CENTRAL_NOC, ARF_45[0]
scr.2555.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_45[1]
scr.2556.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_45[2]
scr.2557.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_45[3]
scr.2558.0 = 0x20a12000; # CBB_CENTRAL_NOC, ARF_46[0]
scr.2559.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_46[1]
scr.2560.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_46[2]
scr.2561.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_46[3]
scr.2562.0 = 0x20a21000; # CBB_CENTRAL_NOC, ARF_47[0]
scr.2563.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_47[1]
scr.2564.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_47[2]
scr.2565.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_47[3]
scr.2566.0 = 0x20a31000; # CBB_CENTRAL_NOC, ARF_48[0]
scr.2567.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_48[1]
scr.2568.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_48[2]
scr.2569.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_48[3]
scr.2570.0 = 0x20a42000; # CBB_CENTRAL_NOC, ARF_49[0]
scr.2571.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_49[1]
scr.2572.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_49[2]
scr.2573.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_49[3]
scr.2574.0 = 0x20a51000; # CBB_CENTRAL_NOC, ARF_50[0]
scr.2575.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_50[1]
scr.2576.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_50[2]
scr.2577.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_50[3]
scr.2578.0 = 0x20a600a0; # CBB_CENTRAL_NOC, ARF_51[0]
scr.2579.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_51[1]
scr.2580.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_51[2]
scr.2581.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_51[3]
scr.2582.0 = 0x20a70000; # CBB_CENTRAL_NOC, ARF_52[0]
scr.2583.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_52[1]
scr.2584.0 = 0x0000007c; # CBB_CENTRAL_NOC, ARF_52[2]
scr.2585.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_52[3]
scr.2586.0 = 0x20a81000; # CBB_CENTRAL_NOC, ARF_53[0]
scr.2587.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_53[1]
scr.2588.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_53[2]
scr.2589.4 = 0xfa0004ff; # CBB_CENTRAL_NOC, ARF_53[3]
scr.2590.0 = 0x50000000; # CBB_CENTRAL_NOC, ARF_54[0]
scr.2591.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_54[1]
scr.2592.0 = 0x00400000; # CBB_CENTRAL_NOC, ARF_54[2]
scr.2593.4 = 0xf9000202; # CBB_CENTRAL_NOC, ARF_54[3]
scr.2594.0 = 0x0c350040; # CBB_CENTRAL_NOC, ARF_56[0]
scr.2595.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_56[1]
scr.2596.0 = 0x00000034; # CBB_CENTRAL_NOC, ARF_56[2]
scr.2597.4 = 0xf8000000; # CBB_CENTRAL_NOC, ARF_56[3]
scr.2598.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[0]
scr.2599.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[1]
scr.2600.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[2]
scr.2601.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_57[3]
scr.2602.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[0]
scr.2603.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[1]
scr.2604.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[2]
scr.2605.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_58[3]
scr.2606.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[0]
scr.2607.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[1]
scr.2608.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[2]
scr.2609.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_59[3]
scr.2610.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[0]
scr.2611.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[1]
scr.2612.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[2]
scr.2613.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_60[3]
scr.2614.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[0]
scr.2615.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[1]
scr.2616.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[2]
scr.2617.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_61[3]
scr.2618.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[0]
scr.2619.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[1]
scr.2620.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[2]
scr.2621.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_62[3]
scr.2622.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[0]
scr.2623.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[1]
scr.2624.0 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[2]
scr.2625.4 = 0x00000000; # CBB_CENTRAL_NOC, ARF_63[3]
scr.2626.0 = 0x0be00000; # RCE_NOC, ARF_0[0]
scr.2627.0 = 0x00000000; # RCE_NOC, ARF_0[1]
scr.2628.0 = 0x00040000; # RCE_NOC, ARF_0[2]
scr.2629.4 = 0xff0082ff; # RCE_NOC, ARF_0[3]
scr.2630.0 = 0x0b800000; # RCE_NOC, ARF_1[0]
scr.2631.0 = 0x00000000; # RCE_NOC, ARF_1[1]
scr.2632.0 = 0x00020000; # RCE_NOC, ARF_1[2]
scr.2633.4 = 0xff008080; # RCE_NOC, ARF_1[3]
scr.2634.0 = 0x0b820000; # RCE_NOC, ARF_2[0]
scr.2635.0 = 0x00000000; # RCE_NOC, ARF_2[1]
scr.2636.0 = 0x00010000; # RCE_NOC, ARF_2[2]
scr.2637.4 = 0xff008080; # RCE_NOC, ARF_2[3]
scr.2638.0 = 0x0b830000; # RCE_NOC, ARF_3[0]
scr.2639.0 = 0x00000000; # RCE_NOC, ARF_3[1]
scr.2640.0 = 0x00010000; # RCE_NOC, ARF_3[2]
scr.2641.4 = 0xff008080; # RCE_NOC, ARF_3[3]
scr.2642.0 = 0x0ba00000; # RCE_NOC, ARF_4[0]
scr.2643.0 = 0x00000000; # RCE_NOC, ARF_4[1]
scr.2644.0 = 0x00010000; # RCE_NOC, ARF_4[2]
scr.2645.4 = 0xff008080; # RCE_NOC, ARF_4[3]
scr.2646.0 = 0x0ba30000; # RCE_NOC, ARF_5[0]
scr.2647.0 = 0x00000000; # RCE_NOC, ARF_5[1]
scr.2648.0 = 0x00010000; # RCE_NOC, ARF_5[2]
scr.2649.4 = 0xff008080; # RCE_NOC, ARF_5[3]
scr.2650.0 = 0x0ba40000; # RCE_NOC, ARF_6[0]
scr.2651.0 = 0x00000000; # RCE_NOC, ARF_6[1]
scr.2652.0 = 0x00010000; # RCE_NOC, ARF_6[2]
scr.2653.4 = 0xff008080; # RCE_NOC, ARF_6[3]
scr.2654.0 = 0x21002000; # RCE_NOC, ARF_7[0]
scr.2655.0 = 0x00000000; # RCE_NOC, ARF_7[1]
scr.2656.0 = 0x00000000; # RCE_NOC, ARF_7[2]
scr.2657.4 = 0xfa0004ff; # RCE_NOC, ARF_7[3]
scr.2658.0 = 0x210200a0; # RCE_NOC, ARF_8[0]
scr.2659.0 = 0x00000000; # RCE_NOC, ARF_8[1]
scr.2660.0 = 0x00000000; # RCE_NOC, ARF_8[2]
scr.2661.4 = 0xfa0004ff; # RCE_NOC, ARF_8[3]
scr.2662.0 = 0x21030000; # RCE_NOC, ARF_9[0]
scr.2663.0 = 0x00000000; # RCE_NOC, ARF_9[1]
scr.2664.0 = 0x0000007c; # RCE_NOC, ARF_9[2]
scr.2665.4 = 0xfa0004ff; # RCE_NOC, ARF_9[3]
scr.2666.0 = 0x00000000; # RCE_NOC, ARF_12[0]
scr.2667.0 = 0x00000000; # RCE_NOC, ARF_12[1]
scr.2668.0 = 0x00000000; # RCE_NOC, ARF_12[2]
scr.2669.4 = 0x00000000; # RCE_NOC, ARF_12[3]
scr.2670.0 = 0x00000000; # RCE_NOC, ARF_13[0]
scr.2671.0 = 0x00000000; # RCE_NOC, ARF_13[1]
scr.2672.0 = 0x00000000; # RCE_NOC, ARF_13[2]
scr.2673.4 = 0x00000000; # RCE_NOC, ARF_13[3]
scr.2674.0 = 0x00000000; # RCE_NOC, ARF_14[0]
scr.2675.0 = 0x00000000; # RCE_NOC, ARF_14[1]
scr.2676.0 = 0x00000000; # RCE_NOC, ARF_14[2]
scr.2677.4 = 0x00000000; # RCE_NOC, ARF_14[3]
scr.2678.0 = 0x00000000; # RCE_NOC, ARF_15[0]
scr.2679.0 = 0x00000000; # RCE_NOC, ARF_15[1]
scr.2680.0 = 0x00000000; # RCE_NOC, ARF_15[2]
scr.2681.4 = 0x00000000; # RCE_NOC, ARF_15[3]
scr.2682.0 = 0x00000000; # RCE_NOC, ARF_16[0]
scr.2683.0 = 0x00000000; # RCE_NOC, ARF_16[1]
scr.2684.0 = 0x00000000; # RCE_NOC, ARF_16[2]
scr.2685.4 = 0x00000000; # RCE_NOC, ARF_16[3]
scr.2686.0 = 0x00000000; # RCE_NOC, ARF_17[0]
scr.2687.0 = 0x00000000; # RCE_NOC, ARF_17[1]
scr.2688.0 = 0x00000000; # RCE_NOC, ARF_17[2]
scr.2689.4 = 0x00000000; # RCE_NOC, ARF_17[3]
scr.2690.0 = 0x00000000; # RCE_NOC, ARF_18[0]
scr.2691.0 = 0x00000000; # RCE_NOC, ARF_18[1]
scr.2692.0 = 0x00000000; # RCE_NOC, ARF_18[2]
scr.2693.4 = 0x00000000; # RCE_NOC, ARF_18[3]
scr.2694.0 = 0x00000000; # RCE_NOC, ARF_19[0]
scr.2695.0 = 0x00000000; # RCE_NOC, ARF_19[1]
scr.2696.0 = 0x00000000; # RCE_NOC, ARF_19[2]
scr.2697.4 = 0x00000000; # RCE_NOC, ARF_19[3]
scr.2698.0 = 0x00000000; # RCE_NOC, ARF_20[0]
scr.2699.0 = 0x00000000; # RCE_NOC, ARF_20[1]
scr.2700.0 = 0x00000000; # RCE_NOC, ARF_20[2]
scr.2701.4 = 0x00000000; # RCE_NOC, ARF_20[3]
scr.2702.0 = 0x00000000; # RCE_NOC, ARF_21[0]
scr.2703.0 = 0x00000000; # RCE_NOC, ARF_21[1]
scr.2704.0 = 0x00000000; # RCE_NOC, ARF_21[2]
scr.2705.4 = 0x00000000; # RCE_NOC, ARF_21[3]
scr.2706.0 = 0x00000000; # RCE_NOC, ARF_22[0]
scr.2707.0 = 0x00000000; # RCE_NOC, ARF_22[1]
scr.2708.0 = 0x00000000; # RCE_NOC, ARF_22[2]
scr.2709.4 = 0x00000000; # RCE_NOC, ARF_22[3]
scr.2710.0 = 0x00000000; # RCE_NOC, ARF_23[0]
scr.2711.0 = 0x00000000; # RCE_NOC, ARF_23[1]
scr.2712.0 = 0x00000000; # RCE_NOC, ARF_23[2]
scr.2713.4 = 0x00000000; # RCE_NOC, ARF_23[3]
scr.2714.0 = 0x00000000; # RCE_NOC, ARF_24[0]
scr.2715.0 = 0x00000000; # RCE_NOC, ARF_24[1]
scr.2716.0 = 0x00000000; # RCE_NOC, ARF_24[2]
scr.2717.4 = 0x00000000; # RCE_NOC, ARF_24[3]
scr.2718.0 = 0x00000000; # RCE_NOC, ARF_25[0]
scr.2719.0 = 0x00000000; # RCE_NOC, ARF_25[1]
scr.2720.0 = 0x00000000; # RCE_NOC, ARF_25[2]
scr.2721.4 = 0x00000000; # RCE_NOC, ARF_25[3]
scr.2722.0 = 0x00000000; # RCE_NOC, ARF_26[0]
scr.2723.0 = 0x00000000; # RCE_NOC, ARF_26[1]
scr.2724.0 = 0x00000000; # RCE_NOC, ARF_26[2]
scr.2725.4 = 0x00000000; # RCE_NOC, ARF_26[3]
scr.2726.0 = 0x00000000; # RCE_NOC, ARF_27[0]
scr.2727.0 = 0x00000000; # RCE_NOC, ARF_27[1]
scr.2728.0 = 0x00000000; # RCE_NOC, ARF_27[2]
scr.2729.4 = 0x00000000; # RCE_NOC, ARF_27[3]
scr.2730.0 = 0x00000000; # RCE_NOC, ARF_28[0]
scr.2731.0 = 0x00000000; # RCE_NOC, ARF_28[1]
scr.2732.0 = 0x00000000; # RCE_NOC, ARF_28[2]
scr.2733.4 = 0x00000000; # RCE_NOC, ARF_28[3]
scr.2734.0 = 0x00000000; # RCE_NOC, ARF_29[0]
scr.2735.0 = 0x00000000; # RCE_NOC, ARF_29[1]
scr.2736.0 = 0x00000000; # RCE_NOC, ARF_29[2]
scr.2737.4 = 0x00000000; # RCE_NOC, ARF_29[3]
scr.2738.0 = 0x00000000; # RCE_NOC, ARF_30[0]
scr.2739.0 = 0x00000000; # RCE_NOC, ARF_30[1]
scr.2740.0 = 0x00000000; # RCE_NOC, ARF_30[2]
scr.2741.4 = 0x00000000; # RCE_NOC, ARF_30[3]
scr.2742.0 = 0x00000000; # RCE_NOC, ARF_31[0]
scr.2743.0 = 0x00000000; # RCE_NOC, ARF_31[1]
scr.2744.0 = 0x00000000; # RCE_NOC, ARF_31[2]
scr.2745.4 = 0x00000000; # RCE_NOC, ARF_31[3]
scr.2746.0 = 0x20d30000; # SCE_NOC, ARF_0[0]
scr.2747.0 = 0x00000000; # SCE_NOC, ARF_0[1]
scr.2748.0 = 0x0000007c; # SCE_NOC, ARF_0[2]
scr.2749.4 = 0xfa0004ff; # SCE_NOC, ARF_0[3]
scr.2750.0 = 0x0b600000; # SCE_NOC, ARF_1[0]
scr.2751.0 = 0x00000000; # SCE_NOC, ARF_1[1]
scr.2752.0 = 0x00040000; # SCE_NOC, ARF_1[2]
scr.2753.4 = 0xfd0022ff; # SCE_NOC, ARF_1[3]
scr.2754.0 = 0x0b000000; # SCE_NOC, ARF_2[0]
scr.2755.0 = 0x00000000; # SCE_NOC, ARF_2[1]
scr.2756.0 = 0x00020000; # SCE_NOC, ARF_2[2]
scr.2757.4 = 0xfd002020; # SCE_NOC, ARF_2[3]
scr.2758.0 = 0x0b020000; # SCE_NOC, ARF_3[0]
scr.2759.0 = 0x00000000; # SCE_NOC, ARF_3[1]
scr.2760.0 = 0x00010000; # SCE_NOC, ARF_3[2]
scr.2761.4 = 0xfd002020; # SCE_NOC, ARF_3[3]
scr.2762.0 = 0x0b030000; # SCE_NOC, ARF_4[0]
scr.2763.0 = 0x00000000; # SCE_NOC, ARF_4[1]
scr.2764.0 = 0x00010000; # SCE_NOC, ARF_4[2]
scr.2765.4 = 0xfd002020; # SCE_NOC, ARF_4[3]
scr.2766.0 = 0x0b200000; # SCE_NOC, ARF_5[0]
scr.2767.0 = 0x00000000; # SCE_NOC, ARF_5[1]
scr.2768.0 = 0x00010000; # SCE_NOC, ARF_5[2]
scr.2769.4 = 0xfd002020; # SCE_NOC, ARF_5[3]
scr.2770.0 = 0x0b230000; # SCE_NOC, ARF_6[0]
scr.2771.0 = 0x00000000; # SCE_NOC, ARF_6[1]
scr.2772.0 = 0x00010000; # SCE_NOC, ARF_6[2]
scr.2773.4 = 0xfd002020; # SCE_NOC, ARF_6[3]
scr.2774.0 = 0x20d02000; # SCE_NOC, ARF_7[0]
scr.2775.0 = 0x00000000; # SCE_NOC, ARF_7[1]
scr.2776.0 = 0x00000000; # SCE_NOC, ARF_7[2]
scr.2777.4 = 0xfa0004ff; # SCE_NOC, ARF_7[3]
scr.2778.0 = 0x20d200a0; # SCE_NOC, ARF_8[0]
scr.2779.0 = 0x00000000; # SCE_NOC, ARF_8[1]
scr.2780.0 = 0x00000000; # SCE_NOC, ARF_8[2]
scr.2781.4 = 0xfa0004ff; # SCE_NOC, ARF_8[3]
scr.2782.0 = 0x00000000; # SCE_NOC, ARF_11[0]
scr.2783.0 = 0x00000000; # SCE_NOC, ARF_11[1]
scr.2784.0 = 0x00000000; # SCE_NOC, ARF_11[2]
scr.2785.4 = 0x00000000; # SCE_NOC, ARF_11[3]
scr.2786.0 = 0x00000000; # SCE_NOC, ARF_12[0]
scr.2787.0 = 0x00000000; # SCE_NOC, ARF_12[1]
scr.2788.0 = 0x00000000; # SCE_NOC, ARF_12[2]
scr.2789.4 = 0x00000000; # SCE_NOC, ARF_12[3]
scr.2790.0 = 0x00000000; # SCE_NOC, ARF_13[0]
scr.2791.0 = 0x00000000; # SCE_NOC, ARF_13[1]
scr.2792.0 = 0x00000000; # SCE_NOC, ARF_13[2]
scr.2793.4 = 0x00000000; # SCE_NOC, ARF_13[3]
scr.2794.0 = 0x00000000; # SCE_NOC, ARF_14[0]
scr.2795.0 = 0x00000000; # SCE_NOC, ARF_14[1]
scr.2796.0 = 0x00000000; # SCE_NOC, ARF_14[2]
scr.2797.4 = 0x00000000; # SCE_NOC, ARF_14[3]
scr.2798.0 = 0x00000000; # SCE_NOC, ARF_15[0]
scr.2799.0 = 0x00000000; # SCE_NOC, ARF_15[1]
scr.2800.0 = 0x00000000; # SCE_NOC, ARF_15[2]
scr.2801.4 = 0x00000000; # SCE_NOC, ARF_15[3]
scr.2802.0 = 0x00000000; # SCE_NOC, ARF_16[0]
scr.2803.0 = 0x00000000; # SCE_NOC, ARF_16[1]
scr.2804.0 = 0x00000000; # SCE_NOC, ARF_16[2]
scr.2805.4 = 0x00000000; # SCE_NOC, ARF_16[3]
scr.2806.0 = 0x00000000; # SCE_NOC, ARF_17[0]
scr.2807.0 = 0x00000000; # SCE_NOC, ARF_17[1]
scr.2808.0 = 0x00000000; # SCE_NOC, ARF_17[2]
scr.2809.4 = 0x00000000; # SCE_NOC, ARF_17[3]
scr.2810.0 = 0x00000000; # SCE_NOC, ARF_18[0]
scr.2811.0 = 0x00000000; # SCE_NOC, ARF_18[1]
scr.2812.0 = 0x00000000; # SCE_NOC, ARF_18[2]
scr.2813.4 = 0x00000000; # SCE_NOC, ARF_18[3]
scr.2814.0 = 0x00000000; # SCE_NOC, ARF_19[0]
scr.2815.0 = 0x00000000; # SCE_NOC, ARF_19[1]
scr.2816.0 = 0x00000000; # SCE_NOC, ARF_19[2]
scr.2817.4 = 0x00000000; # SCE_NOC, ARF_19[3]
scr.2818.0 = 0x00000000; # SCE_NOC, ARF_20[0]
scr.2819.0 = 0x00000000; # SCE_NOC, ARF_20[1]
scr.2820.0 = 0x00000000; # SCE_NOC, ARF_20[2]
scr.2821.4 = 0x00000000; # SCE_NOC, ARF_20[3]
scr.2822.0 = 0x00000000; # SCE_NOC, ARF_21[0]
scr.2823.0 = 0x00000000; # SCE_NOC, ARF_21[1]
scr.2824.0 = 0x00000000; # SCE_NOC, ARF_21[2]
scr.2825.4 = 0x00000000; # SCE_NOC, ARF_21[3]
scr.2826.0 = 0x00000000; # SCE_NOC, ARF_22[0]
scr.2827.0 = 0x00000000; # SCE_NOC, ARF_22[1]
scr.2828.0 = 0x00000000; # SCE_NOC, ARF_22[2]
scr.2829.4 = 0x00000000; # SCE_NOC, ARF_22[3]
scr.2830.0 = 0x00000000; # SCE_NOC, ARF_23[0]
scr.2831.0 = 0x00000000; # SCE_NOC, ARF_23[1]
scr.2832.0 = 0x00000000; # SCE_NOC, ARF_23[2]
scr.2833.4 = 0x00000000; # SCE_NOC, ARF_23[3]
scr.2834.0 = 0x00000000; # SCE_NOC, ARF_24[0]
scr.2835.0 = 0x00000000; # SCE_NOC, ARF_24[1]
scr.2836.0 = 0x00000000; # SCE_NOC, ARF_24[2]
scr.2837.4 = 0x00000000; # SCE_NOC, ARF_24[3]
scr.2838.0 = 0x00000000; # SCE_NOC, ARF_25[0]
scr.2839.0 = 0x00000000; # SCE_NOC, ARF_25[1]
scr.2840.0 = 0x00000000; # SCE_NOC, ARF_25[2]
scr.2841.4 = 0x00000000; # SCE_NOC, ARF_25[3]
scr.2842.0 = 0x00000000; # SCE_NOC, ARF_26[0]
scr.2843.0 = 0x00000000; # SCE_NOC, ARF_26[1]
scr.2844.0 = 0x00000000; # SCE_NOC, ARF_26[2]
scr.2845.4 = 0x00000000; # SCE_NOC, ARF_26[3]
scr.2846.0 = 0x00000000; # SCE_NOC, ARF_27[0]
scr.2847.0 = 0x00000000; # SCE_NOC, ARF_27[1]
scr.2848.0 = 0x00000000; # SCE_NOC, ARF_27[2]
scr.2849.4 = 0x00000000; # SCE_NOC, ARF_27[3]
scr.2850.0 = 0x00000000; # SCE_NOC, ARF_28[0]
scr.2851.0 = 0x00000000; # SCE_NOC, ARF_28[1]
scr.2852.0 = 0x00000000; # SCE_NOC, ARF_28[2]
scr.2853.4 = 0x00000000; # SCE_NOC, ARF_28[3]
scr.2854.0 = 0x00000000; # SCE_NOC, ARF_29[0]
scr.2855.0 = 0x00000000; # SCE_NOC, ARF_29[1]
scr.2856.0 = 0x00000000; # SCE_NOC, ARF_29[2]
scr.2857.4 = 0x00000000; # SCE_NOC, ARF_29[3]
scr.2858.0 = 0x00000000; # SCE_NOC, ARF_30[0]
scr.2859.0 = 0x00000000; # SCE_NOC, ARF_30[1]
scr.2860.0 = 0x00000000; # SCE_NOC, ARF_30[2]
scr.2861.4 = 0x00000000; # SCE_NOC, ARF_30[3]
scr.2862.0 = 0x00000000; # SCE_NOC, ARF_31[0]
scr.2863.0 = 0x00000000; # SCE_NOC, ARF_31[1]
scr.2864.0 = 0x00000000; # SCE_NOC, ARF_31[2]
scr.2865.4 = 0x00000000; # SCE_NOC, ARF_31[3]
