Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Mar 25 01:32:46 2025
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (126)
6. checking no_output_delay (88)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (288)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: fir_awready_reg/Q (HIGH)

data_length_reg[0]/G
data_length_reg[10]/G
data_length_reg[11]/G
data_length_reg[12]/G
data_length_reg[13]/G
data_length_reg[14]/G
data_length_reg[15]/G
data_length_reg[16]/G
data_length_reg[17]/G
data_length_reg[18]/G
data_length_reg[19]/G
data_length_reg[1]/G
data_length_reg[20]/G
data_length_reg[21]/G
data_length_reg[22]/G
data_length_reg[23]/G
data_length_reg[24]/G
data_length_reg[25]/G
data_length_reg[26]/G
data_length_reg[27]/G
data_length_reg[28]/G
data_length_reg[29]/G
data_length_reg[2]/G
data_length_reg[30]/G
data_length_reg[31]/G
data_length_reg[3]/G
data_length_reg[4]/G
data_length_reg[5]/G
data_length_reg[6]/G
data_length_reg[7]/G
data_length_reg[8]/G
data_length_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

data_length_reg[0]/D
data_length_reg[10]/D
data_length_reg[11]/D
data_length_reg[12]/D
data_length_reg[13]/D
data_length_reg[14]/D
data_length_reg[15]/D
data_length_reg[16]/D
data_length_reg[17]/D
data_length_reg[18]/D
data_length_reg[19]/D
data_length_reg[1]/D
data_length_reg[20]/D
data_length_reg[21]/D
data_length_reg[22]/D
data_length_reg[23]/D
data_length_reg[24]/D
data_length_reg[25]/D
data_length_reg[26]/D
data_length_reg[27]/D
data_length_reg[28]/D
data_length_reg[29]/D
data_length_reg[2]/D
data_length_reg[30]/D
data_length_reg[31]/D
data_length_reg[3]/D
data_length_reg[4]/D
data_length_reg[5]/D
data_length_reg[6]/D
data_length_reg[7]/D
data_length_reg[8]/D
data_length_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (126)
--------------------------------
 There are 126 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (88)
--------------------------------
 There are 88 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[1]
rdata[2]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.797        0.000                      0                  228        0.142        0.000                      0                  228        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.797        0.000                      0                  228        0.142        0.000                      0                  228        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 7.435ns (81.717%)  route 1.663ns (18.283%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg_reg[27]_i_1_n_1
                                                                      r  m_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.555 r  m_reg_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.555    m_reg_reg[31]_i_1_n_7
                         FDCE                                         r  m_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 7.429ns (81.705%)  route 1.663ns (18.295%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg_reg[27]_i_1_n_1
                                                                      r  m_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.549 r  m_reg_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.549    m_reg_reg[31]_i_1_n_5
                         FDCE                                         r  m_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 7.354ns (81.553%)  route 1.663ns (18.447%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg_reg[27]_i_1_n_1
                                                                      r  m_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.474 r  m_reg_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.474    m_reg_reg[31]_i_1_n_6
                         FDCE                                         r  m_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 7.330ns (81.504%)  route 1.663ns (18.496%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg_reg[27]_i_1_n_1
                                                                      r  m_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.450 r  m_reg_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.450    m_reg_reg[31]_i_1_n_8
                         FDCE                                         r  m_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 7.318ns (81.479%)  route 1.663ns (18.521%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  m_reg_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.438    m_reg_reg[27]_i_1_n_7
                         FDCE                                         r  m_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 7.312ns (81.467%)  route 1.663ns (18.533%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  m_reg_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.432    m_reg_reg[27]_i_1_n_5
                         FDCE                                         r  m_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 7.237ns (81.311%)  route 1.663ns (18.689%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.357 r  m_reg_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.357    m_reg_reg[27]_i_1_n_6
                         FDCE                                         r  m_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 7.213ns (81.260%)  route 1.663ns (18.740%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg_reg[23]_i_1_n_1
                                                                      r  m_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.333 r  m_reg_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.333    m_reg_reg[27]_i_1_n_8
                         FDCE                                         r  m_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 7.201ns (81.235%)  route 1.663ns (18.765%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.321 r  m_reg_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.321    m_reg_reg[23]_i_1_n_7
                         FDCE                                         r  m_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[21]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 b_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 7.195ns (81.222%)  route 1.663ns (18.778%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  b_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    b_reg[16]
                                                                      r  m/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_n_107
                                                                      r  m__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m__0_n_106
                                                                      r  m_reg[19]_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m_reg[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m_reg[19]_i_7_n_1
                                                                      r  m_reg_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg_reg[19]_i_1_n_1
                                                                      r  m_reg_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  m_reg_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.315    m_reg_reg[23]_i_1_n_5
                         FDCE                                         r  m_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fir_data_aw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_data_aw_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_aw_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_data_aw_reg[5]/Q
                         net (fo=4, unplaced)         0.141     0.966    fir_data_aw__0[5]
                                                                      f  fir_data_aw[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  fir_data_aw[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    fir_data_aw[2]_i_1_n_1
                         FDPE                                         r  fir_data_aw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_data_aw_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_data_aw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fir_data_ar_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_data_ar_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_data_ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_data_ar_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_data_ar__0[2]
                                                                      f  fir_data_ar[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  fir_data_ar[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    fir_data_ar[2]_i_1_n_1
                         FDPE                                         r  fir_data_ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_data_ar_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_data_ar_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fir_data_ar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_data_ar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_ar_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_data_ar_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_data_ar__0[3]
                                                                      r  fir_data_ar[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  fir_data_ar[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    fir_data_ar[3]_i_1_n_1
                         FDCE                                         r  fir_data_ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_ar_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_data_ar_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fir_data_aw_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_data_aw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_data_aw_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  fir_data_aw_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_data_aw__0[2]
                                                                      r  fir_data_aw[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  fir_data_aw[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    fir_data_aw[3]_i_1_n_1
                         FDCE                                         r  fir_data_aw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_aw_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_data_aw_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fir_tap_ar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_tap_ar_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_tap_ar_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_tap_ar_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_tap_ar__0[3]
                                                                      r  fir_tap_ar[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  fir_tap_ar[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    fir_tap_ar[3]_i_1_n_1
                         FDCE                                         r  fir_tap_ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_tap_ar_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_tap_ar_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_data_a_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_data_a_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  i_data_a_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    i_data_a_reg_n_1_[2]
                                                                      f  i_data_a[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  i_data_a[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    i_data_a[2]
                         FDPE                                         r  i_data_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    i_data_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_data_a_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_data_a_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  i_data_a_reg[5]/Q
                         net (fo=6, unplaced)         0.145     0.969    i_data_a_reg_n_1_[5]
                                                                      f  i_data_a[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  i_data_a[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    i_data_a[4]
                         FDPE                                         r  i_data_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    i_data_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 xn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xn_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  xn_count_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    xn_count[3]
                                                                      r  xn_count[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.068 r  xn_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    xn_count[0]_i_1_n_1
                         FDCE                                         r  xn_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    xn_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fir_data_aw_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_data_aw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_data_aw_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  fir_data_aw_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    fir_data_aw__0[2]
                                                                      r  fir_data_aw[5]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  fir_data_aw[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    fir_data_aw[5]_i_2_n_1
                         FDCE                                         r  fir_data_aw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_aw_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_data_aw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_data_a_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_data_a_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  i_data_a_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    i_data_a_reg_n_1_[2]
                                                                      r  i_data_a[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.070 r  i_data_a[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    i_data_a[3]
                         FDPE                                         r  i_data_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  i_data_a_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    i_data_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_ctrl_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_ctrl_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                ap_ctrl_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                b_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                b_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                b_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                b_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                b_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                b_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                b_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_ctrl_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                b_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                b_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_length_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 5.702ns (66.671%)  route 2.851ns (33.329%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[2]/Q
                         net (fo=5, unplaced)         0.667     1.252    data_length[2]
                                                                      r  sm_tlast_OBUF_inst_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.772 r  sm_tlast_OBUF_inst_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     1.781    sm_tlast_OBUF_inst_i_34_n_1
                                                                      r  sm_tlast_OBUF_inst_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.898 r  sm_tlast_OBUF_inst_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     1.898    sm_tlast_OBUF_inst_i_33_n_1
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.015 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.015    sm_tlast_OBUF_inst_i_21_n_1
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.132 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     2.132    sm_tlast_OBUF_inst_i_20_n_1
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    sm_tlast_OBUF_inst_i_19_n_1
                                                                      r  sm_tlast_OBUF_inst_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.505 r  sm_tlast_OBUF_inst_i_14/O[2]
                         net (fo=1, unplaced)         0.905     3.410    sm_tlast1[23]
                                                                      r  sm_tlast_OBUF_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     3.711 r  sm_tlast_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.000     3.711    sm_tlast_OBUF_inst_i_8_n_1
                                                                      r  sm_tlast_OBUF_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.087 r  sm_tlast_OBUF_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.087    sm_tlast_OBUF_inst_i_3_n_1
                                                                      r  sm_tlast_OBUF_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.339 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     4.809    sm_tlast0
                                                                      r  sm_tlast_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.310     5.119 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.919    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.553 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.553    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.114 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[15]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[17]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[19]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[21]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 3.978ns (60.748%)  route 2.570ns (39.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[6]
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_3_n_1
                                                                      r  rdata_OBUF[31]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     2.990    rdata_OBUF[31]_inst_i_2_n_1
                                                                      r  rdata_OBUF[23]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.114 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.914    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.549 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.549    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            data_length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[0]
                         LDCE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            data_length_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         LDCE                                         r  data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            data_length_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         LDCE                                         r  data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            data_length_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[12]
                         LDCE                                         r  data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            data_length_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                         LDCE                                         r  data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            data_length_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[14]
                         LDCE                                         r  data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            data_length_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                         LDCE                                         r  data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            data_length_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[16]
                         LDCE                                         r  data_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            data_length_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                         LDCE                                         r  data_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            data_length_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[18]
                         LDCE                                         r  data_length_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yn_total_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 4.619ns (67.073%)  route 2.268ns (32.927%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  yn_total_count_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    yn_total_count_reg[5]
                                                                      r  sm_tlast_OBUF_inst_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.218 r  sm_tlast_OBUF_inst_i_17/O
                         net (fo=1, unplaced)         0.000     4.218    sm_tlast_OBUF_inst_i_17_n_1
                                                                      r  sm_tlast_OBUF_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.751 r  sm_tlast_OBUF_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.760    sm_tlast_OBUF_inst_i_7_n_1
                                                                      r  sm_tlast_OBUF_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.877 r  sm_tlast_OBUF_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.877    sm_tlast_OBUF_inst_i_3_n_1
                                                                      r  sm_tlast_OBUF_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.129 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     5.599    sm_tlast0
                                                                      r  sm_tlast_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.310     5.909 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.709    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.344 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     9.344    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.531ns (62.008%)  route 2.164ns (37.992%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      r  data_A_OBUF[5]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     4.593    data_A_OBUF[5]_inst_i_2_n_1
                                                                      r  data_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.717 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.517    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.152 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.152    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.531ns (62.008%)  route 2.164ns (37.992%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      r  data_A_OBUF[5]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     4.593    data_A_OBUF[5]_inst_i_2_n_1
                                                                      r  data_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.717 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.517    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.152 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.152    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.531ns (62.008%)  route 2.164ns (37.992%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      r  data_A_OBUF[5]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     4.593    data_A_OBUF[5]_inst_i_2_n_1
                                                                      r  data_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.717 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.517    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.152 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.152    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.531ns (62.008%)  route 2.164ns (37.992%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      r  data_A_OBUF[5]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=36, unplaced)        0.523     4.593    data_A_OBUF[5]_inst_i_2_n_1
                                                                      r  data_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.717 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.517    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.152 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.152    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.531ns (62.469%)  route 2.122ns (37.531%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      f  ss_tready_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=6, unplaced)         0.481     4.551    ss_tready_OBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     5.475    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.110 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.110    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.531ns (62.469%)  route 2.122ns (37.531%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      f  ss_tready_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=6, unplaced)         0.481     4.551    ss_tready_OBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     5.475    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.110 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.110    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.531ns (62.469%)  route 2.122ns (37.531%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      f  ss_tready_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=6, unplaced)         0.481     4.551    ss_tready_OBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     5.475    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.110 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.110    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xn_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.531ns (62.469%)  route 2.122ns (37.531%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  xn_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  xn_count_reg[2]/Q
                         net (fo=7, unplaced)         0.841     3.775    xn_count[2]
                                                                      f  ss_tready_OBUF_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.070 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=6, unplaced)         0.481     4.551    ss_tready_OBUF
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     5.475    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.110 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.110    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.127ns  (logic 3.407ns (66.459%)  route 1.720ns (33.541%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  ap_ctrl_reg[2]/Q
                         net (fo=178, unplaced)       0.920     3.854    p_0_in4_in
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.149 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.949    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.584 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.584    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_arready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_awready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_arready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_arready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_arready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_awready_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[0]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yn_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.396ns (73.379%)  route 0.507ns (26.621%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  yn_count_reg[3]/Q
                         net (fo=70, unplaced)        0.169     0.994    yn_count__0[3]
                                                                      f  sm_tdata_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.092 r  sm_tdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.429    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.580 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.580    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_length_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_ap_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 3.068ns (59.934%)  route 2.051ns (40.066%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[2]/Q
                         net (fo=5, unplaced)         0.667     1.252    data_length[2]
                                                                      r  sm_tlast_OBUF_inst_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.772 r  sm_tlast_OBUF_inst_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     1.781    sm_tlast_OBUF_inst_i_34_n_1
                                                                      r  sm_tlast_OBUF_inst_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.898 r  sm_tlast_OBUF_inst_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     1.898    sm_tlast_OBUF_inst_i_33_n_1
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.015 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.015    sm_tlast_OBUF_inst_i_21_n_1
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.132 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     2.132    sm_tlast_OBUF_inst_i_20_n_1
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    sm_tlast_OBUF_inst_i_19_n_1
                                                                      r  sm_tlast_OBUF_inst_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.505 r  sm_tlast_OBUF_inst_i_14/O[2]
                         net (fo=1, unplaced)         0.905     3.410    sm_tlast1[23]
                                                                      r  sm_tlast_OBUF_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     3.711 r  sm_tlast_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.000     3.711    sm_tlast_OBUF_inst_i_8_n_1
                                                                      r  sm_tlast_OBUF_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.087 r  sm_tlast_OBUF_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.087    sm_tlast_OBUF_inst_i_3_n_1
                                                                      r  sm_tlast_OBUF_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.339 f  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     4.809    sm_tlast0
                                                                      f  FSM_sequential_ap_state[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.119 r  FSM_sequential_ap_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.119    next_ap_state[0]
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C

Slack:                    inf
  Source:                 data_length_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ap_ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 3.068ns (59.934%)  route 2.051ns (40.066%))
  Logic Levels:           11  (CARRY4=8 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[2]/Q
                         net (fo=5, unplaced)         0.667     1.252    data_length[2]
                                                                      r  sm_tlast_OBUF_inst_i_34/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.772 r  sm_tlast_OBUF_inst_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     1.781    sm_tlast_OBUF_inst_i_34_n_1
                                                                      r  sm_tlast_OBUF_inst_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.898 r  sm_tlast_OBUF_inst_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     1.898    sm_tlast_OBUF_inst_i_33_n_1
                                                                      r  sm_tlast_OBUF_inst_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.015 r  sm_tlast_OBUF_inst_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.015    sm_tlast_OBUF_inst_i_21_n_1
                                                                      r  sm_tlast_OBUF_inst_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.132 r  sm_tlast_OBUF_inst_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     2.132    sm_tlast_OBUF_inst_i_20_n_1
                                                                      r  sm_tlast_OBUF_inst_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.249 r  sm_tlast_OBUF_inst_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.249    sm_tlast_OBUF_inst_i_19_n_1
                                                                      r  sm_tlast_OBUF_inst_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.505 r  sm_tlast_OBUF_inst_i_14/O[2]
                         net (fo=1, unplaced)         0.905     3.410    sm_tlast1[23]
                                                                      r  sm_tlast_OBUF_inst_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.301     3.711 r  sm_tlast_OBUF_inst_i_8/O
                         net (fo=1, unplaced)         0.000     3.711    sm_tlast_OBUF_inst_i_8_n_1
                                                                      r  sm_tlast_OBUF_inst_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.087 r  sm_tlast_OBUF_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.087    sm_tlast_OBUF_inst_i_3_n_1
                                                                      r  sm_tlast_OBUF_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.339 r  sm_tlast_OBUF_inst_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     4.809    sm_tlast0
                                                                      r  ap_ctrl[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.310     5.119 r  ap_ctrl[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.119    next_ap_ctrl[1]
                         FDCE                                         r  ap_ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_ctrl_reg[1]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 3.528ns (69.696%)  route 1.534ns (30.304%))
  Logic Levels:           14  (CARRY4=11 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  yn_total_count_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    yn_total_count_reg[24]_i_1_n_1
                                                                      r  yn_total_count_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  yn_total_count_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.062    yn_total_count_reg[28]_i_1_n_7
                         FDCE                                         r  yn_total_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[29]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 3.522ns (69.660%)  route 1.534ns (30.340%))
  Logic Levels:           14  (CARRY4=11 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  yn_total_count_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    yn_total_count_reg[24]_i_1_n_1
                                                                      r  yn_total_count_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.056 r  yn_total_count_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.056    yn_total_count_reg[28]_i_1_n_5
                         FDCE                                         r  yn_total_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[31]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.981ns  (logic 3.447ns (69.203%)  route 1.534ns (30.797%))
  Logic Levels:           14  (CARRY4=11 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  yn_total_count_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    yn_total_count_reg[24]_i_1_n_1
                                                                      r  yn_total_count_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.981 r  yn_total_count_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.981    yn_total_count_reg[28]_i_1_n_6
                         FDCE                                         r  yn_total_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[30]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 3.423ns (69.054%)  route 1.534ns (30.946%))
  Logic Levels:           14  (CARRY4=11 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  yn_total_count_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    yn_total_count_reg[24]_i_1_n_1
                                                                      r  yn_total_count_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.957 r  yn_total_count_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.957    yn_total_count_reg[28]_i_1_n_8
                         FDCE                                         r  yn_total_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[28]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.945ns  (logic 3.411ns (68.979%)  route 1.534ns (31.021%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.945 r  yn_total_count_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.945    yn_total_count_reg[24]_i_1_n_7
                         FDCE                                         r  yn_total_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[25]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 3.405ns (68.941%)  route 1.534ns (31.059%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.939 r  yn_total_count_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.939    yn_total_count_reg[24]_i_1_n_5
                         FDCE                                         r  yn_total_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[27]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 3.330ns (68.462%)  route 1.534ns (31.538%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.864 r  yn_total_count_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.864    yn_total_count_reg[24]_i_1_n_6
                         FDCE                                         r  yn_total_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[26]/C

Slack:                    inf
  Source:                 data_length_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 3.306ns (68.306%)  route 1.534ns (31.694%))
  Logic Levels:           13  (CARRY4=10 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  data_length_reg[5]/Q
                         net (fo=5, unplaced)         0.992     1.577    data_length[5]
                                                                      r  yn_total_count[0]_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  yn_total_count[0]_i_19/O
                         net (fo=1, unplaced)         0.000     1.701    yn_total_count[0]_i_19_n_1
                                                                      r  yn_total_count_reg[0]_i_12/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.234 r  yn_total_count_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.009     2.243    yn_total_count_reg[0]_i_12_n_1
                                                                      r  yn_total_count_reg[0]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.360 r  yn_total_count_reg[0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.360    yn_total_count_reg[0]_i_8_n_1
                                                                      r  yn_total_count_reg[0]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     2.612 r  yn_total_count_reg[0]_i_7/CO[2]
                         net (fo=33, unplaced)        0.524     3.136    load
                                                                      r  yn_total_count[0]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.302     3.438 r  yn_total_count[0]_i_2/O
                         net (fo=1, unplaced)         0.000     3.438    yn_total_count[0]_i_2_n_1
                                                                      r  yn_total_count_reg[0]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.014 r  yn_total_count_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.023    yn_total_count_reg[0]_i_1_n_1
                                                                      r  yn_total_count_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.140 r  yn_total_count_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.140    yn_total_count_reg[4]_i_1_n_1
                                                                      r  yn_total_count_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.257 r  yn_total_count_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.257    yn_total_count_reg[8]_i_1_n_1
                                                                      r  yn_total_count_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.374 r  yn_total_count_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.374    yn_total_count_reg[12]_i_1_n_1
                                                                      r  yn_total_count_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.491 r  yn_total_count_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.491    yn_total_count_reg[16]_i_1_n_1
                                                                      r  yn_total_count_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.608 r  yn_total_count_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    yn_total_count_reg[20]_i_1_n_1
                                                                      r  yn_total_count_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.840 r  yn_total_count_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.840    yn_total_count_reg[24]_i_1_n_8
                         FDCE                                         r  yn_total_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_length_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.276ns (59.214%)  route 0.190ns (40.786%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  data_length_reg[0]/Q
                         net (fo=6, unplaced)         0.190     0.351    data_length[0]
                                                                      r  yn_total_count[0]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.396 r  yn_total_count[0]_i_6/O
                         net (fo=1, unplaced)         0.000     0.396    yn_total_count[0]_i_6_n_1
                                                                      r  yn_total_count_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.466 r  yn_total_count_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.466    yn_total_count_reg[0]_i_1_n_8
                         FDCE                                         r  yn_total_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[0]/C

Slack:                    inf
  Source:                 data_length_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.311ns (62.063%)  route 0.190ns (37.937%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  data_length_reg[0]/Q
                         net (fo=6, unplaced)         0.190     0.351    data_length[0]
                                                                      r  yn_total_count[0]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.396 r  yn_total_count[0]_i_6/O
                         net (fo=1, unplaced)         0.000     0.396    yn_total_count[0]_i_6_n_1
                                                                      r  yn_total_count_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.501 r  yn_total_count_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.501    yn_total_count_reg[0]_i_1_n_7
                         FDCE                                         r  yn_total_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[1]/C

Slack:                    inf
  Source:                 data_length_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.351ns (64.867%)  route 0.190ns (35.133%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  data_length_reg[0]/Q
                         net (fo=6, unplaced)         0.190     0.351    data_length[0]
                                                                      r  yn_total_count[0]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.396 r  yn_total_count[0]_i_6/O
                         net (fo=1, unplaced)         0.000     0.396    yn_total_count[0]_i_6_n_1
                                                                      r  yn_total_count_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.541 r  yn_total_count_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.541    yn_total_count_reg[0]_i_1_n_6
                         FDCE                                         r  yn_total_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[2]/C

Slack:                    inf
  Source:                 data_length_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yn_total_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.371ns (66.119%)  route 0.190ns (33.881%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_length_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  data_length_reg[0]/Q
                         net (fo=6, unplaced)         0.190     0.351    data_length[0]
                                                                      r  yn_total_count[0]_i_6/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.396 r  yn_total_count[0]_i_6/O
                         net (fo=1, unplaced)         0.000     0.396    yn_total_count[0]_i_6_n_1
                                                                      r  yn_total_count_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.561 r  yn_total_count_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.561    yn_total_count_reg[0]_i_1_n_5
                         FDCE                                         r  yn_total_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  yn_total_count_reg[3]/C

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            b_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                                                                      r  b_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[0]_i_1_n_1
                         FDCE                                         r  b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                                                                      r  b_reg[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[10]_i_1_n_1
                         FDCE                                         r  b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            b_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                                                                      r  b_reg[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[11]_i_1_n_1
                         FDCE                                         r  b_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            b_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                                                                      r  b_reg[12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[12]_i_1_n_1
                         FDCE                                         r  b_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[12]/C

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            b_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                                                                      r  b_reg[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[13]_i_1_n_1
                         FDCE                                         r  b_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[13]/C

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            b_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                                                                      r  b_reg[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  b_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    b_reg[14]_i_1_n_1
                         FDCE                                         r  b_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=190, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  b_reg_reg[14]/C





