<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1922" />
 <file
   path="altera_merlin_slave_agent_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1932/sim/subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1932" />
 <file
   path="altera_merlin_router_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_pb5uyxq.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="hs_clk_xer_1940/sim/subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq.v"
   type="VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/altera_reset_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/altera_std_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1940" />
 <file
   path="hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc"
   type="SDC_ENTITY"
   library="hs_clk_xer_1940" />
 <file
   path="altera_mm_interconnect_1920/sim/subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/subsys_ftile_25gbe_1588.v"
   type="VERILOG"
   library="subsys_ftile_25gbe_1588"
   hasInlineConfiguration="true" />
 <topLevel name="subsys_ftile_25gbe_1588.subsys_ftile_25gbe_1588" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
