{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 10,
    "design__latch__count": 0,
    "design__instance__count": 1580,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.000897990248631686,
    "power__switching__total": 0.0005125747411511838,
    "power__leakage__total": 1.2021605932943658e-08,
    "power__total": 0.001410576980561018,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.043057,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.043057,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.321673,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 12.526517,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 6,
    "design__max_fanout_violation__count": 99,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.071433,
    "clock__skew__worst_setup": 0.071433,
    "timing__hold__ws": 0.106499,
    "timing__setup__ws": 8.617115,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 157.32 111.52",
    "design__core__bbox": "2.76 2.72 154.56 108.8",
    "design__io": 45,
    "design__die__area": 17544.3,
    "design__core__area": 16102.9,
    "design__instance__area": 12727.2,
    "design__instance__count__stdcell": 1580,
    "design__instance__area__stdcell": 12727.2,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.790365,
    "design__instance__utilization__stdcell": 0.790365,
    "floorplan__design__io": 43,
    "design__io__hpwl": 990165,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 21534.7,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna__count": 1,
    "route__net": 1373,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1039,
    "route__wirelength__iter:1": 25214,
    "route__drc_errors__iter:2": 478,
    "route__wirelength__iter:2": 24860,
    "route__drc_errors__iter:3": 375,
    "route__wirelength__iter:3": 24627,
    "route__drc_errors__iter:4": 97,
    "route__wirelength__iter:4": 24589,
    "route__drc_errors__iter:5": 16,
    "route__wirelength__iter:5": 24586,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 24595,
    "route__drc_errors": 0,
    "route__wirelength": 24595,
    "route__vias": 8935,
    "route__vias__singlecut": 8935,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 402.55,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.06568,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.06568,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.883437,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.704303,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.033491,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.033491,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.111966,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.808892,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.040277,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.040277,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.313907,
    "timing__setup__ws__corner:min_tt_025C_1v80": 12.576221,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.062037,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.062037,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.875141,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.801001,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.031059,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.031059,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.106499,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 13.840868,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.047818,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.047818,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.330346,
    "timing__setup__ws__corner:max_tt_025C_1v80": 12.482164,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.071433,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.071433,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.890299,
    "timing__setup__ws__corner:max_ss_100C_1v60": 8.617115,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.037759,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.037759,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.118196,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 13.779734,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79792,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00057063,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00207631,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000571,
    "ir__drop__worst": 0.00208,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}