<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</p>
        <p>Date: Wed Feb 19 11:10:20 2025
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[7] </td>
                <td>(225, 54)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</td>
                <td>324</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[2] </td>
                <td>(220, 54)</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_inferred_clock_RNIU2I7/U0_YNn_GSouth</td>
                <td>31</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[0] </td>
                <td>(218, 54)</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_inferred_clock_RNI5NP5/U0_YNn</td>
                <td>9</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[1] </td>
                <td>(219, 54)</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_inferred_clock_RNI6PB7/U0_YNn_GSouth</td>
                <td>9</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[5] </td>
                <td>(223, 54)</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_inferred_clock_RNI4L74/U0_YNn_GSouth</td>
                <td>9</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[6] </td>
                <td>(224, 54)</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_inferred_clock_RNI7RT8/U0_YNn_GSouth</td>
                <td>9</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[3] </td>
                <td>(221, 54)</td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YNn</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[4] </td>
                <td>(222, 54)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i:Q</td>
                <td>(397, 46)</td>
                <td>GB[2] </td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_2</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q</td>
                <td>(239, 52)</td>
                <td>GB[0] </td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_0</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>3</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q</td>
                <td>(229, 52)</td>
                <td>GB[1] </td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_1</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>4</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q</td>
                <td>(252, 52)</td>
                <td>GB[5] </td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_Z</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>5</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q</td>
                <td>(234, 52)</td>
                <td>GB[6] </td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_2</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th>Pin Swapped for Back Annotation Only</th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</td>
                <td>CCC-NE0 (372, 92)</td>
                <td>GL1 =&gt; GL3</td>
                <td>GB[7] </td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NE1 (390, 92)</td>
                <td>GL0 =&gt; GL3</td>
                <td>GB[3] </td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NE0 (372, 92)</td>
                <td>None</td>
                <td>GB[4] </td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To (Pin Swapped for Back Annotation Only) </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>CLK0_PAD</td>
                <td>H16</td>
                <td>MSIO11NB2/I2C_1_SCL/GPIO_1_A/CCC_NE0_CLKI2</td>
                <td>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:Y</td>
                <td>(399, 16)</td>
                <td>CLK0_PAD =&gt; CLK2_PAD</td>
                <td>CCC-NE0 (372, 92)</td>
                <td>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_net</td>
                <td>HARDWIRED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>-</td>
                <td>-</td>
                <td>-</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>(372, 92)</td>
                <td>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0</td>
                <td>CCC-NE1 (390, 92)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> RGB Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[7] </td>
                <td>(225, 54)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</td>
                <td>324</td>
                <td>1</td>
                <td>(218, 96)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(218, 99)</td>
                <td>11</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[2] </td>
                <td>(220, 54)</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_inferred_clock_RNIU2I7/U0_YNn_GSouth</td>
                <td>31</td>
                <td>1</td>
                <td>(219, 36)</td>
                <td>11</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(219, 39)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(219, 51)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[0] </td>
                <td>(218, 54)</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_inferred_clock_RNI5NP5/U0_YNn</td>
                <td>9</td>
                <td>1</td>
                <td>(219, 96)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(219, 99)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[1] </td>
                <td>(219, 54)</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_inferred_clock_RNI6PB7/U0_YNn_GSouth</td>
                <td>9</td>
                <td/>
                <td>(219, 30)</td>
                <td>9</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[5] </td>
                <td>(223, 54)</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_inferred_clock_RNI4L74/U0_YNn_GSouth</td>
                <td>9</td>
                <td>1</td>
                <td>(220, 36)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(220, 51)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[6] </td>
                <td>(224, 54)</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_inferred_clock_RNI7RT8/U0_YNn_GSouth</td>
                <td>9</td>
                <td>1</td>
                <td>(219, 42)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(219, 45)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[3] </td>
                <td>(221, 54)</td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YNn</td>
                <td>1</td>
                <td/>
                <td>(218, 102)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[4] </td>
                <td>(222, 54)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YNn</td>
                <td>1</td>
                <td/>
                <td>(218, 90)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to Single Event Effects (SEEs) and have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals to dedicated global resources. Refer to the RTG4 Clocking Resources User Guide and RTG4 Radiation-Mitigated Clock and Reset Network Usage Application Note for more information.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DMMainPorts_1/Uart1BitClockDiv/clko_i:Q</td>
                <td>DMMainPorts_1/clko_i_i</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/ClkDiv_Z[2]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/ClkDiv[0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/ClkDiv[1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/ClkDiv_Z[1]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/ClkDiv[0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/ClkDiv_Z[2]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/ClkDiv[0]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/ClkDiv[2]:CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/ClkDiv_Z[1]:CLK</td>
            </tr>
        </table>
    </body>
</html>
