Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Fri Mar 14 09:38:58 2025
| Host             : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.845        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.682        |
| Device Static (W)        | 0.163        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |        8 |       --- |             --- |
| Slice Logic              |     0.039 |    28947 |       --- |             --- |
|   LUT as Logic           |     0.034 |     9845 |    133800 |            7.36 |
|   LUT as Distributed RAM |     0.003 |      924 |     46200 |            2.00 |
|   Register               |     0.002 |    12164 |    267600 |            4.55 |
|   CARRY4                 |    <0.001 |      226 |     33450 |            0.68 |
|   F7/F8 Muxes            |    <0.001 |      303 |    133800 |            0.23 |
|   LUT as Shift Register  |    <0.001 |      466 |     46200 |            1.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     1376 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
| Signals                  |     0.051 |    21010 |       --- |             --- |
| Block RAM                |     0.031 |       18 |       365 |            4.93 |
| MMCM                     |     0.164 |        2 |        10 |           20.00 |
| PLL                      |     0.086 |        1 |        10 |           10.00 |
| I/O                      |     0.266 |       60 |       285 |           21.05 |
| PHASER                   |     0.010 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     0.845 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.195 |       0.161 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.215 |       0.184 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.126 |       0.121 |      0.005 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0 |            10.0 |
| clk_out2_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0 |             5.0 |
| clkfbout_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0 |            10.0 |
| design_1_i/clk_wiz_1/inst/clk_in1                          | design_1_i/util_ds_buf_0/U0/BUFG_O[0]                   |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                 |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0         |            33.3 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| design_1_wrapper                     |     0.682 |
|   design_1_i                         |     0.679 |
|     My_Counter_IP9_0                 |     0.004 |
|       U0                             |     0.004 |
|     axi_smc                          |     0.003 |
|       inst                           |     0.003 |
|     axi_smc_1                        |     0.033 |
|       inst                           |     0.033 |
|     clk_wiz_1                        |     0.108 |
|       inst                           |     0.108 |
|     microblaze_0                     |     0.048 |
|       U0                             |     0.048 |
|     microblaze_0_local_memory        |     0.003 |
|       lmb_bram                       |     0.003 |
|     mig_7series_0                    |     0.478 |
|       u_design_1_mig_7series_0_0_mig |     0.478 |
+--------------------------------------+-----------+


