#For one to place random junk
Local_Ignored/
*/.output

#FPGA
*.xcf
*.flock
**/*.db_info

# modelsim
# ignore ModelSim generated files and directories (temp files and so on)
[_@]*

# ignore compilation output of ModelSim
*.mti
*.dat
*.dbs
*.psm
*.bak
*.bak*
*.cmp
*.html
*.bsf

# ignore simulation output of ModelSim
wlf*
*.wlf
*.vstf
*.ucdb
**/*transcript*
sc_dpiheader.h
vsim.dbg

# FOSS 
*.asc
*.bin
*.blif
*.swp
host
*.o

# verilator
obj_dir

# vivado
.Xil

# temp
*.swp

# LaTeX
*.aux
*.fdb_latexmk
*.fls
*.log
*.out
*.gz
*.toc


Lab1/0_Report/Videos
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/latch_2_run_msim_rtl_verilog.do
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/msim_transcript
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/vsim.wlf
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_info
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib1_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib1_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_vmake
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib3_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib3_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exempt5xkm8q
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exempt51nmwn
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exemptmx0r6j
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/latch_2_run_msim_rtl_verilog.do
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/msim_transcript
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/vsim.wlf
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_info
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib1_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_lib1_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/_vmake
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib1_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib2_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib3_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib3_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib4_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qdb
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qpg
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_lib5_0.qtl
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exempt5xkm8q
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exempt51nmwn
Lab2/2_Avoid_Latch/Quartus_prj/latch_2/simulation/questa/rtl_work/@_opt/_data/exemptmx0r6j
