/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _00_;
  always_latch
    if (!celloutsig_1_18z) _00_ = 7'h00;
    else if (!clkin_data[0]) _00_ = { in_data[93:89], celloutsig_0_10z, celloutsig_0_11z };
  assign out_data[39:33] = _00_;
  assign celloutsig_0_15z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z | in_data[131]);
  assign celloutsig_0_13z = ~(celloutsig_0_0z | in_data[92]);
  assign celloutsig_0_17z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[84] ^ in_data[7];
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_3z[1];
  assign celloutsig_1_18z = in_data[170] ^ celloutsig_1_8z;
  assign celloutsig_0_10z = in_data[38] ^ celloutsig_0_6z;
  assign celloutsig_0_11z = celloutsig_0_5z ^ celloutsig_0_2z;
  assign celloutsig_0_19z = in_data[77] ^ celloutsig_0_10z;
  assign celloutsig_0_34z = { in_data[25:21], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_19z } === { celloutsig_0_16z[6:5], celloutsig_0_8z[1:0], 1'h0, celloutsig_0_13z, celloutsig_0_16z[0], celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_4z = { in_data[54:46], 2'h0, celloutsig_0_0z } === { in_data[47:37], 1'h0 };
  assign celloutsig_0_12z = { celloutsig_0_3z[3], in_data[68], celloutsig_0_3z[1] } === { celloutsig_0_7z[2], in_data[14], 1'h0 };
  assign celloutsig_0_14z = { in_data[84:76], celloutsig_0_13z } === { celloutsig_0_3z[6:3], in_data[68], celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_16z[8:5], celloutsig_0_8z[1], celloutsig_0_14z, celloutsig_0_19z } === { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[168:162] && in_data[168:162];
  assign celloutsig_0_18z = { in_data[55:54], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_8z } && in_data[20:12];
  assign celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } && { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z } && { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_1_19z = celloutsig_1_18z & ~(celloutsig_1_0z);
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(1'h0);
  assign celloutsig_0_8z = in_data[77:75] ^ in_data[90:88];
  assign celloutsig_0_22z = { celloutsig_0_3z[8:5], celloutsig_0_0z } ^ { celloutsig_0_3z[5:4], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z };
  assign { celloutsig_0_3z[3], celloutsig_0_3z[1], celloutsig_0_3z[8:4] } = { celloutsig_0_2z, celloutsig_0_2z, in_data[5:1] } ^ { in_data[69], celloutsig_0_0z, in_data[74:70] };
  assign { celloutsig_0_7z[3], celloutsig_0_7z[4], celloutsig_0_7z[2] } = { celloutsig_0_5z, celloutsig_0_3z[5], celloutsig_0_2z } ^ { in_data[16], in_data[17], in_data[15] };
  assign { celloutsig_0_16z[8], celloutsig_0_16z[6], celloutsig_0_16z[0], celloutsig_0_16z[5], celloutsig_0_16z[7] } = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z[2], celloutsig_0_5z } ^ { in_data[14], in_data[12], celloutsig_0_6z, celloutsig_0_5z, in_data[13] };
  assign celloutsig_0_16z[4:1] = { celloutsig_0_8z[1:0], 1'h0, celloutsig_0_13z };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0] } = { in_data[68], celloutsig_0_2z };
  assign celloutsig_0_7z[1:0] = in_data[14:13];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_34z };
endmodule
