### SVA

#### assert, assume, cover, restrict

#### immediate asserts
used in procedural code (`initial`, `always`, `function`)
used like if with some specifics.

what's the difference to `if`? Simulator generates error when `assert` is `false`!

```verilog
virtual task check(packet in, packet out);
    assert( in.tid === out.tid ) else begin
        $error("%0t Invalid TID: Real: %h, Expected: %h",
            $time(), out.tid, in.tid);
    end
    assert( out.tdata === in.tdata ** 5 ) else begin
        $error("%0t Invalid TDATA: Real: %0d, Expected: %0d ^ 5 = %0d",
            $time(), out.tdata, in.tdata, in.tdata ** 5);
    end
    assert( in.tlast === out.tlast ) else begin
        $error("%0t Invalid TLAST: Real: %1b, Expected: %1b",
            $time(), out.tlast, in.tlast);
    end
endtask
```

#### immediate cover
```verilog
// better set label for assert/cover
virtual task check(packet in, packet out);
    tid_eq: assert( in.tid === out.tid );
    tid_zero: cover(in.tid === 0);
    tdata_eq: assert( out.tdata === in.tdata ** 5 );
    tdata_zero: cover(in.tdata === 0);
    tlast_eq: assert( in.tlast === out.tlast );
endtask
```
#### concurrent assert/cover
assert propery (counter that == `true`)
cover propery (counter of event)

`|=>` is equal `|-> ##1` (next cycle)

```verilog
// Property
property pTvalidStable;
    @(posedge clk) tvalid & ~treaady |-> ##1 tvalid;
endproperty

// Assert property
apTvakidStable: assert property(pTvalidStable);

```

