{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759088928283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759088928284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 13:48:48 2025 " "Processing started: Sun Sep 28 13:48:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759088928284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759088928284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_EXT -c ALU_EXT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_EXT -c ALU_EXT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759088928285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759088928920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_EXT " "Found entity 1: ALU_EXT" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088928974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759088928974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_EXT " "Elaborating entity \"ALU_EXT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759088929008 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dst_EX_DM ALU_EXT.v(18) " "Output port \"dst_EX_DM\" at ALU_EXT.v(18) has no driver" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1759088929012 "|ALU_EXT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ov ALU_EXT.v(19) " "Output port \"ov\" at ALU_EXT.v(19) has no driver" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1759088929012 "|ALU_EXT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zr ALU_EXT.v(19) " "Output port \"zr\" at ALU_EXT.v(19) has no driver" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1759088929012 "|ALU_EXT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "neg ALU_EXT.v(19) " "Output port \"neg\" at ALU_EXT.v(19) has no driver" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1759088929012 "|ALU_EXT"}
{ "Warning" "WSGN_SEARCH_FILE" "fp_adder.sv 1 1 " "Using design file fp_adder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FP_adder " "Found entity 1: FP_adder" {  } { { "fp_adder.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088929040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1759088929040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_adder FP_adder:ifadd " "Elaborating entity \"FP_adder\" for hierarchy \"FP_adder:ifadd\"" {  } { { "ALU_EXT.v" "ifadd" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759088929042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EA1 fp_adder.sv(31) " "Verilog HDL or VHDL warning at fp_adder.sv(31): object \"EA1\" assigned a value but never read" {  } { { "fp_adder.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759088929045 "|ALU_EXT|FP_adder:ifadd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EB1 fp_adder.sv(31) " "Verilog HDL or VHDL warning at fp_adder.sv(31): object \"EB1\" assigned a value but never read" {  } { { "fp_adder.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759088929045 "|ALU_EXT|FP_adder:ifadd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SA fp_adder.sv(33) " "Verilog HDL or VHDL warning at fp_adder.sv(33): object \"SA\" assigned a value but never read" {  } { { "fp_adder.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759088929045 "|ALU_EXT|FP_adder:ifadd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SB fp_adder.sv(33) " "Verilog HDL or VHDL warning at fp_adder.sv(33): object \"SB\" assigned a value but never read" {  } { { "fp_adder.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759088929045 "|ALU_EXT|FP_adder:ifadd"}
{ "Warning" "WSGN_SEARCH_FILE" "right_shifter.sv 1 1 " "Using design file right_shifter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "right_shifter.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/right_shifter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088929055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1759088929055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter FP_adder:ifadd\|right_shifter:rsht " "Elaborating entity \"right_shifter\" for hierarchy \"FP_adder:ifadd\|right_shifter:rsht\"" {  } { { "fp_adder.sv" "rsht" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759088929057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "left_shifter.sv 1 1 " "Using design file left_shifter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "left_shifter.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/left_shifter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088929068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1759088929068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter FP_adder:ifadd\|left_shifter:lsht " "Elaborating entity \"left_shifter\" for hierarchy \"FP_adder:ifadd\|left_shifter:lsht\"" {  } { { "fp_adder.sv" "lsht" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_adder.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759088929069 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 fp_mul.sv(117) " "Verilog HDL Expression warning at fp_mul.sv(117): truncated literal to match 23 bits" {  } { { "fp_mul.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_mul.sv" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1759088929080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fp_mul.sv 1 1 " "Using design file fp_mul.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FP_mul " "Found entity 1: FP_mul" {  } { { "fp_mul.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088929081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1759088929081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_mul FP_mul:ifmul " "Elaborating entity \"FP_mul\" for hierarchy \"FP_mul:ifmul\"" {  } { { "ALU_EXT.v" "ifmul" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759088929082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 fp_mul.sv(45) " "Verilog HDL assignment warning at fp_mul.sv(45): truncated value with size 9 to match size of target (5)" {  } { { "fp_mul.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/fp_mul.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759088929085 "|ALU_EXT|FP_mul:ifmul"}
{ "Warning" "WSGN_SEARCH_FILE" "float_to_signed_int.sv 1 1 " "Using design file float_to_signed_int.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 float_to_signed_int " "Found entity 1: float_to_signed_int" {  } { { "float_to_signed_int.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/float_to_signed_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759088929113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1759088929113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_to_signed_int float_to_signed_int:iftoi " "Elaborating entity \"float_to_signed_int\" for hierarchy \"float_to_signed_int:iftoi\"" {  } { { "ALU_EXT.v" "iftoi" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759088929115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 float_to_signed_int.sv(15) " "Verilog HDL assignment warning at float_to_signed_int.sv(15): truncated value with size 32 to match size of target (31)" {  } { { "float_to_signed_int.sv" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/float_to_signed_int.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759088929116 "|ALU_EXT|float_to_signed_int:iftoi"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[0\] GND " "Pin \"dst_EX_DM\[0\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[1\] GND " "Pin \"dst_EX_DM\[1\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[2\] GND " "Pin \"dst_EX_DM\[2\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[3\] GND " "Pin \"dst_EX_DM\[3\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[4\] GND " "Pin \"dst_EX_DM\[4\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[5\] GND " "Pin \"dst_EX_DM\[5\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[6\] GND " "Pin \"dst_EX_DM\[6\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[7\] GND " "Pin \"dst_EX_DM\[7\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[8\] GND " "Pin \"dst_EX_DM\[8\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[9\] GND " "Pin \"dst_EX_DM\[9\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[10\] GND " "Pin \"dst_EX_DM\[10\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[11\] GND " "Pin \"dst_EX_DM\[11\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[12\] GND " "Pin \"dst_EX_DM\[12\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[13\] GND " "Pin \"dst_EX_DM\[13\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[14\] GND " "Pin \"dst_EX_DM\[14\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[15\] GND " "Pin \"dst_EX_DM\[15\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[16\] GND " "Pin \"dst_EX_DM\[16\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[17\] GND " "Pin \"dst_EX_DM\[17\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[18\] GND " "Pin \"dst_EX_DM\[18\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[19\] GND " "Pin \"dst_EX_DM\[19\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[20\] GND " "Pin \"dst_EX_DM\[20\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[21\] GND " "Pin \"dst_EX_DM\[21\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[22\] GND " "Pin \"dst_EX_DM\[22\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[23\] GND " "Pin \"dst_EX_DM\[23\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[24\] GND " "Pin \"dst_EX_DM\[24\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[25\] GND " "Pin \"dst_EX_DM\[25\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[26\] GND " "Pin \"dst_EX_DM\[26\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[27\] GND " "Pin \"dst_EX_DM\[27\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[28\] GND " "Pin \"dst_EX_DM\[28\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[29\] GND " "Pin \"dst_EX_DM\[29\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[30\] GND " "Pin \"dst_EX_DM\[30\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dst_EX_DM\[31\] GND " "Pin \"dst_EX_DM\[31\]\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|dst_EX_DM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov GND " "Pin \"ov\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|ov"} { "Warning" "WMLS_MLS_STUCK_PIN" "zr GND " "Pin \"zr\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|zr"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg GND " "Pin \"neg\" is stuck at GND" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759088929440 "|ALU_EXT|neg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1759088929440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759088929601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "68 " "Design contains 68 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[0\] " "No output dependent on input pin \"src1\[0\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[1\] " "No output dependent on input pin \"src1\[1\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[2\] " "No output dependent on input pin \"src1\[2\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[3\] " "No output dependent on input pin \"src1\[3\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[4\] " "No output dependent on input pin \"src1\[4\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[5\] " "No output dependent on input pin \"src1\[5\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[6\] " "No output dependent on input pin \"src1\[6\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[7\] " "No output dependent on input pin \"src1\[7\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[8\] " "No output dependent on input pin \"src1\[8\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[9\] " "No output dependent on input pin \"src1\[9\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[10\] " "No output dependent on input pin \"src1\[10\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[11\] " "No output dependent on input pin \"src1\[11\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[12\] " "No output dependent on input pin \"src1\[12\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[13\] " "No output dependent on input pin \"src1\[13\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[14\] " "No output dependent on input pin \"src1\[14\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[15\] " "No output dependent on input pin \"src1\[15\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[16\] " "No output dependent on input pin \"src1\[16\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[17\] " "No output dependent on input pin \"src1\[17\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[18\] " "No output dependent on input pin \"src1\[18\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[19\] " "No output dependent on input pin \"src1\[19\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[20\] " "No output dependent on input pin \"src1\[20\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[21\] " "No output dependent on input pin \"src1\[21\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[22\] " "No output dependent on input pin \"src1\[22\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[23\] " "No output dependent on input pin \"src1\[23\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[24\] " "No output dependent on input pin \"src1\[24\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[25\] " "No output dependent on input pin \"src1\[25\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[26\] " "No output dependent on input pin \"src1\[26\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[27\] " "No output dependent on input pin \"src1\[27\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[28\] " "No output dependent on input pin \"src1\[28\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[29\] " "No output dependent on input pin \"src1\[29\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[30\] " "No output dependent on input pin \"src1\[30\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src1\[31\] " "No output dependent on input pin \"src1\[31\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[0\] " "No output dependent on input pin \"src0\[0\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[1\] " "No output dependent on input pin \"src0\[1\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[2\] " "No output dependent on input pin \"src0\[2\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[3\] " "No output dependent on input pin \"src0\[3\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[4\] " "No output dependent on input pin \"src0\[4\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[5\] " "No output dependent on input pin \"src0\[5\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[6\] " "No output dependent on input pin \"src0\[6\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[7\] " "No output dependent on input pin \"src0\[7\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[8\] " "No output dependent on input pin \"src0\[8\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[9\] " "No output dependent on input pin \"src0\[9\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[10\] " "No output dependent on input pin \"src0\[10\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[11\] " "No output dependent on input pin \"src0\[11\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[12\] " "No output dependent on input pin \"src0\[12\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[13\] " "No output dependent on input pin \"src0\[13\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[14\] " "No output dependent on input pin \"src0\[14\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[15\] " "No output dependent on input pin \"src0\[15\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[16\] " "No output dependent on input pin \"src0\[16\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[17\] " "No output dependent on input pin \"src0\[17\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[18\] " "No output dependent on input pin \"src0\[18\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[19\] " "No output dependent on input pin \"src0\[19\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[20\] " "No output dependent on input pin \"src0\[20\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[21\] " "No output dependent on input pin \"src0\[21\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[22\] " "No output dependent on input pin \"src0\[22\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[23\] " "No output dependent on input pin \"src0\[23\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[24\] " "No output dependent on input pin \"src0\[24\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[25\] " "No output dependent on input pin \"src0\[25\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[26\] " "No output dependent on input pin \"src0\[26\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[27\] " "No output dependent on input pin \"src0\[27\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[28\] " "No output dependent on input pin \"src0\[28\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[29\] " "No output dependent on input pin \"src0\[29\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[30\] " "No output dependent on input pin \"src0\[30\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "src0\[31\] " "No output dependent on input pin \"src0\[31\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|src0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[0\] " "No output dependent on input pin \"func\[0\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|func[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[1\] " "No output dependent on input pin \"func\[1\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|func[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[2\] " "No output dependent on input pin \"func\[2\]\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759088929630 "|ALU_EXT|func[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1759088929630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759088929635 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759088929635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759088929635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759088929669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 13:48:49 2025 " "Processing ended: Sun Sep 28 13:48:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759088929669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759088929669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759088929669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759088929669 ""}
