Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/test/ml_comm/src/cp
    Source:  /home/sbosse/proj/conpro2/test/ml_comm/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <actel>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 389]: Added synthesis tool defintion <synplicity89>, version 1.06.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 412]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.06.
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Searching Conpro file <com.cp>...
Opening file <com.cp>...
Compiling module <com>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Link>...
      Searching module file <link.mod>...
      Opening module file </opt/Conpro2/lib/link.mod>...
      EMI [Object Link.link.root]#init: Initializing module ...
      EMI <Object Link.link.root>: creating rules for module...
      Added module <Link>.
        EMI <Link>: adding object type <link>...
    Opening module <Random>...
      Searching module file <random.mod>...
      Opening module file </opt/Conpro2/lib/random.mod>...
      EMI [Object Random.random.root]#init: Initializing module ...
      EMI <Object Random.random.root>: creating rules for module...
      Added module <Random>.
        EMI <Random>: adding object type <random>...
    EMI <Object Link.link.root>: creating object <ln>...
      EMI [Object Link.link.ln]: added method <init>.
      EMI [Object Link.link.ln]: added method <start>.
      EMI [Object Link.link.ln]: added method <stop>.
      EMI [Object Link.link.ln]: added method <write>.
      EMI [Object Link.link.ln]: added method <read>.
      EMI [Object Link.link.ln]: added method <interface>.
    EMI <Object Link.link.ln>: creating rules for module...
    EMI <Object Random.random.root>: creating object <rnd>...
      EMI [Object Random.random.rnd]: added method <init>.
      EMI [Object Random.random.rnd]: added method <read>.
      EMI [Object Random.random.rnd]: added method <seed>.
    EMI <Object Random.random.rnd>: creating rules for module...
  Analyzing function blocks...
  Analyzing processes...
    Info [file <com.cp>, line 21]: EMI#fun_compile <Object Link.link.ln>: importing signal <DEV_data_in> and assigning it to parameter <link_data_in>.
    Info [file <com.cp>, line 21]: EMI#fun_compile <Object Link.link.ln>: importing signal <DEV_data_in_ack> and assigning it to parameter <link_ack_in>.
    Info [file <com.cp>, line 21]: EMI#fun_compile <Object Link.link.ln>: importing signal <DEV_data_out> and assigning it to parameter <link_data_out>.
    Info [file <com.cp>, line 21]: EMI#fun_compile <Object Link.link.ln>: importing signal <DEV_data_out_ack> and assigning it to parameter <link_ack_out>.
    Info [file <com.cp>, line 27]: Analyzing process <send>...
      Analyzing process <send>...
    Info [file <com.cp>, line 49]: Analyzing process <recv>...
      Analyzing process <recv>...
    Info [file <com.cp>, line 70]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <Com>...
    in process <send>...
      Performing program transformations for process <send>...
      Resolving object dependencies for process <send>...
    in process <recv>...
      Performing program transformations for process <recv>...
      Resolving object dependencies for process <recv>...
    in process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_Com>...
  Toplevel symbols: 24
  Processes: 3
  Functions: 0
  Process order: 
  : send
  : recv
  : main
Synthesizing main module <Com>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Com.send>
        Removed 0 instructions(s).
      in process <Com.recv>
        Removed 0 instructions(s).
      in process <Com.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <send> ...
      ... in process <main> ...
      [Com.MOD_Com]: Removing Register <Com.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <recv> ...
      Removed 1 object(s).
    Optimizer: folding constants in expressions...
      in process <Com.send>
        Removed 0 operand(s).
      in process <Com.recv>
        Removed 0 operand(s).
      in process <Com.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 1.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Com.send>
        Removed 0 instructions(s).
      in process <Com.recv>
        Removed 0 instructions(s).
      in process <Com.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <send> ...
      ... in process <main> ...
      ... in process <recv> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <Com.send>
        Removed 0 operand(s).
      in process <Com.recv>
        Removed 0 operand(s).
      in process <Com.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <send>...
    Performing post-analysis transformations for process <recv>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Random.random.rnd]: compiling external module interface...
  EMI [Object Random.random.rnd]: Environment is:
    datawidth(i)=[8;8],
    datatype(s)=["logic"],
    seed(i)=[0xffff],
    O(s)=["rnd"],
    P(s)=["main";"send"],
    P.init(s)=["main"],
    P.read(s)=["send"],
    P.seed(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Link.link.ln]: compiling external module interface...
  EMI [Object Link.link.ln]: Environment is:
    class(s)=["internal"],
    datawidth(i)=[16;8],
    link_data_in(U)=["DEV_data_in"],
    link_ack_in(U)=["DEV_data_in_ack"],
    link_data_out(U)=["DEV_data_out"],
    link_ack_out(U)=["DEV_data_out_ack"],
    O(s)=["ln"],
    P(s)=["main";"recv";"send";"MOD_Com"],
    P.init(s)=["main"],
    P.start(s)=["main"],
    P.stop(s)=["recv";"send"],
    P.write(s)=["send"],
    P.read(s)=["recv"],
    P.interface(s)=["MOD_Com"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    in process <Com.send>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <send>...
      Binding MicroCode instructions...
      Extracting ALU for process <send>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <send>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <send>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <send>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 4 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <send>...
        14 states created.
      Calculating block frame time estimations for process <send>...
    in process <Com.recv>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <recv>...
      Binding MicroCode instructions...
      Extracting ALU for process <recv>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <recv>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <recv>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <recv>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 4 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <recv>...
        12 states created.
      Calculating block frame time estimations for process <recv>...
    in process <Com.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        7 states created.
      Calculating block frame time estimations for process <main>...
  Creating entity <com_send>...
    Emitting state list for process <send>...
    Emitting state machine for process <send>...
    Port width: 50 bits
  Creating entity <com_recv>...
    Emitting state list for process <recv>...
    Emitting state machine for process <recv>...
    Port width: 57 bits
  Creating entity <com_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 12 bits
    Creating global register <PRO_send_EXCEPTION> [DT_int 8, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <PRO_recv_EXCEPTION> [DT_int 8, scheduler=PRIOstat #rd=1 #wr=1]...
    EMI [Object Random.random.rnd]: compiling process <RANDOM_rnd_SCHED> ...
    EMI [Object Random.random.rnd]: compiling process <RANDOM_rnd> ...
    EMI [Object Random.random.rnd]: Warning: no #assert section found.
    EMI [Object Link.link.ln]: compiling process <LINK_ln_IN_PROC> ...
    EMI [Object Link.link.ln]: compiling process <LINK_ln_OUT_PROC> ...
    EMI [Object Link.link.ln]: compiling process <LINK_ln_SCHED> ...
    EMI [Object Link.link.ln]: compiling process <LINK_ln_DECODER> ...
    EMI [Object Link.link.ln]: compiling process <LINK_ln_ENCODER> ...
    EMI [Object Link.link.ln]: compiling #assert section [class(s)=["internal"],
    datawidth(i)=[16;8],
    link_data_in(U)=["DEV_data_in"],
    link_ack_in(U)=["DEV_data_in_ack"],
    link_data_out(U)=["DEV_data_out"],
    link_ack_out(U)=["DEV_data_out_ack"],
    O(s)=["ln"],
    P(s)=["main";"recv";"send";"MOD_Com"],
    P.init(s)=["main"],
    P.start(s)=["main"],
    P.stop(s)=["recv";"send"],
    P.write(s)=["send"],
    P.read(s)=["recv"],
    P.interface(s)=["MOD_Com"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 2 conditions...
  Emitting MicroCode for module Com...
  Emitting object file for module Com...
  Emitting MicroCode for process send...
  Emitting MicroCode for process recv...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.send>: emitting MicroCode for process <send>.
  UCI <ucode.uci_out.recv>: emitting MicroCode for process <recv>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
Info : Emitting block frame informations in file <com.ft>...
TDI [Tool leonardo.root]#new_obj: creating object <com>...
TDI [Tool leonardo.com]#compile_all: Initializing tool ...
  TDI [Tool leonardo.com]: found #version 2.05...
  TDI [Tool leonardo.com]: compiling #parameter section...
    TDI [Tool leonardo.com]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <reset_state> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.com]: compiling #parameter section...
  TDI [Tool leonardo.com]: compiling function <check>...
  TDI [Tool leonardo.com]: compiling function <init>...
  TDI [Tool leonardo.com]: compiling function <finish>...
  TDI [Tool leonardo.com]: compiling function <do_patc>...
    TDI [Tool leonardo.com]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.com]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.com]: compiling function <do_scram>...
  TDI [Tool leonardo.com]: compiling function <do_synth>...
    TDI [Tool leonardo.com]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.com]: compiling function <do_vst>...
  TDI [Tool leonardo.com]: compiling function <do_pat>...
  TDI [Tool leonardo.com]: compiling function <do_asimut>...
  TDI [Tool leonardo.com]: compiling function <do_xpat>...
  TDI [Tool leonardo.com]: compiling target <init>...
  TDI [Tool leonardo.com]: compiling target <vhdl>...
  TDI [Tool leonardo.com]: compiling target <synth>...
  TDI [Tool leonardo.com]: compiling target <simu>...
  TDI [Tool leonardo.com]: compiling target <xpat>...
  TDI [Tool leonardo.com]: compiling target <patc>...
TDI [Tool leonardo.com]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.com]#emit: Creating build script <com.leonardo.tool.sh>...
    TDI [Tool leonardo.com]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"com",
             "com_send",
             "com_recv",
             "com_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"DEV_data_in:in:std_logic_vector:31 downto 0",
             "DEV_data_in_ack:out:std_logic",
             "DEV_data_out:out:std_logic_vector:31 downto 0",
             "DEV_data_out_ack:in:std_logic",
             "DEV_data:out:std_logic_vector:15 downto 0",
             "DEV_data_en:out:std_logic",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      SPECTRUM=[$],
      proj=["com"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["50"]
Total CPU time consumed: 2.2 seconds.
Total time elapsed: 2.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              9                            |
  |  -> adder                                    (3)                          |
  |  -> comparator                               (6)                          |
  | object                                       2                            |
  |  -> link                                     (1)                          |
  |  -> random                                   (1)                          |
  | process                                      3                            |
  | process.main                                                              |
  |  -> port-width [bit]                         12                           |
  |  -> states                                   7                            |
  | process.recv                                                              |
  |  -> port-width [bit]                         57                           |
  |  -> register                                 3                            |
  |  -> states                                   12                           |
  | process.send                                                              |
  |  -> port-width [bit]                         50                           |
  |  -> register                                 4                            |
  |  -> states                                   14                           |
  | register-local                               7                            |
  |  -> signed(7 downto 0)                       (2)                          |
  |  -> std_logic                                (2)                          |
  |  -> std_logic_vector(15 downto 0)            (2)                          |
  |  -> std_logic_vector(7 downto 0)             (1)                          |
  | register-shared                              2                            |
  |  -> signed(7 downto 0)                       (2)                          |
  | synthesis time [sec]                         2                            |
  +---------------------------------------------------------------------------+
  
