// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln129_fu_660_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] outidx_address0;
reg    outidx_ce0;
wire   [1:0] outidx_q0;
wire   [4:0] w7_V_address0;
reg    w7_V_ce0;
wire  signed [11:0] w7_V_q0;
reg   [0:0] do_init_reg_170;
reg   [4:0] w_index18_reg_186;
reg   [15:0] data_0_V_read20_rewind_reg_200;
reg   [15:0] data_1_V_read21_rewind_reg_214;
reg   [15:0] data_2_V_read22_rewind_reg_228;
reg   [15:0] data_3_V_read23_rewind_reg_242;
reg   [15:0] data_4_V_read24_rewind_reg_256;
reg   [15:0] data_5_V_read25_rewind_reg_270;
reg   [15:0] data_6_V_read26_rewind_reg_284;
reg   [15:0] data_7_V_read27_rewind_reg_298;
reg   [15:0] data_8_V_read28_rewind_reg_312;
reg   [15:0] data_9_V_read29_rewind_reg_326;
reg   [31:0] in_index_0_i19_reg_340;
reg   [15:0] data_0_V_read20_phi_reg_354;
reg   [15:0] data_1_V_read21_phi_reg_366;
reg   [15:0] data_2_V_read22_phi_reg_378;
reg   [15:0] data_3_V_read23_phi_reg_390;
reg   [15:0] data_4_V_read24_phi_reg_402;
reg   [15:0] data_5_V_read25_phi_reg_414;
reg   [15:0] data_6_V_read26_phi_reg_426;
reg   [15:0] data_7_V_read27_phi_reg_438;
reg   [15:0] data_8_V_read28_phi_reg_450;
reg   [15:0] data_9_V_read29_phi_reg_462;
reg   [15:0] res_0_V_write_assign17_reg_474;
reg   [15:0] res_1_V_write_assign15_reg_488;
reg   [15:0] res_2_V_write_assign13_reg_502;
reg   [15:0] acc_0_V_011_reg_516;
reg   [15:0] acc_1_V_010_reg_530;
reg   [15:0] acc_2_V_09_reg_544;
reg   [0:0] ap_phi_mux_do_init_phi_fu_174_p6;
wire   [4:0] w_index_fu_654_p2;
reg   [4:0] w_index_reg_844;
reg   [0:0] icmp_ln129_reg_849;
reg   [0:0] icmp_ln129_reg_849_pp0_iter1_reg;
reg   [1:0] out_index_reg_853;
reg   [15:0] trunc_ln4_reg_858;
wire   [31:0] select_ln148_fu_725_p3;
reg   [31:0] select_ln148_reg_863;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_w_index18_phi_fu_190_p6;
reg   [15:0] ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
reg   [15:0] ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
reg   [15:0] ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
reg   [15:0] ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
reg   [15:0] ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
reg   [15:0] ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
reg   [15:0] ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
reg   [15:0] ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
reg   [15:0] ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
reg   [15:0] ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
reg   [31:0] ap_phi_mux_in_index_0_i19_phi_fu_344_p6;
reg   [15:0] ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354;
reg   [15:0] ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
reg   [15:0] ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366;
reg   [15:0] ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
reg   [15:0] ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378;
reg   [15:0] ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
reg   [15:0] ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390;
reg   [15:0] ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
reg   [15:0] ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402;
reg   [15:0] ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
reg   [15:0] ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414;
reg   [15:0] ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
reg   [15:0] ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426;
reg   [15:0] ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
reg   [15:0] ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438;
reg   [15:0] ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
reg   [15:0] ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450;
reg   [15:0] ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
reg   [15:0] ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462;
reg   [15:0] ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
reg   [15:0] ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
reg   [15:0] ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
reg   [15:0] ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
reg   [15:0] ap_phi_mux_acc_0_V_1_phi_fu_592_p6;
reg   [15:0] ap_phi_mux_acc_1_V_1_phi_fu_577_p6;
reg   [15:0] ap_phi_mux_acc_2_V_1_phi_fu_562_p6;
wire   [15:0] acc_0_V_fu_744_p2;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618;
wire   [15:0] ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633;
wire   [63:0] zext_ln133_fu_648_p1;
wire   [3:0] tmp_8_fu_670_p11;
wire  signed [15:0] tmp_8_fu_670_p12;
wire  signed [25:0] r_V_fu_777_p2;
wire   [31:0] in_index_fu_713_p2;
wire   [0:0] icmp_ln148_fu_719_p2;
wire   [15:0] tmp_9_fu_733_p5;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_201;
reg    ap_condition_43;
reg    ap_condition_185;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
end

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_outidx #(
    .DataWidth( 2 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_w7_V #(
    .DataWidth( 12 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
w7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w7_V_address0),
    .ce0(w7_V_ce0),
    .q0(w7_V_q0)
);

myproject_mux_104_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_mux_104_16_1_1_U4499(
    .din0(ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4),
    .din1(ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4),
    .din2(ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4),
    .din3(ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4),
    .din4(ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4),
    .din5(ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4),
    .din6(ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4),
    .din7(ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4),
    .din8(ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4),
    .din9(ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4),
    .din10(tmp_8_fu_670_p11),
    .dout(tmp_8_fu_670_p12)
);

myproject_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_32_16_1_1_U4500(
    .din0(acc_0_V_011_reg_516),
    .din1(acc_1_V_010_reg_530),
    .din2(acc_2_V_09_reg_544),
    .din3(out_index_reg_853),
    .dout(tmp_9_fu_733_p5)
);

myproject_mul_mul_12s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_12s_16s_26_1_1_U4501(
    .din0(w7_V_q0),
    .din1(tmp_8_fu_670_p12),
    .dout(r_V_fu_777_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        acc_0_V_011_reg_516 <= ap_phi_mux_acc_0_V_1_phi_fu_592_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_011_reg_516 <= 16'd14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        acc_1_V_010_reg_530 <= ap_phi_mux_acc_1_V_1_phi_fu_577_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_010_reg_530 <= 16'd34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        acc_2_V_09_reg_544 <= ap_phi_mux_acc_2_V_1_phi_fu_562_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_09_reg_544 <= 16'd65518;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354 <= ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366 <= ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378 <= ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390 <= ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402 <= ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414 <= ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426 <= ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438 <= ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450 <= ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_43)) begin
        if ((ap_phi_mux_do_init_phi_fu_174_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462 <= ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_0_V_read20_phi_reg_354 <= ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read20_phi_reg_354 <= ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_1_V_read21_phi_reg_366 <= ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read21_phi_reg_366 <= ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_2_V_read22_phi_reg_378 <= ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read22_phi_reg_378 <= ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_3_V_read23_phi_reg_390 <= ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read23_phi_reg_390 <= ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_4_V_read24_phi_reg_402 <= ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read24_phi_reg_402 <= ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_5_V_read25_phi_reg_414 <= ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read25_phi_reg_414 <= ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_6_V_read26_phi_reg_426 <= ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read26_phi_reg_426 <= ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_7_V_read27_phi_reg_438 <= ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read27_phi_reg_438 <= ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_8_V_read28_phi_reg_450 <= ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read28_phi_reg_450 <= ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_185)) begin
        if ((do_init_reg_170 == 1'd0)) begin
            data_9_V_read29_phi_reg_462 <= ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read29_phi_reg_462 <= ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_849 == 1'd0))) begin
        do_init_reg_170 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_170 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        in_index_0_i19_reg_340 <= select_ln148_reg_863;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i19_reg_340 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        res_0_V_write_assign17_reg_474 <= ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign17_reg_474 <= 16'd14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        res_1_V_write_assign15_reg_488 <= ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign15_reg_488 <= 16'd34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        res_2_V_write_assign13_reg_502 <= ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign13_reg_502 <= 16'd65518;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln129_reg_849 == 1'd0))) begin
        w_index18_reg_186 <= w_index_reg_844;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index18_reg_186 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        data_0_V_read20_rewind_reg_200 <= data_0_V_read20_phi_reg_354;
        data_1_V_read21_rewind_reg_214 <= data_1_V_read21_phi_reg_366;
        data_2_V_read22_rewind_reg_228 <= data_2_V_read22_phi_reg_378;
        data_3_V_read23_rewind_reg_242 <= data_3_V_read23_phi_reg_390;
        data_4_V_read24_rewind_reg_256 <= data_4_V_read24_phi_reg_402;
        data_5_V_read25_rewind_reg_270 <= data_5_V_read25_phi_reg_414;
        data_6_V_read26_rewind_reg_284 <= data_6_V_read26_phi_reg_426;
        data_7_V_read27_rewind_reg_298 <= data_7_V_read27_phi_reg_438;
        data_8_V_read28_rewind_reg_312 <= data_8_V_read28_phi_reg_450;
        data_9_V_read29_rewind_reg_326 <= data_9_V_read29_phi_reg_462;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_849 <= icmp_ln129_fu_660_p2;
        icmp_ln129_reg_849_pp0_iter1_reg <= icmp_ln129_reg_849;
        out_index_reg_853 <= outidx_q0;
        trunc_ln4_reg_858 <= {{r_V_fu_777_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        select_ln148_reg_863 <= select_ln148_fu_725_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_844 <= w_index_fu_654_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((out_index_reg_853 == 2'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_592_p6 = acc_0_V_fu_744_p2;
    end else if (((out_index_reg_853 == 2'd1) | (~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0)))) begin
        ap_phi_mux_acc_0_V_1_phi_fu_592_p6 = acc_0_V_011_reg_516;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_592_p6 = ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588;
    end
end

always @ (*) begin
    if ((out_index_reg_853 == 2'd1)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_577_p6 = acc_0_V_fu_744_p2;
    end else if (((out_index_reg_853 == 2'd0) | (~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0)))) begin
        ap_phi_mux_acc_1_V_1_phi_fu_577_p6 = acc_1_V_010_reg_530;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_577_p6 = ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573;
    end
end

always @ (*) begin
    if (((out_index_reg_853 == 2'd1) | (out_index_reg_853 == 2'd0))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_562_p6 = acc_2_V_09_reg_544;
    end else if ((~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_562_p6 = acc_0_V_fu_744_p2;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_562_p6 = ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558;
    end
end

always @ (*) begin
    if ((out_index_reg_853 == 2'd0)) begin
        ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 = acc_0_V_fu_744_p2;
    end else if (((out_index_reg_853 == 2'd1) | (~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0)))) begin
        ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 = res_0_V_write_assign17_reg_474;
    end else begin
        ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6 = ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633;
    end
end

always @ (*) begin
    if ((out_index_reg_853 == 2'd1)) begin
        ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 = acc_0_V_fu_744_p2;
    end else if (((out_index_reg_853 == 2'd0) | (~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0)))) begin
        ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 = res_1_V_write_assign15_reg_488;
    end else begin
        ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6 = ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618;
    end
end

always @ (*) begin
    if (((out_index_reg_853 == 2'd1) | (out_index_reg_853 == 2'd0))) begin
        ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 = res_2_V_write_assign13_reg_502;
    end else if ((~(out_index_reg_853 == 2'd1) & ~(out_index_reg_853 == 2'd0))) begin
        ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 = acc_0_V_fu_744_p2;
    end else begin
        ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6 = ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4 = ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6;
    end else begin
        ap_phi_mux_data_0_V_read20_phi_phi_fu_358_p4 = ap_phi_reg_pp0_iter1_data_0_V_read20_phi_reg_354;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6 = data_0_V_read20_phi_reg_354;
    end else begin
        ap_phi_mux_data_0_V_read20_rewind_phi_fu_204_p6 = data_0_V_read20_rewind_reg_200;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4 = ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6;
    end else begin
        ap_phi_mux_data_1_V_read21_phi_phi_fu_370_p4 = ap_phi_reg_pp0_iter1_data_1_V_read21_phi_reg_366;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6 = data_1_V_read21_phi_reg_366;
    end else begin
        ap_phi_mux_data_1_V_read21_rewind_phi_fu_218_p6 = data_1_V_read21_rewind_reg_214;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4 = ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6;
    end else begin
        ap_phi_mux_data_2_V_read22_phi_phi_fu_382_p4 = ap_phi_reg_pp0_iter1_data_2_V_read22_phi_reg_378;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6 = data_2_V_read22_phi_reg_378;
    end else begin
        ap_phi_mux_data_2_V_read22_rewind_phi_fu_232_p6 = data_2_V_read22_rewind_reg_228;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4 = ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6;
    end else begin
        ap_phi_mux_data_3_V_read23_phi_phi_fu_394_p4 = ap_phi_reg_pp0_iter1_data_3_V_read23_phi_reg_390;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6 = data_3_V_read23_phi_reg_390;
    end else begin
        ap_phi_mux_data_3_V_read23_rewind_phi_fu_246_p6 = data_3_V_read23_rewind_reg_242;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4 = ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6;
    end else begin
        ap_phi_mux_data_4_V_read24_phi_phi_fu_406_p4 = ap_phi_reg_pp0_iter1_data_4_V_read24_phi_reg_402;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6 = data_4_V_read24_phi_reg_402;
    end else begin
        ap_phi_mux_data_4_V_read24_rewind_phi_fu_260_p6 = data_4_V_read24_rewind_reg_256;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4 = ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6;
    end else begin
        ap_phi_mux_data_5_V_read25_phi_phi_fu_418_p4 = ap_phi_reg_pp0_iter1_data_5_V_read25_phi_reg_414;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6 = data_5_V_read25_phi_reg_414;
    end else begin
        ap_phi_mux_data_5_V_read25_rewind_phi_fu_274_p6 = data_5_V_read25_rewind_reg_270;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4 = ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6;
    end else begin
        ap_phi_mux_data_6_V_read26_phi_phi_fu_430_p4 = ap_phi_reg_pp0_iter1_data_6_V_read26_phi_reg_426;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6 = data_6_V_read26_phi_reg_426;
    end else begin
        ap_phi_mux_data_6_V_read26_rewind_phi_fu_288_p6 = data_6_V_read26_rewind_reg_284;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4 = ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6;
    end else begin
        ap_phi_mux_data_7_V_read27_phi_phi_fu_442_p4 = ap_phi_reg_pp0_iter1_data_7_V_read27_phi_reg_438;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6 = data_7_V_read27_phi_reg_438;
    end else begin
        ap_phi_mux_data_7_V_read27_rewind_phi_fu_302_p6 = data_7_V_read27_rewind_reg_298;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4 = ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6;
    end else begin
        ap_phi_mux_data_8_V_read28_phi_phi_fu_454_p4 = ap_phi_reg_pp0_iter1_data_8_V_read28_phi_reg_450;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6 = data_8_V_read28_phi_reg_450;
    end else begin
        ap_phi_mux_data_8_V_read28_rewind_phi_fu_316_p6 = data_8_V_read28_rewind_reg_312;
    end
end

always @ (*) begin
    if ((do_init_reg_170 == 1'd0)) begin
        ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4 = ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6;
    end else begin
        ap_phi_mux_data_9_V_read29_phi_phi_fu_466_p4 = ap_phi_reg_pp0_iter1_data_9_V_read29_phi_reg_462;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6 = data_9_V_read29_phi_reg_462;
    end else begin
        ap_phi_mux_data_9_V_read29_rewind_phi_fu_330_p6 = data_9_V_read29_rewind_reg_326;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((icmp_ln129_reg_849 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_174_p6 = 1'd1;
        end else if ((icmp_ln129_reg_849 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_174_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_174_p6 = do_init_reg_170;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_174_p6 = do_init_reg_170;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln129_reg_849_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index_0_i19_phi_fu_344_p6 = 32'd0;
        end else if ((icmp_ln129_reg_849_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index_0_i19_phi_fu_344_p6 = select_ln148_reg_863;
        end else begin
            ap_phi_mux_in_index_0_i19_phi_fu_344_p6 = in_index_0_i19_reg_340;
        end
    end else begin
        ap_phi_mux_in_index_0_i19_phi_fu_344_p6 = in_index_0_i19_reg_340;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((icmp_ln129_reg_849 == 1'd1)) begin
            ap_phi_mux_w_index18_phi_fu_190_p6 = 5'd0;
        end else if ((icmp_ln129_reg_849 == 1'd0)) begin
            ap_phi_mux_w_index18_phi_fu_190_p6 = w_index_reg_844;
        end else begin
            ap_phi_mux_w_index18_phi_fu_190_p6 = w_index18_reg_186;
        end
    end else begin
        ap_phi_mux_w_index18_phi_fu_190_p6 = w_index18_reg_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_fu_660_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_acc_V_load_1_042_phi_fu_637_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_acc_V_load_1_144_phi_fu_622_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_849_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_acc_V_load_1_246_phi_fu_607_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w7_V_ce0 = 1'b1;
    end else begin
        w7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_744_p2 = (tmp_9_fu_733_p5 + trunc_ln4_reg_858);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_185 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_201 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_43 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read20_phi_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read21_phi_reg_366 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read22_phi_reg_378 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read23_phi_reg_390 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read24_phi_reg_402 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read25_phi_reg_414 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read26_phi_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read27_phi_reg_438 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read28_phi_reg_450 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read29_phi_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_0_V_1_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_1_V_1_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_2_V_1_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_V_load_1_042_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_V_load_1_144_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_V_load_1_246_reg_603 = 'bx;

assign icmp_ln129_fu_660_p2 = ((ap_phi_mux_w_index18_phi_fu_190_p6 == 5'd29) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_719_p2 = (($signed(in_index_fu_713_p2) > $signed(32'd9)) ? 1'b1 : 1'b0);

assign in_index_fu_713_p2 = (ap_phi_mux_in_index_0_i19_phi_fu_344_p6 + 32'd1);

assign outidx_address0 = zext_ln133_fu_648_p1;

assign select_ln148_fu_725_p3 = ((icmp_ln148_fu_719_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_713_p2);

assign tmp_8_fu_670_p11 = ap_phi_mux_in_index_0_i19_phi_fu_344_p6[3:0];

assign w7_V_address0 = zext_ln133_fu_648_p1;

assign w_index_fu_654_p2 = (5'd1 + ap_phi_mux_w_index18_phi_fu_190_p6);

assign zext_ln133_fu_648_p1 = ap_phi_mux_w_index18_phi_fu_190_p6;

endmodule //dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s
