* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Sep 19 2024 20:21:30

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\HDL\IceStick\IceCube\sbt_backend\bin\win32\opt\packer.exe  C:\HDL\IceStick\IceCube\sbt_backend\devices\ICE40P01.dev  C:/HDL/IceStick/Projects/leds_clock/top_module/top_icecube/top_icecube_Implmnt\sbt\netlist\oadb-top_module  --package  TQ144  --outdir  C:/HDL/IceStick/Projects/leds_clock/top_module/top_icecube/top_icecube_Implmnt\sbt\outputs\packer  --translator  C:\HDL\IceStick\IceCube\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/HDL/IceStick/Projects/leds_clock/top_module/top_icecube/top_icecube_Implmnt\sbt\outputs\placer\top_module_pl.sdc  --dst_sdc_file  C:/HDL/IceStick/Projects/leds_clock/top_module/top_icecube/top_icecube_Implmnt\sbt\outputs\packer\top_module_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: top_module
Used Logic Cell: 47/1280
Used Logic Tile: 8/160
Used IO Cell:    6/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_0_c_g
Clock Source: clk 
Clock Driver: clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 28
Fanout to Tile: 8


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 5 0 0 0 0   
 7|   0 0 0 0 0 0 0 4 6 0 0 0   
 6|   0 0 0 0 0 0 1 8 8 0 0 0   
 5|   0 0 0 0 0 0 0 7 8 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.88

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0 12  0  0  0  0    
 7|     0  0  0  0  0  0  0  4 14  0  0  0    
 6|     0  0  0  0  0  0  4 20 16  0  0  0    
 5|     0  0  0  0  0  0  0 22 16  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 13.50

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0 20  0  0  0  0    
 7|     0  0  0  0  0  0  0  4 14  0  0  0    
 6|     0  0  0  0  0  0  4 28 16  0  0  0    
 5|     0  0  0  0  0  0  0 24 16  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 28
Average number of input pins per logic tile: 15.75

***** Run Time Info *****
Run Time:  0
