ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 1


   1              		.cpu cortex-m23
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32e23x_dma.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.dma_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	dma_deinit
  18              		.arch armv8-m.base
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	dma_deinit:
  25              	.LVL0:
  26              	.LFB66:
  27              		.file 1 "Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c"
   1:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
   2:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \file    gd32e23x_dma.c
   3:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief   DMA driver
   4:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
   5:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \version 2019-02-19, V1.0.0, firmware for GD32E23x
   6:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \version 2020-12-12, V1.1.0, firmware for GD32E23x
   7:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
   8:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
   9:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*
  10:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  12:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** are permitted provided that the following conditions are met:
  14:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  15:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****        list of conditions and the following disclaimer.
  17:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  19:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****        and/or other materials provided with the distribution.
  20:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****        may be used to endorse or promote products derived from this software without 
  22:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****        specific prior written permission.
  23:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  24:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 2


  32:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  33:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** OF SUCH DAMAGE.
  34:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
  35:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  36:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** #include "gd32e23x_dma.h"
  37:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  38:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
  39:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      deinitialize DMA a channel registers 
  40:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  41:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
  42:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
  43:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
  44:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
  45:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
  46:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_deinit(dma_channel_enum channelx)
  47:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
  28              		.loc 1 47 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 47 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  48:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* disable DMA a channel */
  49:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
  38              		.loc 1 49 5 is_stmt 1 view .LVU2
  39              		.loc 1 49 25 is_stmt 0 view .LVU3
  40 0002 8400     		lsls	r4, r0, #2
  41 0004 2018     		adds	r0, r4, r0
  42              	.LVL1:
  43              		.loc 1 49 25 view .LVU4
  44 0006 8000     		lsls	r0, r0, #2
  45 0008 0823     		movs	r3, #8
  46 000a C4F20203 		movt	r3, 16386
  47 000e C218     		adds	r2, r0, r3
  48 0010 1368     		ldr	r3, [r2]
  49 0012 0121     		movs	r1, #1
  50 0014 8B43     		bics	r3, r1
  51 0016 1360     		str	r3, [r2]
  50:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* reset DMA channel registers */
  51:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = DMA_CHCTL_RESET_VALUE;
  52              		.loc 1 51 5 is_stmt 1 view .LVU5
  53              		.loc 1 51 25 is_stmt 0 view .LVU6
  54 0018 0023     		movs	r3, #0
  55 001a 1360     		str	r3, [r2]
  52:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  56              		.loc 1 52 5 is_stmt 1 view .LVU7
  57 001c 0C22     		movs	r2, #12
  58 001e C4F20202 		movt	r2, 16386
  59 0022 8218     		adds	r2, r0, r2
  60              		.loc 1 52 25 is_stmt 0 view .LVU8
  61 0024 1360     		str	r3, [r2]
  53:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  62              		.loc 1 53 5 is_stmt 1 view .LVU9
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 3


  63 0026 1022     		movs	r2, #16
  64 0028 C4F20202 		movt	r2, 16386
  65 002c 8218     		adds	r2, r0, r2
  66              		.loc 1 53 27 is_stmt 0 view .LVU10
  67 002e 1360     		str	r3, [r2]
  54:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  68              		.loc 1 54 5 is_stmt 1 view .LVU11
  69 0030 40F2140C 		movw	ip, #20
  70 0034 C4F2020C 		movt	ip, 16386
  71 0038 6044     		add	r0, r0, ip
  72              		.loc 1 54 27 is_stmt 0 view .LVU12
  73 003a 0360     		str	r3, [r0]
  55:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  74              		.loc 1 55 5 is_stmt 1 view .LVU13
  75              		.loc 1 55 14 is_stmt 0 view .LVU14
  76 003c 0433     		adds	r3, r3, #4
  77 003e C4F20203 		movt	r3, 16386
  78 0042 1A68     		ldr	r2, [r3]
  79              		.loc 1 55 17 view .LVU15
  80 0044 0E31     		adds	r1, r1, #14
  81 0046 A140     		lsls	r1, r1, r4
  82              		.loc 1 55 14 view .LVU16
  83 0048 0A43     		orrs	r2, r1
  84 004a 1A60     		str	r2, [r3]
  56:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
  85              		.loc 1 56 1 view .LVU17
  86              		@ sp needed
  87 004c 10BD     		pop	{r4, pc}
  88              		.cfi_endproc
  89              	.LFE66:
  91              		.section	.text.dma_struct_para_init,"ax",%progbits
  92              		.align	1
  93              		.global	dma_struct_para_init
  94              		.syntax unified
  95              		.code	16
  96              		.thumb_func
  97              		.fpu softvfp
  99              	dma_struct_para_init:
 100              	.LVL2:
 101              	.LFB67:
  57:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  58:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
  59:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  60:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  61:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
  62:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
  63:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
  64:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  65:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 102              		.loc 1 65 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
  66:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* set the DMA struct with the default values */
  67:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->periph_addr  = 0U;
 107              		.loc 1 67 5 view .LVU19
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 4


 108              		.loc 1 67 31 is_stmt 0 view .LVU20
 109 0000 0023     		movs	r3, #0
 110 0002 0360     		str	r3, [r0]
  68:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->periph_width = 0U; 
 111              		.loc 1 68 5 is_stmt 1 view .LVU21
 112              		.loc 1 68 31 is_stmt 0 view .LVU22
 113 0004 4360     		str	r3, [r0, #4]
  69:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->periph_inc   = (uint8_t)DMA_PERIPH_INCREASE_DISABLE;
 114              		.loc 1 69 5 is_stmt 1 view .LVU23
 115              		.loc 1 69 31 is_stmt 0 view .LVU24
 116 0006 0376     		strb	r3, [r0, #24]
  70:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->memory_addr  = 0U;
 117              		.loc 1 70 5 is_stmt 1 view .LVU25
 118              		.loc 1 70 31 is_stmt 0 view .LVU26
 119 0008 8360     		str	r3, [r0, #8]
  71:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->memory_width = 0U;
 120              		.loc 1 71 5 is_stmt 1 view .LVU27
 121              		.loc 1 71 31 is_stmt 0 view .LVU28
 122 000a C360     		str	r3, [r0, #12]
  72:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->memory_inc   = (uint8_t)DMA_MEMORY_INCREASE_DISABLE;
 123              		.loc 1 72 5 is_stmt 1 view .LVU29
 124              		.loc 1 72 31 is_stmt 0 view .LVU30
 125 000c 4376     		strb	r3, [r0, #25]
  73:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->number       = 0U;
 126              		.loc 1 73 5 is_stmt 1 view .LVU31
 127              		.loc 1 73 31 is_stmt 0 view .LVU32
 128 000e 0361     		str	r3, [r0, #16]
  74:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->direction    = (uint8_t)DMA_PERIPHERAL_TO_MEMORY;
 129              		.loc 1 74 5 is_stmt 1 view .LVU33
 130              		.loc 1 74 31 is_stmt 0 view .LVU34
 131 0010 8376     		strb	r3, [r0, #26]
  75:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     init_struct->priority     = (uint32_t)DMA_PRIORITY_LOW;
 132              		.loc 1 75 5 is_stmt 1 view .LVU35
 133              		.loc 1 75 31 is_stmt 0 view .LVU36
 134 0012 4361     		str	r3, [r0, #20]
  76:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 135              		.loc 1 76 1 view .LVU37
 136              		@ sp needed
 137 0014 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE67:
 141              		.section	.text.dma_circulation_enable,"ax",%progbits
 142              		.align	1
 143              		.global	dma_circulation_enable
 144              		.syntax unified
 145              		.code	16
 146              		.thumb_func
 147              		.fpu softvfp
 149              	dma_circulation_enable:
 150              	.LVL3:
 151              	.LFB69:
  77:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
  78:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
  79:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      initialize DMA channel 
  80:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  81:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
  82:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 5


  83:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  84:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   periph_addr: peripheral base address
  85:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT,DMA_PERIPHERAL_WIDTH_16BIT,DMA_PERIPHERAL
  86:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE 
  87:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   memory_addr: memory base address
  88:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
  89:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
  90:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY,DMA_MEMORY_TO_PERIPHERAL
  91:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
  92:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
  93:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
  94:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
  95:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
  96:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_init(dma_channel_enum channelx, dma_parameter_struct* init_struct)
  97:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
  98:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
  99:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 100:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     dma_channel_disable(channelx);
 101:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 102:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure peripheral base address */
 103:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = init_struct->periph_addr;
 104:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 105:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure memory base address */
 106:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = init_struct->memory_addr;
 107:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 108:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure the number of remaining data to be transferred */
 109:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 110:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 111:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure peripheral transfer width,memory transfer width,channel priotity */
 112:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 113:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 115:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 116:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 117:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure peripheral increasing mode */
 118:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 119:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 120:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 121:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 122:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 123:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 124:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure memory increasing mode */
 125:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 126:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 127:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 128:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 129:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 130:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 131:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* configure the direction of  data transfer */
 132:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 133:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 134:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 135:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 136:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     } 
 137:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 138:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 139:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 6


 140:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable DMA circulation mode  
 141:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 142:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 143:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 144:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 145:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 146:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 147:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_circulation_enable(dma_channel_enum channelx)
 148:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 152              		.loc 1 148 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 157              		.loc 1 148 1 is_stmt 0 view .LVU39
 158 0000 0300     		movs	r3, r0
 149:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CMEN;
 159              		.loc 1 149 5 is_stmt 1 view .LVU40
 160              		.loc 1 149 25 is_stmt 0 view .LVU41
 161 0002 8000     		lsls	r0, r0, #2
 162              	.LVL4:
 163              		.loc 1 149 25 view .LVU42
 164 0004 C018     		adds	r0, r0, r3
 165 0006 8000     		lsls	r0, r0, #2
 166 0008 40F2080C 		movw	ip, #8
 167 000c C4F2020C 		movt	ip, 16386
 168 0010 6044     		add	r0, r0, ip
 169 0012 0368     		ldr	r3, [r0]
 170 0014 2022     		movs	r2, #32
 171 0016 1343     		orrs	r3, r2
 172 0018 0360     		str	r3, [r0]
 150:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 173              		.loc 1 150 1 view .LVU43
 174              		@ sp needed
 175 001a 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE69:
 179              		.section	.text.dma_circulation_disable,"ax",%progbits
 180              		.align	1
 181              		.global	dma_circulation_disable
 182              		.syntax unified
 183              		.code	16
 184              		.thumb_func
 185              		.fpu softvfp
 187              	dma_circulation_disable:
 188              	.LVL5:
 189              	.LFB70:
 151:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 152:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 153:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable DMA circulation mode  
 154:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 155:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 156:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 157:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 158:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 159:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 160:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_circulation_disable(dma_channel_enum channelx)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 7


 161:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 190              		.loc 1 161 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 195              		.loc 1 161 1 is_stmt 0 view .LVU45
 196 0000 0300     		movs	r3, r0
 162:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CMEN;
 197              		.loc 1 162 5 is_stmt 1 view .LVU46
 198              		.loc 1 162 25 is_stmt 0 view .LVU47
 199 0002 8000     		lsls	r0, r0, #2
 200              	.LVL6:
 201              		.loc 1 162 25 view .LVU48
 202 0004 C018     		adds	r0, r0, r3
 203 0006 8000     		lsls	r0, r0, #2
 204 0008 40F2080C 		movw	ip, #8
 205 000c C4F2020C 		movt	ip, 16386
 206 0010 6044     		add	r0, r0, ip
 207 0012 0368     		ldr	r3, [r0]
 208 0014 2022     		movs	r2, #32
 209 0016 9343     		bics	r3, r2
 210 0018 0360     		str	r3, [r0]
 163:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 211              		.loc 1 163 1 view .LVU49
 212              		@ sp needed
 213 001a 7047     		bx	lr
 214              		.cfi_endproc
 215              	.LFE70:
 217              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 218              		.align	1
 219              		.global	dma_memory_to_memory_enable
 220              		.syntax unified
 221              		.code	16
 222              		.thumb_func
 223              		.fpu softvfp
 225              	dma_memory_to_memory_enable:
 226              	.LVL7:
 227              	.LFB71:
 164:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 165:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 166:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable memory to memory mode
 167:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 168:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 169:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 170:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 171:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 172:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 173:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_to_memory_enable(dma_channel_enum channelx)
 174:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 228              		.loc 1 174 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233              		.loc 1 174 1 is_stmt 0 view .LVU51
 234 0000 0300     		movs	r3, r0
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 8


 175:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_M2M;
 235              		.loc 1 175 5 is_stmt 1 view .LVU52
 236              		.loc 1 175 25 is_stmt 0 view .LVU53
 237 0002 8000     		lsls	r0, r0, #2
 238              	.LVL8:
 239              		.loc 1 175 25 view .LVU54
 240 0004 C018     		adds	r0, r0, r3
 241 0006 8000     		lsls	r0, r0, #2
 242 0008 40F2080C 		movw	ip, #8
 243 000c C4F2020C 		movt	ip, 16386
 244 0010 6044     		add	r0, r0, ip
 245 0012 0368     		ldr	r3, [r0]
 246 0014 44F20002 		movw	r2, #16384
 247 0018 1343     		orrs	r3, r2
 248 001a 0360     		str	r3, [r0]
 176:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 249              		.loc 1 176 1 view .LVU55
 250              		@ sp needed
 251 001c 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE71:
 255              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 256              		.align	1
 257              		.global	dma_memory_to_memory_disable
 258              		.syntax unified
 259              		.code	16
 260              		.thumb_func
 261              		.fpu softvfp
 263              	dma_memory_to_memory_disable:
 264              	.LVL9:
 265              	.LFB72:
 177:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 178:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 179:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable memory to memory mode
 180:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 181:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 182:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 183:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 184:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 185:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 186:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_to_memory_disable(dma_channel_enum channelx)
 187:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 266              		.loc 1 187 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 271              		.loc 1 187 1 is_stmt 0 view .LVU57
 272 0000 0300     		movs	r3, r0
 188:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_M2M;
 273              		.loc 1 188 5 is_stmt 1 view .LVU58
 274              		.loc 1 188 25 is_stmt 0 view .LVU59
 275 0002 8000     		lsls	r0, r0, #2
 276              	.LVL10:
 277              		.loc 1 188 25 view .LVU60
 278 0004 C018     		adds	r0, r0, r3
 279 0006 8000     		lsls	r0, r0, #2
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 9


 280 0008 40F2080C 		movw	ip, #8
 281 000c C4F2020C 		movt	ip, 16386
 282 0010 6044     		add	r0, r0, ip
 283 0012 0368     		ldr	r3, [r0]
 284 0014 014A     		ldr	r2, .L7
 285 0016 1340     		ands	r3, r2
 286 0018 0360     		str	r3, [r0]
 189:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 287              		.loc 1 189 1 view .LVU61
 288              		@ sp needed
 289 001a 7047     		bx	lr
 290              	.L8:
 291              		.align	2
 292              	.L7:
 293 001c FFBFFFFF 		.word	-16385
 294              		.cfi_endproc
 295              	.LFE72:
 297              		.section	.text.dma_channel_enable,"ax",%progbits
 298              		.align	1
 299              		.global	dma_channel_enable
 300              		.syntax unified
 301              		.code	16
 302              		.thumb_func
 303              		.fpu softvfp
 305              	dma_channel_enable:
 306              	.LVL11:
 307              	.LFB73:
 190:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 191:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 192:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable DMA channel 
 193:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 194:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 195:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 196:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 197:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 198:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 199:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_channel_enable(dma_channel_enum channelx)
 200:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 308              		.loc 1 200 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 313              		.loc 1 200 1 is_stmt 0 view .LVU63
 314 0000 0300     		movs	r3, r0
 201:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN;
 315              		.loc 1 201 5 is_stmt 1 view .LVU64
 316              		.loc 1 201 25 is_stmt 0 view .LVU65
 317 0002 8000     		lsls	r0, r0, #2
 318              	.LVL12:
 319              		.loc 1 201 25 view .LVU66
 320 0004 C018     		adds	r0, r0, r3
 321 0006 8000     		lsls	r0, r0, #2
 322 0008 40F2080C 		movw	ip, #8
 323 000c C4F2020C 		movt	ip, 16386
 324 0010 6044     		add	r0, r0, ip
 325 0012 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 10


 326 0014 0122     		movs	r2, #1
 327 0016 1343     		orrs	r3, r2
 328 0018 0360     		str	r3, [r0]
 202:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 329              		.loc 1 202 1 view .LVU67
 330              		@ sp needed
 331 001a 7047     		bx	lr
 332              		.cfi_endproc
 333              	.LFE73:
 335              		.section	.text.dma_channel_disable,"ax",%progbits
 336              		.align	1
 337              		.global	dma_channel_disable
 338              		.syntax unified
 339              		.code	16
 340              		.thumb_func
 341              		.fpu softvfp
 343              	dma_channel_disable:
 344              	.LVL13:
 345              	.LFB74:
 203:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 204:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 205:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable DMA channel 
 206:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 207:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 208:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 209:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 210:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 211:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 212:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_channel_disable(dma_channel_enum channelx)
 213:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 346              		.loc 1 213 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 351              		.loc 1 213 1 is_stmt 0 view .LVU69
 352 0000 0300     		movs	r3, r0
 214:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 353              		.loc 1 214 5 is_stmt 1 view .LVU70
 354              		.loc 1 214 25 is_stmt 0 view .LVU71
 355 0002 8000     		lsls	r0, r0, #2
 356              	.LVL14:
 357              		.loc 1 214 25 view .LVU72
 358 0004 C018     		adds	r0, r0, r3
 359 0006 8000     		lsls	r0, r0, #2
 360 0008 40F2080C 		movw	ip, #8
 361 000c C4F2020C 		movt	ip, 16386
 362 0010 6044     		add	r0, r0, ip
 363 0012 0368     		ldr	r3, [r0]
 364 0014 0122     		movs	r2, #1
 365 0016 9343     		bics	r3, r2
 366 0018 0360     		str	r3, [r0]
 215:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 367              		.loc 1 215 1 view .LVU73
 368              		@ sp needed
 369 001a 7047     		bx	lr
 370              		.cfi_endproc
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 11


 371              	.LFE74:
 373              		.section	.text.dma_init,"ax",%progbits
 374              		.align	1
 375              		.global	dma_init
 376              		.syntax unified
 377              		.code	16
 378              		.thumb_func
 379              		.fpu softvfp
 381              	dma_init:
 382              	.LVL15:
 383              	.LFB68:
  97:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
 384              		.loc 1 97 1 is_stmt 1 view -0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
  97:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
 388              		.loc 1 97 1 is_stmt 0 view .LVU75
 389 0000 70B5     		push	{r4, r5, r6, lr}
 390              	.LCFI1:
 391              		.cfi_def_cfa_offset 16
 392              		.cfi_offset 4, -16
 393              		.cfi_offset 5, -12
 394              		.cfi_offset 6, -8
 395              		.cfi_offset 14, -4
 396 0002 0500     		movs	r5, r0
 397 0004 0C00     		movs	r4, r1
  98:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 398              		.loc 1 98 5 is_stmt 1 view .LVU76
 100:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 399              		.loc 1 100 5 view .LVU77
 400 0006 FFF7FEFF 		bl	dma_channel_disable
 401              	.LVL16:
 103:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 402              		.loc 1 103 5 view .LVU78
 403 000a A800     		lsls	r0, r5, #2
 404 000c 4019     		adds	r0, r0, r5
 405 000e 8000     		lsls	r0, r0, #2
 406 0010 1023     		movs	r3, #16
 407 0012 C4F20203 		movt	r3, 16386
 408 0016 C318     		adds	r3, r0, r3
 103:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 409              		.loc 1 103 27 is_stmt 0 view .LVU79
 410 0018 2268     		ldr	r2, [r4]
 411 001a 1A60     		str	r2, [r3]
 106:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 412              		.loc 1 106 5 is_stmt 1 view .LVU80
 413 001c 1423     		movs	r3, #20
 414 001e C4F20203 		movt	r3, 16386
 415 0022 C318     		adds	r3, r0, r3
 106:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 416              		.loc 1 106 27 is_stmt 0 view .LVU81
 417 0024 A268     		ldr	r2, [r4, #8]
 418 0026 1A60     		str	r2, [r3]
 109:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 419              		.loc 1 109 5 is_stmt 1 view .LVU82
 420 0028 0C23     		movs	r3, #12
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 12


 421 002a C4F20203 		movt	r3, 16386
 422 002e C218     		adds	r2, r0, r3
 109:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 423              		.loc 1 109 48 is_stmt 0 view .LVU83
 424 0030 4FF6FF73 		movw	r3, #65535
 425 0034 2169     		ldr	r1, [r4, #16]
 426 0036 0B40     		ands	r3, r1
 109:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 427              		.loc 1 109 25 view .LVU84
 428 0038 1360     		str	r3, [r2]
 112:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 429              		.loc 1 112 5 is_stmt 1 view .LVU85
 112:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 430              		.loc 1 112 11 is_stmt 0 view .LVU86
 431 003a 40F2080C 		movw	ip, #8
 432 003e C4F2020C 		movt	ip, 16386
 433 0042 6044     		add	r0, r0, ip
 112:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 434              		.loc 1 112 9 view .LVU87
 435 0044 0368     		ldr	r3, [r0]
 436              	.LVL17:
 113:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 437              		.loc 1 113 5 is_stmt 1 view .LVU88
 113:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 438              		.loc 1 113 9 is_stmt 0 view .LVU89
 439 0046 164A     		ldr	r2, .L20
 440 0048 1A40     		ands	r2, r3
 441              	.LVL18:
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 442              		.loc 1 114 5 is_stmt 1 view .LVU90
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 443              		.loc 1 114 39 is_stmt 0 view .LVU91
 444 004a 6368     		ldr	r3, [r4, #4]
 445 004c E168     		ldr	r1, [r4, #12]
 446 004e 0B43     		orrs	r3, r1
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 447              		.loc 1 114 67 view .LVU92
 448 0050 6169     		ldr	r1, [r4, #20]
 449 0052 0B43     		orrs	r3, r1
 114:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 450              		.loc 1 114 9 view .LVU93
 451 0054 1343     		orrs	r3, r2
 452              	.LVL19:
 115:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 453              		.loc 1 115 5 is_stmt 1 view .LVU94
 115:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 454              		.loc 1 115 25 is_stmt 0 view .LVU95
 455 0056 0360     		str	r3, [r0]
 118:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 456              		.loc 1 118 5 is_stmt 1 view .LVU96
 118:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 457              		.loc 1 118 49 is_stmt 0 view .LVU97
 458 0058 237E     		ldrb	r3, [r4, #24]
 459              	.LVL20:
 118:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 460              		.loc 1 118 7 view .LVU98
 461 005a 012B     		cmp	r3, #1
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 13


 462 005c 11D0     		beq	.L18
 121:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 463              		.loc 1 121 9 is_stmt 1 view .LVU99
 121:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 464              		.loc 1 121 29 is_stmt 0 view .LVU100
 465 005e 0368     		ldr	r3, [r0]
 466 0060 4022     		movs	r2, #64
 467 0062 9343     		bics	r3, r2
 468 0064 0360     		str	r3, [r0]
 469              	.LVL21:
 470              	.L13:
 125:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 471              		.loc 1 125 5 is_stmt 1 view .LVU101
 125:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 472              		.loc 1 125 49 is_stmt 0 view .LVU102
 473 0066 637E     		ldrb	r3, [r4, #25]
 125:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 474              		.loc 1 125 7 view .LVU103
 475 0068 012B     		cmp	r3, #1
 476 006a 0FD0     		beq	.L19
 128:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 477              		.loc 1 128 9 is_stmt 1 view .LVU104
 128:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 478              		.loc 1 128 29 is_stmt 0 view .LVU105
 479 006c 0368     		ldr	r3, [r0]
 480 006e 8022     		movs	r2, #128
 481 0070 9343     		bics	r3, r2
 482 0072 0360     		str	r3, [r0]
 483              	.L15:
 132:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 484              		.loc 1 132 5 is_stmt 1 view .LVU106
 132:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 485              		.loc 1 132 47 is_stmt 0 view .LVU107
 486 0074 A37E     		ldrb	r3, [r4, #26]
 132:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 487              		.loc 1 132 7 view .LVU108
 488 0076 73B9     		cbnz	r3, .L16
 133:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 489              		.loc 1 133 9 is_stmt 1 view .LVU109
 133:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 490              		.loc 1 133 29 is_stmt 0 view .LVU110
 491 0078 0368     		ldr	r3, [r0]
 492 007a 1022     		movs	r2, #16
 493 007c 9343     		bics	r3, r2
 494 007e 0360     		str	r3, [r0]
 495              	.L11:
 137:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 496              		.loc 1 137 1 view .LVU111
 497              		@ sp needed
 498              	.LVL22:
 137:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 499              		.loc 1 137 1 view .LVU112
 500 0080 70BD     		pop	{r4, r5, r6, pc}
 501              	.LVL23:
 502              	.L18:
 119:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 503              		.loc 1 119 9 is_stmt 1 view .LVU113
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 14


 119:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 504              		.loc 1 119 29 is_stmt 0 view .LVU114
 505 0082 0368     		ldr	r3, [r0]
 506 0084 4022     		movs	r2, #64
 507 0086 1343     		orrs	r3, r2
 508 0088 0360     		str	r3, [r0]
 509              	.LVL24:
 119:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 510              		.loc 1 119 29 view .LVU115
 511 008a ECE7     		b	.L13
 512              	.L19:
 126:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 513              		.loc 1 126 9 is_stmt 1 view .LVU116
 126:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 514              		.loc 1 126 29 is_stmt 0 view .LVU117
 515 008c 0368     		ldr	r3, [r0]
 516 008e 8022     		movs	r2, #128
 517 0090 1343     		orrs	r3, r2
 518 0092 0360     		str	r3, [r0]
 519 0094 EEE7     		b	.L15
 520              	.L16:
 135:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     } 
 521              		.loc 1 135 9 is_stmt 1 view .LVU118
 135:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     } 
 522              		.loc 1 135 29 is_stmt 0 view .LVU119
 523 0096 0368     		ldr	r3, [r0]
 524 0098 1022     		movs	r2, #16
 525 009a 1343     		orrs	r3, r2
 526 009c 0360     		str	r3, [r0]
 137:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 527              		.loc 1 137 1 view .LVU120
 528 009e EFE7     		b	.L11
 529              	.L21:
 530              		.align	2
 531              	.L20:
 532 00a0 FFC0FFFF 		.word	-16129
 533              		.cfi_endproc
 534              	.LFE68:
 536              		.section	.text.dma_periph_address_config,"ax",%progbits
 537              		.align	1
 538              		.global	dma_periph_address_config
 539              		.syntax unified
 540              		.code	16
 541              		.thumb_func
 542              		.fpu softvfp
 544              	dma_periph_address_config:
 545              	.LVL25:
 546              	.LFB75:
 216:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 217:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 218:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      set DMA peripheral base address  
 219:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address 
 220:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 221:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 222:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  address: peripheral base address
 223:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 224:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 15


 225:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 226:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_periph_address_config(dma_channel_enum channelx, uint32_t address)
 227:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 547              		.loc 1 227 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 552              		.loc 1 227 1 is_stmt 0 view .LVU122
 553 0000 0300     		movs	r3, r0
 228:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = address;
 554              		.loc 1 228 5 is_stmt 1 view .LVU123
 555 0002 8000     		lsls	r0, r0, #2
 556              	.LVL26:
 557              		.loc 1 228 5 is_stmt 0 view .LVU124
 558 0004 C018     		adds	r0, r0, r3
 559 0006 8000     		lsls	r0, r0, #2
 560 0008 40F2100C 		movw	ip, #16
 561 000c C4F2020C 		movt	ip, 16386
 562 0010 6044     		add	r0, r0, ip
 563              		.loc 1 228 27 view .LVU125
 564 0012 0160     		str	r1, [r0]
 229:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 565              		.loc 1 229 1 view .LVU126
 566              		@ sp needed
 567 0014 7047     		bx	lr
 568              		.cfi_endproc
 569              	.LFE75:
 571              		.section	.text.dma_memory_address_config,"ax",%progbits
 572              		.align	1
 573              		.global	dma_memory_address_config
 574              		.syntax unified
 575              		.code	16
 576              		.thumb_func
 577              		.fpu softvfp
 579              	dma_memory_address_config:
 580              	.LVL27:
 581              	.LFB76:
 230:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 231:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 232:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      set DMA memory base address  
 233:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address 
 234:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 235:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 236:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  address: memory base address
 237:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 238:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 239:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 240:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_address_config(dma_channel_enum channelx, uint32_t address)
 241:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 582              		.loc 1 241 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		@ link register save eliminated.
 587              		.loc 1 241 1 is_stmt 0 view .LVU128
 588 0000 0300     		movs	r3, r0
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 16


 242:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = address;
 589              		.loc 1 242 5 is_stmt 1 view .LVU129
 590 0002 8000     		lsls	r0, r0, #2
 591              	.LVL28:
 592              		.loc 1 242 5 is_stmt 0 view .LVU130
 593 0004 C018     		adds	r0, r0, r3
 594 0006 8000     		lsls	r0, r0, #2
 595 0008 40F2140C 		movw	ip, #20
 596 000c C4F2020C 		movt	ip, 16386
 597 0010 6044     		add	r0, r0, ip
 598              		.loc 1 242 27 view .LVU131
 599 0012 0160     		str	r1, [r0]
 243:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 600              		.loc 1 243 1 view .LVU132
 601              		@ sp needed
 602 0014 7047     		bx	lr
 603              		.cfi_endproc
 604              	.LFE76:
 606              		.section	.text.dma_transfer_number_config,"ax",%progbits
 607              		.align	1
 608              		.global	dma_transfer_number_config
 609              		.syntax unified
 610              		.code	16
 611              		.thumb_func
 612              		.fpu softvfp
 614              	dma_transfer_number_config:
 615              	.LVL29:
 616              	.LFB77:
 244:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 245:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 246:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA  
 247:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 248:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 249:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 250:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 251:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 252:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 253:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 254:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number)
 255:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 617              		.loc 1 255 1 is_stmt 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              		@ link register save eliminated.
 622              		.loc 1 255 1 is_stmt 0 view .LVU134
 623 0000 0300     		movs	r3, r0
 256:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK);
 624              		.loc 1 256 5 is_stmt 1 view .LVU135
 625 0002 8000     		lsls	r0, r0, #2
 626              	.LVL30:
 627              		.loc 1 256 5 is_stmt 0 view .LVU136
 628 0004 C018     		adds	r0, r0, r3
 629 0006 8000     		lsls	r0, r0, #2
 630 0008 40F20C0C 		movw	ip, #12
 631 000c C4F2020C 		movt	ip, 16386
 632 0010 6044     		add	r0, r0, ip
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 17


 633              		.loc 1 256 35 view .LVU137
 634 0012 4FF6FF73 		movw	r3, #65535
 635 0016 0B40     		ands	r3, r1
 636              		.loc 1 256 25 view .LVU138
 637 0018 0360     		str	r3, [r0]
 257:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 638              		.loc 1 257 1 view .LVU139
 639              		@ sp needed
 640 001a 7047     		bx	lr
 641              		.cfi_endproc
 642              	.LFE77:
 644              		.section	.text.dma_transfer_number_get,"ax",%progbits
 645              		.align	1
 646              		.global	dma_transfer_number_get
 647              		.syntax unified
 648              		.code	16
 649              		.thumb_func
 650              		.fpu softvfp
 652              	dma_transfer_number_get:
 653              	.LVL31:
 654              	.LFB78:
 258:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 259:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 260:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 261:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 262:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 263:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 264:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 265:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     the number of remaining data to be transferred by the DMA 
 266:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 267:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** uint32_t dma_transfer_number_get(dma_channel_enum channelx)
 268:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 655              		.loc 1 268 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 660              		.loc 1 268 1 is_stmt 0 view .LVU141
 661 0000 0300     		movs	r3, r0
 269:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     return (uint32_t)DMA_CHCNT(channelx);
 662              		.loc 1 269 5 is_stmt 1 view .LVU142
 663              		.loc 1 269 22 is_stmt 0 view .LVU143
 664 0002 8000     		lsls	r0, r0, #2
 665              	.LVL32:
 666              		.loc 1 269 22 view .LVU144
 667 0004 C018     		adds	r0, r0, r3
 668 0006 8000     		lsls	r0, r0, #2
 669 0008 40F20C0C 		movw	ip, #12
 670 000c C4F2020C 		movt	ip, 16386
 671 0010 6044     		add	r0, r0, ip
 672              		.loc 1 269 12 view .LVU145
 673 0012 0068     		ldr	r0, [r0]
 270:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 674              		.loc 1 270 1 view .LVU146
 675              		@ sp needed
 676 0014 7047     		bx	lr
 677              		.cfi_endproc
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 18


 678              	.LFE78:
 680              		.section	.text.dma_priority_config,"ax",%progbits
 681              		.align	1
 682              		.global	dma_priority_config
 683              		.syntax unified
 684              		.code	16
 685              		.thumb_func
 686              		.fpu softvfp
 688              	dma_priority_config:
 689              	.LVL33:
 690              	.LFB79:
 271:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 272:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 273:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      configure priority level of DMA channel
 274:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 275:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 276:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 277:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  priority: priority level of this channel
 278:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 279:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 280:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 281:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 282:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 283:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 284:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none 
 285:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 286:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_priority_config(dma_channel_enum channelx, uint32_t priority)
 287:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 691              		.loc 1 287 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 696              		.loc 1 287 1 is_stmt 0 view .LVU148
 697 0000 0200     		movs	r2, r0
 288:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
 698              		.loc 1 288 5 is_stmt 1 view .LVU149
 289:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 290:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 291:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 699              		.loc 1 291 5 view .LVU150
 700              		.loc 1 291 11 is_stmt 0 view .LVU151
 701 0002 8000     		lsls	r0, r0, #2
 702              	.LVL34:
 703              		.loc 1 291 11 view .LVU152
 704 0004 8018     		adds	r0, r0, r2
 705 0006 8000     		lsls	r0, r0, #2
 706 0008 40F2080C 		movw	ip, #8
 707 000c C4F2020C 		movt	ip, 16386
 708 0010 6044     		add	r0, r0, ip
 709              		.loc 1 291 9 view .LVU153
 710 0012 0368     		ldr	r3, [r0]
 711              	.LVL35:
 292:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* assign regiser */
 293:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 712              		.loc 1 293 5 is_stmt 1 view .LVU154
 713              		.loc 1 293 9 is_stmt 0 view .LVU155
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 19


 714 0014 024A     		ldr	r2, .L27
 715 0016 1340     		ands	r3, r2
 716              	.LVL36:
 294:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= priority;
 717              		.loc 1 294 5 is_stmt 1 view .LVU156
 718              		.loc 1 294 9 is_stmt 0 view .LVU157
 719 0018 0B43     		orrs	r3, r1
 720              	.LVL37:
 295:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 721              		.loc 1 295 5 is_stmt 1 view .LVU158
 722              		.loc 1 295 25 is_stmt 0 view .LVU159
 723 001a 0360     		str	r3, [r0]
 296:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 724              		.loc 1 296 1 view .LVU160
 725              		@ sp needed
 726 001c 7047     		bx	lr
 727              	.L28:
 728 001e C046     		.align	2
 729              	.L27:
 730 0020 FFCFFFFF 		.word	-12289
 731              		.cfi_endproc
 732              	.LFE79:
 734              		.section	.text.dma_memory_width_config,"ax",%progbits
 735              		.align	1
 736              		.global	dma_memory_width_config
 737              		.syntax unified
 738              		.code	16
 739              		.thumb_func
 740              		.fpu softvfp
 742              	dma_memory_width_config:
 743              	.LVL38:
 744              	.LFB80:
 297:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 298:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 299:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      configure transfer data width of memory 
 300:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 301:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 302:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 303:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 304:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 305:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 306:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 307:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 308:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 309:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 310:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 311:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_width_config(dma_channel_enum channelx, uint32_t mwidth)
 312:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 745              		.loc 1 312 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 750              		.loc 1 312 1 is_stmt 0 view .LVU162
 751 0000 0200     		movs	r2, r0
 313:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
 752              		.loc 1 313 5 is_stmt 1 view .LVU163
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 20


 314:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 315:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 316:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 753              		.loc 1 316 5 view .LVU164
 754              		.loc 1 316 11 is_stmt 0 view .LVU165
 755 0002 8000     		lsls	r0, r0, #2
 756              	.LVL39:
 757              		.loc 1 316 11 view .LVU166
 758 0004 8018     		adds	r0, r0, r2
 759 0006 8000     		lsls	r0, r0, #2
 760 0008 40F2080C 		movw	ip, #8
 761 000c C4F2020C 		movt	ip, 16386
 762 0010 6044     		add	r0, r0, ip
 763              		.loc 1 316 9 view .LVU167
 764 0012 0368     		ldr	r3, [r0]
 765              	.LVL40:
 317:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* assign regiser */
 318:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 766              		.loc 1 318 5 is_stmt 1 view .LVU168
 767              		.loc 1 318 9 is_stmt 0 view .LVU169
 768 0014 024A     		ldr	r2, .L30
 769 0016 1340     		ands	r3, r2
 770              	.LVL41:
 319:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= mwidth;
 771              		.loc 1 319 5 is_stmt 1 view .LVU170
 772              		.loc 1 319 9 is_stmt 0 view .LVU171
 773 0018 0B43     		orrs	r3, r1
 774              	.LVL42:
 320:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 775              		.loc 1 320 5 is_stmt 1 view .LVU172
 776              		.loc 1 320 25 is_stmt 0 view .LVU173
 777 001a 0360     		str	r3, [r0]
 321:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 778              		.loc 1 321 1 view .LVU174
 779              		@ sp needed
 780 001c 7047     		bx	lr
 781              	.L31:
 782 001e C046     		.align	2
 783              	.L30:
 784 0020 FFF3FFFF 		.word	-3073
 785              		.cfi_endproc
 786              	.LFE80:
 788              		.section	.text.dma_periph_width_config,"ax",%progbits
 789              		.align	1
 790              		.global	dma_periph_width_config
 791              		.syntax unified
 792              		.code	16
 793              		.thumb_func
 794              		.fpu softvfp
 796              	dma_periph_width_config:
 797              	.LVL43:
 798              	.LFB81:
 322:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 323:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 324:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      configure transfer data width of peripheral 
 325:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 326:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 21


 327:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 328:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 329:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 330:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 331:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 332:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 333:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 334:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 335:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 336:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_periph_width_config(dma_channel_enum channelx, uint32_t pwidth)
 337:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 799              		.loc 1 337 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 804              		.loc 1 337 1 is_stmt 0 view .LVU176
 805 0000 0200     		movs	r2, r0
 338:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t ctl;
 806              		.loc 1 338 5 is_stmt 1 view .LVU177
 339:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 340:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 341:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 807              		.loc 1 341 5 view .LVU178
 808              		.loc 1 341 11 is_stmt 0 view .LVU179
 809 0002 8000     		lsls	r0, r0, #2
 810              	.LVL44:
 811              		.loc 1 341 11 view .LVU180
 812 0004 8018     		adds	r0, r0, r2
 813 0006 8000     		lsls	r0, r0, #2
 814 0008 40F2080C 		movw	ip, #8
 815 000c C4F2020C 		movt	ip, 16386
 816 0010 6044     		add	r0, r0, ip
 817              		.loc 1 341 9 view .LVU181
 818 0012 0368     		ldr	r3, [r0]
 819              	.LVL45:
 342:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     /* assign regiser */
 343:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 820              		.loc 1 343 5 is_stmt 1 view .LVU182
 821              		.loc 1 343 9 is_stmt 0 view .LVU183
 822 0014 024A     		ldr	r2, .L33
 823 0016 1340     		ands	r3, r2
 824              	.LVL46:
 344:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     ctl |= pwidth;
 825              		.loc 1 344 5 is_stmt 1 view .LVU184
 826              		.loc 1 344 9 is_stmt 0 view .LVU185
 827 0018 0B43     		orrs	r3, r1
 828              	.LVL47:
 345:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 829              		.loc 1 345 5 is_stmt 1 view .LVU186
 830              		.loc 1 345 25 is_stmt 0 view .LVU187
 831 001a 0360     		str	r3, [r0]
 346:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 832              		.loc 1 346 1 view .LVU188
 833              		@ sp needed
 834 001c 7047     		bx	lr
 835              	.L34:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 22


 836 001e C046     		.align	2
 837              	.L33:
 838 0020 FFFCFFFF 		.word	-769
 839              		.cfi_endproc
 840              	.LFE81:
 842              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 843              		.align	1
 844              		.global	dma_memory_increase_enable
 845              		.syntax unified
 846              		.code	16
 847              		.thumb_func
 848              		.fpu softvfp
 850              	dma_memory_increase_enable:
 851              	.LVL48:
 852              	.LFB82:
 347:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 348:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 349:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 350:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 351:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 352:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 353:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 354:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 355:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 356:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_increase_enable(dma_channel_enum channelx)
 357:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 853              		.loc 1 357 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 858              		.loc 1 357 1 is_stmt 0 view .LVU190
 859 0000 0300     		movs	r3, r0
 358:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 860              		.loc 1 358 5 is_stmt 1 view .LVU191
 861              		.loc 1 358 25 is_stmt 0 view .LVU192
 862 0002 8000     		lsls	r0, r0, #2
 863              	.LVL49:
 864              		.loc 1 358 25 view .LVU193
 865 0004 C018     		adds	r0, r0, r3
 866 0006 8000     		lsls	r0, r0, #2
 867 0008 40F2080C 		movw	ip, #8
 868 000c C4F2020C 		movt	ip, 16386
 869 0010 6044     		add	r0, r0, ip
 870 0012 0368     		ldr	r3, [r0]
 871 0014 8022     		movs	r2, #128
 872 0016 1343     		orrs	r3, r2
 873 0018 0360     		str	r3, [r0]
 359:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 874              		.loc 1 359 1 view .LVU194
 875              		@ sp needed
 876 001a 7047     		bx	lr
 877              		.cfi_endproc
 878              	.LFE82:
 880              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 881              		.align	1
 882              		.global	dma_memory_increase_disable
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 23


 883              		.syntax unified
 884              		.code	16
 885              		.thumb_func
 886              		.fpu softvfp
 888              	dma_memory_increase_disable:
 889              	.LVL50:
 890              	.LFB83:
 360:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 361:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 362:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 363:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 364:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 365:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 366:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 367:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 368:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 369:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_memory_increase_disable(dma_channel_enum channelx)
 370:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 891              		.loc 1 370 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 896              		.loc 1 370 1 is_stmt 0 view .LVU196
 897 0000 0300     		movs	r3, r0
 371:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 898              		.loc 1 371 5 is_stmt 1 view .LVU197
 899              		.loc 1 371 25 is_stmt 0 view .LVU198
 900 0002 8000     		lsls	r0, r0, #2
 901              	.LVL51:
 902              		.loc 1 371 25 view .LVU199
 903 0004 C018     		adds	r0, r0, r3
 904 0006 8000     		lsls	r0, r0, #2
 905 0008 40F2080C 		movw	ip, #8
 906 000c C4F2020C 		movt	ip, 16386
 907 0010 6044     		add	r0, r0, ip
 908 0012 0368     		ldr	r3, [r0]
 909 0014 8022     		movs	r2, #128
 910 0016 9343     		bics	r3, r2
 911 0018 0360     		str	r3, [r0]
 372:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 912              		.loc 1 372 1 view .LVU200
 913              		@ sp needed
 914 001a 7047     		bx	lr
 915              		.cfi_endproc
 916              	.LFE83:
 918              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 919              		.align	1
 920              		.global	dma_periph_increase_enable
 921              		.syntax unified
 922              		.code	16
 923              		.thumb_func
 924              		.fpu softvfp
 926              	dma_periph_increase_enable:
 927              	.LVL52:
 928              	.LFB84:
 373:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 24


 374:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 375:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 376:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 377:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 378:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 379:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 380:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 381:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 382:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_periph_increase_enable(dma_channel_enum channelx)
 383:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 929              		.loc 1 383 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 934              		.loc 1 383 1 is_stmt 0 view .LVU202
 935 0000 0300     		movs	r3, r0
 384:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 936              		.loc 1 384 5 is_stmt 1 view .LVU203
 937              		.loc 1 384 25 is_stmt 0 view .LVU204
 938 0002 8000     		lsls	r0, r0, #2
 939              	.LVL53:
 940              		.loc 1 384 25 view .LVU205
 941 0004 C018     		adds	r0, r0, r3
 942 0006 8000     		lsls	r0, r0, #2
 943 0008 40F2080C 		movw	ip, #8
 944 000c C4F2020C 		movt	ip, 16386
 945 0010 6044     		add	r0, r0, ip
 946 0012 0368     		ldr	r3, [r0]
 947 0014 4022     		movs	r2, #64
 948 0016 1343     		orrs	r3, r2
 949 0018 0360     		str	r3, [r0]
 385:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 950              		.loc 1 385 1 view .LVU206
 951              		@ sp needed
 952 001a 7047     		bx	lr
 953              		.cfi_endproc
 954              	.LFE84:
 956              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 957              		.align	1
 958              		.global	dma_periph_increase_disable
 959              		.syntax unified
 960              		.code	16
 961              		.thumb_func
 962              		.fpu softvfp
 964              	dma_periph_increase_disable:
 965              	.LVL54:
 966              	.LFB85:
 386:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 387:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 388:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable next address increasement algorithm of peripheral  
 389:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 390:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 391:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 392:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 393:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 394:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 25


 395:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_periph_increase_disable(dma_channel_enum channelx)
 396:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 967              		.loc 1 396 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 972              		.loc 1 396 1 is_stmt 0 view .LVU208
 973 0000 0300     		movs	r3, r0
 397:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 974              		.loc 1 397 5 is_stmt 1 view .LVU209
 975              		.loc 1 397 25 is_stmt 0 view .LVU210
 976 0002 8000     		lsls	r0, r0, #2
 977              	.LVL55:
 978              		.loc 1 397 25 view .LVU211
 979 0004 C018     		adds	r0, r0, r3
 980 0006 8000     		lsls	r0, r0, #2
 981 0008 40F2080C 		movw	ip, #8
 982 000c C4F2020C 		movt	ip, 16386
 983 0010 6044     		add	r0, r0, ip
 984 0012 0368     		ldr	r3, [r0]
 985 0014 4022     		movs	r2, #64
 986 0016 9343     		bics	r3, r2
 987 0018 0360     		str	r3, [r0]
 398:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 988              		.loc 1 398 1 view .LVU212
 989              		@ sp needed
 990 001a 7047     		bx	lr
 991              		.cfi_endproc
 992              	.LFE85:
 994              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 995              		.align	1
 996              		.global	dma_transfer_direction_config
 997              		.syntax unified
 998              		.code	16
 999              		.thumb_func
 1000              		.fpu softvfp
 1002              	dma_transfer_direction_config:
 1003              	.LVL56:
 1004              	.LFB86:
 399:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 400:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 401:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 402:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 403:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 404:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 405:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 406:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 407:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 408:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 409:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 410:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 411:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 412:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_transfer_direction_config(dma_channel_enum channelx, uint8_t direction)
 413:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1005              		.loc 1 413 1 is_stmt 1 view -0
 1006              		.cfi_startproc
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 26


 1007              		@ args = 0, pretend = 0, frame = 0
 1008              		@ frame_needed = 0, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 414:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 1010              		.loc 1 414 5 view .LVU214
 1011              		.loc 1 414 7 is_stmt 0 view .LVU215
 1012 0000 61B9     		cbnz	r1, .L40
 415:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 1013              		.loc 1 415 9 is_stmt 1 view .LVU216
 1014              		.loc 1 415 29 is_stmt 0 view .LVU217
 1015 0002 8300     		lsls	r3, r0, #2
 1016 0004 1818     		adds	r0, r3, r0
 1017              	.LVL57:
 1018              		.loc 1 415 29 view .LVU218
 1019 0006 8000     		lsls	r0, r0, #2
 1020 0008 40F2080C 		movw	ip, #8
 1021 000c C4F2020C 		movt	ip, 16386
 1022 0010 6044     		add	r0, r0, ip
 1023 0012 0368     		ldr	r3, [r0]
 1024 0014 1022     		movs	r2, #16
 1025 0016 9343     		bics	r3, r2
 1026 0018 0360     		str	r3, [r0]
 1027              	.L39:
 416:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     } else {
 417:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 418:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 419:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1028              		.loc 1 419 1 view .LVU219
 1029              		@ sp needed
 1030 001a 7047     		bx	lr
 1031              	.LVL58:
 1032              	.L40:
 417:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1033              		.loc 1 417 9 is_stmt 1 view .LVU220
 417:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1034              		.loc 1 417 29 is_stmt 0 view .LVU221
 1035 001c 8300     		lsls	r3, r0, #2
 1036 001e 1818     		adds	r0, r3, r0
 1037              	.LVL59:
 417:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1038              		.loc 1 417 29 view .LVU222
 1039 0020 8000     		lsls	r0, r0, #2
 1040 0022 40F2080C 		movw	ip, #8
 1041 0026 C4F2020C 		movt	ip, 16386
 1042 002a 6044     		add	r0, r0, ip
 1043 002c 0368     		ldr	r3, [r0]
 1044 002e 1022     		movs	r2, #16
 1045 0030 1343     		orrs	r3, r2
 1046 0032 0360     		str	r3, [r0]
 1047              		.loc 1 419 1 view .LVU223
 1048 0034 F1E7     		b	.L39
 1049              		.cfi_endproc
 1050              	.LFE86:
 1052              		.section	.text.dma_flag_get,"ax",%progbits
 1053              		.align	1
 1054              		.global	dma_flag_get
 1055              		.syntax unified
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 27


 1056              		.code	16
 1057              		.thumb_func
 1058              		.fpu softvfp
 1060              	dma_flag_get:
 1061              	.LVL60:
 1062              	.LFB87:
 420:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 421:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 422:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      check DMA flag is set or not 
 423:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 424:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 425:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 426:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 427:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 428:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 429:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 430:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 431:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 432:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 433:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     FlagStatus: SET or RESET
 434:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 435:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** FlagStatus dma_flag_get(dma_channel_enum channelx, uint32_t flag)
 436:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1063              		.loc 1 436 1 is_stmt 1 view -0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 0
 1066              		@ frame_needed = 0, uses_anonymous_args = 0
 1067              		@ link register save eliminated.
 437:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     FlagStatus reval;
 1068              		.loc 1 437 5 view .LVU225
 438:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 439:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(RESET != (DMA_INTF & DMA_FLAG_ADD(flag, channelx))){
 1069              		.loc 1 439 5 view .LVU226
 1070              		.loc 1 439 18 is_stmt 0 view .LVU227
 1071 0000 0023     		movs	r3, #0
 1072 0002 C4F20203 		movt	r3, 16386
 1073 0006 1B68     		ldr	r3, [r3]
 1074              		.loc 1 439 29 view .LVU228
 1075 0008 8000     		lsls	r0, r0, #2
 1076              	.LVL61:
 1077              		.loc 1 439 29 view .LVU229
 1078 000a 8140     		lsls	r1, r1, r0
 1079              	.LVL62:
 1080              		.loc 1 439 7 view .LVU230
 1081 000c 1942     		tst	r1, r3
 1082 000e 01D0     		beq	.L44
 440:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         reval = SET;
 1083              		.loc 1 440 15 view .LVU231
 1084 0010 0120     		movs	r0, #1
 1085              	.L43:
 1086              	.LVL63:
 441:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 442:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         reval = RESET;
 443:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 444:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 445:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     return reval;
 1087              		.loc 1 445 5 is_stmt 1 view .LVU232
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 28


 446:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1088              		.loc 1 446 1 is_stmt 0 view .LVU233
 1089              		@ sp needed
 1090 0012 7047     		bx	lr
 1091              	.LVL64:
 1092              	.L44:
 442:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1093              		.loc 1 442 15 view .LVU234
 1094 0014 0020     		movs	r0, #0
 1095 0016 FCE7     		b	.L43
 1096              		.cfi_endproc
 1097              	.LFE87:
 1099              		.section	.text.dma_flag_clear,"ax",%progbits
 1100              		.align	1
 1101              		.global	dma_flag_clear
 1102              		.syntax unified
 1103              		.code	16
 1104              		.thumb_func
 1105              		.fpu softvfp
 1107              	dma_flag_clear:
 1108              	.LVL65:
 1109              	.LFB88:
 447:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 448:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 449:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      clear DMA a channel flag
 450:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 451:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 452:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 453:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 454:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 455:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 456:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 457:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 458:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 459:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 460:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 461:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 462:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_flag_clear(dma_channel_enum channelx, uint32_t flag)
 463:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1110              		.loc 1 463 1 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 464:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
 1115              		.loc 1 464 5 view .LVU236
 1116              		.loc 1 464 14 is_stmt 0 view .LVU237
 1117 0000 0423     		movs	r3, #4
 1118 0002 C4F20203 		movt	r3, 16386
 1119 0006 1A68     		ldr	r2, [r3]
 1120              		.loc 1 464 17 view .LVU238
 1121 0008 8000     		lsls	r0, r0, #2
 1122              	.LVL66:
 1123              		.loc 1 464 17 view .LVU239
 1124 000a 8140     		lsls	r1, r1, r0
 1125              	.LVL67:
 1126              		.loc 1 464 14 view .LVU240
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 29


 1127 000c 0A43     		orrs	r2, r1
 1128 000e 1A60     		str	r2, [r3]
 465:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1129              		.loc 1 465 1 view .LVU241
 1130              		@ sp needed
 1131 0010 7047     		bx	lr
 1132              		.cfi_endproc
 1133              	.LFE88:
 1135              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1136              		.align	1
 1137              		.global	dma_interrupt_flag_get
 1138              		.syntax unified
 1139              		.code	16
 1140              		.thumb_func
 1141              		.fpu softvfp
 1143              	dma_interrupt_flag_get:
 1144              	.LVL68:
 1145              	.LFB89:
 466:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 467:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 468:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not  
 469:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 470:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 471:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 472:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 473:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 474:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 475:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 476:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 477:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 478:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     FlagStatus: SET or RESET
 479:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 480:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** FlagStatus dma_interrupt_flag_get(dma_channel_enum channelx, uint32_t flag)
 481:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1146              		.loc 1 481 1 is_stmt 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 482:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1151              		.loc 1 482 5 view .LVU243
 483:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 484:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     switch(flag){
 1152              		.loc 1 484 5 view .LVU244
 1153 0000 0429     		cmp	r1, #4
 1154 0002 1AD0     		beq	.L47
 1155 0004 0829     		cmp	r1, #8
 1156 0006 2AD0     		beq	.L48
 1157 0008 0229     		cmp	r1, #2
 1158 000a 01D0     		beq	.L54
 485:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_FTF:
 486:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 487:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 488:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 489:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_HTF:
 490:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 491:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 30


 492:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 493:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_ERR:
 494:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 495:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 496:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 497:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         default:
 498:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 499:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         }
 500:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     
 501:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     if(interrupt_flag && interrupt_enable){
 502:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         return SET;
 503:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 504:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         return RESET;
 1159              		.loc 1 504 16 is_stmt 0 view .LVU245
 1160 000c 0020     		movs	r0, #0
 1161              	.LVL69:
 1162              	.L49:
 505:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 506:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1163              		.loc 1 506 1 view .LVU246
 1164              		@ sp needed
 1165 000e 7047     		bx	lr
 1166              	.LVL70:
 1167              	.L54:
 486:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1168              		.loc 1 486 13 is_stmt 1 view .LVU247
 486:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1169              		.loc 1 486 30 is_stmt 0 view .LVU248
 1170 0010 0023     		movs	r3, #0
 1171 0012 C4F20203 		movt	r3, 16386
 1172 0016 1A68     		ldr	r2, [r3]
 486:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1173              		.loc 1 486 41 view .LVU249
 1174 0018 8300     		lsls	r3, r0, #2
 1175 001a 9940     		lsls	r1, r1, r3
 1176              	.LVL71:
 486:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1177              		.loc 1 486 28 view .LVU250
 1178 001c 1140     		ands	r1, r2
 1179              	.LVL72:
 487:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1180              		.loc 1 487 13 is_stmt 1 view .LVU251
 487:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1181              		.loc 1 487 32 is_stmt 0 view .LVU252
 1182 001e 1818     		adds	r0, r3, r0
 1183              	.LVL73:
 487:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1184              		.loc 1 487 32 view .LVU253
 1185 0020 8000     		lsls	r0, r0, #2
 1186 0022 40F2080C 		movw	ip, #8
 1187 0026 C4F2020C 		movt	ip, 16386
 1188 002a 6044     		add	r0, r0, ip
 1189 002c 0268     		ldr	r2, [r0]
 487:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1190              		.loc 1 487 30 view .LVU254
 1191 002e 0223     		movs	r3, #2
 1192 0030 1340     		ands	r3, r2
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 31


 1193              	.LVL74:
 488:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_HTF:
 1194              		.loc 1 488 13 is_stmt 1 view .LVU255
 1195              	.L50:
 501:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         return SET;
 1196              		.loc 1 501 5 view .LVU256
 501:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         return SET;
 1197              		.loc 1 501 7 is_stmt 0 view .LVU257
 1198 0032 31B3     		cbz	r1, .L52
 501:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         return SET;
 1199              		.loc 1 501 23 discriminator 1 view .LVU258
 1200 0034 3BBB     		cbnz	r3, .L53
 504:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1201              		.loc 1 504 16 view .LVU259
 1202 0036 0020     		movs	r0, #0
 1203 0038 E9E7     		b	.L49
 1204              	.LVL75:
 1205              	.L47:
 490:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1206              		.loc 1 490 13 is_stmt 1 view .LVU260
 490:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1207              		.loc 1 490 30 is_stmt 0 view .LVU261
 1208 003a 0023     		movs	r3, #0
 1209 003c C4F20203 		movt	r3, 16386
 1210 0040 1A68     		ldr	r2, [r3]
 490:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1211              		.loc 1 490 41 view .LVU262
 1212 0042 8300     		lsls	r3, r0, #2
 1213 0044 9940     		lsls	r1, r1, r3
 1214              	.LVL76:
 490:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1215              		.loc 1 490 28 view .LVU263
 1216 0046 1140     		ands	r1, r2
 1217              	.LVL77:
 491:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1218              		.loc 1 491 13 is_stmt 1 view .LVU264
 491:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1219              		.loc 1 491 32 is_stmt 0 view .LVU265
 1220 0048 1818     		adds	r0, r3, r0
 1221              	.LVL78:
 491:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1222              		.loc 1 491 32 view .LVU266
 1223 004a 8000     		lsls	r0, r0, #2
 1224 004c 40F2080C 		movw	ip, #8
 1225 0050 C4F2020C 		movt	ip, 16386
 1226 0054 6044     		add	r0, r0, ip
 1227 0056 0268     		ldr	r2, [r0]
 491:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1228              		.loc 1 491 30 view .LVU267
 1229 0058 0423     		movs	r3, #4
 1230 005a 1340     		ands	r3, r2
 1231              	.LVL79:
 492:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_ERR:
 1232              		.loc 1 492 13 is_stmt 1 view .LVU268
 1233 005c E9E7     		b	.L50
 1234              	.LVL80:
 1235              	.L48:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 32


 494:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1236              		.loc 1 494 13 view .LVU269
 494:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1237              		.loc 1 494 30 is_stmt 0 view .LVU270
 1238 005e 0023     		movs	r3, #0
 1239 0060 C4F20203 		movt	r3, 16386
 1240 0064 1A68     		ldr	r2, [r3]
 494:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1241              		.loc 1 494 41 view .LVU271
 1242 0066 8300     		lsls	r3, r0, #2
 1243 0068 9940     		lsls	r1, r1, r3
 1244              	.LVL81:
 494:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1245              		.loc 1 494 28 view .LVU272
 1246 006a 1140     		ands	r1, r2
 1247              	.LVL82:
 495:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1248              		.loc 1 495 13 is_stmt 1 view .LVU273
 495:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1249              		.loc 1 495 32 is_stmt 0 view .LVU274
 1250 006c 1818     		adds	r0, r3, r0
 1251              	.LVL83:
 495:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1252              		.loc 1 495 32 view .LVU275
 1253 006e 8000     		lsls	r0, r0, #2
 1254 0070 40F2080C 		movw	ip, #8
 1255 0074 C4F2020C 		movt	ip, 16386
 1256 0078 6044     		add	r0, r0, ip
 1257 007a 0268     		ldr	r2, [r0]
 495:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****             break;
 1258              		.loc 1 495 30 view .LVU276
 1259 007c 0823     		movs	r3, #8
 1260 007e 1340     		ands	r3, r2
 1261              	.LVL84:
 496:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****         default:
 1262              		.loc 1 496 13 is_stmt 1 view .LVU277
 1263 0080 D7E7     		b	.L50
 1264              	.L52:
 504:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }
 1265              		.loc 1 504 16 is_stmt 0 view .LVU278
 1266 0082 0020     		movs	r0, #0
 1267 0084 C3E7     		b	.L49
 1268              	.L53:
 502:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     }else{
 1269              		.loc 1 502 16 view .LVU279
 1270 0086 0120     		movs	r0, #1
 1271 0088 C1E7     		b	.L49
 1272              		.cfi_endproc
 1273              	.LFE89:
 1275              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1276              		.align	1
 1277              		.global	dma_interrupt_flag_clear
 1278              		.syntax unified
 1279              		.code	16
 1280              		.thumb_func
 1281              		.fpu softvfp
 1283              	dma_interrupt_flag_clear:
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 33


 1284              	.LVL85:
 1285              	.LFB90:
 507:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 508:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 509:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      clear DMA a channel interrupt flag
 510:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 511:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 512:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 513:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 514:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 515:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 516:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 517:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 518:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 519:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 520:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 521:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 522:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_interrupt_flag_clear(dma_channel_enum channelx, uint32_t flag)
 523:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1286              		.loc 1 523 1 is_stmt 1 view -0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 0
 1289              		@ frame_needed = 0, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 524:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag,channelx);
 1291              		.loc 1 524 5 view .LVU281
 1292              		.loc 1 524 14 is_stmt 0 view .LVU282
 1293 0000 0423     		movs	r3, #4
 1294 0002 C4F20203 		movt	r3, 16386
 1295 0006 1A68     		ldr	r2, [r3]
 1296              		.loc 1 524 17 view .LVU283
 1297 0008 8000     		lsls	r0, r0, #2
 1298              	.LVL86:
 1299              		.loc 1 524 17 view .LVU284
 1300 000a 8140     		lsls	r1, r1, r0
 1301              	.LVL87:
 1302              		.loc 1 524 14 view .LVU285
 1303 000c 0A43     		orrs	r2, r1
 1304 000e 1A60     		str	r2, [r3]
 525:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1305              		.loc 1 525 1 view .LVU286
 1306              		@ sp needed
 1307 0010 7047     		bx	lr
 1308              		.cfi_endproc
 1309              	.LFE90:
 1311              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1312              		.align	1
 1313              		.global	dma_interrupt_enable
 1314              		.syntax unified
 1315              		.code	16
 1316              		.thumb_func
 1317              		.fpu softvfp
 1319              	dma_interrupt_enable:
 1320              	.LVL88:
 1321              	.LFB91:
 526:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 527:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 34


 528:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      enable DMA interrupt
 529:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 530:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 531:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 532:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  source: specify which interrupt to enable
 533:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 534:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 535:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 536:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 537:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 538:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 539:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 540:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_interrupt_enable(dma_channel_enum channelx, uint32_t source)
 541:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1322              		.loc 1 541 1 is_stmt 1 view -0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 0
 1325              		@ frame_needed = 0, uses_anonymous_args = 0
 1326              		@ link register save eliminated.
 1327              		.loc 1 541 1 is_stmt 0 view .LVU288
 1328 0000 0300     		movs	r3, r0
 542:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= source;
 1329              		.loc 1 542 5 is_stmt 1 view .LVU289
 1330              		.loc 1 542 25 is_stmt 0 view .LVU290
 1331 0002 8000     		lsls	r0, r0, #2
 1332              	.LVL89:
 1333              		.loc 1 542 25 view .LVU291
 1334 0004 C018     		adds	r0, r0, r3
 1335 0006 8000     		lsls	r0, r0, #2
 1336 0008 40F2080C 		movw	ip, #8
 1337 000c C4F2020C 		movt	ip, 16386
 1338 0010 6044     		add	r0, r0, ip
 1339 0012 0368     		ldr	r3, [r0]
 1340 0014 0B43     		orrs	r3, r1
 1341 0016 0360     		str	r3, [r0]
 543:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1342              		.loc 1 543 1 view .LVU292
 1343              		@ sp needed
 1344 0018 7047     		bx	lr
 1345              		.cfi_endproc
 1346              	.LFE91:
 1348              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1349              		.align	1
 1350              		.global	dma_interrupt_disable
 1351              		.syntax unified
 1352              		.code	16
 1353              		.thumb_func
 1354              		.fpu softvfp
 1356              	dma_interrupt_disable:
 1357              	.LVL90:
 1358              	.LFB92:
 544:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** 
 545:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** /*!
 546:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \brief      disable DMA interrupt
 547:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 548:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 549:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 35


 550:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[in]  source: specify which interrupt to disable
 551:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 552:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 553:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 554:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 555:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \param[out] none
 556:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     \retval     none
 557:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** */
 558:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** void dma_interrupt_disable(dma_channel_enum channelx, uint32_t source)
 559:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** {
 1359              		.loc 1 559 1 is_stmt 1 view -0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 0
 1362              		@ frame_needed = 0, uses_anonymous_args = 0
 1363              		@ link register save eliminated.
 1364              		.loc 1 559 1 is_stmt 0 view .LVU294
 1365 0000 0300     		movs	r3, r0
 560:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~source;
 1366              		.loc 1 560 5 is_stmt 1 view .LVU295
 1367              		.loc 1 560 25 is_stmt 0 view .LVU296
 1368 0002 8000     		lsls	r0, r0, #2
 1369              	.LVL91:
 1370              		.loc 1 560 25 view .LVU297
 1371 0004 C018     		adds	r0, r0, r3
 1372 0006 8000     		lsls	r0, r0, #2
 1373 0008 40F2080C 		movw	ip, #8
 1374 000c C4F2020C 		movt	ip, 16386
 1375 0010 6044     		add	r0, r0, ip
 1376 0012 0368     		ldr	r3, [r0]
 1377 0014 8B43     		bics	r3, r1
 1378 0016 0360     		str	r3, [r0]
 561:Drivers/GD32E23x_standard_peripheral/Source/gd32e23x_dma.c **** }
 1379              		.loc 1 561 1 view .LVU298
 1380              		@ sp needed
 1381 0018 7047     		bx	lr
 1382              		.cfi_endproc
 1383              	.LFE92:
 1385              		.text
 1386              	.Letext0:
 1387              		.file 2 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_defa
 1388              		.file 3 "/Users/jgiles/projects/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h
 1389              		.file 4 "Drivers/CMSIS/Device/GD/GD32E23x/Include/gd32e23x.h"
 1390              		.file 5 "Drivers/GD32E23x_standard_peripheral/Include/gd32e23x_dma.h"
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e23x_dma.c
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:16     .text.dma_deinit:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:24     .text.dma_deinit:0000000000000000 dma_deinit
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:92     .text.dma_struct_para_init:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:99     .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:142    .text.dma_circulation_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:149    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:180    .text.dma_circulation_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:187    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:218    .text.dma_memory_to_memory_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:225    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:256    .text.dma_memory_to_memory_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:263    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:293    .text.dma_memory_to_memory_disable:000000000000001c $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:298    .text.dma_channel_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:305    .text.dma_channel_enable:0000000000000000 dma_channel_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:336    .text.dma_channel_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:343    .text.dma_channel_disable:0000000000000000 dma_channel_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:374    .text.dma_init:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:381    .text.dma_init:0000000000000000 dma_init
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:532    .text.dma_init:00000000000000a0 $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:537    .text.dma_periph_address_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:544    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:572    .text.dma_memory_address_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:579    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:607    .text.dma_transfer_number_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:614    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:645    .text.dma_transfer_number_get:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:652    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:681    .text.dma_priority_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:688    .text.dma_priority_config:0000000000000000 dma_priority_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:730    .text.dma_priority_config:0000000000000020 $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:735    .text.dma_memory_width_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:742    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:784    .text.dma_memory_width_config:0000000000000020 $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:789    .text.dma_periph_width_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:796    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:838    .text.dma_periph_width_config:0000000000000020 $d
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:843    .text.dma_memory_increase_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:850    .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:881    .text.dma_memory_increase_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:888    .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:919    .text.dma_periph_increase_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:926    .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:957    .text.dma_periph_increase_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:964    .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:995    .text.dma_transfer_direction_config:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1002   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1053   .text.dma_flag_get:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1060   .text.dma_flag_get:0000000000000000 dma_flag_get
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1100   .text.dma_flag_clear:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1107   .text.dma_flag_clear:0000000000000000 dma_flag_clear
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1136   .text.dma_interrupt_flag_get:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1143   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1276   .text.dma_interrupt_flag_clear:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1283   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
ARM GAS  /var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s 			page 37


/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1312   .text.dma_interrupt_enable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1319   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1349   .text.dma_interrupt_disable:0000000000000000 $t
/var/folders/rv/zq8s_02j1dj4vjvr1mm5zl2r0000gn/T//ccbiB1Ly.s:1356   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable

NO UNDEFINED SYMBOLS
