// Library - Design, Cell - Flip-Flop, View - schematic
// LAST TIME SAVED: Mar 16 14:54:09 2019
// NETLIST TIME: Mar 16 15:19:37 2019
`timescale 1ns / 1ns 

module cdsModule_0 ( Q, GND, VDD, CLK, CLK_L, D );

output  Q;

inout  GND, VDD;

input  CLK, CLK_L, D;


specify 
    specparam CDS_LIBNAME  = "Design";
    specparam CDS_CELLNAME = "Flip-Flop";
    specparam CDS_VIEWNAME = "schematic";
endspecify

