- ðŸ‘‹ Hi, Iâ€™m Aniket Bhojane, graduate student @ The University of Texas at Dallas
- I've 2 years of experience in RTL Design and worked as Digital Baseband Engineer @ Astrome Technologies Pvt. Ltd. 
- ðŸ‘€ Iâ€™m interested in RTL Design with focus on Computer Architecture, Microarchitecture, Domain Specific Architecture and Digital Signal Processing.

Previous Work/Projects:

1. 8-Bit Microcontroller RTL Design
2. UART Verification using UVM Methodology in SystemVerilog
3. AXI4 Verification using UVM Methodology in SystemVerilog
4. RTL Design and Verification Router 1x3
 
Miscellaneous work 
(Additional work will be posted soon)


<!---
aniketb005/aniketb005 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
