<profile>

<section name = "Vitis HLS Report for 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6'" level="0">
<item name = "Date">Wed Sep 28 12:36:37 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">sysArray_complex</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">24, 24, 72.000 ns, 72.000 ns, 24, 24, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_210_6">22, 22, 11, 4, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 209, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 230, -</column>
<column name="Register">-, -, 207, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U6228">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U6229">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln143_fu_402_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln210_fu_393_p2">+, 0, 0, 10, 3, 1</column>
<column name="empty_43_fu_412_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_44_fu_429_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp_fu_407_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln210_fu_387_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="m_axi_gmem_WDATA">20, 4, 32, 128</column>
<column name="pe_array_pe_val_0_address0">14, 3, 2, 6</column>
<column name="pe_array_pe_val_0_address1">14, 3, 2, 6</column>
<column name="pe_array_pe_val_1_address0">14, 3, 2, 6</column>
<column name="pe_array_pe_val_1_address1">14, 3, 2, 6</column>
<column name="pe_array_pe_val_2_address0">14, 3, 2, 6</column>
<column name="pe_array_pe_val_2_address1">14, 3, 2, 6</column>
<column name="pe_array_pe_val_3_address0">14, 3, 2, 6</column>
<column name="pe_array_pe_val_3_address1">14, 3, 2, 6</column>
<column name="phi_mul426_fu_90">9, 2, 32, 64</column>
<column name="r_fu_94">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_reg_546">64, 0, 64, 0</column>
<column name="icmp_ln210_reg_542">1, 0, 1, 0</column>
<column name="phi_mul426_fu_90">32, 0, 32, 0</column>
<column name="r_fu_94">3, 0, 3, 0</column>
<column name="reg_368">32, 0, 32, 0</column>
<column name="tmp_1_reg_606">32, 0, 32, 0</column>
<column name="tmp_s_reg_601">32, 0, 32, 0</column>
<column name="trunc_ln213_reg_555">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc1_Pipeline_VITIS_LOOP_210_6, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="pe_array_pe_val_3_address0">out, 2, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_ce0">out, 1, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_q0">in, 32, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_address1">out, 2, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_ce1">out, 1, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_3_q1">in, 32, ap_memory, pe_array_pe_val_3, array</column>
<column name="pe_array_pe_val_2_address0">out, 2, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_ce0">out, 1, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_q0">in, 32, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_address1">out, 2, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_ce1">out, 1, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_2_q1">in, 32, ap_memory, pe_array_pe_val_2, array</column>
<column name="pe_array_pe_val_1_address0">out, 2, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_ce0">out, 1, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_q0">in, 32, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_address1">out, 2, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_ce1">out, 1, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_1_q1">in, 32, ap_memory, pe_array_pe_val_1, array</column>
<column name="pe_array_pe_val_0_address0">out, 2, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_ce0">out, 1, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_q0">in, 32, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_address1">out, 2, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_ce1">out, 1, ap_memory, pe_array_pe_val_0, array</column>
<column name="pe_array_pe_val_0_q1">in, 32, ap_memory, pe_array_pe_val_0, array</column>
<column name="cb">in, 32, ap_none, cb, scalar</column>
<column name="shl_ln139_mid2">in, 32, ap_none, shl_ln139_mid2, scalar</column>
<column name="shl_ln2">in, 32, ap_none, shl_ln2, scalar</column>
<column name="out_r">in, 64, ap_none, out_r, scalar</column>
</table>
</item>
</section>
</profile>
