{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716246341725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716246341725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 16:05:41 2024 " "Processing started: Mon May 20 16:05:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716246341725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246341725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246341725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716246342019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716246342020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_scoreboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_scoreboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_scoreboard " "Found entity 1: graphics_scoreboard" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347258 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(153) " "Verilog HDL Module Instantiation warning at graphics_async.sv(153): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 153 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716246347260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(165) " "Verilog HDL Module Instantiation warning at graphics_async.sv(165): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716246347260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(177) " "Verilog HDL Module Instantiation warning at graphics_async.sv(177): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 177 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716246347260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(189) " "Verilog HDL Module Instantiation warning at graphics_async.sv(189): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 189 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716246347260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_async.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_async.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_async " "Found entity 1: graphics_async" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bongo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bongo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bongo_tb " "Found entity 1: bongo_tb" {  } { { "bongo_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/bongo_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347262 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(74) " "Verilog HDL warning at controller_bongo.sv(74): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716246347263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(92) " "Verilog HDL warning at controller_bongo.sv(92): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716246347263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_bongo.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_bongo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_bongo " "Found entity 1: controller_bongo" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_pacman.sv(6) " "Verilog HDL Declaration information at game_pacman.sv(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_pacman.sv(8) " "Verilog HDL Declaration information at game_pacman.sv(8): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT game_pacman.sv(4) " "Verilog HDL Declaration information at game_pacman.sv(4): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT game_pacman.sv(3) " "Verilog HDL Declaration information at game_pacman.sv(3): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_pacman " "Found entity 1: game_pacman" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_top " "Found entity 1: controller_top" {  } { { "controller_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_nes.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_nes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nes " "Found entity 1: controller_nes" {  } { { "controller_nes.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_nes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_tb " "Found entity 1: pacman_tb" {  } { { "pacman_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_ghost " "Found entity 1: game_ghost" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze_tb " "Found entity 1: maze_tb" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wall WALL maze.sv(150) " "Verilog HDL Declaration information at maze.sv(150): object \"wall\" differs only in case from object \"WALL\" in the same scope" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347282 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "graphics.sv " "Can't analyze file -- file graphics.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716246347285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(87) " "Verilog HDL warning at vga_ram.sv(87): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716246347288 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(98) " "Verilog HDL warning at vga_ram.sv(98): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716246347288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_top " "Found entity 1: pacman_top" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_ghost_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost_LUT " "Found entity 1: graphics_ghost_LUT" {  } { { "graphics_ghost_LUT.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET game_controller.sv(4) " "Verilog HDL Declaration information at game_controller.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_controller.sv(3) " "Verilog HDL Declaration information at game_controller.sv(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "score SCORE game_controller.sv(21) " "Verilog HDL Declaration information at game_controller.sv(21): object \"score\" differs only in case from object \"SCORE\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716246347296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga " "Found entity 1: clk_vga" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_controller " "Found entity 1: clk_controller" {  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tiles game_tb.sv(38) " "Verilog HDL Implicit Net warning at game_tb.sv(38): created implicit net for \"blinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tiles game_tb.sv(39) " "Verilog HDL Implicit Net warning at game_tb.sv(39): created implicit net for \"pinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tiles game_tb.sv(40) " "Verilog HDL Implicit Net warning at game_tb.sv(40): created implicit net for \"inky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tiles game_tb.sv(41) " "Verilog HDL Implicit Net warning at game_tb.sv(41): created implicit net for \"clyde_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn game_tb.sv(42) " "Verilog HDL Implicit Net warning at game_tb.sv(42): created implicit net for \"btn\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_pellet game_tb.sv(44) " "Verilog HDL Implicit Net warning at game_tb.sv(44): created implicit net for \"pacman_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "power_pellet game_tb.sv(45) " "Verilog HDL Implicit Net warning at game_tb.sv(45): created implicit net for \"power_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_tile_info game_tb.sv(46) " "Verilog HDL Implicit Net warning at game_tb.sv(46): created implicit net for \"pacman_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tile_info game_tb.sv(47) " "Verilog HDL Implicit Net warning at game_tb.sv(47): created implicit net for \"blinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tile_info game_tb.sv(48) " "Verilog HDL Implicit Net warning at game_tb.sv(48): created implicit net for \"pinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tile_info game_tb.sv(49) " "Verilog HDL Implicit Net warning at game_tb.sv(49): created implicit net for \"inky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tile_info game_tb.sv(50) " "Verilog HDL Implicit Net warning at game_tb.sv(50): created implicit net for \"clyde_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk60 game_controller.sv(61) " "Verilog HDL Implicit Net warning at game_controller.sv(61): created implicit net for \"clk60\"" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "game_pacman.sv(91) " "Verilog HDL or VHDL warning at game_pacman.sv(91): conditional expression evaluates to a constant" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 91 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716246347305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "game_controller.sv(109) " "Verilog HDL or VHDL warning at game_controller.sv(109): conditional expression evaluates to a constant" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 109 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716246347319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacman_top " "Elaborating entity \"pacman_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716246347410 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds pacman_top.sv(24) " "Output port \"leds\" at pacman_top.sv(24) has no driver" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716246347412 "|pacman_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_controller clk_controller:CLK_CTRL " "Elaborating entity \"clk_controller\" for hierarchy \"clk_controller:CLK_CTRL\"" {  } { { "pacman_top.sv" "CLK_CTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_controller:CLK_CTRL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_controller:CLK_CTRL\|altpll:altpll_component\"" {  } { { "clk_controller.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_controller:CLK_CTRL\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_controller:CLK_CTRL\|altpll:altpll_component\"" {  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_controller:CLK_CTRL\|altpll:altpll_component " "Instantiated megafunction \"clk_controller:CLK_CTRL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 83333 " "Parameter \"clk0_multiply_by\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_controller " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_controller\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347443 ""}  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246347443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_controller_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_controller_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_controller_altpll " "Found entity 1: clk_controller_altpll" {  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_controller_altpll clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated " "Elaborating entity \"clk_controller_altpll\" for hierarchy \"clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nes controller_nes:NESCTRL " "Elaborating entity \"controller_nes\" for hierarchy \"controller_nes:NESCTRL\"" {  } { { "pacman_top.sv" "NESCTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_bongo controller_bongo:BONGOCTRL " "Elaborating entity \"controller_bongo\" for hierarchy \"controller_bongo:BONGOCTRL\"" {  } { { "pacman_top.sv" "BONGOCTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller_bongo.sv(69) " "Verilog HDL assignment warning at controller_bongo.sv(69): truncated value with size 32 to match size of target (2)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller_bongo.sv(74) " "Verilog HDL assignment warning at controller_bongo.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller_bongo.sv(82) " "Verilog HDL assignment warning at controller_bongo.sv(82): truncated value with size 32 to match size of target (7)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller_bongo.sv(91) " "Verilog HDL assignment warning at controller_bongo.sv(91): truncated value with size 32 to match size of target (2)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller_bongo.sv(92) " "Verilog HDL assignment warning at controller_bongo.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller_bongo.sv(100) " "Verilog HDL assignment warning at controller_bongo.sv(100): truncated value with size 32 to match size of target (7)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347483 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga clk_vga:CLK_VGA " "Elaborating entity \"clk_vga\" for hierarchy \"clk_vga:CLK_VGA\"" {  } { { "pacman_top.sv" "CLK_VGA" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_vga:CLK_VGA\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_vga:CLK_VGA\|altpll:altpll_component\"" {  } { { "clk_vga.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_vga:CLK_VGA\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_vga:CLK_VGA\|altpll:altpll_component\"" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_vga:CLK_VGA\|altpll:altpll_component " "Instantiated megafunction \"clk_vga:CLK_VGA\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347493 ""}  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246347493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga_altpll " "Found entity 1: clk_vga_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga_altpll clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated " "Elaborating entity \"clk_vga_altpll\" for hierarchy \"clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:DISPLAY\"" {  } { { "pacman_top.sv" "DISPLAY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:RAM_VGA " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:RAM_VGA\"" {  } { { "pacman_top.sv" "RAM_VGA" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(63) " "Verilog HDL assignment warning at vga_ram.sv(63): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_ram.sv(64) " "Verilog HDL assignment warning at vga_ram.sv(64): truncated value with size 10 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(67) " "Verilog HDL assignment warning at vga_ram.sv(67): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(68) " "Verilog HDL assignment warning at vga_ram.sv(68): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(80) " "Verilog HDL assignment warning at vga_ram.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(82) " "Verilog HDL assignment warning at vga_ram.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(84) " "Verilog HDL assignment warning at vga_ram.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(91) " "Verilog HDL assignment warning at vga_ram.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(93) " "Verilog HDL assignment warning at vga_ram.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(95) " "Verilog HDL assignment warning at vga_ram.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347531 "|pacman_top|vga_ram:RAM_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_ram:RAM_VGA\|ram_ip:PING " "Elaborating entity \"ram_ip\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\"" {  } { { "vga_ram.sv" "PING" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246347559 ""}  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246347559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_end1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_end1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_end1 " "Found entity 1: altsyncram_end1" {  } { { "db/altsyncram_end1.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_end1 vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated " "Elaborating entity \"altsyncram_end1\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_end1.tdf" "decode3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_end1.tdf" "rden_decode" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mux_12b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246347680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12b vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2 " "Elaborating entity \"mux_12b\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2\"" {  } { { "db/altsyncram_end1.tdf" "mux2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_async graphics_async:BOO " "Elaborating entity \"graphics_async\" for hierarchy \"graphics_async:BOO\"" {  } { { "pacman_top.sv" "BOO" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_xloc graphics_async.sv(66) " "Verilog HDL or VHDL warning at graphics_async.sv(66): object \"pacman_xloc\" assigned a value but never read" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_yloc graphics_async.sv(67) " "Verilog HDL or VHDL warning at graphics_async.sv(67): object \"pacman_yloc\" assigned a value but never read" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_dir graphics_async.sv(68) " "Verilog HDL or VHDL warning at graphics_async.sv(68): object \"pacman_dir\" assigned a value but never read" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_anim graphics_async.sv(69) " "Verilog HDL or VHDL warning at graphics_async.sv(69): object \"pacman_anim\" assigned a value but never read" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_alive graphics_async.sv(70) " "Verilog HDL or VHDL warning at graphics_async.sv(70): object \"pacman_alive\" assigned a value but never read" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(313) " "Verilog HDL assignment warning at graphics_async.sv(313): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 graphics_async.sv(314) " "Verilog HDL assignment warning at graphics_async.sv(314): truncated value with size 10 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(317) " "Verilog HDL assignment warning at graphics_async.sv(317): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(318) " "Verilog HDL assignment warning at graphics_async.sv(318): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(336) " "Verilog HDL assignment warning at graphics_async.sv(336): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 graphics_async.sv(337) " "Verilog HDL assignment warning at graphics_async.sv(337): truncated value with size 10 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(340) " "Verilog HDL assignment warning at graphics_async.sv(340): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(341) " "Verilog HDL assignment warning at graphics_async.sv(341): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(361) " "Verilog HDL assignment warning at graphics_async.sv(361): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(362) " "Verilog HDL assignment warning at graphics_async.sv(362): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(377) " "Verilog HDL assignment warning at graphics_async.sv(377): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(378) " "Verilog HDL assignment warning at graphics_async.sv(378): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(393) " "Verilog HDL assignment warning at graphics_async.sv(393): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(394) " "Verilog HDL assignment warning at graphics_async.sv(394): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(409) " "Verilog HDL assignment warning at graphics_async.sv(409): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(410) " "Verilog HDL assignment warning at graphics_async.sv(410): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(425) " "Verilog HDL assignment warning at graphics_async.sv(425): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(426) " "Verilog HDL assignment warning at graphics_async.sv(426): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(441) " "Verilog HDL assignment warning at graphics_async.sv(441): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(442) " "Verilog HDL assignment warning at graphics_async.sv(442): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(457) " "Verilog HDL assignment warning at graphics_async.sv(457): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347698 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(458) " "Verilog HDL assignment warning at graphics_async.sv(458): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(473) " "Verilog HDL assignment warning at graphics_async.sv(473): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(474) " "Verilog HDL assignment warning at graphics_async.sv(474): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(489) " "Verilog HDL assignment warning at graphics_async.sv(489): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(490) " "Verilog HDL assignment warning at graphics_async.sv(490): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(505) " "Verilog HDL assignment warning at graphics_async.sv(505): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(506) " "Verilog HDL assignment warning at graphics_async.sv(506): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(523) " "Verilog HDL assignment warning at graphics_async.sv(523): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(524) " "Verilog HDL assignment warning at graphics_async.sv(524): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(528) " "Verilog HDL assignment warning at graphics_async.sv(528): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(529) " "Verilog HDL assignment warning at graphics_async.sv(529): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(533) " "Verilog HDL assignment warning at graphics_async.sv(533): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(534) " "Verilog HDL assignment warning at graphics_async.sv(534): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(538) " "Verilog HDL assignment warning at graphics_async.sv(538): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(539) " "Verilog HDL assignment warning at graphics_async.sv(539): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(556) " "Verilog HDL assignment warning at graphics_async.sv(556): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(557) " "Verilog HDL assignment warning at graphics_async.sv(557): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(611) " "Verilog HDL assignment warning at graphics_async.sv(611): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(613) " "Verilog HDL assignment warning at graphics_async.sv(613): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(615) " "Verilog HDL assignment warning at graphics_async.sv(615): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 "|pacman_top|graphics_async:BOO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost_LUT graphics_async:BOO\|graphics_ghost_LUT:GLUT " "Elaborating entity \"graphics_ghost_LUT\" for hierarchy \"graphics_async:BOO\|graphics_ghost_LUT:GLUT\"" {  } { { "graphics_async.sv" "GLUT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_ghost.sv 1 1 " "Using design file graphics_ghost.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost " "Found entity 1: graphics_ghost" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716246347709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost graphics_async:BOO\|graphics_ghost:BLINKY " "Elaborating entity \"graphics_ghost\" for hierarchy \"graphics_async:BOO\|graphics_ghost:BLINKY\"" {  } { { "graphics_async.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_pacman.sv 1 1 " "Using design file graphics_pacman.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_pacman " "Found entity 1: graphics_pacman" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246347718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716246347718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_pacman graphics_async:BOO\|graphics_pacman:PACMAN " "Elaborating entity \"graphics_pacman\" for hierarchy \"graphics_async:BOO\|graphics_pacman:PACMAN\"" {  } { { "graphics_async.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_alive graphics_pacman.sv(22) " "Verilog HDL or VHDL warning at graphics_pacman.sv(22): object \"pacman_alive\" assigned a value but never read" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716246347720 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.data_a 0 graphics_pacman.sv(39) " "Net \"pacman_frames.data_a\" at graphics_pacman.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347720 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.waddr_a 0 graphics_pacman.sv(39) " "Net \"pacman_frames.waddr_a\" at graphics_pacman.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347720 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.we_a 0 graphics_pacman.sv(39) " "Net \"pacman_frames.we_a\" at graphics_pacman.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347720 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_scoreboard graphics_async:BOO\|graphics_scoreboard:SCOREBOARD " "Elaborating entity \"graphics_scoreboard\" for hierarchy \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\"" {  } { { "graphics_async.sv" "SCOREBOARD" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(36) " "Verilog HDL assignment warning at graphics_scoreboard.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347721 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(38) " "Verilog HDL assignment warning at graphics_scoreboard.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(39) " "Verilog HDL assignment warning at graphics_scoreboard.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(40) " "Verilog HDL assignment warning at graphics_scoreboard.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(41) " "Verilog HDL assignment warning at graphics_scoreboard.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(42) " "Verilog HDL assignment warning at graphics_scoreboard.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(43) " "Verilog HDL assignment warning at graphics_scoreboard.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 graphics_scoreboard.sv(62) " "Verilog HDL assignment warning at graphics_scoreboard.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 graphics_scoreboard.sv(63) " "Verilog HDL assignment warning at graphics_scoreboard.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347722 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.data_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.data_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347723 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.waddr_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.waddr_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347723 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.we_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.we_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347723 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:CLK_GAME " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:CLK_GAME\"" {  } { { "pacman_top.sv" "CLK_GAME" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:MAZEPIN " "Elaborating entity \"maze\" for hierarchy \"maze:MAZEPIN\"" {  } { { "pacman_top.sv" "MAZEPIN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(147) " "Verilog HDL assignment warning at maze.sv(147): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(148) " "Verilog HDL assignment warning at maze.sv(148): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.data_a 0 maze.sv(94) " "Net \"maze_walls.data_a\" at maze.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.waddr_a 0 maze.sv(94) " "Net \"maze_walls.waddr_a\" at maze.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.data_a 0 maze.sv(103) " "Net \"house_walls.data_a\" at maze.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.waddr_a 0 maze.sv(103) " "Net \"house_walls.waddr_a\" at maze.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.data_a 0 maze.sv(142) " "Net \"maze.data_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.waddr_a 0 maze.sv(142) " "Net \"maze.waddr_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.we_a 0 maze.sv(94) " "Net \"maze_walls.we_a\" at maze.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.we_a 0 maze.sv(103) " "Net \"house_walls.we_a\" at maze.sv(103) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.we_a 0 maze.sv(142) " "Net \"maze.we_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716246347747 "|pacman_top|maze:MAZEPIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ghost game_ghost:BLINKY " "Elaborating entity \"game_ghost\" for hierarchy \"game_ghost:BLINKY\"" {  } { { "pacman_top.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(56) " "Verilog HDL assignment warning at game_ghost.sv(56): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347751 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(57) " "Verilog HDL assignment warning at game_ghost.sv(57): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347752 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(147) " "Verilog HDL assignment warning at game_ghost.sv(147): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347752 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(148) " "Verilog HDL assignment warning at game_ghost.sv(148): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347752 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(171) " "Verilog HDL assignment warning at game_ghost.sv(171): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347752 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(172) " "Verilog HDL assignment warning at game_ghost.sv(172): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347752 "|pacman_top|game_ghost:BLINKY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_pacman game_pacman:PACMAN " "Elaborating entity \"game_pacman\" for hierarchy \"game_pacman:PACMAN\"" {  } { { "pacman_top.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246347758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_pacman.sv(67) " "Verilog HDL assignment warning at game_pacman.sv(67): truncated value with size 9 to match size of target (6)" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347761 "|pacman_top|game_pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 game_pacman.sv(68) " "Verilog HDL assignment warning at game_pacman.sv(68): truncated value with size 32 to match size of target (6)" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716246347761 "|pacman_top|game_pacman:PACMAN"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[7\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[6\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[5\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[4\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[3\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[2\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[1\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[0\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[7\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[6\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[5\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[4\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[3\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[2\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[1\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[0\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716246348207 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1716246348207 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_scoreboard_c61e8b19.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_scoreboard_c61e8b19.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716246356408 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716246356409 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 990 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (990) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716246356412 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|scoreboard_digits " "RAM logic \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|scoreboard_digits\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_scoreboard.sv" "scoreboard_digits" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716246356448 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze_walls " "RAM logic \"maze:MAZEPIN\|maze_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 94 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716246356448 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|house_walls " "RAM logic \"maze:MAZEPIN\|house_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "house_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 103 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716246356448 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze " "RAM logic \"maze:MAZEPIN\|maze\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716246356448 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics_async:BOO\|graphics_pacman:PACMAN\|pacman_frames " "RAM logic \"graphics_async:BOO\|graphics_pacman:PACMAN\|pacman_frames\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_pacman.sv" "pacman_frames" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 39 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716246356448 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716246356448 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Mod0\"" {  } { { "graphics_async.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 556 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Div0\"" {  } { { "graphics_async.sv" "Div0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 557 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div2\"" {  } { { "graphics_scoreboard.sv" "Div2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod2\"" {  } { { "graphics_scoreboard.sv" "Mod2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div4\"" {  } { { "graphics_scoreboard.sv" "Div4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod4\"" {  } { { "graphics_scoreboard.sv" "Mod4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div3\"" {  } { { "graphics_scoreboard.sv" "Div3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod3\"" {  } { { "graphics_scoreboard.sv" "Mod3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod5\"" {  } { { "graphics_scoreboard.sv" "Mod5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:INKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:INKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:PINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:PINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:CLYDE\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:CLYDE\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:BLINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:BLINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 690 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 695 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 690 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 695 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 690 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 695 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 685 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 690 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 695 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult14\"" {  } { { "game_ghost.sv" "Mult14" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult15\"" {  } { { "game_ghost.sv" "Mult15" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246367675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716246367675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Mod0\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 556 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Mod0 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367698 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 556 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkl " "Found entity 1: lpm_divide_fkl" {  } { { "db/lpm_divide_fkl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_fkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_6fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Div0\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 557 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Div0 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367802 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 557 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_csl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367834 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367892 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tll " "Found entity 1: lpm_divide_tll" {  } { { "db/lpm_divide_tll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_tll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367941 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246367967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246367967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246367976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246367976 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246367976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_ttl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_8ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod5\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246368035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod5 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368035 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246368035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:INKY\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game_ghost:INKY\|lpm_divide:Mod0\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246368039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:INKY\|lpm_divide:Mod0 " "Instantiated megafunction \"game_ghost:INKY\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368039 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 397 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246368039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:INKY\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"game_ghost:INKY\|lpm_mult:Mult6\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246368130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:INKY\|lpm_mult:Mult6 " "Instantiated megafunction \"game_ghost:INKY\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368130 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246368130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:INKY\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"game_ghost:INKY\|lpm_mult:Mult7\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246368160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:INKY\|lpm_mult:Mult7 " "Instantiated megafunction \"game_ghost:INKY\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368160 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246368160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pds " "Found entity 1: mult_pds" {  } { { "db/mult_pds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_pds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716246368187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246368187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:CLYDE\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"game_ghost:CLYDE\|lpm_mult:Mult14\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246368233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:CLYDE\|lpm_mult:Mult14 " "Instantiated megafunction \"game_ghost:CLYDE\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716246368233 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716246368233 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716246370830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716246384254 "|pacman_top|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716246384254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716246384705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716246404820 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\|lpm_divide_ttl:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_8ie:divider\|add_sub_14_result_int\[1\]~14 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\|lpm_divide_ttl:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_8ie:divider\|add_sub_14_result_int\[1\]~14\"" {  } { { "db/alt_u_div_8ie.tdf" "add_sub_14_result_int\[1\]~14" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_8ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~0 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~0\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246404889 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716246404889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246405111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716246405680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716246405680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716246406267 "|pacman_top|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716246406267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23857 " "Implemented 23857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23660 " "Implemented 23660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716246406268 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716246406268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716246406268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716246406316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 16:06:46 2024 " "Processing ended: Mon May 20 16:06:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716246406316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716246406316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716246406316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246406316 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 159 s " "Quartus Prime Flow was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716246406997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716246407359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716246407360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 16:06:47 2024 " "Processing started: Mon May 20 16:06:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716246407360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716246407360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pacman -c pacman_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716246407360 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716246407427 ""}
{ "Info" "0" "" "Project  = pacman" {  } {  } 0 0 "Project  = pacman" 0 0 "Fitter" 0 0 1716246407427 ""}
{ "Info" "0" "" "Revision = pacman_top" {  } {  } 0 0 "Revision = pacman_top" 0 0 "Fitter" 0 0 1716246407427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716246407585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716246407586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pacman_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pacman_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716246407637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716246407658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716246407658 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[0\] 1 300 0 0 " "Implementing clock multiplication of 1, clock division of 300, and phase shift of 0 degrees (0 ps) for clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716246407691 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716246407691 ""}  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1716246407691 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1716246407692 ""}  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1716246407692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716246407847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716246407853 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716246408028 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716246408028 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716246408052 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716246408052 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716246408052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716246408052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716246408052 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716246408052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716246408058 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716246408769 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 " "The parameters of the PLL clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 and the PLL clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 and PLL clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 and PLL clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 and PLL clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1716246409192 ""}  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3412 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1716246409192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pacman_top.sdc " "Synopsys Design Constraints File file not found: 'pacman_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716246410772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716246410773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716246410799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716246410965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716246410965 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716246410967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716246412165 ""}  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716246412165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716246412165 ""}  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716246412165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716246412165 ""}  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716246412165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716246412165 ""}  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 34552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716246412165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDivider:CLK_GAME\|outClock  " "Automatically promoted node clockDivider:CLK_GAME\|outClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716246412165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_nes:NESCTRL\|start_sr\[0\] " "Destination node controller_nes:NESCTRL\|start_sr\[0\]" {  } { { "controller_nes.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_nes.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716246412165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:CLK_GAME\|outClock~3 " "Destination node clockDivider:CLK_GAME\|outClock~3" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 14208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716246412165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller_bongo:BONGOCTRL\|start_sr\[0\] " "Destination node controller_bongo:BONGOCTRL\|start_sr\[0\]" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 3445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716246412165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716246412165 ""}  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 2564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716246412165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716246413380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716246413386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716246414442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716246414450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716246414457 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716246414466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716246414963 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716246414969 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716246414969 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716246415879 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716246415894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716246417442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716246419926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716246420087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716246444660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716246444660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716246446657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "74 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 1 { 0 "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716246458130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716246458130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716246495963 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716246495963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716246495967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.72 " "Total time spent on timing analysis during the Fitter is 13.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716246496411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716246496479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716246499501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716246499506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716246503276 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716246505695 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn 3.3 V Schmitt Trigger B8 " "Pin btn uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { btn } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gamecube_data 3.3-V LVTTL AA11 " "Pin gamecube_data uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { gamecube_data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gamecube_data" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3 V Schmitt Trigger A7 " "Pin rst uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL F15 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL B14 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL A14 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL A13 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL B12 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL A12 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL C12 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL C10 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL D12 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL C11 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nes_data 3.3-V LVTTL AB5 " "Pin nes_data uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { nes_data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nes_data" } } } } { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716246506895 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716246506895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.fit.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716246507471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6494 " "Peak virtual memory: 6494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716246509510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 16:08:29 2024 " "Processing ended: Mon May 20 16:08:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716246509510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716246509510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716246509510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716246509510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 165 s " "Quartus Prime Flow was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716246510151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716246510388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716246510388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 16:08:30 2024 " "Processing started: Mon May 20 16:08:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716246510388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716246510388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pacman -c pacman_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716246510388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716246510758 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716246512100 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716246512180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716246512805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 16:08:32 2024 " "Processing ended: Mon May 20 16:08:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716246512805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716246512805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716246512805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716246512805 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 166 s " "Quartus Prime Flow was successful. 0 errors, 166 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716246513425 ""}
