$comment
	File created using the following command:
		vcd file pruebacontador.msim.vcd -direction
$end
$date
	Tue Oct 28 01:16:05 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pruebacontador_vlg_vec_tst $end
$var reg 1 ! clock $end
$var wire 1 " Cout $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 + clock~input_o $end
$var wire 1 , clock~inputclkctrl_outclk $end
$var wire 1 - Cout~output_o $end
$var wire 1 . inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 / inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 0 inst|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 1 inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 2 inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 3 inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
x#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
00
03
02
01
$end
#50000
0!
0+
0,
0#
#90000
1!
1+
1,
1#
13
1.
0*
#130000
0!
0+
0,
0#
#170000
1!
1+
1,
1#
12
03
1*
#210000
0!
0+
0,
0#
#250000
1!
1+
1,
1#
13
1/
0.
0*
#290000
0!
0+
0,
0#
#330000
1!
1+
1,
1#
11
02
03
1*
#370000
0!
0+
0,
0#
#410000
1!
1+
1,
1#
13
1.
0*
#450000
0!
0+
0,
0#
#490000
1!
1+
1,
1#
12
03
0/
0.
10
1-
1"
#530000
0!
0+
0,
0#
#570000
1!
1+
1,
1#
01
02
1*
00
0-
0"
#610000
0!
0+
0,
0#
#650000
1!
1+
1,
1#
13
1.
0*
#690000
0!
0+
0,
0#
#730000
1!
1+
1,
1#
12
03
1*
#770000
0!
0+
0,
0#
#810000
1!
1+
1,
1#
13
1/
0.
0*
#850000
0!
0+
0,
0#
#1000000
