C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe  -osyn H:\ese382\lab04s14\converter_loop\rev_1\synwork\loop_compiler.srs  -dfltencoding sequential -encrypt  -pro  -dmgen  H:\ese382\lab04s14\converter_loop\rev_1\dm  -lite -ll 2000   -ui -fid2 -ram -sharing on -autosm -ignore_undefined_lib  -lib work H:\ese382\lab04s14\converter_loop\src\converter_loop.vhd -loga  H:\ese382\lab04s14\converter_loop\rev_1\loop.srr 
rc:0 success:1
H:\ese382\lab04s14\converter_loop\rev_1\dm|o|1393954629|0
H:\ese382\lab04s14\converter_loop\rev_1\loop.srr|o|1394126422|198
C:\Synopsys\fpga_E201103SP2\bin\c_vhdl.exe|i|1306333948|1724416
C:\Synopsys\fpga_E201103SP2\bin64\c_vhdl.exe|i|1306334016|5360128
