Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 20:21:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_102_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.989ns (29.157%)  route 2.403ns (70.843%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 6.539 - 4.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 0.921ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.836ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=62118, routed)       2.140     3.091    Delay1No25_instance/clk_IBUF_BUFG
    SLICE_X160Y396       FDCE                                         r  Delay1No25_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y396       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.170 r  Delay1No25_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.891     4.061    Delay1No24_instance/Y_reg[33]_0[5]
    SLICE_X145Y431       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.149 r  Delay1No24_instance/geqOp_carry_i_14__3/O
                         net (fo=1, routed)           0.021     4.170    Sum10_3_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X145Y431       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.331 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.357    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X145Y432       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.372 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.398    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y433       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.450 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.301     4.751    Delay1No25_instance/CO[0]
    SLICE_X144Y436       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     4.861 r  Delay1No25_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.176     5.037    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X144Y435       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.136 r  Delay1No24_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.144     5.280    Delay1No24_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X144Y435       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.368 r  Delay1No24_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=33, routed)          0.460     5.828    Delay1No25_instance/shiftVal__5[0]
    SLICE_X148Y429       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     5.879 r  Delay1No25_instance/shiftedFracY_d1[8]_i_3__3/O
                         net (fo=4, routed)           0.125     6.004    Delay1No25_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X148Y429       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.154 r  Delay1No25_instance/shiftedFracY_d1[4]_i_1__3/O
                         net (fo=2, routed)           0.183     6.337    Delay1No24_instance/Y_reg[26]_0[0]
    SLICE_X147Y431       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     6.433 r  Delay1No24_instance/shiftedFracY_d1[20]_i_1__3/O
                         net (fo=1, routed)           0.050     6.483    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X147Y431       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=62118, routed)       1.879     6.539    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X147Y431       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.384     6.923    
                         clock uncertainty           -0.035     6.887    
    SLICE_X147Y431       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.912    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.430    




