{
  "name": "core_arch::x86::avx512fp16::_mm256_fmaddsub_ph",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_fma": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Computes `(x*y) + z` for each element, but without any intermediate rounding.\n\n `T` must be a vector of floats.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_neg": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Negates a vector elementwise.\n\n `T` must be a vector of integers or floats.\n\n Rust panics for `-<int>::Min` due to overflow, but it is not UB with this intrinsic.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm256_fmaddsub_ph"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:7241:1: 7251:2",
  "src": "pub fn _mm256_fmaddsub_ph(a: __m256h, b: __m256h, c: __m256h) -> __m256h {\n    unsafe {\n        let add = simd_fma(a, b, c);\n        let sub = simd_fma(a, b, simd_neg(c));\n        simd_shuffle!(\n            sub,\n            add,\n            [0, 17, 2, 19, 4, 21, 6, 23, 8, 25, 10, 27, 12, 29, 14, 31]\n        )\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_fmaddsub_ph(_1: core_arch::x86::__m256h, _2: core_arch::x86::__m256h, _3: core_arch::x86::__m256h) -> core_arch::x86::__m256h {\n    let mut _0: core_arch::x86::__m256h;\n    let  _4: core_arch::x86::__m256h;\n    let  _5: core_arch::x86::__m256h;\n    let mut _6: core_arch::x86::__m256h;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug add => _4;\n    debug sub => _5;\n    bb0: {\n        _4 = intrinsics::simd::simd_fma::<core_arch::x86::__m256h>(_1, _2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = intrinsics::simd::simd_neg::<core_arch::x86::__m256h>(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = intrinsics::simd::simd_fma::<core_arch::x86::__m256h>(_1, _2, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256h, core_arch::macros::SimdShuffleIdx<16>, core_arch::x86::__m256h>(_5, _4, core_arch::x86::avx512fp16::_mm256_fmaddsub_ph::{constant#0}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": " Multiply packed half-precision (16-bit) floating-point elements in a and b, alternatively add and\n subtract packed elements in c to/from the intermediate result, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmaddsub_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}