|:star2: | Name | Description | üåç|
|---|---|---|---|
|96|[@stffrdhrn](https://github.com/stffrdhrn)/[**sdram-controller**](https://github.com/stffrdhrn/sdram-controller)|Verilog SDRAM memory controller ||
|24|[@osafune](https://github.com/osafune)/[**peridot**](https://github.com/osafune/peridot)|'PERIDOT' - Simple & Compact FPGA board||
|21|[@kazunori279](https://github.com/kazunori279)/[**CPU32**](https://github.com/kazunori279/CPU32)|Tiny MIPS for Terasic DE0||
|9|[@stffrdhrn](https://github.com/stffrdhrn)/[**uart**](https://github.com/stffrdhrn/uart)|Verilog uart receiver and transmitter modules for De0 Nano||
|7|[@mzp](https://github.com/mzp)/[**lambda**](https://github.com/mzp/lambda)|simple typed lambda calculus on Coq|[:arrow_upper_right:](http://d.hatena.ne.jp/mzp/)|
|6|[@ksksue](https://github.com/ksksue)/[**Android-FPGA-FIFO-Transfer**](https://github.com/ksksue/Android-FPGA-FIFO-Transfer)|Android-FPGA FIFO Transfer||
|5|[@asi1024](https://github.com/asi1024)/[**simpleArchitecture**](https://github.com/asi1024/simpleArchitecture)|Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL||
|4|[@ksksue](https://github.com/ksksue)/[**Android2FPGAMemoryMap**](https://github.com/ksksue/Android2FPGAMemoryMap)|connects Android to FPGA's memory map over USB.||
|4|[@nullpo-head](https://github.com/nullpo-head)/[**seccamp-17-Y-track-RS232C**](https://github.com/nullpo-head/seccamp-17-Y-track-RS232C)|||
|4|[@slankdev](https://github.com/slankdev)/[**nic**](https://github.com/slankdev/nic)|Network Interface Controller||
|4|[@stffrdhrn](https://github.com/stffrdhrn)/[**ac97**](https://github.com/stffrdhrn/ac97)|opencores ac97 controller verilog core|[:arrow_upper_right:](http://opencores.org/project,ac97)|
|3|[@mzp](https://github.com/mzp)/[**GC**](https://github.com/mzp/GC)|Proof of Garbage Collector||
|3|[@stffrdhrn](https://github.com/stffrdhrn)/[**mor1kx-generic**](https://github.com/stffrdhrn/mor1kx-generic)|mor1kx OpenRISC generic test harness support verilator and iverilog||

