Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 14091
gpu_sim_insn = 6008832
gpu_ipc =     426.4305
gpu_tot_sim_cycle = 14091
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     426.4305
gpu_tot_issued_cta = 256
gpu_occupancy = 93.3383% 
gpu_tot_occupancy = 93.3383% 
max_total_param_size = 0
gpu_stall_dramfull = 20
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5623
partiton_level_parallism_total  =       1.5623
partiton_level_parallism_util =       8.5194
partiton_level_parallism_util_total  =       8.5194
L2_BW  =      59.9913 GB/Sec
L2_BW_total  =      59.9913 GB/Sec
gpu_total_sim_rate=1201766

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[1]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 626
	L1D_cache_core[2]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[3]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 630
	L1D_cache_core[4]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 554
	L1D_cache_core[5]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 678
	L1D_cache_core[6]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 515
	L1D_cache_core[7]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[8]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 546
	L1D_cache_core[9]: Access = 1176, Miss = 550, Miss_rate = 0.468, Pending_hits = 146, Reservation_fails = 989
	L1D_cache_core[10]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[11]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 622
	L1D_cache_core[12]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 543
	L1D_cache_core[13]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 647
	L1D_cache_core[14]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 537
	L1D_cache_core[15]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[16]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 528
	L1D_cache_core[17]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 604
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 541
	L1D_cache_core[19]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[20]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[21]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 624
	L1D_cache_core[22]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 532
	L1D_cache_core[23]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[24]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 638
	L1D_cache_core[26]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 524
	L1D_cache_core[27]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 614
	L1D_cache_core[28]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 545
	L1D_cache_core[29]: Access = 1176, Miss = 552, Miss_rate = 0.469, Pending_hits = 144, Reservation_fails = 991
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 529
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[32]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 567
	L1D_cache_core[33]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 649
	L1D_cache_core[34]: Access = 882, Miss = 414, Miss_rate = 0.469, Pending_hits = 108, Reservation_fails = 583
	L1D_cache_core[35]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 603
	L1D_cache_core[36]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 533
	L1D_cache_core[37]: Access = 1078, Miss = 506, Miss_rate = 0.469, Pending_hits = 131, Reservation_fails = 902
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11774
	L1D_total_cache_miss_rate = 0.4693
	L1D_total_cache_pending_hits = 3073
	L1D_total_cache_reservation_fails = 23156
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3073
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10951
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12205
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 10884
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9726
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6987
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3897
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:316344	W0_Idle:157912	W0_Scoreboard:151012	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65422	WS1:65574	WS2:65574	WS3:65574	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77808 {8:9726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389040 {40:9726,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1183 
max_icnt2mem_latency = 382 
maxmrqlatency = 67 
max_icnt2sh_latency = 36 
averagemflatency = 598 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 4 
mrq_lat_table:5146 	624 	845 	1483 	2010 	1146 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1777 	8061 	9836 	2340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4296 	5244 	10221 	2253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12704 	5713 	2694 	880 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533         0         0         0         0         0         0 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516         0         0         0         0         0         0 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213         0         0         0         0         0         0 
dram[3]:      5328      5328      6089      6097      6106      6115      6144      6155      6476      6189         0         0         0         0         0         0 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166         0         0         0         0         0         0 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181         0         0         0         0         0         0 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562         0         0         0         0         0         0 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157         0         0         0         0         0         0 
dram[8]:      5255      5255      6094      6096      6110      6102      6151      6147      9163      9157         0         0         0         0         0         0 
dram[9]:      5255      5255      6090      6095      6121      6116      6164      6141      9173      9106         0         0         0         0         0         0 
dram[10]:      5255      5255      6095      6097      6128      6099      6166      6154      6449      6544         0         0         0         0         0         0 
dram[11]:      5255      5255      6096      6096      6112      6107      6167      6152      6513      9088         0         0         0         0         0         0 
dram[12]:      5255      5255      6089      6089      6100      6107      6150      6146      6222      6475         0         0         0         0         0         0 
dram[13]:      5255      5255      6098      6090      6097      6112      6143      6174      6446      6503         0         0         0         0         0         0 
dram[14]:      5255      5255      6093      6098      6095      6096      6144      6134      6536      6539         0         0         0         0         0         0 
dram[15]:      5255      5255      6093      6095      6101      6095      6136      6139      6540      6222         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1040      1064      1275      1351      1343      1362      1452      1430       836       842    none      none      none      none      none      none  
dram[1]:       1022      1089      1272      1318      1370      1344      1461      1444       807       822    none      none      none      none      none      none  
dram[2]:       1004      1092      1303      1350      1359      1367      1422      1447       842       852    none      none      none      none      none      none  
dram[3]:       1040      1073      1320      1347      1372      1389      1419      1453       851       861    none      none      none      none      none      none  
dram[4]:       1036      1098      1297      1307      1363      1380      1417      1462       840       842    none      none      none      none      none      none  
dram[5]:       1004      1063      1321      1295      1375      1393      1448      1477       844       843    none      none      none      none      none      none  
dram[6]:       1023      1086      1304      1324      1342      1354      1449      1468       840       881    none      none      none      none      none      none  
dram[7]:       1026      1069      1297      1288      1379      1371      1464      1477       840       862    none      none      none      none      none      none  
dram[8]:       1071      1081      1334      1245      1340      1348      1428      1408       823       809    none      none      none      none      none      none  
dram[9]:       1022      1037      1327      1277      1346      1355      1452      1465       811       803    none      none      none      none      none      none  
dram[10]:       1070      1048      1330      1261      1369      1344      1480      1488       832       821    none      none      none      none      none      none  
dram[11]:       1051      1076      1321      1256      1377      1361      1450      1461       819       806    none      none      none      none      none      none  
dram[12]:       1126      1034      1325      1284      1362      1355      1438      1428       826       826    none      none      none      none      none      none  
dram[13]:       1147      1046      1324      1290      1362      1385      1464      1417       827       818    none      none      none      none      none      none  
dram[14]:       1077      1029      1298      1308      1379      1385      1487      1415       876       854    none      none      none      none      none      none  
dram[15]:       1094      1055      1302      1319      1360      1332      1479      1425       877       858    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1127      1143      1127      1141      1121      1109      1176      1155      1048      1021         0         0         0         0         0         0
dram[1]:       1081      1160      1113      1130      1139      1132      1157      1166      1026      1023         0         0         0         0         0         0
dram[2]:       1149      1155      1168      1115      1133      1126      1141      1183      1059      1041         0         0         0         0         0         0
dram[3]:       1177      1173      1179      1110      1167      1155      1167      1177      1078      1058         0         0         0         0         0         0
dram[4]:       1098      1124      1134      1147      1150      1130      1105      1138      1066       996         0         0         0         0         0         0
dram[5]:       1102      1121      1152      1134      1131      1137      1144      1130      1088      1063         0         0         0         0         0         0
dram[6]:       1128      1089      1128      1134      1131      1127      1139      1111      1037      1000         0         0         0         0         0         0
dram[7]:       1173      1069      1163      1129      1128      1144      1152      1141      1076      1060         0         0         0         0         0         0
dram[8]:       1152      1158      1114      1098      1119      1096      1159      1157       846       814         0         0         0         0         0         0
dram[9]:       1065      1177      1129      1153      1132      1114      1167      1163       845       826         0         0         0         0         0         0
dram[10]:       1114      1113      1152      1139      1131      1150      1168      1144      1099      1123         0         0         0         0         0         0
dram[11]:       1130      1116      1110      1125      1119      1147      1143      1147      1091       816         0         0         0         0         0         0
dram[12]:       1126      1024      1160      1159      1148      1155      1162      1159      1100      1104         0         0         0         0         0         0
dram[13]:       1121      1151      1164      1153      1166      1149      1150      1162      1020      1139         0         0         0         0         0         0
dram[14]:       1149      1162      1156      1129      1143      1163      1164      1161      1023      1034         0         0         0         0         0         0
dram[15]:       1152      1145      1130      1150      1149      1158      1148      1172      1014      1114         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81492 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=5744 dram_eff=0.1226
bk0: 64a 81346i bk1: 64a 81335i bk2: 64a 81388i bk3: 64a 81281i bk4: 64a 81268i bk5: 64a 81156i bk6: 64a 80918i bk7: 64a 81014i bk8: 32a 81141i bk9: 32a 81010i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.667728
Bank_Level_Parallism_Col = 2.654902
Bank_Level_Parallism_Ready = 1.194602
write_to_read_ratio_blp_rw_average = 0.245098
GrpLevelPara = 2.183824 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3377 
Wasted_Row = 0 
Idle = 78123 

BW Util Bottlenecks: 
RCDc_limit = 814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8158 
rwq = 0 
CCDLc_limit_alone = 8158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81492 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008661 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002809 
queue_avg = 0.547552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.547552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81491 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6476 dram_eff=0.1087
bk0: 64a 81322i bk1: 64a 81289i bk2: 64a 81324i bk3: 64a 81242i bk4: 64a 81194i bk5: 64a 81239i bk6: 64a 80809i bk7: 64a 81027i bk8: 32a 81471i bk9: 32a 81144i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.590446
Bank_Level_Parallism_Col = 2.581858
Bank_Level_Parallism_Ready = 1.183239
write_to_read_ratio_blp_rw_average = 0.241329
GrpLevelPara = 2.142615 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3420 
Wasted_Row = 0 
Idle = 78080 

BW Util Bottlenecks: 
RCDc_limit = 812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8007 
rwq = 0 
CCDLc_limit_alone = 8007 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81491 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008674 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001403 
queue_avg = 0.594229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.594229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81490 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6356 dram_eff=0.1108
bk0: 64a 81377i bk1: 64a 81309i bk2: 64a 81324i bk3: 64a 81207i bk4: 64a 81253i bk5: 64a 81408i bk6: 64a 80712i bk7: 64a 80651i bk8: 32a 81171i bk9: 32a 81290i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.754303
Bank_Level_Parallism_Col = 2.738772
Bank_Level_Parallism_Ready = 1.247159
write_to_read_ratio_blp_rw_average = 0.237774
GrpLevelPara = 2.189122 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3305 
Wasted_Row = 0 
Idle = 78195 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8294 
rwq = 0 
CCDLc_limit_alone = 8294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81490 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.524670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.52467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81491 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6127 dram_eff=0.1149
bk0: 64a 81278i bk1: 64a 81246i bk2: 64a 81300i bk3: 64a 81340i bk4: 64a 81261i bk5: 64a 81125i bk6: 64a 80728i bk7: 64a 80713i bk8: 32a 81224i bk9: 32a 81011i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.773417
Bank_Level_Parallism_Col = 2.765599
Bank_Level_Parallism_Ready = 1.262784
write_to_read_ratio_blp_rw_average = 0.245242
GrpLevelPara = 2.174898 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3449 
Wasted_Row = 0 
Idle = 78051 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8630 
rwq = 0 
CCDLc_limit_alone = 8630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81491 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008674 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001403 
queue_avg = 0.581918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.581918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81490 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=5979 dram_eff=0.1177
bk0: 64a 81232i bk1: 64a 81224i bk2: 64a 81397i bk3: 64a 81481i bk4: 64a 81303i bk5: 64a 81287i bk6: 64a 80700i bk7: 64a 80879i bk8: 32a 81365i bk9: 32a 81301i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.774862
Bank_Level_Parallism_Col = 2.758005
Bank_Level_Parallism_Ready = 1.178977
write_to_read_ratio_blp_rw_average = 0.211024
GrpLevelPara = 2.276115 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3107 
Wasted_Row = 0 
Idle = 78393 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7814 
rwq = 0 
CCDLc_limit_alone = 7814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81490 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.520705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.520705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81492 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6073 dram_eff=0.1159
bk0: 64a 81309i bk1: 64a 81259i bk2: 64a 81416i bk3: 64a 81287i bk4: 64a 81268i bk5: 64a 81214i bk6: 64a 80756i bk7: 64a 80853i bk8: 32a 81184i bk9: 32a 81009i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.804964
Bank_Level_Parallism_Col = 2.794582
Bank_Level_Parallism_Ready = 1.191761
write_to_read_ratio_blp_rw_average = 0.238274
GrpLevelPara = 2.283923 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3285 
Wasted_Row = 0 
Idle = 78215 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8337 
rwq = 0 
CCDLc_limit_alone = 8337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81492 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008661 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002809 
queue_avg = 0.655102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.655102
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81492 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6368 dram_eff=0.1106
bk0: 64a 81319i bk1: 64a 81258i bk2: 64a 81244i bk3: 64a 81266i bk4: 64a 81185i bk5: 64a 81347i bk6: 64a 80863i bk7: 64a 80806i bk8: 32a 81130i bk9: 32a 81030i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.791893
Bank_Level_Parallism_Col = 2.773548
Bank_Level_Parallism_Ready = 1.204545
write_to_read_ratio_blp_rw_average = 0.233127
GrpLevelPara = 2.266502 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3342 
Wasted_Row = 0 
Idle = 78158 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8479 
rwq = 0 
CCDLc_limit_alone = 8479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81492 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008661 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002809 
queue_avg = 0.632560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.63256
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81491 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008564
n_activity=6917 dram_eff=0.1018
bk0: 64a 81385i bk1: 64a 81292i bk2: 64a 81240i bk3: 64a 81354i bk4: 64a 81191i bk5: 64a 81009i bk6: 64a 80845i bk7: 64a 81092i bk8: 32a 81028i bk9: 32a 81087i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.667856
Bank_Level_Parallism_Col = 2.641294
Bank_Level_Parallism_Ready = 1.228693
write_to_read_ratio_blp_rw_average = 0.224786
GrpLevelPara = 2.088487 

BW Util details:
bwutil = 0.008564 
total_CMD = 82204 
util_bw = 704 
Wasted_Col = 3502 
Wasted_Row = 0 
Idle = 77998 

BW Util Bottlenecks: 
RCDc_limit = 819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8469 
rwq = 0 
CCDLc_limit_alone = 8469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81491 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008564 
Either_Row_CoL_Bus_Util = 0.008674 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001403 
queue_avg = 0.616624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.616624
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81496 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008503
n_activity=6318 dram_eff=0.1106
bk0: 60a 81370i bk1: 60a 81437i bk2: 64a 81267i bk3: 64a 81182i bk4: 64a 81548i bk5: 64a 81215i bk6: 64a 80792i bk7: 64a 80759i bk8: 35a 81147i bk9: 32a 81211i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.710203
Bank_Level_Parallism_Col = 2.693253
Bank_Level_Parallism_Ready = 1.185980
write_to_read_ratio_blp_rw_average = 0.282167
GrpLevelPara = 2.228492 

BW Util details:
bwutil = 0.008503 
total_CMD = 82204 
util_bw = 699 
Wasted_Col = 3290 
Wasted_Row = 0 
Idle = 78215 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8041 
rwq = 0 
CCDLc_limit_alone = 8041 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81496 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008503 
Either_Row_CoL_Bus_Util = 0.008613 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001412 
queue_avg = 0.442229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.442229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81498 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008467
n_activity=6778 dram_eff=0.1027
bk0: 60a 81382i bk1: 60a 81420i bk2: 64a 81268i bk3: 64a 81394i bk4: 64a 81482i bk5: 64a 81348i bk6: 64a 80981i bk7: 64a 80767i bk8: 32a 81290i bk9: 32a 81352i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.448721
Bank_Level_Parallism_Col = 2.441248
Bank_Level_Parallism_Ready = 1.169540
write_to_read_ratio_blp_rw_average = 0.273281
GrpLevelPara = 2.090931 

BW Util details:
bwutil = 0.008467 
total_CMD = 82204 
util_bw = 696 
Wasted_Col = 3409 
Wasted_Row = 0 
Idle = 78099 

BW Util Bottlenecks: 
RCDc_limit = 671 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7436 
rwq = 0 
CCDLc_limit_alone = 7436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81498 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008467 
Either_Row_CoL_Bus_Util = 0.008588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.413678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.413678
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81467 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.008856
n_activity=6722 dram_eff=0.1083
bk0: 60a 81423i bk1: 60a 81321i bk2: 64a 81236i bk3: 64a 81270i bk4: 64a 81402i bk5: 64a 81110i bk6: 64a 81026i bk7: 64a 80945i bk8: 32a 81148i bk9: 32a 81020i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.521931
Bank_Level_Parallism_Col = 2.501974
Bank_Level_Parallism_Ready = 1.173077
write_to_read_ratio_blp_rw_average = 0.322266
GrpLevelPara = 2.116554 

BW Util details:
bwutil = 0.008856 
total_CMD = 82204 
util_bw = 728 
Wasted_Col = 3581 
Wasted_Row = 0 
Idle = 77895 

BW Util Bottlenecks: 
RCDc_limit = 830 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8064 
rwq = 0 
CCDLc_limit_alone = 8064 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81467 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008856 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001357 
queue_avg = 0.499270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.49927
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81466 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.008868
n_activity=6729 dram_eff=0.1083
bk0: 61a 81374i bk1: 60a 81384i bk2: 64a 81305i bk3: 64a 81229i bk4: 64a 81252i bk5: 64a 81327i bk6: 64a 80985i bk7: 64a 80798i bk8: 32a 81132i bk9: 32a 81000i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.984183
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 2.584235
Bank_Level_Parallism_Col = 2.569915
Bank_Level_Parallism_Ready = 1.168724
write_to_read_ratio_blp_rw_average = 0.337335
GrpLevelPara = 2.169256 

BW Util details:
bwutil = 0.008868 
total_CMD = 82204 
util_bw = 729 
Wasted_Col = 3521 
Wasted_Row = 0 
Idle = 77954 

BW Util Bottlenecks: 
RCDc_limit = 742 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8186 
rwq = 0 
CCDLc_limit_alone = 8186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81466 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008868 
Either_Row_CoL_Bus_Util = 0.008978 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001355 
queue_avg = 0.515547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.515547
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81483 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008661
n_activity=6604 dram_eff=0.1078
bk0: 64a 81360i bk1: 64a 81273i bk2: 64a 81376i bk3: 64a 81284i bk4: 64a 81351i bk5: 64a 81175i bk6: 64a 80946i bk7: 64a 80938i bk8: 36a 81248i bk9: 36a 81228i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.493632
Bank_Level_Parallism_Col = 2.478292
Bank_Level_Parallism_Ready = 1.203652
write_to_read_ratio_blp_rw_average = 0.229353
GrpLevelPara = 2.011326 

BW Util details:
bwutil = 0.008661 
total_CMD = 82204 
util_bw = 712 
Wasted_Col = 3528 
Wasted_Row = 0 
Idle = 77964 

BW Util Bottlenecks: 
RCDc_limit = 831 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7853 
rwq = 0 
CCDLc_limit_alone = 7853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81483 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008661 
Either_Row_CoL_Bus_Util = 0.008771 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001387 
queue_avg = 0.400844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.400844
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81483 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.008661
n_activity=6920 dram_eff=0.1029
bk0: 64a 81349i bk1: 64a 81220i bk2: 64a 81385i bk3: 64a 81408i bk4: 64a 81309i bk5: 64a 81255i bk6: 64a 80934i bk7: 64a 80865i bk8: 36a 81346i bk9: 36a 81387i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.394510
Bank_Level_Parallism_Col = 2.380964
Bank_Level_Parallism_Ready = 1.172753
write_to_read_ratio_blp_rw_average = 0.219455
GrpLevelPara = 1.999767 

BW Util details:
bwutil = 0.008661 
total_CMD = 82204 
util_bw = 712 
Wasted_Col = 3587 
Wasted_Row = 0 
Idle = 77905 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7710 
rwq = 0 
CCDLc_limit_alone = 7710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81483 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008661 
Either_Row_CoL_Bus_Util = 0.008771 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001387 
queue_avg = 0.496679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.496679
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81515 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.008272
n_activity=6174 dram_eff=0.1101
bk0: 64a 81289i bk1: 64a 81270i bk2: 64a 81273i bk3: 64a 81272i bk4: 64a 81179i bk5: 64a 81234i bk6: 64a 80780i bk7: 64a 80668i bk8: 36a 81328i bk9: 36a 81404i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.840247
Bank_Level_Parallism_Col = 2.798196
Bank_Level_Parallism_Ready = 1.216177
write_to_read_ratio_blp_rw_average = 0.184278
GrpLevelPara = 2.240206 

BW Util details:
bwutil = 0.008272 
total_CMD = 82204 
util_bw = 680 
Wasted_Col = 3201 
Wasted_Row = 0 
Idle = 78323 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8122 
rwq = 0 
CCDLc_limit_alone = 8122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81515 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008272 
Either_Row_CoL_Bus_Util = 0.008382 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001451 
queue_avg = 0.475232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.475232
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=82204 n_nop=81516 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.008248
n_activity=5938 dram_eff=0.1142
bk0: 62a 81362i bk1: 64a 81291i bk2: 64a 81351i bk3: 64a 81381i bk4: 64a 81378i bk5: 64a 81117i bk6: 64a 81020i bk7: 64a 80826i bk8: 36a 81301i bk9: 36a 81290i bk10: 0a 82204i bk11: 0a 82204i bk12: 0a 82204i bk13: 0a 82204i bk14: 0a 82204i bk15: 0a 82204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.594413
Bank_Level_Parallism_Col = 2.557635
Bank_Level_Parallism_Ready = 1.194690
write_to_read_ratio_blp_rw_average = 0.194112
GrpLevelPara = 2.095060 

BW Util details:
bwutil = 0.008248 
total_CMD = 82204 
util_bw = 678 
Wasted_Col = 3331 
Wasted_Row = 0 
Idle = 78195 

BW Util Bottlenecks: 
RCDc_limit = 823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7804 
rwq = 0 
CCDLc_limit_alone = 7804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82204 
n_nop = 81516 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.008248 
Either_Row_CoL_Bus_Util = 0.008369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.432534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.432534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 11, Reservation_fails = 164
L2_cache_bank[1]: Access = 695, Miss = 352, Miss_rate = 0.506, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 12, Reservation_fails = 156
L2_cache_bank[3]: Access = 697, Miss = 352, Miss_rate = 0.505, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 166
L2_cache_bank[6]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 11, Reservation_fails = 186
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 20
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 13, Reservation_fails = 160
L2_cache_bank[10]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 166
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 148
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 23
L2_cache_bank[14]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 14, Reservation_fails = 152
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 10, Reservation_fails = 158
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 348, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 146
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 181
L2_cache_bank[21]: Access = 694, Miss = 364, Miss_rate = 0.524, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 16, Reservation_fails = 179
L2_cache_bank[23]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 153
L2_cache_bank[25]: Access = 702, Miss = 356, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 28
L2_cache_bank[26]: Access = 691, Miss = 356, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 155
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 155
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 154
L2_total_cache_accesses = 22014
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5118
L2_total_cache_pending_hits = 477
L2_total_cache_reservation_fails = 2651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 477
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2651
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=22014
icnt_total_pkts_simt_to_mem=22014
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22014
Req_Network_cycles = 14091
Req_Network_injected_packets_per_cycle =       1.5623 
Req_Network_conflicts_per_cycle =       1.0851
Req_Network_conflicts_per_cycle_util =       5.9172
Req_Bank_Level_Parallism =       8.5194
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8947
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0488

Reply_Network_injected_packets_num = 22014
Reply_Network_cycles = 14091
Reply_Network_injected_packets_per_cycle =        1.5623
Reply_Network_conflicts_per_cycle =        0.7270
Reply_Network_conflicts_per_cycle_util =       3.5956
Reply_Bank_Level_Parallism =       7.7269
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1341
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0411
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1201766 (inst/sec)
gpgpu_simulation_rate = 2818 (cycle/sec)
gpgpu_silicon_slowdown = 425833x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 21292
gpu_sim_insn = 2818400
gpu_ipc =     132.3690
gpu_tot_sim_cycle = 35383
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     249.4766
gpu_tot_issued_cta = 512
gpu_occupancy = 96.2202% 
gpu_tot_occupancy = 95.2144% 
max_total_param_size = 0
gpu_stall_dramfull = 4758
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8433
partiton_level_parallism_total  =       1.7314
partiton_level_parallism_util =       5.2072
partiton_level_parallism_util_total  =       6.0529
L2_BW  =      70.7817 GB/Sec
L2_BW_total  =      66.4845 GB/Sec
gpu_total_sim_rate=802475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2217, Miss = 721, Miss_rate = 0.325, Pending_hits = 315, Reservation_fails = 2452
	L1D_cache_core[1]: Access = 3804, Miss = 1140, Miss_rate = 0.300, Pending_hits = 413, Reservation_fails = 3424
	L1D_cache_core[2]: Access = 3268, Miss = 1009, Miss_rate = 0.309, Pending_hits = 379, Reservation_fails = 2811
	L1D_cache_core[3]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 337, Reservation_fails = 2916
	L1D_cache_core[4]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2575
	L1D_cache_core[5]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 338, Reservation_fails = 2860
	L1D_cache_core[6]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 269, Reservation_fails = 1352
	L1D_cache_core[7]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 3169
	L1D_cache_core[8]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2497
	L1D_cache_core[9]: Access = 2784, Miss = 991, Miss_rate = 0.356, Pending_hits = 388, Reservation_fails = 3149
	L1D_cache_core[10]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 268, Reservation_fails = 1402
	L1D_cache_core[11]: Access = 3536, Miss = 1076, Miss_rate = 0.304, Pending_hits = 406, Reservation_fails = 3243
	L1D_cache_core[12]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2459
	L1D_cache_core[13]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 336, Reservation_fails = 2267
	L1D_cache_core[14]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2957
	L1D_cache_core[15]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 311, Reservation_fails = 3014
	L1D_cache_core[16]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2454
	L1D_cache_core[17]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2521
	L1D_cache_core[18]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 237, Reservation_fails = 1443
	L1D_cache_core[19]: Access = 3804, Miss = 1143, Miss_rate = 0.300, Pending_hits = 398, Reservation_fails = 3191
	L1D_cache_core[20]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2511
	L1D_cache_core[21]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2517
	L1D_cache_core[22]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 257, Reservation_fails = 1316
	L1D_cache_core[23]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 330, Reservation_fails = 2767
	L1D_cache_core[24]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2507
	L1D_cache_core[25]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2807
	L1D_cache_core[26]: Access = 3804, Miss = 1143, Miss_rate = 0.300, Pending_hits = 427, Reservation_fails = 3465
	L1D_cache_core[27]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 2955
	L1D_cache_core[28]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2518
	L1D_cache_core[29]: Access = 2784, Miss = 993, Miss_rate = 0.357, Pending_hits = 385, Reservation_fails = 3012
	L1D_cache_core[30]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2683
	L1D_cache_core[31]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2815
	L1D_cache_core[32]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 3198
	L1D_cache_core[33]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 326, Reservation_fails = 3205
	L1D_cache_core[34]: Access = 2490, Miss = 855, Miss_rate = 0.343, Pending_hits = 351, Reservation_fails = 2484
	L1D_cache_core[35]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 313, Reservation_fails = 2617
	L1D_cache_core[36]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 2771
	L1D_cache_core[37]: Access = 2686, Miss = 947, Miss_rate = 0.353, Pending_hits = 374, Reservation_fails = 3003
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30535
	L1D_total_cache_miss_rate = 0.3258
	L1D_total_cache_pending_hits = 12516
	L1D_total_cache_reservation_fails = 101307
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12516
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32035
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39278
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29994
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
194, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 29453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28487
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15545
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13908
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1184359	W0_Idle:298928	W0_Scoreboard:627054	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87461	WS1:87590	WS2:87590	WS3:87590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 227896 {8:28487,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1139480 {40:28487,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 2269 
max_icnt2mem_latency = 1770 
maxmrqlatency = 78 
max_icnt2sh_latency = 287 
averagemflatency = 551 
avg_icnt2mem_latency = 161 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 25 
mrq_lat_table:11160 	1188 	1470 	2237 	2633 	1274 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11748 	20846 	22394 	6121 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18032 	16344 	15839 	9574 	1070 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24388 	11541 	7211 	4461 	4032 	6687 	2907 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	21 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533      5484      5484      5538      5542      5576      5574 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516      5477      5476      5517      5536      5568      5604 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213      5496      5492      5524      5518      5577      5574 
dram[3]:      5328      5328      9097      6097      6106      6115      6144      6155      6476      6189      5483      5481      5543      5526      5575      5574 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166      5503      5495      5550      5555      5558      5598 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181      5491      5484      5576      5560      5587      5566 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562      5490      5489      5541      5544      5572      5588 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157      5497      5492      5538      5543      5593      5572 
dram[8]:      5255      5255      8097      8073      6110      6102      6151      6147      9163      9157      5500      5485      5527      5524      5587      5577 
dram[9]:      5255      5255      8014      8091      6121      6116      6164      6141      9173      9106      5484      5488      5512      5511      5610      5611 
dram[10]:      5255      5255      8085      8005      6128      6099      6166      6154      6449      6544      5487      5486      5512      5512      5544      5565 
dram[11]:      5255      5255      8000      8088      6112      6107      6167      6152      6513      9088      5485      5498      5522      5519      5607      5544 
dram[12]:      5255      5255      8940      8985      6100      6107      6150      6146      6222      6475      5495      5485      5551      5551      5600      5582 
dram[13]:      5255      5255      8999      8941      6097      6112      6143      6174      6446      6503      5480      5488      5534      5529      5574      5574 
dram[14]:      5255      5255      8931      8970      6095      6096      6144      6134      6536      6539      5482      5495      5523      5564      5582      5582 
dram[15]:      8550      5255      8075      8930      6101      6095      6136      6139      6540      6222      5488      5532      5557      5544      5621      5577 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/307 = 65.074921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1526      1536      2238      2339      2384      2411      2490      2479      1053      1043      1156      1251      1322      1234      1327      1355
dram[1]:       1565      1569      2271      2364      2458      2443      2542      2537      1033      1037      1168      1274      1374      1284      1411      1412
dram[2]:       1546      1598      2301      2374      2449      2416      2483      2542      1063      1079      1150      1276      1414      1297      1406      1461
dram[3]:       1561      1575      2224      2343      2431      2451      2524      2534      1068      1066      1171      1277      1409      1270      1473      1446
dram[4]:       1557      1582      2318      2318      2392      2406      2506      2567      1040      1061      1168      1177      1325      1360      1447      1395
dram[5]:       1526      1545      2359      2347      2387      2422      2536      2566      1051      1065      1150      1147      1291      1284      1436      1364
dram[6]:       1551      1562      2344      2373      2419      2432      2540      2571      1044      1097      1173      1224      1332      1327      1499      1404
dram[7]:       1559      1566      2310      2293      2452      2456      2549      2546      1051      1062      1166      1167      1345      1274      1484      1369
dram[8]:       1550      1567      2284      2159      2422      2453      2483      2450      1025      1016      1225      1087      1277      1393      1451      1451
dram[9]:       1492      1527      2286      2187      2385      2400      2509      2535      1011      1016      1218      1131      1276      1361      1346      1400
dram[10]:       1532      1505      2266      2186      2414      2374      2529      2548      1012      1009      1201      1092      1253      1355      1417      1402
dram[11]:       1556      1551      2316      2241      2470      2451      2544      2561      1012       979      1220      1148      1259      1409      1417      1431
dram[12]:       1619      1602      2275      2230      2406      2411      2510      2498      1086      1057      1186      1147      1295      1276      1379      1473
dram[13]:       1654      1613      2319      2275      2420      2457      2569      2493      1070      1043      1208      1226      1292      1297      1436      1470
dram[14]:       1582      1556      2252      2226      2437      2449      2591      2468      1148      1125      1140      1125      1285      1326      1382      1462
dram[15]:       2060      2034      2782      2770      3024      2924      3154      3040      2436      1210      1700      1657      1812      1819      1857      1982
maximum mf latency per bank:
dram[0]:       1190      1206      1127      1141      1121      1109      1176      1155      1151      1021      1198      1242      1210      1210      1220      1225
dram[1]:       1335      1270      1113      1130      1139      1132      1157      1166      1026      1260      1290      1320      1316      1304      1341      1315
dram[2]:       1322      1314      1168      1115      1133      1126      1141      1183      1334      1227      1310      1346      1350      1345      1318      1357
dram[3]:       1341      1324      1179      1110      1167      1155      1167      1177      1078      1058      1334      1330      1316      1332      1308      1364
dram[4]:       1239      1332      1134      1147      1150      1130      1105      1138      1209      1251      1305      1327      1290      1306      1333      1336
dram[5]:       1277      1303      1152      1134      1131      1137      1144      1130      1206      1192      1301      1227      1275      1260      1329      1300
dram[6]:       1267      1316      1128      1134      1131      1127      1139      1111      1252      1211      1264      1262      1262      1270      1304      1283
dram[7]:       1307      1298      1163      1129      1128      1144      1152      1141      1206      1060      1317      1312      1276      1313      1309      1344
dram[8]:       1304      1296      1114      1098      1119      1096      1159      1157      1296      1298      1312      1260      1298      1326      1343      1331
dram[9]:       1200      1248      1129      1153      1132      1114      1167      1163      1198      1252      1276      1252      1229      1245      1266      1265
dram[10]:       1251      1261      1152      1139      1131      1150      1168      1144      1099      1191      1289      1265      1299      1306      1324      1307
dram[11]:       1250      1292      1110      1125      1119      1147      1143      1147      1248       818      1320      1300      1332      1294      1301      1304
dram[12]:       1324      1304      1160      1159      1148      1155      1162      1159      1328      1359      1364      1363      1360      1361      1356      1342
dram[13]:       1308      1292      1164      1153      1166      1149      1150      1162      1261      1139      1321      1290      1299      1311      1315      1291
dram[14]:       1283      1232      1156      1129      1143      1163      1164      1161      1298      1294      1293      1290      1276      1274      1303      1295
dram[15]:       2200      2261      2004      1995      2017      1971      1975      1996      1861      1899      2269      2161      2236      2251      2242      2247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205161 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=11803 dram_eff=0.1057
bk0: 128a 204743i bk1: 128a 205029i bk2: 64a 205609i bk3: 64a 205502i bk4: 64a 205489i bk5: 64a 205377i bk6: 64a 205139i bk7: 64a 205235i bk8: 48a 205289i bk9: 48a 205141i bk10: 64a 205658i bk11: 64a 205713i bk12: 64a 205799i bk13: 64a 205735i bk14: 64a 205551i bk15: 64a 205571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.630723
Bank_Level_Parallism_Col = 2.577584
Bank_Level_Parallism_Ready = 1.188301
write_to_read_ratio_blp_rw_average = 0.150648
GrpLevelPara = 2.141308 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5392 
Wasted_Row = 0 
Idle = 199785 

BW Util Bottlenecks: 
RCDc_limit = 1489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12654 
rwq = 0 
CCDLc_limit_alone = 12654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205161 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006123 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.003165 
queue_avg = 0.249427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.249427
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205158 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=12478 dram_eff=0.1
bk0: 128a 204428i bk1: 128a 204683i bk2: 64a 205545i bk3: 64a 205463i bk4: 64a 205415i bk5: 64a 205460i bk6: 64a 205030i bk7: 64a 205248i bk8: 48a 205527i bk9: 48a 205235i bk10: 64a 205521i bk11: 64a 205823i bk12: 64a 205794i bk13: 64a 205711i bk14: 64a 205481i bk15: 64a 205390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.676126
Bank_Level_Parallism_Col = 2.588089
Bank_Level_Parallism_Ready = 1.190705
write_to_read_ratio_blp_rw_average = 0.145596
GrpLevelPara = 2.165057 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5588 
Wasted_Row = 0 
Idle = 199589 

BW Util Bottlenecks: 
RCDc_limit = 1486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12949 
rwq = 0 
CCDLc_limit_alone = 12949 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205158 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006138 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000789 
queue_avg = 0.298074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.298074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205158 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=12210 dram_eff=0.1022
bk0: 128a 204814i bk1: 128a 204690i bk2: 64a 205545i bk3: 64a 205428i bk4: 64a 205474i bk5: 64a 205629i bk6: 64a 204933i bk7: 64a 204872i bk8: 48a 205186i bk9: 48a 205414i bk10: 64a 205449i bk11: 64a 205844i bk12: 64a 205639i bk13: 64a 205687i bk14: 64a 205265i bk15: 64a 205274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.842857
Bank_Level_Parallism_Col = 2.778730
Bank_Level_Parallism_Ready = 1.241987
write_to_read_ratio_blp_rw_average = 0.143351
GrpLevelPara = 2.213748 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5402 
Wasted_Row = 0 
Idle = 199775 

BW Util Bottlenecks: 
RCDc_limit = 1490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13624 
rwq = 0 
CCDLc_limit_alone = 13624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205158 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006138 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000789 
queue_avg = 0.277253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.277253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205156 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.00606
n_activity=12482 dram_eff=0.1002
bk0: 128a 204675i bk1: 128a 204646i bk2: 67a 205295i bk3: 64a 205561i bk4: 64a 205482i bk5: 64a 205346i bk6: 64a 204949i bk7: 64a 204934i bk8: 48a 205356i bk9: 48a 205072i bk10: 64a 205716i bk11: 64a 205667i bk12: 64a 205896i bk13: 64a 205585i bk14: 64a 205732i bk15: 64a 205426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.620868
Bank_Level_Parallism_Col = 2.605835
Bank_Level_Parallism_Ready = 1.226219
write_to_read_ratio_blp_rw_average = 0.145595
GrpLevelPara = 2.115990 

BW Util details:
bwutil = 0.006060 
total_CMD = 206425 
util_bw = 1251 
Wasted_Col = 5746 
Wasted_Row = 143 
Idle = 199285 

BW Util Bottlenecks: 
RCDc_limit = 1636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13321 
rwq = 0 
CCDLc_limit_alone = 13321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205156 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.006060 
Either_Row_CoL_Bus_Util = 0.006148 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.003152 
queue_avg = 0.273649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.273649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205158 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=11820 dram_eff=0.1056
bk0: 128a 204489i bk1: 128a 204417i bk2: 64a 205618i bk3: 64a 205702i bk4: 64a 205524i bk5: 64a 205508i bk6: 64a 204921i bk7: 64a 205100i bk8: 48a 205408i bk9: 48a 205409i bk10: 64a 205494i bk11: 64a 205617i bk12: 64a 205766i bk13: 64a 205812i bk14: 64a 205256i bk15: 64a 205579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.758270
Bank_Level_Parallism_Col = 2.693367
Bank_Level_Parallism_Ready = 1.192308
write_to_read_ratio_blp_rw_average = 0.120377
GrpLevelPara = 2.194191 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5433 
Wasted_Row = 0 
Idle = 199744 

BW Util Bottlenecks: 
RCDc_limit = 1456 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13321 
rwq = 0 
CCDLc_limit_alone = 13321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205158 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006138 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000789 
queue_avg = 0.289946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.289946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205159 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=11961 dram_eff=0.1043
bk0: 128a 204673i bk1: 128a 204773i bk2: 64a 205637i bk3: 64a 205508i bk4: 64a 205489i bk5: 64a 205435i bk6: 64a 204977i bk7: 64a 205074i bk8: 48a 205264i bk9: 48a 205095i bk10: 64a 205647i bk11: 64a 205616i bk12: 64a 205744i bk13: 64a 205701i bk14: 64a 205436i bk15: 64a 205487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.804793
Bank_Level_Parallism_Col = 2.751745
Bank_Level_Parallism_Ready = 1.193109
write_to_read_ratio_blp_rw_average = 0.144158
GrpLevelPara = 2.265554 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5345 
Wasted_Row = 0 
Idle = 199832 

BW Util Bottlenecks: 
RCDc_limit = 1509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13273 
rwq = 0 
CCDLc_limit_alone = 13273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205159 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006133 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001580 
queue_avg = 0.302914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.302914
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205160 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=12254 dram_eff=0.1018
bk0: 128a 204445i bk1: 128a 204481i bk2: 64a 205465i bk3: 64a 205487i bk4: 64a 205406i bk5: 64a 205568i bk6: 64a 205084i bk7: 64a 205027i bk8: 48a 205263i bk9: 48a 205134i bk10: 64a 205674i bk11: 64a 205699i bk12: 64a 205497i bk13: 64a 205588i bk14: 64a 205740i bk15: 64a 205582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.846733
Bank_Level_Parallism_Col = 2.790211
Bank_Level_Parallism_Ready = 1.216346
write_to_read_ratio_blp_rw_average = 0.142018
GrpLevelPara = 2.241416 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5394 
Wasted_Row = 0 
Idle = 199783 

BW Util Bottlenecks: 
RCDc_limit = 1495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13680 
rwq = 0 
CCDLc_limit_alone = 13680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205160 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006128 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002372 
queue_avg = 0.316546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.316546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205159 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006046
n_activity=12596 dram_eff=0.09908
bk0: 128a 204402i bk1: 128a 204408i bk2: 64a 205461i bk3: 64a 205575i bk4: 64a 205412i bk5: 64a 205230i bk6: 64a 205066i bk7: 64a 205313i bk8: 48a 205067i bk9: 48a 205138i bk10: 64a 205686i bk11: 64a 205540i bk12: 64a 205669i bk13: 64a 205586i bk14: 64a 205575i bk15: 64a 205778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.829146
Bank_Level_Parallism_Col = 2.734287
Bank_Level_Parallism_Ready = 1.222756
write_to_read_ratio_blp_rw_average = 0.140751
GrpLevelPara = 2.171135 

BW Util details:
bwutil = 0.006046 
total_CMD = 206425 
util_bw = 1248 
Wasted_Col = 5469 
Wasted_Row = 49 
Idle = 199659 

BW Util Bottlenecks: 
RCDc_limit = 1485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13574 
rwq = 0 
CCDLc_limit_alone = 13574 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205159 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.006046 
Either_Row_CoL_Bus_Util = 0.006133 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001580 
queue_avg = 0.302565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.302565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205161 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006022
n_activity=11957 dram_eff=0.104
bk0: 124a 204688i bk1: 124a 204787i bk2: 68a 205248i bk3: 68a 205163i bk4: 64a 205769i bk5: 64a 205436i bk6: 64a 205013i bk7: 64a 204980i bk8: 47a 205285i bk9: 44a 205250i bk10: 64a 205644i bk11: 64a 205512i bk12: 64a 205710i bk13: 64a 205691i bk14: 64a 205401i bk15: 64a 205440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.652447
Bank_Level_Parallism_Col = 2.604385
Bank_Level_Parallism_Ready = 1.205953
write_to_read_ratio_blp_rw_average = 0.159123
GrpLevelPara = 2.131259 

BW Util details:
bwutil = 0.006022 
total_CMD = 206425 
util_bw = 1243 
Wasted_Col = 5831 
Wasted_Row = 99 
Idle = 199252 

BW Util Bottlenecks: 
RCDc_limit = 1529 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13405 
rwq = 0 
CCDLc_limit_alone = 13405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205161 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006022 
Either_Row_CoL_Bus_Util = 0.006123 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002373 
queue_avg = 0.234787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.234787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205165 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006007
n_activity=12437 dram_eff=0.0997
bk0: 124a 204542i bk1: 124a 204892i bk2: 68a 205263i bk3: 68a 205375i bk4: 64a 205703i bk5: 64a 205569i bk6: 64a 205202i bk7: 64a 204988i bk8: 44a 205438i bk9: 44a 205487i bk10: 64a 205841i bk11: 64a 205750i bk12: 64a 205710i bk13: 64a 205799i bk14: 64a 205764i bk15: 64a 205496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.394133
Bank_Level_Parallism_Col = 2.388650
Bank_Level_Parallism_Ready = 1.171774
write_to_read_ratio_blp_rw_average = 0.160648
GrpLevelPara = 2.038980 

BW Util details:
bwutil = 0.006007 
total_CMD = 206425 
util_bw = 1240 
Wasted_Col = 5745 
Wasted_Row = 208 
Idle = 199232 

BW Util Bottlenecks: 
RCDc_limit = 1549 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11960 
rwq = 0 
CCDLc_limit_alone = 11960 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205165 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006007 
Either_Row_CoL_Bus_Util = 0.006104 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.003175 
queue_avg = 0.194434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.194434
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205131 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.006162
n_activity=12777 dram_eff=0.09955
bk0: 124a 204832i bk1: 124a 204554i bk2: 68a 205217i bk3: 68a 205265i bk4: 64a 205623i bk5: 64a 205331i bk6: 64a 205247i bk7: 64a 205166i bk8: 44a 205288i bk9: 44a 205184i bk10: 64a 205575i bk11: 64a 205492i bk12: 64a 205709i bk13: 64a 205830i bk14: 64a 205183i bk15: 64a 205553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.532685
Bank_Level_Parallism_Col = 2.501844
Bank_Level_Parallism_Ready = 1.205189
write_to_read_ratio_blp_rw_average = 0.189592
GrpLevelPara = 2.054091 

BW Util details:
bwutil = 0.006162 
total_CMD = 206425 
util_bw = 1272 
Wasted_Col = 6054 
Wasted_Row = 185 
Idle = 198914 

BW Util Bottlenecks: 
RCDc_limit = 1702 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13433 
rwq = 0 
CCDLc_limit_alone = 13433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205131 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006162 
Either_Row_CoL_Bus_Util = 0.006269 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001546 
queue_avg = 0.266954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.266954
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205131 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.006167
n_activity=12426 dram_eff=0.1024
bk0: 125a 204819i bk1: 124a 204480i bk2: 68a 205300i bk3: 68a 205210i bk4: 64a 205473i bk5: 64a 205548i bk6: 64a 205206i bk7: 64a 205019i bk8: 44a 205243i bk9: 44a 205149i bk10: 64a 205678i bk11: 64a 205394i bk12: 64a 205542i bk13: 64a 205618i bk14: 64a 205461i bk15: 64a 204984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.982929
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 2.708622
Bank_Level_Parallism_Col = 2.677649
Bank_Level_Parallism_Ready = 1.200314
write_to_read_ratio_blp_rw_average = 0.200056
GrpLevelPara = 2.224766 

BW Util details:
bwutil = 0.006167 
total_CMD = 206425 
util_bw = 1273 
Wasted_Col = 5895 
Wasted_Row = 197 
Idle = 199060 

BW Util Bottlenecks: 
RCDc_limit = 1619 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13890 
rwq = 0 
CCDLc_limit_alone = 13890 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205131 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006167 
Either_Row_CoL_Bus_Util = 0.006269 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002318 
queue_avg = 0.295739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.295739
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205148 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006085
n_activity=13196 dram_eff=0.09518
bk0: 128a 204750i bk1: 128a 204438i bk2: 68a 205385i bk3: 68a 205293i bk4: 64a 205572i bk5: 64a 205396i bk6: 64a 205167i bk7: 64a 205159i bk8: 48a 205334i bk9: 48a 205403i bk10: 64a 205529i bk11: 64a 205623i bk12: 64a 205712i bk13: 64a 205831i bk14: 64a 205366i bk15: 64a 205658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.437864
Bank_Level_Parallism_Col = 2.389840
Bank_Level_Parallism_Ready = 1.193471
write_to_read_ratio_blp_rw_average = 0.132029
GrpLevelPara = 1.988862 

BW Util details:
bwutil = 0.006085 
total_CMD = 206425 
util_bw = 1256 
Wasted_Col = 6111 
Wasted_Row = 197 
Idle = 198861 

BW Util Bottlenecks: 
RCDc_limit = 1721 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12749 
rwq = 0 
CCDLc_limit_alone = 12749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205148 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006085 
Either_Row_CoL_Bus_Util = 0.006186 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002349 
queue_avg = 0.233615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.233615
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205146 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.006085
n_activity=13655 dram_eff=0.09198
bk0: 128a 204619i bk1: 128a 204630i bk2: 68a 205394i bk3: 68a 205403i bk4: 64a 205530i bk5: 64a 205476i bk6: 64a 205155i bk7: 64a 205086i bk8: 48a 205383i bk9: 48a 205414i bk10: 64a 205516i bk11: 64a 205584i bk12: 64a 205488i bk13: 64a 205525i bk14: 64a 205493i bk15: 64a 205389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.544394
Bank_Level_Parallism_Col = 2.535141
Bank_Level_Parallism_Ready = 1.207006
write_to_read_ratio_blp_rw_average = 0.131759
GrpLevelPara = 2.113036 

BW Util details:
bwutil = 0.006085 
total_CMD = 206425 
util_bw = 1256 
Wasted_Col = 5907 
Wasted_Row = 293 
Idle = 198969 

BW Util Bottlenecks: 
RCDc_limit = 1732 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13069 
rwq = 0 
CCDLc_limit_alone = 13069 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205146 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.006085 
Either_Row_CoL_Bus_Util = 0.006196 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000782 
queue_avg = 0.261863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.261863
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205180 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.00593
n_activity=12775 dram_eff=0.09581
bk0: 128a 204476i bk1: 128a 204271i bk2: 68a 205296i bk3: 68a 205295i bk4: 64a 205400i bk5: 64a 205455i bk6: 64a 205001i bk7: 64a 204889i bk8: 48a 205478i bk9: 48a 205558i bk10: 64a 205648i bk11: 64a 205559i bk12: 64a 206041i bk13: 64a 205669i bk14: 64a 205429i bk15: 64a 205530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.726609
Bank_Level_Parallism_Col = 2.621192
Bank_Level_Parallism_Ready = 1.199346
write_to_read_ratio_blp_rw_average = 0.105224
GrpLevelPara = 2.134658 

BW Util details:
bwutil = 0.005930 
total_CMD = 206425 
util_bw = 1224 
Wasted_Col = 5575 
Wasted_Row = 180 
Idle = 199446 

BW Util Bottlenecks: 
RCDc_limit = 1689 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12931 
rwq = 0 
CCDLc_limit_alone = 12931 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205180 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.005930 
Either_Row_CoL_Bus_Util = 0.006031 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002410 
queue_avg = 0.270587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.270587
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=206425 n_nop=205172 n_act=22 n_pre=6 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.005944
n_activity=15169 dram_eff=0.08089
bk0: 128a 204632i bk1: 128a 205130i bk2: 68a 205374i bk3: 68a 205361i bk4: 64a 205599i bk5: 64a 205338i bk6: 64a 205241i bk7: 64a 205047i bk8: 51a 205453i bk9: 48a 205404i bk10: 64a 205854i bk11: 64a 205957i bk12: 64a 206111i bk13: 64a 205853i bk14: 64a 205961i bk15: 64a 205988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982070
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.007661
Bank_Level_Parallism_Col = 2.049262
Bank_Level_Parallism_Ready = 1.146699
write_to_read_ratio_blp_rw_average = 0.107355
GrpLevelPara = 1.743894 

BW Util details:
bwutil = 0.005944 
total_CMD = 206425 
util_bw = 1227 
Wasted_Col = 6027 
Wasted_Row = 578 
Idle = 198593 

BW Util Bottlenecks: 
RCDc_limit = 1939 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10518 
rwq = 0 
CCDLc_limit_alone = 10518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206425 
n_nop = 205172 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1227 
Row_Bus_Util =  0.000136 
CoL_Bus_Util = 0.005944 
Either_Row_CoL_Bus_Util = 0.006070 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001596 
queue_avg = 0.188698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.188698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1891, Miss = 624, Miss_rate = 0.330, Pending_hits = 17, Reservation_fails = 164
L2_cache_bank[1]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 22, Reservation_fails = 93
L2_cache_bank[2]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 17, Reservation_fails = 156
L2_cache_bank[3]: Access = 1927, Miss = 624, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 129
L2_cache_bank[4]: Access = 1904, Miss = 624, Miss_rate = 0.328, Pending_hits = 20, Reservation_fails = 128
L2_cache_bank[5]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 25, Reservation_fails = 166
L2_cache_bank[6]: Access = 1908, Miss = 627, Miss_rate = 0.329, Pending_hits = 20, Reservation_fails = 284
L2_cache_bank[7]: Access = 1921, Miss = 624, Miss_rate = 0.325, Pending_hits = 23, Reservation_fails = 31
L2_cache_bank[8]: Access = 1919, Miss = 624, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 624, Miss_rate = 0.328, Pending_hits = 18, Reservation_fails = 271
L2_cache_bank[10]: Access = 1921, Miss = 624, Miss_rate = 0.325, Pending_hits = 21, Reservation_fails = 291
L2_cache_bank[11]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[12]: Access = 1923, Miss = 624, Miss_rate = 0.324, Pending_hits = 26, Reservation_fails = 148
L2_cache_bank[13]: Access = 1906, Miss = 624, Miss_rate = 0.327, Pending_hits = 25, Reservation_fails = 162
L2_cache_bank[14]: Access = 1918, Miss = 624, Miss_rate = 0.325, Pending_hits = 23, Reservation_fails = 282
L2_cache_bank[15]: Access = 1898, Miss = 624, Miss_rate = 0.329, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[16]: Access = 1895, Miss = 620, Miss_rate = 0.327, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 1890, Miss = 623, Miss_rate = 0.330, Pending_hits = 19, Reservation_fails = 264
L2_cache_bank[18]: Access = 1903, Miss = 620, Miss_rate = 0.326, Pending_hits = 26, Reservation_fails = 6
L2_cache_bank[19]: Access = 1880, Miss = 620, Miss_rate = 0.330, Pending_hits = 19, Reservation_fails = 295
L2_cache_bank[20]: Access = 1921, Miss = 636, Miss_rate = 0.331, Pending_hits = 24, Reservation_fails = 181
L2_cache_bank[21]: Access = 1906, Miss = 636, Miss_rate = 0.334, Pending_hits = 20, Reservation_fails = 104
L2_cache_bank[22]: Access = 1917, Miss = 637, Miss_rate = 0.332, Pending_hits = 22, Reservation_fails = 298
L2_cache_bank[23]: Access = 1900, Miss = 636, Miss_rate = 0.335, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[24]: Access = 1925, Miss = 628, Miss_rate = 0.326, Pending_hits = 24, Reservation_fails = 264
L2_cache_bank[25]: Access = 1940, Miss = 628, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 28
L2_cache_bank[26]: Access = 1921, Miss = 628, Miss_rate = 0.327, Pending_hits = 23, Reservation_fails = 7
L2_cache_bank[27]: Access = 1939, Miss = 628, Miss_rate = 0.324, Pending_hits = 21, Reservation_fails = 272
L2_cache_bank[28]: Access = 1905, Miss = 612, Miss_rate = 0.321, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[29]: Access = 1913, Miss = 612, Miss_rate = 0.320, Pending_hits = 22, Reservation_fails = 155
L2_cache_bank[30]: Access = 1896, Miss = 612, Miss_rate = 0.323, Pending_hits = 18, Reservation_fails = 129
L2_cache_bank[31]: Access = 2027, Miss = 615, Miss_rate = 0.303, Pending_hits = 30, Reservation_fails = 1384
L2_total_cache_accesses = 61261
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3261
L2_total_cache_pending_hits = 695
L2_total_cache_reservation_fails = 5815
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4647
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=61261
icnt_total_pkts_simt_to_mem=61261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61261
Req_Network_cycles = 35383
Req_Network_injected_packets_per_cycle =       1.7314 
Req_Network_conflicts_per_cycle =       0.9852
Req_Network_conflicts_per_cycle_util =       3.5464
Req_Bank_Level_Parallism =       6.2320
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.0799
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6912

Reply_Network_injected_packets_num = 61261
Reply_Network_cycles = 35383
Reply_Network_injected_packets_per_cycle =        1.7314
Reply_Network_conflicts_per_cycle =        1.5700
Reply_Network_conflicts_per_cycle_util =       5.1957
Reply_Bank_Level_Parallism =       5.7296
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2608
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0456
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 802475 (inst/sec)
gpgpu_simulation_rate = 3216 (cycle/sec)
gpgpu_silicon_slowdown = 373134x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
