[patches]
	trim = ecl_sigslots_lite
	base = 3b20a40
	trimbase = 
	parent = upstream
	previous = dbaecd1
