
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//strings_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401830 <.init>:
  401830:	stp	x29, x30, [sp, #-16]!
  401834:	mov	x29, sp
  401838:	bl	401d30 <ferror@plt+0x60>
  40183c:	ldp	x29, x30, [sp], #16
  401840:	ret

Disassembly of section .plt:

0000000000401850 <memcpy@plt-0x20>:
  401850:	stp	x16, x30, [sp, #-16]!
  401854:	adrp	x16, 417000 <ferror@plt+0x15330>
  401858:	ldr	x17, [x16, #4088]
  40185c:	add	x16, x16, #0xff8
  401860:	br	x17
  401864:	nop
  401868:	nop
  40186c:	nop

0000000000401870 <memcpy@plt>:
  401870:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16]
  401878:	add	x16, x16, #0x0
  40187c:	br	x17

0000000000401880 <memmove@plt>:
  401880:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #8]
  401888:	add	x16, x16, #0x8
  40188c:	br	x17

0000000000401890 <mkstemps@plt>:
  401890:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #16]
  401898:	add	x16, x16, #0x10
  40189c:	br	x17

00000000004018a0 <strtoul@plt>:
  4018a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #24]
  4018a8:	add	x16, x16, #0x18
  4018ac:	br	x17

00000000004018b0 <strlen@plt>:
  4018b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #32]
  4018b8:	add	x16, x16, #0x20
  4018bc:	br	x17

00000000004018c0 <fputs@plt>:
  4018c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #40]
  4018c8:	add	x16, x16, #0x28
  4018cc:	br	x17

00000000004018d0 <bfd_scan_vma@plt>:
  4018d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #48]
  4018d8:	add	x16, x16, #0x30
  4018dc:	br	x17

00000000004018e0 <exit@plt>:
  4018e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #56]
  4018e8:	add	x16, x16, #0x38
  4018ec:	br	x17

00000000004018f0 <perror@plt>:
  4018f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #64]
  4018f8:	add	x16, x16, #0x40
  4018fc:	br	x17

0000000000401900 <bfd_arch_list@plt>:
  401900:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #72]
  401908:	add	x16, x16, #0x48
  40190c:	br	x17

0000000000401910 <bfd_set_default_target@plt>:
  401910:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #80]
  401918:	add	x16, x16, #0x50
  40191c:	br	x17

0000000000401920 <ftell@plt>:
  401920:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #88]
  401928:	add	x16, x16, #0x58
  40192c:	br	x17

0000000000401930 <sprintf@plt>:
  401930:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #96]
  401938:	add	x16, x16, #0x60
  40193c:	br	x17

0000000000401940 <putc@plt>:
  401940:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #104]
  401948:	add	x16, x16, #0x68
  40194c:	br	x17

0000000000401950 <fputc@plt>:
  401950:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #112]
  401958:	add	x16, x16, #0x70
  40195c:	br	x17

0000000000401960 <ctime@plt>:
  401960:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #120]
  401968:	add	x16, x16, #0x78
  40196c:	br	x17

0000000000401970 <bfd_malloc_and_get_section@plt>:
  401970:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #128]
  401978:	add	x16, x16, #0x80
  40197c:	br	x17

0000000000401980 <bfd_openr@plt>:
  401980:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #136]
  401988:	add	x16, x16, #0x88
  40198c:	br	x17

0000000000401990 <fclose@plt>:
  401990:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #144]
  401998:	add	x16, x16, #0x90
  40199c:	br	x17

00000000004019a0 <atoi@plt>:
  4019a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #152]
  4019a8:	add	x16, x16, #0x98
  4019ac:	br	x17

00000000004019b0 <fopen@plt>:
  4019b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #160]
  4019b8:	add	x16, x16, #0xa0
  4019bc:	br	x17

00000000004019c0 <xrealloc@plt>:
  4019c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #168]
  4019c8:	add	x16, x16, #0xa8
  4019cc:	br	x17

00000000004019d0 <bindtextdomain@plt>:
  4019d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #176]
  4019d8:	add	x16, x16, #0xb0
  4019dc:	br	x17

00000000004019e0 <bfd_target_list@plt>:
  4019e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #184]
  4019e8:	add	x16, x16, #0xb8
  4019ec:	br	x17

00000000004019f0 <__libc_start_main@plt>:
  4019f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #192]
  4019f8:	add	x16, x16, #0xc0
  4019fc:	br	x17

0000000000401a00 <bfd_get_error@plt>:
  401a00:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #200]
  401a08:	add	x16, x16, #0xc8
  401a0c:	br	x17

0000000000401a10 <memset@plt>:
  401a10:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #208]
  401a18:	add	x16, x16, #0xd0
  401a1c:	br	x17

0000000000401a20 <xmalloc@plt>:
  401a20:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #216]
  401a28:	add	x16, x16, #0xd8
  401a2c:	br	x17

0000000000401a30 <xmalloc_set_program_name@plt>:
  401a30:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #224]
  401a38:	add	x16, x16, #0xe0
  401a3c:	br	x17

0000000000401a40 <xstrdup@plt>:
  401a40:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #232]
  401a48:	add	x16, x16, #0xe8
  401a4c:	br	x17

0000000000401a50 <bfd_init@plt>:
  401a50:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #240]
  401a58:	add	x16, x16, #0xf0
  401a5c:	br	x17

0000000000401a60 <getc_unlocked@plt>:
  401a60:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #248]
  401a68:	add	x16, x16, #0xf8
  401a6c:	br	x17

0000000000401a70 <strerror@plt>:
  401a70:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #256]
  401a78:	add	x16, x16, #0x100
  401a7c:	br	x17

0000000000401a80 <close@plt>:
  401a80:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #264]
  401a88:	add	x16, x16, #0x108
  401a8c:	br	x17

0000000000401a90 <strrchr@plt>:
  401a90:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #272]
  401a98:	add	x16, x16, #0x110
  401a9c:	br	x17

0000000000401aa0 <__gmon_start__@plt>:
  401aa0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #280]
  401aa8:	add	x16, x16, #0x118
  401aac:	br	x17

0000000000401ab0 <bfd_set_format@plt>:
  401ab0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #288]
  401ab8:	add	x16, x16, #0x120
  401abc:	br	x17

0000000000401ac0 <mkdtemp@plt>:
  401ac0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #296]
  401ac8:	add	x16, x16, #0x128
  401acc:	br	x17

0000000000401ad0 <fseek@plt>:
  401ad0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #304]
  401ad8:	add	x16, x16, #0x130
  401adc:	br	x17

0000000000401ae0 <abort@plt>:
  401ae0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #312]
  401ae8:	add	x16, x16, #0x138
  401aec:	br	x17

0000000000401af0 <access@plt>:
  401af0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #320]
  401af8:	add	x16, x16, #0x140
  401afc:	br	x17

0000000000401b00 <bfd_close_all_done@plt>:
  401b00:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #328]
  401b08:	add	x16, x16, #0x148
  401b0c:	br	x17

0000000000401b10 <textdomain@plt>:
  401b10:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #336]
  401b18:	add	x16, x16, #0x150
  401b1c:	br	x17

0000000000401b20 <getopt_long@plt>:
  401b20:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #344]
  401b28:	add	x16, x16, #0x158
  401b2c:	br	x17

0000000000401b30 <strcmp@plt>:
  401b30:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #352]
  401b38:	add	x16, x16, #0x160
  401b3c:	br	x17

0000000000401b40 <bfd_printable_arch_mach@plt>:
  401b40:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #360]
  401b48:	add	x16, x16, #0x168
  401b4c:	br	x17

0000000000401b50 <fread@plt>:
  401b50:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #368]
  401b58:	add	x16, x16, #0x170
  401b5c:	br	x17

0000000000401b60 <bfd_iterate_over_targets@plt>:
  401b60:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #376]
  401b68:	add	x16, x16, #0x178
  401b6c:	br	x17

0000000000401b70 <free@plt>:
  401b70:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #384]
  401b78:	add	x16, x16, #0x180
  401b7c:	br	x17

0000000000401b80 <bfd_openw@plt>:
  401b80:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #392]
  401b88:	add	x16, x16, #0x188
  401b8c:	br	x17

0000000000401b90 <fwrite@plt>:
  401b90:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #400]
  401b98:	add	x16, x16, #0x190
  401b9c:	br	x17

0000000000401ba0 <bfd_set_error_program_name@plt>:
  401ba0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #408]
  401ba8:	add	x16, x16, #0x198
  401bac:	br	x17

0000000000401bb0 <fflush@plt>:
  401bb0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #416]
  401bb8:	add	x16, x16, #0x1a0
  401bbc:	br	x17

0000000000401bc0 <strcpy@plt>:
  401bc0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #424]
  401bc8:	add	x16, x16, #0x1a8
  401bcc:	br	x17

0000000000401bd0 <mkstemp@plt>:
  401bd0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #432]
  401bd8:	add	x16, x16, #0x1b0
  401bdc:	br	x17

0000000000401be0 <xexit@plt>:
  401be0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #440]
  401be8:	add	x16, x16, #0x1b8
  401bec:	br	x17

0000000000401bf0 <bfd_close@plt>:
  401bf0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #448]
  401bf8:	add	x16, x16, #0x1c0
  401bfc:	br	x17

0000000000401c00 <bfd_errmsg@plt>:
  401c00:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #456]
  401c08:	add	x16, x16, #0x1c8
  401c0c:	br	x17

0000000000401c10 <bfd_check_format@plt>:
  401c10:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #464]
  401c18:	add	x16, x16, #0x1d0
  401c1c:	br	x17

0000000000401c20 <vfprintf@plt>:
  401c20:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #472]
  401c28:	add	x16, x16, #0x1d8
  401c2c:	br	x17

0000000000401c30 <printf@plt>:
  401c30:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #480]
  401c38:	add	x16, x16, #0x1e0
  401c3c:	br	x17

0000000000401c40 <__assert_fail@plt>:
  401c40:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #488]
  401c48:	add	x16, x16, #0x1e8
  401c4c:	br	x17

0000000000401c50 <__errno_location@plt>:
  401c50:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #496]
  401c58:	add	x16, x16, #0x1f0
  401c5c:	br	x17

0000000000401c60 <getenv@plt>:
  401c60:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #504]
  401c68:	add	x16, x16, #0x1f8
  401c6c:	br	x17

0000000000401c70 <putchar@plt>:
  401c70:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #512]
  401c78:	add	x16, x16, #0x200
  401c7c:	br	x17

0000000000401c80 <__xstat@plt>:
  401c80:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #520]
  401c88:	add	x16, x16, #0x208
  401c8c:	br	x17

0000000000401c90 <unlink@plt>:
  401c90:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #528]
  401c98:	add	x16, x16, #0x210
  401c9c:	br	x17

0000000000401ca0 <gettext@plt>:
  401ca0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #536]
  401ca8:	add	x16, x16, #0x218
  401cac:	br	x17

0000000000401cb0 <fprintf@plt>:
  401cb0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #544]
  401cb8:	add	x16, x16, #0x220
  401cbc:	br	x17

0000000000401cc0 <setlocale@plt>:
  401cc0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #552]
  401cc8:	add	x16, x16, #0x228
  401ccc:	br	x17

0000000000401cd0 <ferror@plt>:
  401cd0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #560]
  401cd8:	add	x16, x16, #0x230
  401cdc:	br	x17

Disassembly of section .text:

0000000000401ce0 <.text>:
  401ce0:	mov	x29, #0x0                   	// #0
  401ce4:	mov	x30, #0x0                   	// #0
  401ce8:	mov	x5, x0
  401cec:	ldr	x1, [sp]
  401cf0:	add	x2, sp, #0x8
  401cf4:	mov	x6, sp
  401cf8:	movz	x0, #0x0, lsl #48
  401cfc:	movk	x0, #0x0, lsl #32
  401d00:	movk	x0, #0x40, lsl #16
  401d04:	movk	x0, #0x1e04
  401d08:	movz	x3, #0x0, lsl #48
  401d0c:	movk	x3, #0x0, lsl #32
  401d10:	movk	x3, #0x40, lsl #16
  401d14:	movk	x3, #0x5960
  401d18:	movz	x4, #0x0, lsl #48
  401d1c:	movk	x4, #0x0, lsl #32
  401d20:	movk	x4, #0x40, lsl #16
  401d24:	movk	x4, #0x59e0
  401d28:	bl	4019f0 <__libc_start_main@plt>
  401d2c:	bl	401ae0 <abort@plt>
  401d30:	adrp	x0, 417000 <ferror@plt+0x15330>
  401d34:	ldr	x0, [x0, #4064]
  401d38:	cbz	x0, 401d40 <ferror@plt+0x70>
  401d3c:	b	401aa0 <__gmon_start__@plt>
  401d40:	ret
  401d44:	nop
  401d48:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401d4c:	add	x0, x0, #0x3c8
  401d50:	adrp	x1, 418000 <memcpy@GLIBC_2.17>
  401d54:	add	x1, x1, #0x3c8
  401d58:	cmp	x1, x0
  401d5c:	b.eq	401d74 <ferror@plt+0xa4>  // b.none
  401d60:	adrp	x1, 405000 <ferror@plt+0x3330>
  401d64:	ldr	x1, [x1, #2576]
  401d68:	cbz	x1, 401d74 <ferror@plt+0xa4>
  401d6c:	mov	x16, x1
  401d70:	br	x16
  401d74:	ret
  401d78:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401d7c:	add	x0, x0, #0x3c8
  401d80:	adrp	x1, 418000 <memcpy@GLIBC_2.17>
  401d84:	add	x1, x1, #0x3c8
  401d88:	sub	x1, x1, x0
  401d8c:	lsr	x2, x1, #63
  401d90:	add	x1, x2, x1, asr #3
  401d94:	cmp	xzr, x1, asr #1
  401d98:	asr	x1, x1, #1
  401d9c:	b.eq	401db4 <ferror@plt+0xe4>  // b.none
  401da0:	adrp	x2, 405000 <ferror@plt+0x3330>
  401da4:	ldr	x2, [x2, #2584]
  401da8:	cbz	x2, 401db4 <ferror@plt+0xe4>
  401dac:	mov	x16, x2
  401db0:	br	x16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-32]!
  401dbc:	mov	x29, sp
  401dc0:	str	x19, [sp, #16]
  401dc4:	adrp	x19, 418000 <memcpy@GLIBC_2.17>
  401dc8:	ldrb	w0, [x19, #1008]
  401dcc:	cbnz	w0, 401ddc <ferror@plt+0x10c>
  401dd0:	bl	401d48 <ferror@plt+0x78>
  401dd4:	mov	w0, #0x1                   	// #1
  401dd8:	strb	w0, [x19, #1008]
  401ddc:	ldr	x19, [sp, #16]
  401de0:	ldp	x29, x30, [sp], #32
  401de4:	ret
  401de8:	b	401d78 <ferror@plt+0xa8>
  401dec:	sub	sp, sp, #0x10
  401df0:	str	x0, [sp, #8]
  401df4:	ldr	x0, [sp, #8]
  401df8:	ldr	x0, [x0, #56]
  401dfc:	add	sp, sp, #0x10
  401e00:	ret
  401e04:	stp	x29, x30, [sp, #-64]!
  401e08:	mov	x29, sp
  401e0c:	str	w0, [sp, #28]
  401e10:	str	x1, [sp, #16]
  401e14:	str	wzr, [sp, #60]
  401e18:	str	wzr, [sp, #56]
  401e1c:	str	wzr, [sp, #52]
  401e20:	adrp	x0, 405000 <ferror@plt+0x3330>
  401e24:	add	x1, x0, #0xaa8
  401e28:	mov	w0, #0x6                   	// #6
  401e2c:	bl	401cc0 <setlocale@plt>
  401e30:	adrp	x0, 405000 <ferror@plt+0x3330>
  401e34:	add	x1, x0, #0xab0
  401e38:	adrp	x0, 405000 <ferror@plt+0x3330>
  401e3c:	add	x0, x0, #0xac8
  401e40:	bl	4019d0 <bindtextdomain@plt>
  401e44:	adrp	x0, 405000 <ferror@plt+0x3330>
  401e48:	add	x0, x0, #0xac8
  401e4c:	bl	401b10 <textdomain@plt>
  401e50:	ldr	x0, [sp, #16]
  401e54:	ldr	x1, [x0]
  401e58:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401e5c:	add	x0, x0, #0x448
  401e60:	str	x1, [x0]
  401e64:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401e68:	add	x0, x0, #0x448
  401e6c:	ldr	x0, [x0]
  401e70:	bl	401a30 <xmalloc_set_program_name@plt>
  401e74:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401e78:	add	x0, x0, #0x448
  401e7c:	ldr	x0, [x0]
  401e80:	bl	401ba0 <bfd_set_error_program_name@plt>
  401e84:	add	x1, sp, #0x10
  401e88:	add	x0, sp, #0x1c
  401e8c:	bl	4051dc <ferror@plt+0x350c>
  401e90:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401e94:	add	x0, x0, #0x3fc
  401e98:	mov	w1, #0x4                   	// #4
  401e9c:	str	w1, [x0]
  401ea0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ea4:	add	x0, x0, #0x400
  401ea8:	str	wzr, [x0]
  401eac:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401eb0:	add	x0, x0, #0x404
  401eb4:	str	wzr, [x0]
  401eb8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ebc:	add	x0, x0, #0x408
  401ec0:	str	wzr, [x0]
  401ec4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ec8:	add	x0, x0, #0x40c
  401ecc:	str	wzr, [x0]
  401ed0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ed4:	add	x0, x0, #0x410
  401ed8:	str	xzr, [x0]
  401edc:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ee0:	add	x0, x0, #0x418
  401ee4:	mov	w1, #0x73                  	// #115
  401ee8:	strb	w1, [x0]
  401eec:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  401ef0:	add	x0, x0, #0x420
  401ef4:	str	xzr, [x0]
  401ef8:	b	4022c4 <ferror@plt+0x5f4>
  401efc:	ldr	w0, [sp, #48]
  401f00:	cmp	w0, #0x77
  401f04:	b.eq	402108 <ferror@plt+0x438>  // b.none
  401f08:	ldr	w0, [sp, #48]
  401f0c:	cmp	w0, #0x77
  401f10:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f14:	ldr	w0, [sp, #48]
  401f18:	cmp	w0, #0x76
  401f1c:	b.eq	40228c <ferror@plt+0x5bc>  // b.none
  401f20:	ldr	w0, [sp, #48]
  401f24:	cmp	w0, #0x76
  401f28:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f2c:	ldr	w0, [sp, #48]
  401f30:	cmp	w0, #0x74
  401f34:	b.eq	402140 <ferror@plt+0x470>  // b.none
  401f38:	ldr	w0, [sp, #48]
  401f3c:	cmp	w0, #0x74
  401f40:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f44:	ldr	w0, [sp, #48]
  401f48:	cmp	w0, #0x73
  401f4c:	b.eq	402270 <ferror@plt+0x5a0>  // b.none
  401f50:	ldr	w0, [sp, #48]
  401f54:	cmp	w0, #0x73
  401f58:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f5c:	ldr	w0, [sp, #48]
  401f60:	cmp	w0, #0x6f
  401f64:	b.eq	40211c <ferror@plt+0x44c>  // b.none
  401f68:	ldr	w0, [sp, #48]
  401f6c:	cmp	w0, #0x6f
  401f70:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f74:	ldr	w0, [sp, #48]
  401f78:	cmp	w0, #0x6e
  401f7c:	b.eq	40209c <ferror@plt+0x3cc>  // b.none
  401f80:	ldr	w0, [sp, #48]
  401f84:	cmp	w0, #0x6e
  401f88:	b.gt	4022b0 <ferror@plt+0x5e0>
  401f8c:	ldr	w0, [sp, #48]
  401f90:	cmp	w0, #0x68
  401f94:	b.eq	402088 <ferror@plt+0x3b8>  // b.none
  401f98:	ldr	w0, [sp, #48]
  401f9c:	cmp	w0, #0x68
  401fa0:	b.gt	4022b0 <ferror@plt+0x5e0>
  401fa4:	ldr	w0, [sp, #48]
  401fa8:	cmp	w0, #0x66
  401fac:	b.eq	402074 <ferror@plt+0x3a4>  // b.none
  401fb0:	ldr	w0, [sp, #48]
  401fb4:	cmp	w0, #0x66
  401fb8:	b.gt	4022b0 <ferror@plt+0x5e0>
  401fbc:	ldr	w0, [sp, #48]
  401fc0:	cmp	w0, #0x65
  401fc4:	b.eq	402220 <ferror@plt+0x550>  // b.none
  401fc8:	ldr	w0, [sp, #48]
  401fcc:	cmp	w0, #0x65
  401fd0:	b.gt	4022b0 <ferror@plt+0x5e0>
  401fd4:	ldr	w0, [sp, #48]
  401fd8:	cmp	w0, #0x64
  401fdc:	b.eq	402060 <ferror@plt+0x390>  // b.none
  401fe0:	ldr	w0, [sp, #48]
  401fe4:	cmp	w0, #0x64
  401fe8:	b.gt	4022b0 <ferror@plt+0x5e0>
  401fec:	ldr	w0, [sp, #48]
  401ff0:	cmp	w0, #0x61
  401ff4:	b.eq	402050 <ferror@plt+0x380>  // b.none
  401ff8:	ldr	w0, [sp, #48]
  401ffc:	cmp	w0, #0x61
  402000:	b.gt	4022b0 <ferror@plt+0x5e0>
  402004:	ldr	w0, [sp, #48]
  402008:	cmp	w0, #0x56
  40200c:	b.eq	40228c <ferror@plt+0x5bc>  // b.none
  402010:	ldr	w0, [sp, #48]
  402014:	cmp	w0, #0x56
  402018:	b.gt	4022b0 <ferror@plt+0x5e0>
  40201c:	ldr	w0, [sp, #48]
  402020:	cmp	w0, #0x54
  402024:	b.eq	402204 <ferror@plt+0x534>  // b.none
  402028:	ldr	w0, [sp, #48]
  40202c:	cmp	w0, #0x54
  402030:	b.gt	4022b0 <ferror@plt+0x5e0>
  402034:	ldr	w0, [sp, #48]
  402038:	cmp	w0, #0x3f
  40203c:	b.eq	40229c <ferror@plt+0x5cc>  // b.none
  402040:	ldr	w0, [sp, #48]
  402044:	cmp	w0, #0x48
  402048:	b.eq	402088 <ferror@plt+0x3b8>  // b.none
  40204c:	b	4022b0 <ferror@plt+0x5e0>
  402050:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402054:	add	x0, x0, #0x40c
  402058:	str	wzr, [x0]
  40205c:	b	4022c4 <ferror@plt+0x5f4>
  402060:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402064:	add	x0, x0, #0x40c
  402068:	mov	w1, #0x1                   	// #1
  40206c:	str	w1, [x0]
  402070:	b	4022c4 <ferror@plt+0x5f4>
  402074:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402078:	add	x0, x0, #0x408
  40207c:	mov	w1, #0x1                   	// #1
  402080:	str	w1, [x0]
  402084:	b	4022c4 <ferror@plt+0x5f4>
  402088:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40208c:	add	x0, x0, #0x3e0
  402090:	ldr	x0, [x0]
  402094:	mov	w1, #0x0                   	// #0
  402098:	bl	4030d8 <ferror@plt+0x1408>
  40209c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4020a0:	add	x0, x0, #0x3d0
  4020a4:	ldr	x0, [x0]
  4020a8:	add	x1, sp, #0x28
  4020ac:	mov	w2, #0x0                   	// #0
  4020b0:	bl	4018a0 <strtoul@plt>
  4020b4:	mov	w1, w0
  4020b8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4020bc:	add	x0, x0, #0x3fc
  4020c0:	str	w1, [x0]
  4020c4:	ldr	x0, [sp, #40]
  4020c8:	cmp	x0, #0x0
  4020cc:	b.eq	4022c4 <ferror@plt+0x5f4>  // b.none
  4020d0:	ldr	x0, [sp, #40]
  4020d4:	ldrb	w0, [x0]
  4020d8:	cmp	w0, #0x0
  4020dc:	b.eq	4022c4 <ferror@plt+0x5f4>  // b.none
  4020e0:	adrp	x0, 405000 <ferror@plt+0x3330>
  4020e4:	add	x0, x0, #0xad8
  4020e8:	bl	401ca0 <gettext@plt>
  4020ec:	mov	x2, x0
  4020f0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4020f4:	add	x0, x0, #0x3d0
  4020f8:	ldr	x0, [x0]
  4020fc:	mov	x1, x0
  402100:	mov	x0, x2
  402104:	bl	4035a8 <ferror@plt+0x18d8>
  402108:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40210c:	add	x0, x0, #0x400
  402110:	mov	w1, #0x1                   	// #1
  402114:	str	w1, [x0]
  402118:	b	4022c4 <ferror@plt+0x5f4>
  40211c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402120:	add	x0, x0, #0x404
  402124:	mov	w1, #0x1                   	// #1
  402128:	str	w1, [x0]
  40212c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402130:	add	x0, x0, #0x3f8
  402134:	mov	w1, #0x8                   	// #8
  402138:	str	w1, [x0]
  40213c:	b	4022c4 <ferror@plt+0x5f4>
  402140:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402144:	add	x0, x0, #0x404
  402148:	mov	w1, #0x1                   	// #1
  40214c:	str	w1, [x0]
  402150:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402154:	add	x0, x0, #0x3d0
  402158:	ldr	x0, [x0]
  40215c:	add	x0, x0, #0x1
  402160:	ldrb	w0, [x0]
  402164:	cmp	w0, #0x0
  402168:	b.eq	402180 <ferror@plt+0x4b0>  // b.none
  40216c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402170:	add	x0, x0, #0x3c8
  402174:	ldr	x0, [x0]
  402178:	mov	w1, #0x1                   	// #1
  40217c:	bl	4030d8 <ferror@plt+0x1408>
  402180:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402184:	add	x0, x0, #0x3d0
  402188:	ldr	x0, [x0]
  40218c:	ldrb	w0, [x0]
  402190:	cmp	w0, #0x78
  402194:	b.eq	4021d8 <ferror@plt+0x508>  // b.none
  402198:	cmp	w0, #0x78
  40219c:	b.gt	4021ec <ferror@plt+0x51c>
  4021a0:	cmp	w0, #0x64
  4021a4:	b.eq	4021c4 <ferror@plt+0x4f4>  // b.none
  4021a8:	cmp	w0, #0x6f
  4021ac:	b.ne	4021ec <ferror@plt+0x51c>  // b.any
  4021b0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4021b4:	add	x0, x0, #0x3f8
  4021b8:	mov	w1, #0x8                   	// #8
  4021bc:	str	w1, [x0]
  4021c0:	b	402200 <ferror@plt+0x530>
  4021c4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4021c8:	add	x0, x0, #0x3f8
  4021cc:	mov	w1, #0xa                   	// #10
  4021d0:	str	w1, [x0]
  4021d4:	b	402200 <ferror@plt+0x530>
  4021d8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4021dc:	add	x0, x0, #0x3f8
  4021e0:	mov	w1, #0x10                  	// #16
  4021e4:	str	w1, [x0]
  4021e8:	b	402200 <ferror@plt+0x530>
  4021ec:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4021f0:	add	x0, x0, #0x3c8
  4021f4:	ldr	x0, [x0]
  4021f8:	mov	w1, #0x1                   	// #1
  4021fc:	bl	4030d8 <ferror@plt+0x1408>
  402200:	b	4022c4 <ferror@plt+0x5f4>
  402204:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402208:	add	x0, x0, #0x3d0
  40220c:	ldr	x1, [x0]
  402210:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402214:	add	x0, x0, #0x410
  402218:	str	x1, [x0]
  40221c:	b	4022c4 <ferror@plt+0x5f4>
  402220:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402224:	add	x0, x0, #0x3d0
  402228:	ldr	x0, [x0]
  40222c:	add	x0, x0, #0x1
  402230:	ldrb	w0, [x0]
  402234:	cmp	w0, #0x0
  402238:	b.eq	402250 <ferror@plt+0x580>  // b.none
  40223c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402240:	add	x0, x0, #0x3c8
  402244:	ldr	x0, [x0]
  402248:	mov	w1, #0x1                   	// #1
  40224c:	bl	4030d8 <ferror@plt+0x1408>
  402250:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402254:	add	x0, x0, #0x3d0
  402258:	ldr	x0, [x0]
  40225c:	ldrb	w1, [x0]
  402260:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402264:	add	x0, x0, #0x418
  402268:	strb	w1, [x0]
  40226c:	b	4022c4 <ferror@plt+0x5f4>
  402270:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402274:	add	x0, x0, #0x3d0
  402278:	ldr	x1, [x0]
  40227c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402280:	add	x0, x0, #0x420
  402284:	str	x1, [x0]
  402288:	b	4022c4 <ferror@plt+0x5f4>
  40228c:	adrp	x0, 405000 <ferror@plt+0x3330>
  402290:	add	x0, x0, #0xaf8
  402294:	bl	404844 <ferror@plt+0x2b74>
  402298:	b	4022c4 <ferror@plt+0x5f4>
  40229c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4022a0:	add	x0, x0, #0x3c8
  4022a4:	ldr	x0, [x0]
  4022a8:	mov	w1, #0x1                   	// #1
  4022ac:	bl	4030d8 <ferror@plt+0x1408>
  4022b0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4022b4:	add	x0, x0, #0x3d8
  4022b8:	ldr	w0, [x0]
  4022bc:	str	w0, [sp, #52]
  4022c0:	nop
  4022c4:	ldr	w5, [sp, #28]
  4022c8:	ldr	x1, [sp, #16]
  4022cc:	mov	x4, #0x0                   	// #0
  4022d0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4022d4:	add	x3, x0, #0x248
  4022d8:	adrp	x0, 405000 <ferror@plt+0x3330>
  4022dc:	add	x2, x0, #0xb00
  4022e0:	mov	w0, w5
  4022e4:	bl	401b20 <getopt_long@plt>
  4022e8:	str	w0, [sp, #48]
  4022ec:	ldr	w0, [sp, #48]
  4022f0:	cmn	w0, #0x1
  4022f4:	b.ne	401efc <ferror@plt+0x22c>  // b.any
  4022f8:	ldr	w0, [sp, #52]
  4022fc:	cmp	w0, #0x0
  402300:	b.eq	402390 <ferror@plt+0x6c0>  // b.none
  402304:	ldr	x1, [sp, #16]
  402308:	ldrsw	x0, [sp, #52]
  40230c:	lsl	x0, x0, #3
  402310:	sub	x0, x0, #0x8
  402314:	add	x0, x1, x0
  402318:	ldr	x0, [x0]
  40231c:	add	x0, x0, #0x1
  402320:	add	x1, sp, #0x28
  402324:	mov	w2, #0x0                   	// #0
  402328:	bl	4018a0 <strtoul@plt>
  40232c:	mov	w1, w0
  402330:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402334:	add	x0, x0, #0x3fc
  402338:	str	w1, [x0]
  40233c:	ldr	x0, [sp, #40]
  402340:	cmp	x0, #0x0
  402344:	b.eq	402390 <ferror@plt+0x6c0>  // b.none
  402348:	ldr	x0, [sp, #40]
  40234c:	ldrb	w0, [x0]
  402350:	cmp	w0, #0x0
  402354:	b.eq	402390 <ferror@plt+0x6c0>  // b.none
  402358:	adrp	x0, 405000 <ferror@plt+0x3330>
  40235c:	add	x0, x0, #0xad8
  402360:	bl	401ca0 <gettext@plt>
  402364:	mov	x2, x0
  402368:	ldr	x1, [sp, #16]
  40236c:	ldrsw	x0, [sp, #52]
  402370:	lsl	x0, x0, #3
  402374:	sub	x0, x0, #0x8
  402378:	add	x0, x1, x0
  40237c:	ldr	x0, [x0]
  402380:	add	x0, x0, #0x1
  402384:	mov	x1, x0
  402388:	mov	x0, x2
  40238c:	bl	4035a8 <ferror@plt+0x18d8>
  402390:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402394:	add	x0, x0, #0x3fc
  402398:	ldr	w0, [x0]
  40239c:	cmp	w0, #0x0
  4023a0:	b.gt	4023cc <ferror@plt+0x6fc>
  4023a4:	adrp	x0, 405000 <ferror@plt+0x3330>
  4023a8:	add	x0, x0, #0xb20
  4023ac:	bl	401ca0 <gettext@plt>
  4023b0:	mov	x2, x0
  4023b4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4023b8:	add	x0, x0, #0x3fc
  4023bc:	ldr	w0, [x0]
  4023c0:	mov	w1, w0
  4023c4:	mov	x0, x2
  4023c8:	bl	4035a8 <ferror@plt+0x18d8>
  4023cc:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4023d0:	add	x0, x0, #0x418
  4023d4:	ldrb	w0, [x0]
  4023d8:	sub	w0, w0, #0x42
  4023dc:	cmp	w0, #0x31
  4023e0:	cset	w1, hi  // hi = pmore
  4023e4:	and	w1, w1, #0xff
  4023e8:	cmp	w1, #0x0
  4023ec:	b.ne	402484 <ferror@plt+0x7b4>  // b.any
  4023f0:	mov	x1, #0x1                   	// #1
  4023f4:	lsl	x0, x1, x0
  4023f8:	mov	x1, #0x401                 	// #1025
  4023fc:	and	x1, x0, x1
  402400:	cmp	x1, #0x0
  402404:	cset	w1, ne  // ne = any
  402408:	and	w1, w1, #0xff
  40240c:	cmp	w1, #0x0
  402410:	b.ne	402470 <ferror@plt+0x7a0>  // b.any
  402414:	mov	x1, #0x40100000000         	// #4402341478400
  402418:	and	x1, x0, x1
  40241c:	cmp	x1, #0x0
  402420:	cset	w1, ne  // ne = any
  402424:	and	w1, w1, #0xff
  402428:	cmp	w1, #0x0
  40242c:	b.ne	40245c <ferror@plt+0x78c>  // b.any
  402430:	and	x0, x0, #0x2000000020000
  402434:	cmp	x0, #0x0
  402438:	cset	w0, ne  // ne = any
  40243c:	and	w0, w0, #0xff
  402440:	cmp	w0, #0x0
  402444:	b.eq	402484 <ferror@plt+0x7b4>  // b.none
  402448:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40244c:	add	x0, x0, #0x41c
  402450:	mov	w1, #0x1                   	// #1
  402454:	str	w1, [x0]
  402458:	b	402498 <ferror@plt+0x7c8>
  40245c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402460:	add	x0, x0, #0x41c
  402464:	mov	w1, #0x2                   	// #2
  402468:	str	w1, [x0]
  40246c:	b	402498 <ferror@plt+0x7c8>
  402470:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402474:	add	x0, x0, #0x41c
  402478:	mov	w1, #0x4                   	// #4
  40247c:	str	w1, [x0]
  402480:	b	402498 <ferror@plt+0x7c8>
  402484:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402488:	add	x0, x0, #0x3c8
  40248c:	ldr	x0, [x0]
  402490:	mov	w1, #0x1                   	// #1
  402494:	bl	4030d8 <ferror@plt+0x1408>
  402498:	bl	401a50 <bfd_init@plt>
  40249c:	cmp	w0, #0x118
  4024a0:	b.eq	4024b4 <ferror@plt+0x7e4>  // b.none
  4024a4:	adrp	x0, 405000 <ferror@plt+0x3330>
  4024a8:	add	x0, x0, #0xb48
  4024ac:	bl	401ca0 <gettext@plt>
  4024b0:	bl	4035a8 <ferror@plt+0x18d8>
  4024b4:	bl	4036ec <ferror@plt+0x1a1c>
  4024b8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4024bc:	add	x0, x0, #0x3d8
  4024c0:	ldr	w1, [x0]
  4024c4:	ldr	w0, [sp, #28]
  4024c8:	cmp	w1, w0
  4024cc:	b.lt	4025c0 <ferror@plt+0x8f0>  // b.tstop
  4024d0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4024d4:	add	x0, x0, #0x40c
  4024d8:	str	wzr, [x0]
  4024dc:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4024e0:	add	x0, x0, #0x3e8
  4024e4:	ldr	x0, [x0]
  4024e8:	mov	x5, #0x0                   	// #0
  4024ec:	mov	w4, #0x0                   	// #0
  4024f0:	mov	w3, #0x0                   	// #0
  4024f4:	mov	x2, #0x0                   	// #0
  4024f8:	mov	x1, x0
  4024fc:	adrp	x0, 405000 <ferror@plt+0x3330>
  402500:	add	x0, x0, #0xb70
  402504:	bl	402d0c <ferror@plt+0x103c>
  402508:	mov	w0, #0x1                   	// #1
  40250c:	str	w0, [sp, #56]
  402510:	b	4025d8 <ferror@plt+0x908>
  402514:	ldr	x1, [sp, #16]
  402518:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40251c:	add	x0, x0, #0x3d8
  402520:	ldr	w0, [x0]
  402524:	sxtw	x0, w0
  402528:	lsl	x0, x0, #3
  40252c:	add	x0, x1, x0
  402530:	ldr	x2, [x0]
  402534:	adrp	x0, 405000 <ferror@plt+0x3330>
  402538:	add	x1, x0, #0xb88
  40253c:	mov	x0, x2
  402540:	bl	401b30 <strcmp@plt>
  402544:	cmp	w0, #0x0
  402548:	b.ne	40255c <ferror@plt+0x88c>  // b.any
  40254c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402550:	add	x0, x0, #0x40c
  402554:	str	wzr, [x0]
  402558:	b	4025a4 <ferror@plt+0x8d4>
  40255c:	mov	w0, #0x1                   	// #1
  402560:	str	w0, [sp, #56]
  402564:	ldr	x1, [sp, #16]
  402568:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40256c:	add	x0, x0, #0x3d8
  402570:	ldr	w0, [x0]
  402574:	sxtw	x0, w0
  402578:	lsl	x0, x0, #3
  40257c:	add	x0, x1, x0
  402580:	ldr	x0, [x0]
  402584:	bl	4027d4 <ferror@plt+0xb04>
  402588:	cmp	w0, #0x0
  40258c:	cset	w0, eq  // eq = none
  402590:	and	w0, w0, #0xff
  402594:	mov	w1, w0
  402598:	ldr	w0, [sp, #60]
  40259c:	orr	w0, w0, w1
  4025a0:	str	w0, [sp, #60]
  4025a4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4025a8:	add	x0, x0, #0x3d8
  4025ac:	ldr	w0, [x0]
  4025b0:	add	w1, w0, #0x1
  4025b4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4025b8:	add	x0, x0, #0x3d8
  4025bc:	str	w1, [x0]
  4025c0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4025c4:	add	x0, x0, #0x3d8
  4025c8:	ldr	w1, [x0]
  4025cc:	ldr	w0, [sp, #28]
  4025d0:	cmp	w1, w0
  4025d4:	b.lt	402514 <ferror@plt+0x844>  // b.tstop
  4025d8:	ldr	w0, [sp, #56]
  4025dc:	cmp	w0, #0x0
  4025e0:	b.ne	4025f8 <ferror@plt+0x928>  // b.any
  4025e4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4025e8:	add	x0, x0, #0x3c8
  4025ec:	ldr	x0, [x0]
  4025f0:	mov	w1, #0x1                   	// #1
  4025f4:	bl	4030d8 <ferror@plt+0x1408>
  4025f8:	ldr	w0, [sp, #60]
  4025fc:	ldp	x29, x30, [sp], #64
  402600:	ret
  402604:	stp	x29, x30, [sp, #-80]!
  402608:	mov	x29, sp
  40260c:	stp	x19, x20, [sp, #16]
  402610:	str	x0, [sp, #56]
  402614:	str	x1, [sp, #48]
  402618:	str	x2, [sp, #40]
  40261c:	str	x3, [sp, #32]
  402620:	ldr	x0, [sp, #48]
  402624:	ldr	w1, [x0, #32]
  402628:	mov	w0, #0x103                 	// #259
  40262c:	and	w0, w1, w0
  402630:	cmp	w0, #0x103
  402634:	b.ne	4026ec <ferror@plt+0xa1c>  // b.any
  402638:	ldr	x0, [sp, #48]
  40263c:	bl	401dec <ferror@plt+0x11c>
  402640:	str	x0, [sp, #72]
  402644:	ldr	x0, [sp, #72]
  402648:	cmp	x0, #0x0
  40264c:	b.eq	4026f4 <ferror@plt+0xa24>  // b.none
  402650:	add	x0, sp, #0x40
  402654:	mov	x2, x0
  402658:	ldr	x1, [sp, #48]
  40265c:	ldr	x0, [sp, #56]
  402660:	bl	401970 <bfd_malloc_and_get_section@plt>
  402664:	cmp	w0, #0x0
  402668:	b.ne	4026a4 <ferror@plt+0x9d4>  // b.any
  40266c:	adrp	x0, 405000 <ferror@plt+0x3330>
  402670:	add	x0, x0, #0xb90
  402674:	bl	401ca0 <gettext@plt>
  402678:	mov	x20, x0
  40267c:	ldr	x0, [sp, #48]
  402680:	ldr	x19, [x0]
  402684:	bl	401a00 <bfd_get_error@plt>
  402688:	bl	401c00 <bfd_errmsg@plt>
  40268c:	mov	x3, x0
  402690:	mov	x2, x19
  402694:	ldr	x1, [sp, #40]
  402698:	mov	x0, x20
  40269c:	bl	403648 <ferror@plt+0x1978>
  4026a0:	b	4026f8 <ferror@plt+0xa28>
  4026a4:	ldr	x0, [sp, #32]
  4026a8:	mov	w1, #0x1                   	// #1
  4026ac:	str	w1, [x0]
  4026b0:	ldr	x0, [sp, #48]
  4026b4:	ldr	x0, [x0, #144]
  4026b8:	ldr	x1, [sp, #72]
  4026bc:	mov	w2, w1
  4026c0:	ldr	x1, [sp, #64]
  4026c4:	mov	x5, x1
  4026c8:	mov	w4, w2
  4026cc:	mov	w3, #0x0                   	// #0
  4026d0:	mov	x2, x0
  4026d4:	mov	x1, #0x0                   	// #0
  4026d8:	ldr	x0, [sp, #40]
  4026dc:	bl	402d0c <ferror@plt+0x103c>
  4026e0:	ldr	x0, [sp, #64]
  4026e4:	bl	401b70 <free@plt>
  4026e8:	b	4026f8 <ferror@plt+0xa28>
  4026ec:	nop
  4026f0:	b	4026f8 <ferror@plt+0xa28>
  4026f4:	nop
  4026f8:	ldp	x19, x20, [sp, #16]
  4026fc:	ldp	x29, x30, [sp], #80
  402700:	ret
  402704:	stp	x29, x30, [sp, #-64]!
  402708:	mov	x29, sp
  40270c:	str	x0, [sp, #24]
  402710:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402714:	add	x0, x0, #0x410
  402718:	ldr	x0, [x0]
  40271c:	mov	x1, x0
  402720:	ldr	x0, [sp, #24]
  402724:	bl	401980 <bfd_openr@plt>
  402728:	str	x0, [sp, #48]
  40272c:	ldr	x0, [sp, #48]
  402730:	cmp	x0, #0x0
  402734:	b.ne	402740 <ferror@plt+0xa70>  // b.any
  402738:	mov	w0, #0x0                   	// #0
  40273c:	b	4027cc <ferror@plt+0xafc>
  402740:	mov	w1, #0x1                   	// #1
  402744:	ldr	x0, [sp, #48]
  402748:	bl	401c10 <bfd_check_format@plt>
  40274c:	cmp	w0, #0x0
  402750:	b.ne	402764 <ferror@plt+0xa94>  // b.any
  402754:	ldr	x0, [sp, #48]
  402758:	bl	401bf0 <bfd_close@plt>
  40275c:	mov	w0, #0x0                   	// #0
  402760:	b	4027cc <ferror@plt+0xafc>
  402764:	str	wzr, [sp, #44]
  402768:	ldr	x0, [sp, #48]
  40276c:	ldr	x0, [x0, #144]
  402770:	str	x0, [sp, #56]
  402774:	b	40279c <ferror@plt+0xacc>
  402778:	add	x0, sp, #0x2c
  40277c:	mov	x3, x0
  402780:	ldr	x2, [sp, #24]
  402784:	ldr	x1, [sp, #56]
  402788:	ldr	x0, [sp, #48]
  40278c:	bl	402604 <ferror@plt+0x934>
  402790:	ldr	x0, [sp, #56]
  402794:	ldr	x0, [x0, #16]
  402798:	str	x0, [sp, #56]
  40279c:	ldr	x0, [sp, #56]
  4027a0:	cmp	x0, #0x0
  4027a4:	b.ne	402778 <ferror@plt+0xaa8>  // b.any
  4027a8:	ldr	x0, [sp, #48]
  4027ac:	bl	401bf0 <bfd_close@plt>
  4027b0:	cmp	w0, #0x0
  4027b4:	b.ne	4027c8 <ferror@plt+0xaf8>  // b.any
  4027b8:	ldr	x0, [sp, #24]
  4027bc:	bl	403214 <ferror@plt+0x1544>
  4027c0:	mov	w0, #0x0                   	// #0
  4027c4:	b	4027cc <ferror@plt+0xafc>
  4027c8:	ldr	w0, [sp, #44]
  4027cc:	ldp	x29, x30, [sp], #64
  4027d0:	ret
  4027d4:	stp	x29, x30, [sp, #-192]!
  4027d8:	mov	x29, sp
  4027dc:	str	x19, [sp, #16]
  4027e0:	str	x0, [sp, #40]
  4027e4:	add	x0, sp, #0x38
  4027e8:	mov	x1, x0
  4027ec:	ldr	x0, [sp, #40]
  4027f0:	bl	4059e8 <ferror@plt+0x3d18>
  4027f4:	cmp	w0, #0x0
  4027f8:	b.ge	402858 <ferror@plt+0xb88>  // b.tcont
  4027fc:	bl	401c50 <__errno_location@plt>
  402800:	ldr	w0, [x0]
  402804:	cmp	w0, #0x2
  402808:	b.ne	402824 <ferror@plt+0xb54>  // b.any
  40280c:	adrp	x0, 405000 <ferror@plt+0x3330>
  402810:	add	x0, x0, #0xbb8
  402814:	bl	401ca0 <gettext@plt>
  402818:	ldr	x1, [sp, #40]
  40281c:	bl	403648 <ferror@plt+0x1978>
  402820:	b	402850 <ferror@plt+0xb80>
  402824:	adrp	x0, 405000 <ferror@plt+0x3330>
  402828:	add	x0, x0, #0xbd0
  40282c:	bl	401ca0 <gettext@plt>
  402830:	mov	x19, x0
  402834:	bl	401c50 <__errno_location@plt>
  402838:	ldr	w0, [x0]
  40283c:	bl	401a70 <strerror@plt>
  402840:	mov	x2, x0
  402844:	ldr	x1, [sp, #40]
  402848:	mov	x0, x19
  40284c:	bl	403648 <ferror@plt+0x1978>
  402850:	mov	w0, #0x0                   	// #0
  402854:	b	402970 <ferror@plt+0xca0>
  402858:	ldr	w0, [sp, #72]
  40285c:	and	w0, w0, #0xf000
  402860:	cmp	w0, #0x4, lsl #12
  402864:	b.ne	402884 <ferror@plt+0xbb4>  // b.any
  402868:	adrp	x0, 405000 <ferror@plt+0x3330>
  40286c:	add	x0, x0, #0xc00
  402870:	bl	401ca0 <gettext@plt>
  402874:	ldr	x1, [sp, #40]
  402878:	bl	403648 <ferror@plt+0x1978>
  40287c:	mov	w0, #0x0                   	// #0
  402880:	b	402970 <ferror@plt+0xca0>
  402884:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402888:	add	x0, x0, #0x40c
  40288c:	ldr	w0, [x0]
  402890:	cmp	w0, #0x0
  402894:	b.eq	4028a8 <ferror@plt+0xbd8>  // b.none
  402898:	ldr	x0, [sp, #40]
  40289c:	bl	402704 <ferror@plt+0xa34>
  4028a0:	cmp	w0, #0x0
  4028a4:	b.ne	40296c <ferror@plt+0xc9c>  // b.any
  4028a8:	adrp	x0, 405000 <ferror@plt+0x3330>
  4028ac:	add	x1, x0, #0xc20
  4028b0:	ldr	x0, [sp, #40]
  4028b4:	bl	4019b0 <fopen@plt>
  4028b8:	str	x0, [sp, #184]
  4028bc:	ldr	x0, [sp, #184]
  4028c0:	cmp	x0, #0x0
  4028c4:	b.ne	402904 <ferror@plt+0xc34>  // b.any
  4028c8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4028cc:	add	x0, x0, #0x3c8
  4028d0:	ldr	x3, [x0]
  4028d4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4028d8:	add	x0, x0, #0x448
  4028dc:	ldr	x0, [x0]
  4028e0:	mov	x2, x0
  4028e4:	adrp	x0, 405000 <ferror@plt+0x3330>
  4028e8:	add	x1, x0, #0xc28
  4028ec:	mov	x0, x3
  4028f0:	bl	401cb0 <fprintf@plt>
  4028f4:	ldr	x0, [sp, #40]
  4028f8:	bl	4018f0 <perror@plt>
  4028fc:	mov	w0, #0x0                   	// #0
  402900:	b	402970 <ferror@plt+0xca0>
  402904:	mov	x5, #0x0                   	// #0
  402908:	mov	w4, #0x0                   	// #0
  40290c:	mov	w3, #0x0                   	// #0
  402910:	mov	x2, #0x0                   	// #0
  402914:	ldr	x1, [sp, #184]
  402918:	ldr	x0, [sp, #40]
  40291c:	bl	402d0c <ferror@plt+0x103c>
  402920:	ldr	x0, [sp, #184]
  402924:	bl	401990 <fclose@plt>
  402928:	cmn	w0, #0x1
  40292c:	b.ne	40296c <ferror@plt+0xc9c>  // b.any
  402930:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402934:	add	x0, x0, #0x3c8
  402938:	ldr	x3, [x0]
  40293c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402940:	add	x0, x0, #0x448
  402944:	ldr	x0, [x0]
  402948:	mov	x2, x0
  40294c:	adrp	x0, 405000 <ferror@plt+0x3330>
  402950:	add	x1, x0, #0xc28
  402954:	mov	x0, x3
  402958:	bl	401cb0 <fprintf@plt>
  40295c:	ldr	x0, [sp, #40]
  402960:	bl	4018f0 <perror@plt>
  402964:	mov	w0, #0x0                   	// #0
  402968:	b	402970 <ferror@plt+0xca0>
  40296c:	mov	w0, #0x1                   	// #1
  402970:	ldr	x19, [sp, #16]
  402974:	ldp	x29, x30, [sp], #192
  402978:	ret
  40297c:	stp	x29, x30, [sp, #-64]!
  402980:	mov	x29, sp
  402984:	str	x0, [sp, #40]
  402988:	str	x1, [sp, #32]
  40298c:	str	x2, [sp, #24]
  402990:	str	x3, [sp, #16]
  402994:	str	xzr, [sp, #48]
  402998:	str	wzr, [sp, #56]
  40299c:	b	402a54 <ferror@plt+0xd84>
  4029a0:	ldr	x0, [sp, #24]
  4029a4:	ldr	w0, [x0]
  4029a8:	cmp	w0, #0x0
  4029ac:	b.eq	4029e4 <ferror@plt+0xd14>  // b.none
  4029b0:	ldr	x0, [sp, #24]
  4029b4:	ldr	w0, [x0]
  4029b8:	sub	w1, w0, #0x1
  4029bc:	ldr	x0, [sp, #24]
  4029c0:	str	w1, [x0]
  4029c4:	ldr	x0, [sp, #16]
  4029c8:	ldr	x0, [x0]
  4029cc:	add	x2, x0, #0x1
  4029d0:	ldr	x1, [sp, #16]
  4029d4:	str	x2, [x1]
  4029d8:	ldrb	w0, [x0]
  4029dc:	str	w0, [sp, #60]
  4029e0:	b	402a18 <ferror@plt+0xd48>
  4029e4:	ldr	x0, [sp, #40]
  4029e8:	cmp	x0, #0x0
  4029ec:	b.ne	4029f8 <ferror@plt+0xd28>  // b.any
  4029f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4029f4:	b	402af8 <ferror@plt+0xe28>
  4029f8:	ldr	x0, [sp, #40]
  4029fc:	bl	401a60 <getc_unlocked@plt>
  402a00:	str	w0, [sp, #60]
  402a04:	ldr	w0, [sp, #60]
  402a08:	cmn	w0, #0x1
  402a0c:	b.ne	402a18 <ferror@plt+0xd48>  // b.any
  402a10:	mov	x0, #0xffffffffffffffff    	// #-1
  402a14:	b	402af8 <ferror@plt+0xe28>
  402a18:	ldr	x0, [sp, #32]
  402a1c:	ldr	x0, [x0]
  402a20:	add	x1, x0, #0x1
  402a24:	ldr	x0, [sp, #32]
  402a28:	str	x1, [x0]
  402a2c:	ldr	x0, [sp, #48]
  402a30:	lsl	x1, x0, #8
  402a34:	ldr	w0, [sp, #60]
  402a38:	mov	w0, w0
  402a3c:	and	x0, x0, #0xff
  402a40:	orr	x0, x1, x0
  402a44:	str	x0, [sp, #48]
  402a48:	ldr	w0, [sp, #56]
  402a4c:	add	w0, w0, #0x1
  402a50:	str	w0, [sp, #56]
  402a54:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402a58:	add	x0, x0, #0x41c
  402a5c:	ldr	w0, [x0]
  402a60:	ldr	w1, [sp, #56]
  402a64:	cmp	w1, w0
  402a68:	b.lt	4029a0 <ferror@plt+0xcd0>  // b.tstop
  402a6c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402a70:	add	x0, x0, #0x418
  402a74:	ldrb	w0, [x0]
  402a78:	cmp	w0, #0x4c
  402a7c:	b.eq	402aac <ferror@plt+0xddc>  // b.none
  402a80:	cmp	w0, #0x6c
  402a84:	b.ne	402af0 <ferror@plt+0xe20>  // b.any
  402a88:	ldr	x0, [sp, #48]
  402a8c:	lsl	x0, x0, #8
  402a90:	and	x1, x0, #0xffff
  402a94:	ldr	x0, [sp, #48]
  402a98:	asr	x0, x0, #8
  402a9c:	and	x0, x0, #0xff
  402aa0:	orr	x0, x1, x0
  402aa4:	str	x0, [sp, #48]
  402aa8:	b	402af4 <ferror@plt+0xe24>
  402aac:	ldr	x0, [sp, #48]
  402ab0:	lsl	x0, x0, #24
  402ab4:	and	x1, x0, #0xffffffff
  402ab8:	ldr	x0, [sp, #48]
  402abc:	lsl	x0, x0, #8
  402ac0:	and	x0, x0, #0xff0000
  402ac4:	orr	x1, x1, x0
  402ac8:	ldr	x0, [sp, #48]
  402acc:	asr	x0, x0, #8
  402ad0:	and	x0, x0, #0xff00
  402ad4:	orr	x1, x1, x0
  402ad8:	ldr	x0, [sp, #48]
  402adc:	asr	x0, x0, #24
  402ae0:	and	x0, x0, #0xff
  402ae4:	orr	x0, x1, x0
  402ae8:	str	x0, [sp, #48]
  402aec:	b	402af4 <ferror@plt+0xe24>
  402af0:	nop
  402af4:	ldr	x0, [sp, #48]
  402af8:	ldp	x29, x30, [sp], #64
  402afc:	ret
  402b00:	sub	sp, sp, #0x20
  402b04:	str	x0, [sp, #24]
  402b08:	str	x1, [sp, #16]
  402b0c:	str	x2, [sp, #8]
  402b10:	str	x3, [sp]
  402b14:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402b18:	add	x0, x0, #0x41c
  402b1c:	ldr	w0, [x0]
  402b20:	cmp	w0, #0x1
  402b24:	b.le	402d00 <ferror@plt+0x1030>
  402b28:	ldr	x0, [sp, #16]
  402b2c:	ldr	x1, [x0]
  402b30:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402b34:	add	x0, x0, #0x41c
  402b38:	ldr	w0, [x0]
  402b3c:	sub	w0, w0, #0x1
  402b40:	sxtw	x0, w0
  402b44:	sub	x1, x1, x0
  402b48:	ldr	x0, [sp, #16]
  402b4c:	str	x1, [x0]
  402b50:	ldr	x0, [sp, #8]
  402b54:	ldr	w0, [x0]
  402b58:	cmp	w0, #0x0
  402b5c:	b.ne	402cb0 <ferror@plt+0xfe0>  // b.any
  402b60:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402b64:	add	x0, x0, #0x418
  402b68:	ldrb	w0, [x0]
  402b6c:	cmp	w0, #0x6c
  402b70:	b.eq	402bc4 <ferror@plt+0xef4>  // b.none
  402b74:	cmp	w0, #0x6c
  402b78:	b.gt	402c98 <ferror@plt+0xfc8>
  402b7c:	cmp	w0, #0x62
  402b80:	b.eq	402ba0 <ferror@plt+0xed0>  // b.none
  402b84:	cmp	w0, #0x62
  402b88:	b.gt	402c98 <ferror@plt+0xfc8>
  402b8c:	cmp	w0, #0x42
  402b90:	b.eq	402bec <ferror@plt+0xf1c>  // b.none
  402b94:	cmp	w0, #0x4c
  402b98:	b.eq	402c40 <ferror@plt+0xf70>  // b.none
  402b9c:	b	402c98 <ferror@plt+0xfc8>
  402ba0:	ldr	x0, [sp, #24]
  402ba4:	and	w1, w0, #0xff
  402ba8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402bac:	add	x0, x0, #0x428
  402bb0:	strb	w1, [x0]
  402bb4:	ldr	x0, [sp, #8]
  402bb8:	mov	w1, #0x1                   	// #1
  402bbc:	str	w1, [x0]
  402bc0:	b	402c9c <ferror@plt+0xfcc>
  402bc4:	ldr	x0, [sp, #24]
  402bc8:	asr	x0, x0, #8
  402bcc:	and	w1, w0, #0xff
  402bd0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402bd4:	add	x0, x0, #0x428
  402bd8:	strb	w1, [x0]
  402bdc:	ldr	x0, [sp, #8]
  402be0:	mov	w1, #0x1                   	// #1
  402be4:	str	w1, [x0]
  402be8:	b	402c9c <ferror@plt+0xfcc>
  402bec:	ldr	x0, [sp, #24]
  402bf0:	asr	x0, x0, #16
  402bf4:	and	w1, w0, #0xff
  402bf8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402bfc:	add	x0, x0, #0x428
  402c00:	strb	w1, [x0]
  402c04:	ldr	x0, [sp, #24]
  402c08:	asr	x0, x0, #8
  402c0c:	and	w1, w0, #0xff
  402c10:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402c14:	add	x0, x0, #0x428
  402c18:	strb	w1, [x0, #1]
  402c1c:	ldr	x0, [sp, #24]
  402c20:	and	w1, w0, #0xff
  402c24:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402c28:	add	x0, x0, #0x428
  402c2c:	strb	w1, [x0, #2]
  402c30:	ldr	x0, [sp, #8]
  402c34:	mov	w1, #0x3                   	// #3
  402c38:	str	w1, [x0]
  402c3c:	b	402c9c <ferror@plt+0xfcc>
  402c40:	ldr	x0, [sp, #24]
  402c44:	asr	x0, x0, #8
  402c48:	and	w1, w0, #0xff
  402c4c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402c50:	add	x0, x0, #0x428
  402c54:	strb	w1, [x0]
  402c58:	ldr	x0, [sp, #24]
  402c5c:	asr	x0, x0, #16
  402c60:	and	w1, w0, #0xff
  402c64:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402c68:	add	x0, x0, #0x428
  402c6c:	strb	w1, [x0, #1]
  402c70:	ldr	x0, [sp, #24]
  402c74:	asr	x0, x0, #24
  402c78:	and	w1, w0, #0xff
  402c7c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402c80:	add	x0, x0, #0x428
  402c84:	strb	w1, [x0, #2]
  402c88:	ldr	x0, [sp, #8]
  402c8c:	mov	w1, #0x3                   	// #3
  402c90:	str	w1, [x0]
  402c94:	b	402c9c <ferror@plt+0xfcc>
  402c98:	nop
  402c9c:	ldr	x0, [sp]
  402ca0:	adrp	x1, 418000 <memcpy@GLIBC_2.17>
  402ca4:	add	x1, x1, #0x428
  402ca8:	str	x1, [x0]
  402cac:	b	402d00 <ferror@plt+0x1030>
  402cb0:	ldr	x0, [sp]
  402cb4:	ldr	x1, [x0]
  402cb8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402cbc:	add	x0, x0, #0x41c
  402cc0:	ldr	w0, [x0]
  402cc4:	sxtw	x0, w0
  402cc8:	mov	x2, #0x1                   	// #1
  402ccc:	sub	x0, x2, x0
  402cd0:	add	x1, x1, x0
  402cd4:	ldr	x0, [sp]
  402cd8:	str	x1, [x0]
  402cdc:	ldr	x0, [sp, #8]
  402ce0:	ldr	w1, [x0]
  402ce4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402ce8:	add	x0, x0, #0x41c
  402cec:	ldr	w0, [x0]
  402cf0:	sub	w0, w0, #0x1
  402cf4:	add	w1, w1, w0
  402cf8:	ldr	x0, [sp, #8]
  402cfc:	str	w1, [x0]
  402d00:	nop
  402d04:	add	sp, sp, #0x20
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-96]!
  402d10:	mov	x29, sp
  402d14:	str	x0, [sp, #56]
  402d18:	str	x1, [sp, #48]
  402d1c:	str	x2, [sp, #40]
  402d20:	str	w3, [sp, #36]
  402d24:	str	w4, [sp, #32]
  402d28:	str	x5, [sp, #24]
  402d2c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402d30:	add	x0, x0, #0x3fc
  402d34:	ldr	w0, [x0]
  402d38:	add	w0, w0, #0x1
  402d3c:	sxtw	x0, w0
  402d40:	bl	401a20 <xmalloc@plt>
  402d44:	str	x0, [sp, #80]
  402d48:	ldr	w0, [sp, #36]
  402d4c:	cmp	w0, #0x0
  402d50:	b.eq	402d64 <ferror@plt+0x1094>  // b.none
  402d54:	ldrsw	x1, [sp, #36]
  402d58:	ldr	x0, [sp, #40]
  402d5c:	cmp	x1, x0
  402d60:	b.le	4030c4 <ferror@plt+0x13f4>
  402d64:	ldr	x0, [sp, #40]
  402d68:	str	x0, [sp, #72]
  402d6c:	str	wzr, [sp, #92]
  402d70:	b	402e90 <ferror@plt+0x11c0>
  402d74:	add	x2, sp, #0x18
  402d78:	add	x1, sp, #0x20
  402d7c:	add	x0, sp, #0x28
  402d80:	mov	x3, x2
  402d84:	mov	x2, x1
  402d88:	mov	x1, x0
  402d8c:	ldr	x0, [sp, #48]
  402d90:	bl	40297c <ferror@plt+0xcac>
  402d94:	str	x0, [sp, #64]
  402d98:	ldr	x0, [sp, #64]
  402d9c:	cmn	x0, #0x1
  402da0:	b.ne	402db0 <ferror@plt+0x10e0>  // b.any
  402da4:	ldr	x0, [sp, #80]
  402da8:	bl	401b70 <free@plt>
  402dac:	b	4030d0 <ferror@plt+0x1400>
  402db0:	ldr	x0, [sp, #64]
  402db4:	cmp	x0, #0x0
  402db8:	b.lt	402e48 <ferror@plt+0x1178>  // b.tstop
  402dbc:	ldr	x0, [sp, #64]
  402dc0:	cmp	x0, #0xff
  402dc4:	b.gt	402e48 <ferror@plt+0x1178>
  402dc8:	ldr	x0, [sp, #64]
  402dcc:	cmp	x0, #0x9
  402dd0:	b.eq	402e6c <ferror@plt+0x119c>  // b.none
  402dd4:	ldr	x0, [sp, #64]
  402dd8:	and	x1, x0, #0xff
  402ddc:	adrp	x0, 417000 <ferror@plt+0x15330>
  402de0:	add	x0, x0, #0xbb8
  402de4:	ldrh	w0, [x0, x1, lsl #1]
  402de8:	and	w0, w0, #0x10
  402dec:	cmp	w0, #0x0
  402df0:	b.ne	402e6c <ferror@plt+0x119c>  // b.any
  402df4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402df8:	add	x0, x0, #0x418
  402dfc:	ldrb	w0, [x0]
  402e00:	cmp	w0, #0x53
  402e04:	b.ne	402e14 <ferror@plt+0x1144>  // b.any
  402e08:	ldr	x0, [sp, #64]
  402e0c:	cmp	x0, #0x7f
  402e10:	b.gt	402e6c <ferror@plt+0x119c>
  402e14:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402e18:	add	x0, x0, #0x400
  402e1c:	ldr	w0, [x0]
  402e20:	cmp	w0, #0x0
  402e24:	b.eq	402e48 <ferror@plt+0x1178>  // b.none
  402e28:	ldr	x0, [sp, #64]
  402e2c:	and	x1, x0, #0xff
  402e30:	adrp	x0, 417000 <ferror@plt+0x15330>
  402e34:	add	x0, x0, #0xbb8
  402e38:	ldrh	w0, [x0, x1, lsl #1]
  402e3c:	and	w0, w0, #0x40
  402e40:	cmp	w0, #0x0
  402e44:	b.ne	402e6c <ferror@plt+0x119c>  // b.any
  402e48:	add	x2, sp, #0x18
  402e4c:	add	x1, sp, #0x20
  402e50:	add	x0, sp, #0x28
  402e54:	mov	x3, x2
  402e58:	mov	x2, x1
  402e5c:	mov	x1, x0
  402e60:	ldr	x0, [sp, #64]
  402e64:	bl	402b00 <ferror@plt+0xe30>
  402e68:	b	402d48 <ferror@plt+0x1078>
  402e6c:	ldrsw	x0, [sp, #92]
  402e70:	ldr	x1, [sp, #80]
  402e74:	add	x0, x1, x0
  402e78:	ldr	x1, [sp, #64]
  402e7c:	and	w1, w1, #0xff
  402e80:	strb	w1, [x0]
  402e84:	ldr	w0, [sp, #92]
  402e88:	add	w0, w0, #0x1
  402e8c:	str	w0, [sp, #92]
  402e90:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402e94:	add	x0, x0, #0x3fc
  402e98:	ldr	w0, [x0]
  402e9c:	ldr	w1, [sp, #92]
  402ea0:	cmp	w1, w0
  402ea4:	b.lt	402d74 <ferror@plt+0x10a4>  // b.tstop
  402ea8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402eac:	add	x0, x0, #0x408
  402eb0:	ldr	w0, [x0]
  402eb4:	cmp	w0, #0x0
  402eb8:	b.eq	402ecc <ferror@plt+0x11fc>  // b.none
  402ebc:	ldr	x1, [sp, #56]
  402ec0:	adrp	x0, 405000 <ferror@plt+0x3330>
  402ec4:	add	x0, x0, #0xc28
  402ec8:	bl	401c30 <printf@plt>
  402ecc:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402ed0:	add	x0, x0, #0x404
  402ed4:	ldr	w0, [x0]
  402ed8:	cmp	w0, #0x0
  402edc:	b.eq	402f54 <ferror@plt+0x1284>  // b.none
  402ee0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402ee4:	add	x0, x0, #0x3f8
  402ee8:	ldr	w0, [x0]
  402eec:	cmp	w0, #0x10
  402ef0:	b.eq	402f3c <ferror@plt+0x126c>  // b.none
  402ef4:	cmp	w0, #0x10
  402ef8:	b.gt	402f58 <ferror@plt+0x1288>
  402efc:	cmp	w0, #0x8
  402f00:	b.eq	402f10 <ferror@plt+0x1240>  // b.none
  402f04:	cmp	w0, #0xa
  402f08:	b.eq	402f28 <ferror@plt+0x1258>  // b.none
  402f0c:	b	402f58 <ferror@plt+0x1288>
  402f10:	ldr	x0, [sp, #72]
  402f14:	mov	x1, x0
  402f18:	adrp	x0, 405000 <ferror@plt+0x3330>
  402f1c:	add	x0, x0, #0xc30
  402f20:	bl	401c30 <printf@plt>
  402f24:	b	402f58 <ferror@plt+0x1288>
  402f28:	ldr	x1, [sp, #72]
  402f2c:	adrp	x0, 405000 <ferror@plt+0x3330>
  402f30:	add	x0, x0, #0xc38
  402f34:	bl	401c30 <printf@plt>
  402f38:	b	402f58 <ferror@plt+0x1288>
  402f3c:	ldr	x0, [sp, #72]
  402f40:	mov	x1, x0
  402f44:	adrp	x0, 405000 <ferror@plt+0x3330>
  402f48:	add	x0, x0, #0xc40
  402f4c:	bl	401c30 <printf@plt>
  402f50:	b	402f58 <ferror@plt+0x1288>
  402f54:	nop
  402f58:	ldrsw	x0, [sp, #92]
  402f5c:	ldr	x1, [sp, #80]
  402f60:	add	x0, x1, x0
  402f64:	strb	wzr, [x0]
  402f68:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402f6c:	add	x0, x0, #0x3e0
  402f70:	ldr	x0, [x0]
  402f74:	mov	x1, x0
  402f78:	ldr	x0, [sp, #80]
  402f7c:	bl	4018c0 <fputs@plt>
  402f80:	add	x2, sp, #0x18
  402f84:	add	x1, sp, #0x20
  402f88:	add	x0, sp, #0x28
  402f8c:	mov	x3, x2
  402f90:	mov	x2, x1
  402f94:	mov	x1, x0
  402f98:	ldr	x0, [sp, #48]
  402f9c:	bl	40297c <ferror@plt+0xcac>
  402fa0:	str	x0, [sp, #64]
  402fa4:	ldr	x0, [sp, #64]
  402fa8:	cmn	x0, #0x1
  402fac:	b.eq	403078 <ferror@plt+0x13a8>  // b.none
  402fb0:	ldr	x0, [sp, #64]
  402fb4:	cmp	x0, #0x0
  402fb8:	b.lt	403048 <ferror@plt+0x1378>  // b.tstop
  402fbc:	ldr	x0, [sp, #64]
  402fc0:	cmp	x0, #0xff
  402fc4:	b.gt	403048 <ferror@plt+0x1378>
  402fc8:	ldr	x0, [sp, #64]
  402fcc:	cmp	x0, #0x9
  402fd0:	b.eq	40306c <ferror@plt+0x139c>  // b.none
  402fd4:	ldr	x0, [sp, #64]
  402fd8:	and	x1, x0, #0xff
  402fdc:	adrp	x0, 417000 <ferror@plt+0x15330>
  402fe0:	add	x0, x0, #0xbb8
  402fe4:	ldrh	w0, [x0, x1, lsl #1]
  402fe8:	and	w0, w0, #0x10
  402fec:	cmp	w0, #0x0
  402ff0:	b.ne	40306c <ferror@plt+0x139c>  // b.any
  402ff4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  402ff8:	add	x0, x0, #0x418
  402ffc:	ldrb	w0, [x0]
  403000:	cmp	w0, #0x53
  403004:	b.ne	403014 <ferror@plt+0x1344>  // b.any
  403008:	ldr	x0, [sp, #64]
  40300c:	cmp	x0, #0x7f
  403010:	b.gt	40306c <ferror@plt+0x139c>
  403014:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403018:	add	x0, x0, #0x400
  40301c:	ldr	w0, [x0]
  403020:	cmp	w0, #0x0
  403024:	b.eq	403048 <ferror@plt+0x1378>  // b.none
  403028:	ldr	x0, [sp, #64]
  40302c:	and	x1, x0, #0xff
  403030:	adrp	x0, 417000 <ferror@plt+0x15330>
  403034:	add	x0, x0, #0xbb8
  403038:	ldrh	w0, [x0, x1, lsl #1]
  40303c:	and	w0, w0, #0x40
  403040:	cmp	w0, #0x0
  403044:	b.ne	40306c <ferror@plt+0x139c>  // b.any
  403048:	add	x2, sp, #0x18
  40304c:	add	x1, sp, #0x20
  403050:	add	x0, sp, #0x28
  403054:	mov	x3, x2
  403058:	mov	x2, x1
  40305c:	mov	x1, x0
  403060:	ldr	x0, [sp, #64]
  403064:	bl	402b00 <ferror@plt+0xe30>
  403068:	b	40307c <ferror@plt+0x13ac>
  40306c:	ldr	x0, [sp, #64]
  403070:	bl	401c70 <putchar@plt>
  403074:	b	402f80 <ferror@plt+0x12b0>
  403078:	nop
  40307c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403080:	add	x0, x0, #0x420
  403084:	ldr	x0, [x0]
  403088:	cmp	x0, #0x0
  40308c:	b.eq	4030b8 <ferror@plt+0x13e8>  // b.none
  403090:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403094:	add	x0, x0, #0x420
  403098:	ldr	x2, [x0]
  40309c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4030a0:	add	x0, x0, #0x3e0
  4030a4:	ldr	x0, [x0]
  4030a8:	mov	x1, x0
  4030ac:	mov	x0, x2
  4030b0:	bl	4018c0 <fputs@plt>
  4030b4:	b	402d48 <ferror@plt+0x1078>
  4030b8:	mov	w0, #0xa                   	// #10
  4030bc:	bl	401c70 <putchar@plt>
  4030c0:	b	402d48 <ferror@plt+0x1078>
  4030c4:	nop
  4030c8:	ldr	x0, [sp, #80]
  4030cc:	bl	401b70 <free@plt>
  4030d0:	ldp	x29, x30, [sp], #96
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-32]!
  4030dc:	mov	x29, sp
  4030e0:	str	x0, [sp, #24]
  4030e4:	str	w1, [sp, #20]
  4030e8:	adrp	x0, 405000 <ferror@plt+0x3330>
  4030ec:	add	x0, x0, #0xc48
  4030f0:	bl	401ca0 <gettext@plt>
  4030f4:	mov	x1, x0
  4030f8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4030fc:	add	x0, x0, #0x448
  403100:	ldr	x0, [x0]
  403104:	mov	x2, x0
  403108:	ldr	x0, [sp, #24]
  40310c:	bl	401cb0 <fprintf@plt>
  403110:	adrp	x0, 405000 <ferror@plt+0x3330>
  403114:	add	x0, x0, #0xc70
  403118:	bl	401ca0 <gettext@plt>
  40311c:	mov	x1, x0
  403120:	ldr	x0, [sp, #24]
  403124:	bl	401cb0 <fprintf@plt>
  403128:	adrp	x0, 405000 <ferror@plt+0x3330>
  40312c:	add	x0, x0, #0xcb0
  403130:	bl	401ca0 <gettext@plt>
  403134:	mov	x1, x0
  403138:	ldr	x0, [sp, #24]
  40313c:	bl	401cb0 <fprintf@plt>
  403140:	adrp	x0, 405000 <ferror@plt+0x3330>
  403144:	add	x0, x0, #0xcc8
  403148:	bl	401ca0 <gettext@plt>
  40314c:	mov	x1, x0
  403150:	ldr	x0, [sp, #24]
  403154:	bl	401cb0 <fprintf@plt>
  403158:	adrp	x0, 405000 <ferror@plt+0x3330>
  40315c:	add	x0, x0, #0xd68
  403160:	bl	401ca0 <gettext@plt>
  403164:	mov	x1, x0
  403168:	ldr	x0, [sp, #24]
  40316c:	bl	401cb0 <fprintf@plt>
  403170:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403174:	add	x0, x0, #0x448
  403178:	ldr	x0, [x0]
  40317c:	ldr	x1, [sp, #24]
  403180:	bl	40380c <ferror@plt+0x1b3c>
  403184:	mov	w0, #0x3c                  	// #60
  403188:	cmp	w0, #0x0
  40318c:	b.eq	4031bc <ferror@plt+0x14ec>  // b.none
  403190:	ldr	w0, [sp, #20]
  403194:	cmp	w0, #0x0
  403198:	b.ne	4031bc <ferror@plt+0x14ec>  // b.any
  40319c:	adrp	x0, 406000 <ferror@plt+0x4330>
  4031a0:	add	x0, x0, #0xe0
  4031a4:	bl	401ca0 <gettext@plt>
  4031a8:	mov	x1, x0
  4031ac:	adrp	x0, 406000 <ferror@plt+0x4330>
  4031b0:	add	x2, x0, #0xf8
  4031b4:	ldr	x0, [sp, #24]
  4031b8:	bl	401cb0 <fprintf@plt>
  4031bc:	ldr	w0, [sp, #20]
  4031c0:	bl	4018e0 <exit@plt>
  4031c4:	sub	sp, sp, #0x10
  4031c8:	str	x0, [sp, #8]
  4031cc:	ldr	x0, [sp, #8]
  4031d0:	ldr	x0, [x0]
  4031d4:	add	sp, sp, #0x10
  4031d8:	ret
  4031dc:	sub	sp, sp, #0x10
  4031e0:	str	x0, [sp, #8]
  4031e4:	ldr	x0, [sp, #8]
  4031e8:	ldr	x0, [x0]
  4031ec:	add	sp, sp, #0x10
  4031f0:	ret
  4031f4:	sub	sp, sp, #0x10
  4031f8:	str	x0, [sp, #8]
  4031fc:	ldr	x0, [sp, #8]
  403200:	ldrb	w0, [x0, #76]
  403204:	ubfx	x0, x0, #7, #1
  403208:	and	w0, w0, #0xff
  40320c:	add	sp, sp, #0x10
  403210:	ret
  403214:	stp	x29, x30, [sp, #-48]!
  403218:	mov	x29, sp
  40321c:	str	x0, [sp, #24]
  403220:	bl	401a00 <bfd_get_error@plt>
  403224:	str	w0, [sp, #36]
  403228:	ldr	w0, [sp, #36]
  40322c:	cmp	w0, #0x0
  403230:	b.ne	403248 <ferror@plt+0x1578>  // b.any
  403234:	adrp	x0, 406000 <ferror@plt+0x4330>
  403238:	add	x0, x0, #0x120
  40323c:	bl	401ca0 <gettext@plt>
  403240:	str	x0, [sp, #40]
  403244:	b	403254 <ferror@plt+0x1584>
  403248:	ldr	w0, [sp, #36]
  40324c:	bl	401c00 <bfd_errmsg@plt>
  403250:	str	x0, [sp, #40]
  403254:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403258:	add	x0, x0, #0x3e0
  40325c:	ldr	x0, [x0]
  403260:	bl	401bb0 <fflush@plt>
  403264:	ldr	x0, [sp, #24]
  403268:	cmp	x0, #0x0
  40326c:	b.eq	4032a8 <ferror@plt+0x15d8>  // b.none
  403270:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403274:	add	x0, x0, #0x3c8
  403278:	ldr	x5, [x0]
  40327c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403280:	add	x0, x0, #0x448
  403284:	ldr	x0, [x0]
  403288:	ldr	x4, [sp, #40]
  40328c:	ldr	x3, [sp, #24]
  403290:	mov	x2, x0
  403294:	adrp	x0, 406000 <ferror@plt+0x4330>
  403298:	add	x1, x0, #0x138
  40329c:	mov	x0, x5
  4032a0:	bl	401cb0 <fprintf@plt>
  4032a4:	b	4032d8 <ferror@plt+0x1608>
  4032a8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4032ac:	add	x0, x0, #0x3c8
  4032b0:	ldr	x4, [x0]
  4032b4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4032b8:	add	x0, x0, #0x448
  4032bc:	ldr	x0, [x0]
  4032c0:	ldr	x3, [sp, #40]
  4032c4:	mov	x2, x0
  4032c8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4032cc:	add	x1, x0, #0x148
  4032d0:	mov	x0, x4
  4032d4:	bl	401cb0 <fprintf@plt>
  4032d8:	nop
  4032dc:	ldp	x29, x30, [sp], #48
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-304]!
  4032e8:	mov	x29, sp
  4032ec:	str	x0, [sp, #72]
  4032f0:	str	x1, [sp, #64]
  4032f4:	str	x2, [sp, #56]
  4032f8:	str	x3, [sp, #48]
  4032fc:	str	x4, [sp, #272]
  403300:	str	x5, [sp, #280]
  403304:	str	x6, [sp, #288]
  403308:	str	x7, [sp, #296]
  40330c:	str	q0, [sp, #144]
  403310:	str	q1, [sp, #160]
  403314:	str	q2, [sp, #176]
  403318:	str	q3, [sp, #192]
  40331c:	str	q4, [sp, #208]
  403320:	str	q5, [sp, #224]
  403324:	str	q6, [sp, #240]
  403328:	str	q7, [sp, #256]
  40332c:	bl	401a00 <bfd_get_error@plt>
  403330:	str	w0, [sp, #124]
  403334:	ldr	w0, [sp, #124]
  403338:	cmp	w0, #0x0
  40333c:	b.ne	403354 <ferror@plt+0x1684>  // b.any
  403340:	adrp	x0, 406000 <ferror@plt+0x4330>
  403344:	add	x0, x0, #0x120
  403348:	bl	401ca0 <gettext@plt>
  40334c:	str	x0, [sp, #136]
  403350:	b	403360 <ferror@plt+0x1690>
  403354:	ldr	w0, [sp, #124]
  403358:	bl	401c00 <bfd_errmsg@plt>
  40335c:	str	x0, [sp, #136]
  403360:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403364:	add	x0, x0, #0x3e0
  403368:	ldr	x0, [x0]
  40336c:	bl	401bb0 <fflush@plt>
  403370:	str	xzr, [sp, #128]
  403374:	add	x0, sp, #0x130
  403378:	str	x0, [sp, #88]
  40337c:	add	x0, sp, #0x130
  403380:	str	x0, [sp, #96]
  403384:	add	x0, sp, #0x110
  403388:	str	x0, [sp, #104]
  40338c:	mov	w0, #0xffffffe0            	// #-32
  403390:	str	w0, [sp, #112]
  403394:	mov	w0, #0xffffff80            	// #-128
  403398:	str	w0, [sp, #116]
  40339c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4033a0:	add	x0, x0, #0x3c8
  4033a4:	ldr	x1, [x0]
  4033a8:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4033ac:	add	x0, x0, #0x448
  4033b0:	ldr	x0, [x0]
  4033b4:	bl	4018c0 <fputs@plt>
  4033b8:	ldr	x0, [sp, #64]
  4033bc:	cmp	x0, #0x0
  4033c0:	b.eq	4033f4 <ferror@plt+0x1724>  // b.none
  4033c4:	ldr	x0, [sp, #72]
  4033c8:	cmp	x0, #0x0
  4033cc:	b.ne	4033dc <ferror@plt+0x170c>  // b.any
  4033d0:	ldr	x0, [sp, #64]
  4033d4:	bl	4045f0 <ferror@plt+0x2920>
  4033d8:	str	x0, [sp, #72]
  4033dc:	ldr	x0, [sp, #56]
  4033e0:	cmp	x0, #0x0
  4033e4:	b.eq	4033f4 <ferror@plt+0x1724>  // b.none
  4033e8:	ldr	x0, [sp, #56]
  4033ec:	bl	4031c4 <ferror@plt+0x14f4>
  4033f0:	str	x0, [sp, #128]
  4033f4:	ldr	x0, [sp, #128]
  4033f8:	cmp	x0, #0x0
  4033fc:	b.eq	403428 <ferror@plt+0x1758>  // b.none
  403400:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403404:	add	x0, x0, #0x3c8
  403408:	ldr	x4, [x0]
  40340c:	ldr	x3, [sp, #128]
  403410:	ldr	x2, [sp, #72]
  403414:	adrp	x0, 406000 <ferror@plt+0x4330>
  403418:	add	x1, x0, #0x150
  40341c:	mov	x0, x4
  403420:	bl	401cb0 <fprintf@plt>
  403424:	b	403448 <ferror@plt+0x1778>
  403428:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40342c:	add	x0, x0, #0x3c8
  403430:	ldr	x3, [x0]
  403434:	ldr	x2, [sp, #72]
  403438:	adrp	x0, 406000 <ferror@plt+0x4330>
  40343c:	add	x1, x0, #0x160
  403440:	mov	x0, x3
  403444:	bl	401cb0 <fprintf@plt>
  403448:	ldr	x0, [sp, #48]
  40344c:	cmp	x0, #0x0
  403450:	b.eq	4034b0 <ferror@plt+0x17e0>  // b.none
  403454:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403458:	add	x0, x0, #0x3c8
  40345c:	ldr	x0, [x0]
  403460:	mov	x3, x0
  403464:	mov	x2, #0x2                   	// #2
  403468:	mov	x1, #0x1                   	// #1
  40346c:	adrp	x0, 406000 <ferror@plt+0x4330>
  403470:	add	x0, x0, #0x168
  403474:	bl	401b90 <fwrite@plt>
  403478:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40347c:	add	x0, x0, #0x3c8
  403480:	ldr	x4, [x0]
  403484:	add	x2, sp, #0x10
  403488:	add	x3, sp, #0x58
  40348c:	ldp	x0, x1, [x3]
  403490:	stp	x0, x1, [x2]
  403494:	ldp	x0, x1, [x3, #16]
  403498:	stp	x0, x1, [x2, #16]
  40349c:	add	x0, sp, #0x10
  4034a0:	mov	x2, x0
  4034a4:	ldr	x1, [sp, #48]
  4034a8:	mov	x0, x4
  4034ac:	bl	401c20 <vfprintf@plt>
  4034b0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4034b4:	add	x0, x0, #0x3c8
  4034b8:	ldr	x3, [x0]
  4034bc:	ldr	x2, [sp, #136]
  4034c0:	adrp	x0, 406000 <ferror@plt+0x4330>
  4034c4:	add	x1, x0, #0x170
  4034c8:	mov	x0, x3
  4034cc:	bl	401cb0 <fprintf@plt>
  4034d0:	nop
  4034d4:	ldp	x29, x30, [sp], #304
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-32]!
  4034e0:	mov	x29, sp
  4034e4:	str	x0, [sp, #24]
  4034e8:	ldr	x0, [sp, #24]
  4034ec:	bl	403214 <ferror@plt+0x1544>
  4034f0:	mov	w0, #0x1                   	// #1
  4034f4:	bl	401be0 <xexit@plt>
  4034f8:	stp	x29, x30, [sp, #-80]!
  4034fc:	mov	x29, sp
  403500:	str	x19, [sp, #16]
  403504:	str	x0, [sp, #72]
  403508:	mov	x19, x1
  40350c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403510:	add	x0, x0, #0x3e0
  403514:	ldr	x0, [x0]
  403518:	bl	401bb0 <fflush@plt>
  40351c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403520:	add	x0, x0, #0x3c8
  403524:	ldr	x3, [x0]
  403528:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40352c:	add	x0, x0, #0x448
  403530:	ldr	x0, [x0]
  403534:	mov	x2, x0
  403538:	adrp	x0, 406000 <ferror@plt+0x4330>
  40353c:	add	x1, x0, #0x178
  403540:	mov	x0, x3
  403544:	bl	401cb0 <fprintf@plt>
  403548:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40354c:	add	x0, x0, #0x3c8
  403550:	ldr	x4, [x0]
  403554:	add	x2, sp, #0x20
  403558:	mov	x3, x19
  40355c:	ldp	x0, x1, [x3]
  403560:	stp	x0, x1, [x2]
  403564:	ldp	x0, x1, [x3, #16]
  403568:	stp	x0, x1, [x2, #16]
  40356c:	add	x0, sp, #0x20
  403570:	mov	x2, x0
  403574:	ldr	x1, [sp, #72]
  403578:	mov	x0, x4
  40357c:	bl	401c20 <vfprintf@plt>
  403580:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403584:	add	x0, x0, #0x3c8
  403588:	ldr	x0, [x0]
  40358c:	mov	x1, x0
  403590:	mov	w0, #0xa                   	// #10
  403594:	bl	401940 <putc@plt>
  403598:	nop
  40359c:	ldr	x19, [sp, #16]
  4035a0:	ldp	x29, x30, [sp], #80
  4035a4:	ret
  4035a8:	stp	x29, x30, [sp, #-288]!
  4035ac:	mov	x29, sp
  4035b0:	str	x0, [sp, #56]
  4035b4:	str	x1, [sp, #232]
  4035b8:	str	x2, [sp, #240]
  4035bc:	str	x3, [sp, #248]
  4035c0:	str	x4, [sp, #256]
  4035c4:	str	x5, [sp, #264]
  4035c8:	str	x6, [sp, #272]
  4035cc:	str	x7, [sp, #280]
  4035d0:	str	q0, [sp, #96]
  4035d4:	str	q1, [sp, #112]
  4035d8:	str	q2, [sp, #128]
  4035dc:	str	q3, [sp, #144]
  4035e0:	str	q4, [sp, #160]
  4035e4:	str	q5, [sp, #176]
  4035e8:	str	q6, [sp, #192]
  4035ec:	str	q7, [sp, #208]
  4035f0:	add	x0, sp, #0x120
  4035f4:	str	x0, [sp, #64]
  4035f8:	add	x0, sp, #0x120
  4035fc:	str	x0, [sp, #72]
  403600:	add	x0, sp, #0xe0
  403604:	str	x0, [sp, #80]
  403608:	mov	w0, #0xffffffc8            	// #-56
  40360c:	str	w0, [sp, #88]
  403610:	mov	w0, #0xffffff80            	// #-128
  403614:	str	w0, [sp, #92]
  403618:	add	x2, sp, #0x10
  40361c:	add	x3, sp, #0x40
  403620:	ldp	x0, x1, [x3]
  403624:	stp	x0, x1, [x2]
  403628:	ldp	x0, x1, [x3, #16]
  40362c:	stp	x0, x1, [x2, #16]
  403630:	add	x0, sp, #0x10
  403634:	mov	x1, x0
  403638:	ldr	x0, [sp, #56]
  40363c:	bl	4034f8 <ferror@plt+0x1828>
  403640:	mov	w0, #0x1                   	// #1
  403644:	bl	401be0 <xexit@plt>
  403648:	stp	x29, x30, [sp, #-288]!
  40364c:	mov	x29, sp
  403650:	str	x0, [sp, #56]
  403654:	str	x1, [sp, #232]
  403658:	str	x2, [sp, #240]
  40365c:	str	x3, [sp, #248]
  403660:	str	x4, [sp, #256]
  403664:	str	x5, [sp, #264]
  403668:	str	x6, [sp, #272]
  40366c:	str	x7, [sp, #280]
  403670:	str	q0, [sp, #96]
  403674:	str	q1, [sp, #112]
  403678:	str	q2, [sp, #128]
  40367c:	str	q3, [sp, #144]
  403680:	str	q4, [sp, #160]
  403684:	str	q5, [sp, #176]
  403688:	str	q6, [sp, #192]
  40368c:	str	q7, [sp, #208]
  403690:	add	x0, sp, #0x120
  403694:	str	x0, [sp, #64]
  403698:	add	x0, sp, #0x120
  40369c:	str	x0, [sp, #72]
  4036a0:	add	x0, sp, #0xe0
  4036a4:	str	x0, [sp, #80]
  4036a8:	mov	w0, #0xffffffc8            	// #-56
  4036ac:	str	w0, [sp, #88]
  4036b0:	mov	w0, #0xffffff80            	// #-128
  4036b4:	str	w0, [sp, #92]
  4036b8:	add	x2, sp, #0x10
  4036bc:	add	x3, sp, #0x40
  4036c0:	ldp	x0, x1, [x3]
  4036c4:	stp	x0, x1, [x2]
  4036c8:	ldp	x0, x1, [x3, #16]
  4036cc:	stp	x0, x1, [x2, #16]
  4036d0:	add	x0, sp, #0x10
  4036d4:	mov	x1, x0
  4036d8:	ldr	x0, [sp, #56]
  4036dc:	bl	4034f8 <ferror@plt+0x1828>
  4036e0:	nop
  4036e4:	ldp	x29, x30, [sp], #288
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-48]!
  4036f0:	mov	x29, sp
  4036f4:	str	x19, [sp, #16]
  4036f8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4036fc:	add	x0, x0, #0x180
  403700:	str	x0, [sp, #40]
  403704:	ldr	x0, [sp, #40]
  403708:	bl	401910 <bfd_set_default_target@plt>
  40370c:	cmp	w0, #0x0
  403710:	b.ne	40373c <ferror@plt+0x1a6c>  // b.any
  403714:	adrp	x0, 406000 <ferror@plt+0x4330>
  403718:	add	x0, x0, #0x1a0
  40371c:	bl	401ca0 <gettext@plt>
  403720:	mov	x19, x0
  403724:	bl	401a00 <bfd_get_error@plt>
  403728:	bl	401c00 <bfd_errmsg@plt>
  40372c:	mov	x2, x0
  403730:	ldr	x1, [sp, #40]
  403734:	mov	x0, x19
  403738:	bl	4035a8 <ferror@plt+0x18d8>
  40373c:	nop
  403740:	ldr	x19, [sp, #16]
  403744:	ldp	x29, x30, [sp], #48
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-48]!
  403750:	mov	x29, sp
  403754:	str	x19, [sp, #16]
  403758:	str	x0, [sp, #40]
  40375c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403760:	add	x0, x0, #0x3e0
  403764:	ldr	x0, [x0]
  403768:	bl	401bb0 <fflush@plt>
  40376c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403770:	add	x0, x0, #0x3c8
  403774:	ldr	x19, [x0]
  403778:	adrp	x0, 406000 <ferror@plt+0x4330>
  40377c:	add	x0, x0, #0x1d0
  403780:	bl	401ca0 <gettext@plt>
  403784:	mov	x1, x0
  403788:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40378c:	add	x0, x0, #0x448
  403790:	ldr	x0, [x0]
  403794:	mov	x2, x0
  403798:	mov	x0, x19
  40379c:	bl	401cb0 <fprintf@plt>
  4037a0:	b	4037d4 <ferror@plt+0x1b04>
  4037a4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4037a8:	add	x0, x0, #0x3c8
  4037ac:	ldr	x3, [x0]
  4037b0:	ldr	x0, [sp, #40]
  4037b4:	add	x1, x0, #0x8
  4037b8:	str	x1, [sp, #40]
  4037bc:	ldr	x0, [x0]
  4037c0:	mov	x2, x0
  4037c4:	adrp	x0, 406000 <ferror@plt+0x4330>
  4037c8:	add	x1, x0, #0x1e8
  4037cc:	mov	x0, x3
  4037d0:	bl	401cb0 <fprintf@plt>
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	ldr	x0, [x0]
  4037dc:	cmp	x0, #0x0
  4037e0:	b.ne	4037a4 <ferror@plt+0x1ad4>  // b.any
  4037e4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4037e8:	add	x0, x0, #0x3c8
  4037ec:	ldr	x0, [x0]
  4037f0:	mov	x1, x0
  4037f4:	mov	w0, #0xa                   	// #10
  4037f8:	bl	401950 <fputc@plt>
  4037fc:	nop
  403800:	ldr	x19, [sp, #16]
  403804:	ldp	x29, x30, [sp], #48
  403808:	ret
  40380c:	stp	x29, x30, [sp, #-48]!
  403810:	mov	x29, sp
  403814:	str	x0, [sp, #24]
  403818:	str	x1, [sp, #16]
  40381c:	ldr	x0, [sp, #24]
  403820:	cmp	x0, #0x0
  403824:	b.ne	403844 <ferror@plt+0x1b74>  // b.any
  403828:	adrp	x0, 406000 <ferror@plt+0x4330>
  40382c:	add	x0, x0, #0x1f0
  403830:	bl	401ca0 <gettext@plt>
  403834:	mov	x1, x0
  403838:	ldr	x0, [sp, #16]
  40383c:	bl	401cb0 <fprintf@plt>
  403840:	b	403860 <ferror@plt+0x1b90>
  403844:	adrp	x0, 406000 <ferror@plt+0x4330>
  403848:	add	x0, x0, #0x208
  40384c:	bl	401ca0 <gettext@plt>
  403850:	ldr	x2, [sp, #24]
  403854:	mov	x1, x0
  403858:	ldr	x0, [sp, #16]
  40385c:	bl	401cb0 <fprintf@plt>
  403860:	bl	4019e0 <bfd_target_list@plt>
  403864:	str	x0, [sp, #32]
  403868:	str	wzr, [sp, #44]
  40386c:	b	4038a4 <ferror@plt+0x1bd4>
  403870:	ldrsw	x0, [sp, #44]
  403874:	lsl	x0, x0, #3
  403878:	ldr	x1, [sp, #32]
  40387c:	add	x0, x1, x0
  403880:	ldr	x0, [x0]
  403884:	mov	x2, x0
  403888:	adrp	x0, 406000 <ferror@plt+0x4330>
  40388c:	add	x1, x0, #0x1e8
  403890:	ldr	x0, [sp, #16]
  403894:	bl	401cb0 <fprintf@plt>
  403898:	ldr	w0, [sp, #44]
  40389c:	add	w0, w0, #0x1
  4038a0:	str	w0, [sp, #44]
  4038a4:	ldrsw	x0, [sp, #44]
  4038a8:	lsl	x0, x0, #3
  4038ac:	ldr	x1, [sp, #32]
  4038b0:	add	x0, x1, x0
  4038b4:	ldr	x0, [x0]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.ne	403870 <ferror@plt+0x1ba0>  // b.any
  4038c0:	ldr	x1, [sp, #16]
  4038c4:	mov	w0, #0xa                   	// #10
  4038c8:	bl	401950 <fputc@plt>
  4038cc:	ldr	x0, [sp, #32]
  4038d0:	bl	401b70 <free@plt>
  4038d4:	nop
  4038d8:	ldp	x29, x30, [sp], #48
  4038dc:	ret
  4038e0:	stp	x29, x30, [sp, #-48]!
  4038e4:	mov	x29, sp
  4038e8:	str	x0, [sp, #24]
  4038ec:	str	x1, [sp, #16]
  4038f0:	ldr	x0, [sp, #24]
  4038f4:	cmp	x0, #0x0
  4038f8:	b.ne	403918 <ferror@plt+0x1c48>  // b.any
  4038fc:	adrp	x0, 406000 <ferror@plt+0x4330>
  403900:	add	x0, x0, #0x220
  403904:	bl	401ca0 <gettext@plt>
  403908:	mov	x1, x0
  40390c:	ldr	x0, [sp, #16]
  403910:	bl	401cb0 <fprintf@plt>
  403914:	b	403934 <ferror@plt+0x1c64>
  403918:	adrp	x0, 406000 <ferror@plt+0x4330>
  40391c:	add	x0, x0, #0x240
  403920:	bl	401ca0 <gettext@plt>
  403924:	ldr	x2, [sp, #24]
  403928:	mov	x1, x0
  40392c:	ldr	x0, [sp, #16]
  403930:	bl	401cb0 <fprintf@plt>
  403934:	bl	401900 <bfd_arch_list@plt>
  403938:	str	x0, [sp, #32]
  40393c:	ldr	x0, [sp, #32]
  403940:	str	x0, [sp, #40]
  403944:	b	403970 <ferror@plt+0x1ca0>
  403948:	ldr	x0, [sp, #40]
  40394c:	ldr	x0, [x0]
  403950:	mov	x2, x0
  403954:	adrp	x0, 406000 <ferror@plt+0x4330>
  403958:	add	x1, x0, #0x1e8
  40395c:	ldr	x0, [sp, #16]
  403960:	bl	401cb0 <fprintf@plt>
  403964:	ldr	x0, [sp, #40]
  403968:	add	x0, x0, #0x8
  40396c:	str	x0, [sp, #40]
  403970:	ldr	x0, [sp, #40]
  403974:	ldr	x0, [x0]
  403978:	cmp	x0, #0x0
  40397c:	b.ne	403948 <ferror@plt+0x1c78>  // b.any
  403980:	ldr	x1, [sp, #16]
  403984:	mov	w0, #0xa                   	// #10
  403988:	bl	401950 <fputc@plt>
  40398c:	ldr	x0, [sp, #32]
  403990:	bl	401b70 <free@plt>
  403994:	nop
  403998:	ldp	x29, x30, [sp], #48
  40399c:	ret
  4039a0:	stp	x29, x30, [sp, #-32]!
  4039a4:	mov	x29, sp
  4039a8:	str	w0, [sp, #28]
  4039ac:	ldr	w0, [sp, #28]
  4039b0:	cmp	w0, #0x0
  4039b4:	b.eq	4039c8 <ferror@plt+0x1cf8>  // b.none
  4039b8:	ldr	w0, [sp, #28]
  4039bc:	cmp	w0, #0x1
  4039c0:	b.eq	4039d8 <ferror@plt+0x1d08>  // b.none
  4039c4:	b	4039e8 <ferror@plt+0x1d18>
  4039c8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4039cc:	add	x0, x0, #0x260
  4039d0:	bl	401ca0 <gettext@plt>
  4039d4:	b	4039f4 <ferror@plt+0x1d24>
  4039d8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4039dc:	add	x0, x0, #0x270
  4039e0:	bl	401ca0 <gettext@plt>
  4039e4:	b	4039f4 <ferror@plt+0x1d24>
  4039e8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4039ec:	add	x0, x0, #0x280
  4039f0:	bl	401ca0 <gettext@plt>
  4039f4:	ldp	x29, x30, [sp], #32
  4039f8:	ret
  4039fc:	stp	x29, x30, [sp, #-112]!
  403a00:	mov	x29, sp
  403a04:	stp	x19, x20, [sp, #16]
  403a08:	str	x21, [sp, #32]
  403a0c:	str	x0, [sp, #56]
  403a10:	str	x1, [sp, #48]
  403a14:	ldr	x0, [sp, #48]
  403a18:	str	x0, [sp, #96]
  403a1c:	ldr	x0, [sp, #96]
  403a20:	ldr	w0, [x0, #12]
  403a24:	add	w1, w0, #0x1
  403a28:	ldr	x0, [sp, #96]
  403a2c:	str	w1, [x0, #12]
  403a30:	ldr	x0, [sp, #96]
  403a34:	ldr	w0, [x0, #12]
  403a38:	sxtw	x1, w0
  403a3c:	mov	x0, x1
  403a40:	lsl	x0, x0, #1
  403a44:	add	x0, x0, x1
  403a48:	lsl	x0, x0, #5
  403a4c:	str	x0, [sp, #88]
  403a50:	ldr	x0, [sp, #96]
  403a54:	ldr	x0, [x0, #16]
  403a58:	ldr	x1, [sp, #88]
  403a5c:	cmp	x1, x0
  403a60:	b.ls	403af8 <ferror@plt+0x1e28>  // b.plast
  403a64:	ldr	x0, [sp, #96]
  403a68:	ldr	w0, [x0, #12]
  403a6c:	cmp	w0, #0x3f
  403a70:	b.le	403a94 <ferror@plt+0x1dc4>
  403a74:	ldr	x0, [sp, #96]
  403a78:	ldr	w0, [x0, #12]
  403a7c:	sxtw	x1, w0
  403a80:	mov	x0, x1
  403a84:	lsl	x0, x0, #1
  403a88:	add	x0, x0, x1
  403a8c:	lsl	x0, x0, #6
  403a90:	b	403a98 <ferror@plt+0x1dc8>
  403a94:	mov	x0, #0x3000                	// #12288
  403a98:	str	x0, [sp, #80]
  403a9c:	ldr	x0, [sp, #96]
  403aa0:	ldr	x0, [x0, #24]
  403aa4:	ldr	x1, [sp, #80]
  403aa8:	bl	4019c0 <xrealloc@plt>
  403aac:	mov	x1, x0
  403ab0:	ldr	x0, [sp, #96]
  403ab4:	str	x1, [x0, #24]
  403ab8:	ldr	x0, [sp, #96]
  403abc:	ldr	x1, [x0, #24]
  403ac0:	ldr	x0, [sp, #96]
  403ac4:	ldr	x0, [x0, #16]
  403ac8:	add	x3, x1, x0
  403acc:	ldr	x0, [sp, #96]
  403ad0:	ldr	x0, [x0, #16]
  403ad4:	ldr	x1, [sp, #80]
  403ad8:	sub	x0, x1, x0
  403adc:	mov	x2, x0
  403ae0:	mov	w1, #0x0                   	// #0
  403ae4:	mov	x0, x3
  403ae8:	bl	401a10 <memset@plt>
  403aec:	ldr	x0, [sp, #96]
  403af0:	ldr	x1, [sp, #80]
  403af4:	str	x1, [x0, #16]
  403af8:	ldr	x0, [sp, #96]
  403afc:	ldr	x2, [x0, #24]
  403b00:	ldr	x0, [sp, #96]
  403b04:	ldr	w0, [x0, #12]
  403b08:	sxtw	x1, w0
  403b0c:	mov	x0, x1
  403b10:	lsl	x0, x0, #1
  403b14:	add	x0, x0, x1
  403b18:	lsl	x0, x0, #5
  403b1c:	sub	x0, x0, #0x60
  403b20:	add	x0, x2, x0
  403b24:	ldr	x1, [sp, #56]
  403b28:	ldr	x1, [x1]
  403b2c:	str	x1, [x0]
  403b30:	adrp	x0, 406000 <ferror@plt+0x4330>
  403b34:	add	x0, x0, #0x298
  403b38:	bl	401ca0 <gettext@plt>
  403b3c:	mov	x20, x0
  403b40:	ldr	x0, [sp, #56]
  403b44:	ldr	x19, [x0]
  403b48:	ldr	x0, [sp, #56]
  403b4c:	ldr	w0, [x0, #16]
  403b50:	bl	4039a0 <ferror@plt+0x1cd0>
  403b54:	mov	x21, x0
  403b58:	ldr	x0, [sp, #56]
  403b5c:	ldr	w0, [x0, #12]
  403b60:	bl	4039a0 <ferror@plt+0x1cd0>
  403b64:	mov	x3, x0
  403b68:	mov	x2, x21
  403b6c:	mov	x1, x19
  403b70:	mov	x0, x20
  403b74:	bl	401c30 <printf@plt>
  403b78:	ldr	x0, [sp, #96]
  403b7c:	ldr	x2, [x0]
  403b80:	ldr	x0, [sp, #56]
  403b84:	ldr	x0, [x0]
  403b88:	mov	x1, x0
  403b8c:	mov	x0, x2
  403b90:	bl	401b80 <bfd_openw@plt>
  403b94:	str	x0, [sp, #72]
  403b98:	ldr	x0, [sp, #72]
  403b9c:	cmp	x0, #0x0
  403ba0:	b.ne	403bc0 <ferror@plt+0x1ef0>  // b.any
  403ba4:	ldr	x0, [sp, #96]
  403ba8:	ldr	x0, [x0]
  403bac:	bl	403214 <ferror@plt+0x1544>
  403bb0:	ldr	x0, [sp, #96]
  403bb4:	mov	w1, #0x1                   	// #1
  403bb8:	str	w1, [x0, #8]
  403bbc:	b	403ca4 <ferror@plt+0x1fd4>
  403bc0:	mov	w1, #0x1                   	// #1
  403bc4:	ldr	x0, [sp, #72]
  403bc8:	bl	401ab0 <bfd_set_format@plt>
  403bcc:	cmp	w0, #0x0
  403bd0:	b.ne	403bfc <ferror@plt+0x1f2c>  // b.any
  403bd4:	bl	401a00 <bfd_get_error@plt>
  403bd8:	cmp	w0, #0x5
  403bdc:	b.eq	403ca4 <ferror@plt+0x1fd4>  // b.none
  403be0:	ldr	x0, [sp, #56]
  403be4:	ldr	x0, [x0]
  403be8:	bl	403214 <ferror@plt+0x1544>
  403bec:	ldr	x0, [sp, #96]
  403bf0:	mov	w1, #0x1                   	// #1
  403bf4:	str	w1, [x0, #8]
  403bf8:	b	403ca4 <ferror@plt+0x1fd4>
  403bfc:	mov	w0, #0x2                   	// #2
  403c00:	str	w0, [sp, #108]
  403c04:	b	403c98 <ferror@plt+0x1fc8>
  403c08:	ldr	x0, [sp, #72]
  403c0c:	ldr	x0, [x0, #8]
  403c10:	ldr	x3, [x0, #656]
  403c14:	mov	x2, #0x0                   	// #0
  403c18:	ldr	w1, [sp, #108]
  403c1c:	ldr	x0, [sp, #72]
  403c20:	blr	x3
  403c24:	cmp	w0, #0x0
  403c28:	b.eq	403c8c <ferror@plt+0x1fbc>  // b.none
  403c2c:	mov	x1, #0x0                   	// #0
  403c30:	ldr	w0, [sp, #108]
  403c34:	bl	401b40 <bfd_printable_arch_mach@plt>
  403c38:	mov	x1, x0
  403c3c:	adrp	x0, 406000 <ferror@plt+0x4330>
  403c40:	add	x0, x0, #0x2b8
  403c44:	bl	401c30 <printf@plt>
  403c48:	ldr	x0, [sp, #96]
  403c4c:	ldr	x2, [x0, #24]
  403c50:	ldr	x0, [sp, #96]
  403c54:	ldr	w0, [x0, #12]
  403c58:	sxtw	x1, w0
  403c5c:	mov	x0, x1
  403c60:	lsl	x0, x0, #1
  403c64:	add	x0, x0, x1
  403c68:	lsl	x0, x0, #5
  403c6c:	sub	x0, x0, #0x60
  403c70:	add	x1, x2, x0
  403c74:	ldr	w0, [sp, #108]
  403c78:	sub	w0, w0, #0x2
  403c7c:	mov	w0, w0
  403c80:	add	x0, x1, x0
  403c84:	mov	w1, #0x1                   	// #1
  403c88:	strb	w1, [x0, #8]
  403c8c:	ldr	w0, [sp, #108]
  403c90:	add	w0, w0, #0x1
  403c94:	str	w0, [sp, #108]
  403c98:	ldr	w0, [sp, #108]
  403c9c:	cmp	w0, #0x58
  403ca0:	b.ls	403c08 <ferror@plt+0x1f38>  // b.plast
  403ca4:	ldr	x0, [sp, #72]
  403ca8:	cmp	x0, #0x0
  403cac:	b.eq	403cb8 <ferror@plt+0x1fe8>  // b.none
  403cb0:	ldr	x0, [sp, #72]
  403cb4:	bl	401b00 <bfd_close_all_done@plt>
  403cb8:	ldr	x0, [sp, #96]
  403cbc:	ldr	w0, [x0, #8]
  403cc0:	ldp	x19, x20, [sp, #16]
  403cc4:	ldr	x21, [sp, #32]
  403cc8:	ldp	x29, x30, [sp], #112
  403ccc:	ret
  403cd0:	stp	x29, x30, [sp, #-32]!
  403cd4:	mov	x29, sp
  403cd8:	str	x0, [sp, #24]
  403cdc:	mov	x0, #0x0                   	// #0
  403ce0:	bl	40593c <ferror@plt+0x3c6c>
  403ce4:	mov	x1, x0
  403ce8:	ldr	x0, [sp, #24]
  403cec:	str	x1, [x0]
  403cf0:	ldr	x0, [sp, #24]
  403cf4:	str	wzr, [x0, #8]
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	str	wzr, [x0, #12]
  403d00:	ldr	x0, [sp, #24]
  403d04:	str	xzr, [x0, #16]
  403d08:	ldr	x0, [sp, #24]
  403d0c:	str	xzr, [x0, #24]
  403d10:	ldr	x1, [sp, #24]
  403d14:	adrp	x0, 403000 <ferror@plt+0x1330>
  403d18:	add	x0, x0, #0x9fc
  403d1c:	bl	401b60 <bfd_iterate_over_targets@plt>
  403d20:	ldr	x0, [sp, #24]
  403d24:	ldr	x0, [x0]
  403d28:	bl	401c90 <unlink@plt>
  403d2c:	ldr	x0, [sp, #24]
  403d30:	ldr	x0, [x0]
  403d34:	bl	401b70 <free@plt>
  403d38:	nop
  403d3c:	ldp	x29, x30, [sp], #32
  403d40:	ret
  403d44:	stp	x29, x30, [sp, #-48]!
  403d48:	mov	x29, sp
  403d4c:	str	x19, [sp, #16]
  403d50:	str	w0, [sp, #44]
  403d54:	str	w1, [sp, #40]
  403d58:	str	x2, [sp, #32]
  403d5c:	b	403db8 <ferror@plt+0x20e8>
  403d60:	ldr	w19, [sp, #40]
  403d64:	ldr	x0, [sp, #32]
  403d68:	ldr	x2, [x0, #24]
  403d6c:	ldrsw	x1, [sp, #44]
  403d70:	mov	x0, x1
  403d74:	lsl	x0, x0, #1
  403d78:	add	x0, x0, x1
  403d7c:	lsl	x0, x0, #5
  403d80:	add	x0, x2, x0
  403d84:	ldr	x0, [x0]
  403d88:	bl	4018b0 <strlen@plt>
  403d8c:	sub	w0, w19, w0
  403d90:	sub	w0, w0, #0x1
  403d94:	str	w0, [sp, #40]
  403d98:	ldr	w0, [sp, #40]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ge	403dac <ferror@plt+0x20dc>  // b.tcont
  403da4:	ldr	w0, [sp, #44]
  403da8:	b	403dd0 <ferror@plt+0x2100>
  403dac:	ldr	w0, [sp, #44]
  403db0:	add	w0, w0, #0x1
  403db4:	str	w0, [sp, #44]
  403db8:	ldr	x0, [sp, #32]
  403dbc:	ldr	w0, [x0, #12]
  403dc0:	ldr	w1, [sp, #44]
  403dc4:	cmp	w1, w0
  403dc8:	b.lt	403d60 <ferror@plt+0x2090>  // b.tstop
  403dcc:	ldr	w0, [sp, #44]
  403dd0:	ldr	x19, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #48
  403dd8:	ret
  403ddc:	stp	x29, x30, [sp, #-32]!
  403de0:	mov	x29, sp
  403de4:	str	w0, [sp, #28]
  403de8:	str	w1, [sp, #24]
  403dec:	str	x2, [sp, #16]
  403df0:	b	403e34 <ferror@plt+0x2164>
  403df4:	ldr	x0, [sp, #16]
  403df8:	ldr	x2, [x0, #24]
  403dfc:	ldr	w0, [sp, #28]
  403e00:	add	w1, w0, #0x1
  403e04:	str	w1, [sp, #28]
  403e08:	sxtw	x1, w0
  403e0c:	mov	x0, x1
  403e10:	lsl	x0, x0, #1
  403e14:	add	x0, x0, x1
  403e18:	lsl	x0, x0, #5
  403e1c:	add	x0, x2, x0
  403e20:	ldr	x0, [x0]
  403e24:	mov	x1, x0
  403e28:	adrp	x0, 406000 <ferror@plt+0x4330>
  403e2c:	add	x0, x0, #0x2c0
  403e30:	bl	401c30 <printf@plt>
  403e34:	ldr	w1, [sp, #28]
  403e38:	ldr	w0, [sp, #24]
  403e3c:	cmp	w1, w0
  403e40:	b.ne	403df4 <ferror@plt+0x2124>  // b.any
  403e44:	nop
  403e48:	nop
  403e4c:	ldp	x29, x30, [sp], #32
  403e50:	ret
  403e54:	stp	x29, x30, [sp, #-64]!
  403e58:	mov	x29, sp
  403e5c:	str	w0, [sp, #44]
  403e60:	str	w1, [sp, #40]
  403e64:	str	w2, [sp, #36]
  403e68:	str	x3, [sp, #24]
  403e6c:	b	403f5c <ferror@plt+0x228c>
  403e70:	ldr	x0, [sp, #24]
  403e74:	ldr	x2, [x0, #24]
  403e78:	ldrsw	x1, [sp, #44]
  403e7c:	mov	x0, x1
  403e80:	lsl	x0, x0, #1
  403e84:	add	x0, x0, x1
  403e88:	lsl	x0, x0, #5
  403e8c:	add	x1, x2, x0
  403e90:	ldr	w0, [sp, #36]
  403e94:	sub	w0, w0, #0x2
  403e98:	mov	w0, w0
  403e9c:	add	x0, x1, x0
  403ea0:	ldrb	w0, [x0, #8]
  403ea4:	cmp	w0, #0x0
  403ea8:	b.eq	403eec <ferror@plt+0x221c>  // b.none
  403eac:	ldr	x0, [sp, #24]
  403eb0:	ldr	x2, [x0, #24]
  403eb4:	ldrsw	x1, [sp, #44]
  403eb8:	mov	x0, x1
  403ebc:	lsl	x0, x0, #1
  403ec0:	add	x0, x0, x1
  403ec4:	lsl	x0, x0, #5
  403ec8:	add	x0, x2, x0
  403ecc:	ldr	x2, [x0]
  403ed0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  403ed4:	add	x0, x0, #0x3e0
  403ed8:	ldr	x0, [x0]
  403edc:	mov	x1, x0
  403ee0:	mov	x0, x2
  403ee4:	bl	4018c0 <fputs@plt>
  403ee8:	b	403f38 <ferror@plt+0x2268>
  403eec:	ldr	x0, [sp, #24]
  403ef0:	ldr	x2, [x0, #24]
  403ef4:	ldrsw	x1, [sp, #44]
  403ef8:	mov	x0, x1
  403efc:	lsl	x0, x0, #1
  403f00:	add	x0, x0, x1
  403f04:	lsl	x0, x0, #5
  403f08:	add	x0, x2, x0
  403f0c:	ldr	x0, [x0]
  403f10:	bl	4018b0 <strlen@plt>
  403f14:	str	w0, [sp, #60]
  403f18:	b	403f24 <ferror@plt+0x2254>
  403f1c:	mov	w0, #0x2d                  	// #45
  403f20:	bl	401c70 <putchar@plt>
  403f24:	ldr	w0, [sp, #60]
  403f28:	sub	w1, w0, #0x1
  403f2c:	str	w1, [sp, #60]
  403f30:	cmp	w0, #0x0
  403f34:	b.ne	403f1c <ferror@plt+0x224c>  // b.any
  403f38:	ldr	w0, [sp, #44]
  403f3c:	add	w0, w0, #0x1
  403f40:	str	w0, [sp, #44]
  403f44:	ldr	w1, [sp, #44]
  403f48:	ldr	w0, [sp, #40]
  403f4c:	cmp	w1, w0
  403f50:	b.eq	403f5c <ferror@plt+0x228c>  // b.none
  403f54:	mov	w0, #0x20                  	// #32
  403f58:	bl	401c70 <putchar@plt>
  403f5c:	ldr	w1, [sp, #44]
  403f60:	ldr	w0, [sp, #40]
  403f64:	cmp	w1, w0
  403f68:	b.ne	403e70 <ferror@plt+0x21a0>  // b.any
  403f6c:	nop
  403f70:	nop
  403f74:	ldp	x29, x30, [sp], #64
  403f78:	ret
  403f7c:	stp	x29, x30, [sp, #-80]!
  403f80:	mov	x29, sp
  403f84:	str	x0, [sp, #24]
  403f88:	str	wzr, [sp, #64]
  403f8c:	mov	w0, #0x2                   	// #2
  403f90:	str	w0, [sp, #68]
  403f94:	b	403fd8 <ferror@plt+0x2308>
  403f98:	mov	x1, #0x0                   	// #0
  403f9c:	ldr	w0, [sp, #68]
  403fa0:	bl	401b40 <bfd_printable_arch_mach@plt>
  403fa4:	str	x0, [sp, #40]
  403fa8:	ldr	x0, [sp, #40]
  403fac:	bl	4018b0 <strlen@plt>
  403fb0:	str	w0, [sp, #36]
  403fb4:	ldr	w1, [sp, #36]
  403fb8:	ldr	w0, [sp, #64]
  403fbc:	cmp	w1, w0
  403fc0:	b.le	403fcc <ferror@plt+0x22fc>
  403fc4:	ldr	w0, [sp, #36]
  403fc8:	str	w0, [sp, #64]
  403fcc:	ldr	w0, [sp, #68]
  403fd0:	add	w0, w0, #0x1
  403fd4:	str	w0, [sp, #68]
  403fd8:	ldr	w0, [sp, #68]
  403fdc:	cmp	w0, #0x58
  403fe0:	b.ls	403f98 <ferror@plt+0x22c8>  // b.plast
  403fe4:	str	wzr, [sp, #76]
  403fe8:	adrp	x0, 406000 <ferror@plt+0x4330>
  403fec:	add	x0, x0, #0x2c8
  403ff0:	bl	401c60 <getenv@plt>
  403ff4:	str	x0, [sp, #56]
  403ff8:	ldr	x0, [sp, #56]
  403ffc:	cmp	x0, #0x0
  404000:	b.eq	404010 <ferror@plt+0x2340>  // b.none
  404004:	ldr	x0, [sp, #56]
  404008:	bl	4019a0 <atoi@plt>
  40400c:	str	w0, [sp, #76]
  404010:	ldr	w0, [sp, #76]
  404014:	cmp	w0, #0x0
  404018:	b.ne	404024 <ferror@plt+0x2354>  // b.any
  40401c:	mov	w0, #0x50                  	// #80
  404020:	str	w0, [sp, #76]
  404024:	str	wzr, [sp, #72]
  404028:	b	404114 <ferror@plt+0x2444>
  40402c:	ldr	w1, [sp, #76]
  404030:	ldr	w0, [sp, #64]
  404034:	sub	w0, w1, w0
  404038:	sub	w0, w0, #0x1
  40403c:	ldr	x2, [sp, #24]
  404040:	mov	w1, w0
  404044:	ldr	w0, [sp, #72]
  404048:	bl	403d44 <ferror@plt+0x2074>
  40404c:	str	w0, [sp, #52]
  404050:	ldr	w0, [sp, #64]
  404054:	add	w1, w0, #0x1
  404058:	adrp	x0, 406000 <ferror@plt+0x4330>
  40405c:	add	x2, x0, #0x2d0
  404060:	adrp	x0, 406000 <ferror@plt+0x4330>
  404064:	add	x0, x0, #0x2d8
  404068:	bl	401c30 <printf@plt>
  40406c:	ldr	x2, [sp, #24]
  404070:	ldr	w1, [sp, #52]
  404074:	ldr	w0, [sp, #72]
  404078:	bl	403ddc <ferror@plt+0x210c>
  40407c:	mov	w0, #0xa                   	// #10
  404080:	bl	401c70 <putchar@plt>
  404084:	mov	w0, #0x2                   	// #2
  404088:	str	w0, [sp, #68]
  40408c:	b	404100 <ferror@plt+0x2430>
  404090:	mov	x1, #0x0                   	// #0
  404094:	ldr	w0, [sp, #68]
  404098:	bl	401b40 <bfd_printable_arch_mach@plt>
  40409c:	mov	x2, x0
  4040a0:	adrp	x0, 406000 <ferror@plt+0x4330>
  4040a4:	add	x1, x0, #0x2e0
  4040a8:	mov	x0, x2
  4040ac:	bl	401b30 <strcmp@plt>
  4040b0:	cmp	w0, #0x0
  4040b4:	b.eq	4040f4 <ferror@plt+0x2424>  // b.none
  4040b8:	mov	x1, #0x0                   	// #0
  4040bc:	ldr	w0, [sp, #68]
  4040c0:	bl	401b40 <bfd_printable_arch_mach@plt>
  4040c4:	mov	x2, x0
  4040c8:	ldr	w1, [sp, #64]
  4040cc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4040d0:	add	x0, x0, #0x2f0
  4040d4:	bl	401c30 <printf@plt>
  4040d8:	ldr	x3, [sp, #24]
  4040dc:	ldr	w2, [sp, #68]
  4040e0:	ldr	w1, [sp, #52]
  4040e4:	ldr	w0, [sp, #72]
  4040e8:	bl	403e54 <ferror@plt+0x2184>
  4040ec:	mov	w0, #0xa                   	// #10
  4040f0:	bl	401c70 <putchar@plt>
  4040f4:	ldr	w0, [sp, #68]
  4040f8:	add	w0, w0, #0x1
  4040fc:	str	w0, [sp, #68]
  404100:	ldr	w0, [sp, #68]
  404104:	cmp	w0, #0x58
  404108:	b.ls	404090 <ferror@plt+0x23c0>  // b.plast
  40410c:	ldr	w0, [sp, #52]
  404110:	str	w0, [sp, #72]
  404114:	ldr	x0, [sp, #24]
  404118:	ldr	w0, [x0, #12]
  40411c:	ldr	w1, [sp, #72]
  404120:	cmp	w1, w0
  404124:	b.lt	40402c <ferror@plt+0x235c>  // b.tstop
  404128:	nop
  40412c:	nop
  404130:	ldp	x29, x30, [sp], #80
  404134:	ret
  404138:	stp	x29, x30, [sp, #-48]!
  40413c:	mov	x29, sp
  404140:	adrp	x0, 406000 <ferror@plt+0x4330>
  404144:	add	x0, x0, #0x2f8
  404148:	bl	401ca0 <gettext@plt>
  40414c:	mov	x2, x0
  404150:	adrp	x0, 406000 <ferror@plt+0x4330>
  404154:	add	x1, x0, #0x318
  404158:	mov	x0, x2
  40415c:	bl	401c30 <printf@plt>
  404160:	add	x0, sp, #0x10
  404164:	bl	403cd0 <ferror@plt+0x2000>
  404168:	ldr	w0, [sp, #24]
  40416c:	cmp	w0, #0x0
  404170:	b.ne	40417c <ferror@plt+0x24ac>  // b.any
  404174:	add	x0, sp, #0x10
  404178:	bl	403f7c <ferror@plt+0x22ac>
  40417c:	ldr	w0, [sp, #24]
  404180:	ldp	x29, x30, [sp], #48
  404184:	ret
  404188:	stp	x29, x30, [sp, #-256]!
  40418c:	mov	x29, sp
  404190:	str	x0, [sp, #40]
  404194:	str	x1, [sp, #32]
  404198:	str	w2, [sp, #28]
  40419c:	str	w3, [sp, #24]
  4041a0:	ldr	w0, [sp, #28]
  4041a4:	cmp	w0, #0x0
  4041a8:	b.eq	404294 <ferror@plt+0x25c4>  // b.none
  4041ac:	ldr	x0, [sp, #32]
  4041b0:	ldr	x0, [x0, #8]
  4041b4:	ldr	x2, [x0, #480]
  4041b8:	add	x0, sp, #0x70
  4041bc:	mov	x1, x0
  4041c0:	ldr	x0, [sp, #32]
  4041c4:	blr	x2
  4041c8:	cmp	w0, #0x0
  4041cc:	b.ne	404294 <ferror@plt+0x25c4>  // b.any
  4041d0:	ldr	x0, [sp, #200]
  4041d4:	str	x0, [sp, #88]
  4041d8:	add	x0, sp, #0x58
  4041dc:	bl	401960 <ctime@plt>
  4041e0:	str	x0, [sp, #248]
  4041e4:	ldr	x0, [sp, #248]
  4041e8:	cmp	x0, #0x0
  4041ec:	b.ne	40420c <ferror@plt+0x253c>  // b.any
  4041f0:	adrp	x0, 406000 <ferror@plt+0x4330>
  4041f4:	add	x0, x0, #0x330
  4041f8:	bl	401ca0 <gettext@plt>
  4041fc:	mov	x1, x0
  404200:	add	x0, sp, #0x30
  404204:	bl	401930 <sprintf@plt>
  404208:	b	404238 <ferror@plt+0x2568>
  40420c:	ldr	x0, [sp, #248]
  404210:	add	x1, x0, #0x4
  404214:	ldr	x0, [sp, #248]
  404218:	add	x0, x0, #0x14
  40421c:	add	x4, sp, #0x30
  404220:	mov	x3, x0
  404224:	mov	x2, x1
  404228:	adrp	x0, 406000 <ferror@plt+0x4330>
  40422c:	add	x1, x0, #0x348
  404230:	mov	x0, x4
  404234:	bl	401930 <sprintf@plt>
  404238:	ldr	w0, [sp, #128]
  40423c:	mov	w0, w0
  404240:	add	x1, sp, #0x60
  404244:	bl	404890 <ferror@plt+0x2bc0>
  404248:	strb	wzr, [sp, #106]
  40424c:	ldr	x0, [sp, #160]
  404250:	str	x0, [sp, #240]
  404254:	add	x0, sp, #0x60
  404258:	add	x0, x0, #0x1
  40425c:	ldr	w1, [sp, #136]
  404260:	mov	w1, w1
  404264:	ldr	w2, [sp, #140]
  404268:	mov	w2, w2
  40426c:	add	x3, sp, #0x30
  404270:	mov	x6, x3
  404274:	ldr	x5, [sp, #240]
  404278:	mov	x4, x2
  40427c:	mov	x3, x1
  404280:	mov	x2, x0
  404284:	adrp	x0, 406000 <ferror@plt+0x4330>
  404288:	add	x1, x0, #0x358
  40428c:	ldr	x0, [sp, #40]
  404290:	bl	401cb0 <fprintf@plt>
  404294:	ldr	x0, [sp, #32]
  404298:	bl	4031dc <ferror@plt+0x150c>
  40429c:	ldr	x1, [sp, #40]
  4042a0:	bl	4018c0 <fputs@plt>
  4042a4:	ldr	w0, [sp, #24]
  4042a8:	cmp	w0, #0x0
  4042ac:	b.eq	40432c <ferror@plt+0x265c>  // b.none
  4042b0:	ldr	x0, [sp, #32]
  4042b4:	bl	4031f4 <ferror@plt+0x1524>
  4042b8:	cmp	w0, #0x0
  4042bc:	b.eq	4042f0 <ferror@plt+0x2620>  // b.none
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	ldr	x0, [x0, #96]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.eq	4042f0 <ferror@plt+0x2620>  // b.none
  4042d0:	ldr	x0, [sp, #32]
  4042d4:	ldr	x0, [x0, #96]
  4042d8:	mov	x2, x0
  4042dc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4042e0:	add	x1, x0, #0x370
  4042e4:	ldr	x0, [sp, #40]
  4042e8:	bl	401cb0 <fprintf@plt>
  4042ec:	b	40432c <ferror@plt+0x265c>
  4042f0:	ldr	x0, [sp, #32]
  4042f4:	bl	4031f4 <ferror@plt+0x1524>
  4042f8:	cmp	w0, #0x0
  4042fc:	b.ne	40432c <ferror@plt+0x265c>  // b.any
  404300:	ldr	x0, [sp, #32]
  404304:	ldr	x0, [x0, #88]
  404308:	cmp	x0, #0x0
  40430c:	b.eq	40432c <ferror@plt+0x265c>  // b.none
  404310:	ldr	x0, [sp, #32]
  404314:	ldr	x0, [x0, #88]
  404318:	mov	x2, x0
  40431c:	adrp	x0, 406000 <ferror@plt+0x4330>
  404320:	add	x1, x0, #0x370
  404324:	ldr	x0, [sp, #40]
  404328:	bl	401cb0 <fprintf@plt>
  40432c:	ldr	x1, [sp, #40]
  404330:	mov	w0, #0xa                   	// #10
  404334:	bl	401950 <fputc@plt>
  404338:	nop
  40433c:	ldp	x29, x30, [sp], #256
  404340:	ret
  404344:	stp	x29, x30, [sp, #-64]!
  404348:	mov	x29, sp
  40434c:	str	x0, [sp, #24]
  404350:	mov	w1, #0x2f                  	// #47
  404354:	ldr	x0, [sp, #24]
  404358:	bl	401a90 <strrchr@plt>
  40435c:	str	x0, [sp, #40]
  404360:	ldr	x0, [sp, #40]
  404364:	cmp	x0, #0x0
  404368:	b.eq	4043bc <ferror@plt+0x26ec>  // b.none
  40436c:	ldr	x1, [sp, #40]
  404370:	ldr	x0, [sp, #24]
  404374:	sub	x0, x1, x0
  404378:	str	x0, [sp, #48]
  40437c:	ldr	x0, [sp, #48]
  404380:	add	x0, x0, #0xb
  404384:	bl	401a20 <xmalloc@plt>
  404388:	str	x0, [sp, #56]
  40438c:	ldr	x2, [sp, #48]
  404390:	ldr	x1, [sp, #24]
  404394:	ldr	x0, [sp, #56]
  404398:	bl	401870 <memcpy@plt>
  40439c:	ldr	x0, [sp, #48]
  4043a0:	add	x1, x0, #0x1
  4043a4:	str	x1, [sp, #48]
  4043a8:	ldr	x1, [sp, #56]
  4043ac:	add	x0, x1, x0
  4043b0:	mov	w1, #0x2f                  	// #47
  4043b4:	strb	w1, [x0]
  4043b8:	b	4043cc <ferror@plt+0x26fc>
  4043bc:	mov	x0, #0x9                   	// #9
  4043c0:	bl	401a20 <xmalloc@plt>
  4043c4:	str	x0, [sp, #56]
  4043c8:	str	xzr, [sp, #48]
  4043cc:	ldr	x1, [sp, #56]
  4043d0:	ldr	x0, [sp, #48]
  4043d4:	add	x3, x1, x0
  4043d8:	mov	x2, #0x9                   	// #9
  4043dc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4043e0:	add	x1, x0, #0x378
  4043e4:	mov	x0, x3
  4043e8:	bl	401870 <memcpy@plt>
  4043ec:	ldr	x0, [sp, #56]
  4043f0:	ldp	x29, x30, [sp], #64
  4043f4:	ret
  4043f8:	stp	x29, x30, [sp, #-48]!
  4043fc:	mov	x29, sp
  404400:	str	x0, [sp, #24]
  404404:	ldr	x0, [sp, #24]
  404408:	bl	404344 <ferror@plt+0x2674>
  40440c:	str	x0, [sp, #40]
  404410:	ldr	x0, [sp, #40]
  404414:	bl	401bd0 <mkstemp@plt>
  404418:	str	w0, [sp, #36]
  40441c:	ldr	w0, [sp, #36]
  404420:	cmn	w0, #0x1
  404424:	b.ne	404438 <ferror@plt+0x2768>  // b.any
  404428:	ldr	x0, [sp, #40]
  40442c:	bl	401b70 <free@plt>
  404430:	mov	x0, #0x0                   	// #0
  404434:	b	404444 <ferror@plt+0x2774>
  404438:	ldr	w0, [sp, #36]
  40443c:	bl	401a80 <close@plt>
  404440:	ldr	x0, [sp, #40]
  404444:	ldp	x29, x30, [sp], #48
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-48]!
  404450:	mov	x29, sp
  404454:	str	x0, [sp, #24]
  404458:	ldr	x0, [sp, #24]
  40445c:	bl	404344 <ferror@plt+0x2674>
  404460:	str	x0, [sp, #40]
  404464:	ldr	x0, [sp, #40]
  404468:	bl	401ac0 <mkdtemp@plt>
  40446c:	ldp	x29, x30, [sp], #48
  404470:	ret
  404474:	stp	x29, x30, [sp, #-48]!
  404478:	mov	x29, sp
  40447c:	str	x0, [sp, #24]
  404480:	str	x1, [sp, #16]
  404484:	add	x0, sp, #0x20
  404488:	mov	w2, #0x0                   	// #0
  40448c:	mov	x1, x0
  404490:	ldr	x0, [sp, #24]
  404494:	bl	4018d0 <bfd_scan_vma@plt>
  404498:	str	x0, [sp, #40]
  40449c:	ldr	x0, [sp, #32]
  4044a0:	ldrb	w0, [x0]
  4044a4:	cmp	w0, #0x0
  4044a8:	b.eq	4044c4 <ferror@plt+0x27f4>  // b.none
  4044ac:	adrp	x0, 406000 <ferror@plt+0x4330>
  4044b0:	add	x0, x0, #0x388
  4044b4:	bl	401ca0 <gettext@plt>
  4044b8:	ldr	x2, [sp, #24]
  4044bc:	ldr	x1, [sp, #16]
  4044c0:	bl	4035a8 <ferror@plt+0x18d8>
  4044c4:	ldr	x0, [sp, #40]
  4044c8:	ldp	x29, x30, [sp], #48
  4044cc:	ret
  4044d0:	stp	x29, x30, [sp, #-176]!
  4044d4:	mov	x29, sp
  4044d8:	str	x19, [sp, #16]
  4044dc:	str	x0, [sp, #40]
  4044e0:	ldr	x0, [sp, #40]
  4044e4:	cmp	x0, #0x0
  4044e8:	b.ne	4044f4 <ferror@plt+0x2824>  // b.any
  4044ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4044f0:	b	4045e4 <ferror@plt+0x2914>
  4044f4:	add	x0, sp, #0x30
  4044f8:	mov	x1, x0
  4044fc:	ldr	x0, [sp, #40]
  404500:	bl	4059e8 <ferror@plt+0x3d18>
  404504:	cmp	w0, #0x0
  404508:	b.ge	404564 <ferror@plt+0x2894>  // b.tcont
  40450c:	bl	401c50 <__errno_location@plt>
  404510:	ldr	w0, [x0]
  404514:	cmp	w0, #0x2
  404518:	b.ne	404534 <ferror@plt+0x2864>  // b.any
  40451c:	adrp	x0, 406000 <ferror@plt+0x4330>
  404520:	add	x0, x0, #0x3a0
  404524:	bl	401ca0 <gettext@plt>
  404528:	ldr	x1, [sp, #40]
  40452c:	bl	403648 <ferror@plt+0x1978>
  404530:	b	4045e0 <ferror@plt+0x2910>
  404534:	adrp	x0, 406000 <ferror@plt+0x4330>
  404538:	add	x0, x0, #0x3b8
  40453c:	bl	401ca0 <gettext@plt>
  404540:	mov	x19, x0
  404544:	bl	401c50 <__errno_location@plt>
  404548:	ldr	w0, [x0]
  40454c:	bl	401a70 <strerror@plt>
  404550:	mov	x2, x0
  404554:	ldr	x1, [sp, #40]
  404558:	mov	x0, x19
  40455c:	bl	403648 <ferror@plt+0x1978>
  404560:	b	4045e0 <ferror@plt+0x2910>
  404564:	ldr	w0, [sp, #64]
  404568:	and	w0, w0, #0xf000
  40456c:	cmp	w0, #0x4, lsl #12
  404570:	b.ne	40458c <ferror@plt+0x28bc>  // b.any
  404574:	adrp	x0, 406000 <ferror@plt+0x4330>
  404578:	add	x0, x0, #0x3e8
  40457c:	bl	401ca0 <gettext@plt>
  404580:	ldr	x1, [sp, #40]
  404584:	bl	403648 <ferror@plt+0x1978>
  404588:	b	4045e0 <ferror@plt+0x2910>
  40458c:	ldr	w0, [sp, #64]
  404590:	and	w0, w0, #0xf000
  404594:	cmp	w0, #0x8, lsl #12
  404598:	b.eq	4045b4 <ferror@plt+0x28e4>  // b.none
  40459c:	adrp	x0, 406000 <ferror@plt+0x4330>
  4045a0:	add	x0, x0, #0x408
  4045a4:	bl	401ca0 <gettext@plt>
  4045a8:	ldr	x1, [sp, #40]
  4045ac:	bl	403648 <ferror@plt+0x1978>
  4045b0:	b	4045e0 <ferror@plt+0x2910>
  4045b4:	ldr	x0, [sp, #96]
  4045b8:	cmp	x0, #0x0
  4045bc:	b.ge	4045d8 <ferror@plt+0x2908>  // b.tcont
  4045c0:	adrp	x0, 406000 <ferror@plt+0x4330>
  4045c4:	add	x0, x0, #0x430
  4045c8:	bl	401ca0 <gettext@plt>
  4045cc:	ldr	x1, [sp, #40]
  4045d0:	bl	403648 <ferror@plt+0x1978>
  4045d4:	b	4045e0 <ferror@plt+0x2910>
  4045d8:	ldr	x0, [sp, #96]
  4045dc:	b	4045e4 <ferror@plt+0x2914>
  4045e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4045e4:	ldr	x19, [sp, #16]
  4045e8:	ldp	x29, x30, [sp], #176
  4045ec:	ret
  4045f0:	stp	x29, x30, [sp, #-64]!
  4045f4:	mov	x29, sp
  4045f8:	stp	x19, x20, [sp, #16]
  4045fc:	str	x0, [sp, #40]
  404600:	ldr	x0, [sp, #40]
  404604:	cmp	x0, #0x0
  404608:	b.ne	40462c <ferror@plt+0x295c>  // b.any
  40460c:	adrp	x0, 406000 <ferror@plt+0x4330>
  404610:	add	x3, x0, #0x4a0
  404614:	mov	w2, #0x281                 	// #641
  404618:	adrp	x0, 406000 <ferror@plt+0x4330>
  40461c:	add	x1, x0, #0x470
  404620:	adrp	x0, 406000 <ferror@plt+0x4330>
  404624:	add	x0, x0, #0x488
  404628:	bl	401c40 <__assert_fail@plt>
  40462c:	ldr	x0, [sp, #40]
  404630:	ldr	x0, [x0, #208]
  404634:	cmp	x0, #0x0
  404638:	b.eq	404650 <ferror@plt+0x2980>  // b.none
  40463c:	ldr	x0, [sp, #40]
  404640:	ldr	x0, [x0, #208]
  404644:	bl	4031f4 <ferror@plt+0x1524>
  404648:	cmp	w0, #0x0
  40464c:	b.eq	40465c <ferror@plt+0x298c>  // b.none
  404650:	ldr	x0, [sp, #40]
  404654:	bl	4031dc <ferror@plt+0x150c>
  404658:	b	404748 <ferror@plt+0x2a78>
  40465c:	ldr	x0, [sp, #40]
  404660:	ldr	x0, [x0, #208]
  404664:	bl	4031dc <ferror@plt+0x150c>
  404668:	bl	4018b0 <strlen@plt>
  40466c:	mov	x19, x0
  404670:	ldr	x0, [sp, #40]
  404674:	bl	4031dc <ferror@plt+0x150c>
  404678:	bl	4018b0 <strlen@plt>
  40467c:	add	x0, x19, x0
  404680:	add	x0, x0, #0x3
  404684:	str	x0, [sp, #56]
  404688:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  40468c:	add	x0, x0, #0x430
  404690:	ldr	x0, [x0]
  404694:	ldr	x1, [sp, #56]
  404698:	cmp	x1, x0
  40469c:	b.ls	404700 <ferror@plt+0x2a30>  // b.plast
  4046a0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4046a4:	add	x0, x0, #0x430
  4046a8:	ldr	x0, [x0]
  4046ac:	cmp	x0, #0x0
  4046b0:	b.eq	4046c4 <ferror@plt+0x29f4>  // b.none
  4046b4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4046b8:	add	x0, x0, #0x438
  4046bc:	ldr	x0, [x0]
  4046c0:	bl	401b70 <free@plt>
  4046c4:	ldr	x0, [sp, #56]
  4046c8:	lsr	x1, x0, #1
  4046cc:	ldr	x0, [sp, #56]
  4046d0:	add	x1, x1, x0
  4046d4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4046d8:	add	x0, x0, #0x430
  4046dc:	str	x1, [x0]
  4046e0:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4046e4:	add	x0, x0, #0x430
  4046e8:	ldr	x0, [x0]
  4046ec:	bl	401a20 <xmalloc@plt>
  4046f0:	mov	x1, x0
  4046f4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4046f8:	add	x0, x0, #0x438
  4046fc:	str	x1, [x0]
  404700:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  404704:	add	x0, x0, #0x438
  404708:	ldr	x19, [x0]
  40470c:	ldr	x0, [sp, #40]
  404710:	ldr	x0, [x0, #208]
  404714:	bl	4031dc <ferror@plt+0x150c>
  404718:	mov	x20, x0
  40471c:	ldr	x0, [sp, #40]
  404720:	bl	4031dc <ferror@plt+0x150c>
  404724:	mov	x3, x0
  404728:	mov	x2, x20
  40472c:	adrp	x0, 406000 <ferror@plt+0x4330>
  404730:	add	x1, x0, #0x498
  404734:	mov	x0, x19
  404738:	bl	401930 <sprintf@plt>
  40473c:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  404740:	add	x0, x0, #0x438
  404744:	ldr	x0, [x0]
  404748:	ldp	x19, x20, [sp, #16]
  40474c:	ldp	x29, x30, [sp], #64
  404750:	ret
  404754:	sub	sp, sp, #0x20
  404758:	str	x0, [sp, #8]
  40475c:	ldr	x0, [sp, #8]
  404760:	str	x0, [sp, #24]
  404764:	ldr	x0, [sp, #24]
  404768:	ldrb	w0, [x0]
  40476c:	cmp	w0, #0x2f
  404770:	b.ne	404828 <ferror@plt+0x2b58>  // b.any
  404774:	mov	w0, #0x0                   	// #0
  404778:	b	40483c <ferror@plt+0x2b6c>
  40477c:	ldr	x0, [sp, #24]
  404780:	ldrb	w0, [x0]
  404784:	cmp	w0, #0x2e
  404788:	b.ne	4047e8 <ferror@plt+0x2b18>  // b.any
  40478c:	ldr	x0, [sp, #24]
  404790:	add	x0, x0, #0x1
  404794:	str	x0, [sp, #24]
  404798:	ldr	x0, [sp, #24]
  40479c:	ldrb	w0, [x0]
  4047a0:	cmp	w0, #0x2e
  4047a4:	b.ne	4047e8 <ferror@plt+0x2b18>  // b.any
  4047a8:	ldr	x0, [sp, #24]
  4047ac:	add	x0, x0, #0x1
  4047b0:	str	x0, [sp, #24]
  4047b4:	ldr	x0, [sp, #24]
  4047b8:	ldrb	w0, [x0]
  4047bc:	cmp	w0, #0x0
  4047c0:	b.eq	4047d4 <ferror@plt+0x2b04>  // b.none
  4047c4:	ldr	x0, [sp, #24]
  4047c8:	ldrb	w0, [x0]
  4047cc:	cmp	w0, #0x2f
  4047d0:	b.ne	4047e8 <ferror@plt+0x2b18>  // b.any
  4047d4:	mov	w0, #0x0                   	// #0
  4047d8:	b	40483c <ferror@plt+0x2b6c>
  4047dc:	ldr	x0, [sp, #24]
  4047e0:	add	x0, x0, #0x1
  4047e4:	str	x0, [sp, #24]
  4047e8:	ldr	x0, [sp, #24]
  4047ec:	ldrb	w0, [x0]
  4047f0:	cmp	w0, #0x0
  4047f4:	b.eq	404818 <ferror@plt+0x2b48>  // b.none
  4047f8:	ldr	x0, [sp, #24]
  4047fc:	ldrb	w0, [x0]
  404800:	cmp	w0, #0x2f
  404804:	b.ne	4047dc <ferror@plt+0x2b0c>  // b.any
  404808:	b	404818 <ferror@plt+0x2b48>
  40480c:	ldr	x0, [sp, #24]
  404810:	add	x0, x0, #0x1
  404814:	str	x0, [sp, #24]
  404818:	ldr	x0, [sp, #24]
  40481c:	ldrb	w0, [x0]
  404820:	cmp	w0, #0x2f
  404824:	b.eq	40480c <ferror@plt+0x2b3c>  // b.none
  404828:	ldr	x0, [sp, #24]
  40482c:	ldrb	w0, [x0]
  404830:	cmp	w0, #0x0
  404834:	b.ne	40477c <ferror@plt+0x2aac>  // b.any
  404838:	mov	w0, #0x1                   	// #1
  40483c:	add	sp, sp, #0x20
  404840:	ret
  404844:	stp	x29, x30, [sp, #-32]!
  404848:	mov	x29, sp
  40484c:	str	x0, [sp, #24]
  404850:	adrp	x0, 406000 <ferror@plt+0x4330>
  404854:	add	x2, x0, #0x4c0
  404858:	ldr	x1, [sp, #24]
  40485c:	adrp	x0, 406000 <ferror@plt+0x4330>
  404860:	add	x0, x0, #0x4d8
  404864:	bl	401c30 <printf@plt>
  404868:	adrp	x0, 406000 <ferror@plt+0x4330>
  40486c:	add	x0, x0, #0x4e8
  404870:	bl	401ca0 <gettext@plt>
  404874:	bl	401c30 <printf@plt>
  404878:	adrp	x0, 406000 <ferror@plt+0x4330>
  40487c:	add	x0, x0, #0x520
  404880:	bl	401ca0 <gettext@plt>
  404884:	bl	401c30 <printf@plt>
  404888:	mov	w0, #0x0                   	// #0
  40488c:	bl	4018e0 <exit@plt>
  404890:	stp	x29, x30, [sp, #-32]!
  404894:	mov	x29, sp
  404898:	str	x0, [sp, #24]
  40489c:	str	x1, [sp, #16]
  4048a0:	ldr	x0, [sp, #24]
  4048a4:	bl	404a34 <ferror@plt+0x2d64>
  4048a8:	and	w1, w0, #0xff
  4048ac:	ldr	x0, [sp, #16]
  4048b0:	strb	w1, [x0]
  4048b4:	ldr	x0, [sp, #24]
  4048b8:	and	x0, x0, #0x100
  4048bc:	cmp	x0, #0x0
  4048c0:	b.eq	4048cc <ferror@plt+0x2bfc>  // b.none
  4048c4:	mov	w0, #0x72                  	// #114
  4048c8:	b	4048d0 <ferror@plt+0x2c00>
  4048cc:	mov	w0, #0x2d                  	// #45
  4048d0:	ldr	x1, [sp, #16]
  4048d4:	add	x1, x1, #0x1
  4048d8:	strb	w0, [x1]
  4048dc:	ldr	x0, [sp, #24]
  4048e0:	and	x0, x0, #0x80
  4048e4:	cmp	x0, #0x0
  4048e8:	b.eq	4048f4 <ferror@plt+0x2c24>  // b.none
  4048ec:	mov	w0, #0x77                  	// #119
  4048f0:	b	4048f8 <ferror@plt+0x2c28>
  4048f4:	mov	w0, #0x2d                  	// #45
  4048f8:	ldr	x1, [sp, #16]
  4048fc:	add	x1, x1, #0x2
  404900:	strb	w0, [x1]
  404904:	ldr	x0, [sp, #24]
  404908:	and	x0, x0, #0x40
  40490c:	cmp	x0, #0x0
  404910:	b.eq	40491c <ferror@plt+0x2c4c>  // b.none
  404914:	mov	w0, #0x78                  	// #120
  404918:	b	404920 <ferror@plt+0x2c50>
  40491c:	mov	w0, #0x2d                  	// #45
  404920:	ldr	x1, [sp, #16]
  404924:	add	x1, x1, #0x3
  404928:	strb	w0, [x1]
  40492c:	ldr	x0, [sp, #24]
  404930:	and	x0, x0, #0x20
  404934:	cmp	x0, #0x0
  404938:	b.eq	404944 <ferror@plt+0x2c74>  // b.none
  40493c:	mov	w0, #0x72                  	// #114
  404940:	b	404948 <ferror@plt+0x2c78>
  404944:	mov	w0, #0x2d                  	// #45
  404948:	ldr	x1, [sp, #16]
  40494c:	add	x1, x1, #0x4
  404950:	strb	w0, [x1]
  404954:	ldr	x0, [sp, #24]
  404958:	and	x0, x0, #0x10
  40495c:	cmp	x0, #0x0
  404960:	b.eq	40496c <ferror@plt+0x2c9c>  // b.none
  404964:	mov	w0, #0x77                  	// #119
  404968:	b	404970 <ferror@plt+0x2ca0>
  40496c:	mov	w0, #0x2d                  	// #45
  404970:	ldr	x1, [sp, #16]
  404974:	add	x1, x1, #0x5
  404978:	strb	w0, [x1]
  40497c:	ldr	x0, [sp, #24]
  404980:	and	x0, x0, #0x8
  404984:	cmp	x0, #0x0
  404988:	b.eq	404994 <ferror@plt+0x2cc4>  // b.none
  40498c:	mov	w0, #0x78                  	// #120
  404990:	b	404998 <ferror@plt+0x2cc8>
  404994:	mov	w0, #0x2d                  	// #45
  404998:	ldr	x1, [sp, #16]
  40499c:	add	x1, x1, #0x6
  4049a0:	strb	w0, [x1]
  4049a4:	ldr	x0, [sp, #24]
  4049a8:	and	x0, x0, #0x4
  4049ac:	cmp	x0, #0x0
  4049b0:	b.eq	4049bc <ferror@plt+0x2cec>  // b.none
  4049b4:	mov	w0, #0x72                  	// #114
  4049b8:	b	4049c0 <ferror@plt+0x2cf0>
  4049bc:	mov	w0, #0x2d                  	// #45
  4049c0:	ldr	x1, [sp, #16]
  4049c4:	add	x1, x1, #0x7
  4049c8:	strb	w0, [x1]
  4049cc:	ldr	x0, [sp, #24]
  4049d0:	and	x0, x0, #0x2
  4049d4:	cmp	x0, #0x0
  4049d8:	b.eq	4049e4 <ferror@plt+0x2d14>  // b.none
  4049dc:	mov	w0, #0x77                  	// #119
  4049e0:	b	4049e8 <ferror@plt+0x2d18>
  4049e4:	mov	w0, #0x2d                  	// #45
  4049e8:	ldr	x1, [sp, #16]
  4049ec:	add	x1, x1, #0x8
  4049f0:	strb	w0, [x1]
  4049f4:	ldr	x0, [sp, #24]
  4049f8:	and	x0, x0, #0x1
  4049fc:	cmp	x0, #0x0
  404a00:	b.eq	404a0c <ferror@plt+0x2d3c>  // b.none
  404a04:	mov	w0, #0x78                  	// #120
  404a08:	b	404a10 <ferror@plt+0x2d40>
  404a0c:	mov	w0, #0x2d                  	// #45
  404a10:	ldr	x1, [sp, #16]
  404a14:	add	x1, x1, #0x9
  404a18:	strb	w0, [x1]
  404a1c:	ldr	x1, [sp, #16]
  404a20:	ldr	x0, [sp, #24]
  404a24:	bl	404ad8 <ferror@plt+0x2e08>
  404a28:	nop
  404a2c:	ldp	x29, x30, [sp], #32
  404a30:	ret
  404a34:	sub	sp, sp, #0x10
  404a38:	str	x0, [sp, #8]
  404a3c:	ldr	x0, [sp, #8]
  404a40:	and	x0, x0, #0xf000
  404a44:	cmp	x0, #0x4, lsl #12
  404a48:	b.ne	404a54 <ferror@plt+0x2d84>  // b.any
  404a4c:	mov	w0, #0x64                  	// #100
  404a50:	b	404ad0 <ferror@plt+0x2e00>
  404a54:	ldr	x0, [sp, #8]
  404a58:	and	x0, x0, #0xf000
  404a5c:	cmp	x0, #0xa, lsl #12
  404a60:	b.ne	404a6c <ferror@plt+0x2d9c>  // b.any
  404a64:	mov	w0, #0x6c                  	// #108
  404a68:	b	404ad0 <ferror@plt+0x2e00>
  404a6c:	ldr	x0, [sp, #8]
  404a70:	and	x0, x0, #0xf000
  404a74:	cmp	x0, #0x6, lsl #12
  404a78:	b.ne	404a84 <ferror@plt+0x2db4>  // b.any
  404a7c:	mov	w0, #0x62                  	// #98
  404a80:	b	404ad0 <ferror@plt+0x2e00>
  404a84:	ldr	x0, [sp, #8]
  404a88:	and	x0, x0, #0xf000
  404a8c:	cmp	x0, #0x2, lsl #12
  404a90:	b.ne	404a9c <ferror@plt+0x2dcc>  // b.any
  404a94:	mov	w0, #0x63                  	// #99
  404a98:	b	404ad0 <ferror@plt+0x2e00>
  404a9c:	ldr	x0, [sp, #8]
  404aa0:	and	x0, x0, #0xf000
  404aa4:	cmp	x0, #0xc, lsl #12
  404aa8:	b.ne	404ab4 <ferror@plt+0x2de4>  // b.any
  404aac:	mov	w0, #0x73                  	// #115
  404ab0:	b	404ad0 <ferror@plt+0x2e00>
  404ab4:	ldr	x0, [sp, #8]
  404ab8:	and	x0, x0, #0xf000
  404abc:	cmp	x0, #0x1, lsl #12
  404ac0:	b.ne	404acc <ferror@plt+0x2dfc>  // b.any
  404ac4:	mov	w0, #0x70                  	// #112
  404ac8:	b	404ad0 <ferror@plt+0x2e00>
  404acc:	mov	w0, #0x2d                  	// #45
  404ad0:	add	sp, sp, #0x10
  404ad4:	ret
  404ad8:	sub	sp, sp, #0x10
  404adc:	str	x0, [sp, #8]
  404ae0:	str	x1, [sp]
  404ae4:	ldr	x0, [sp, #8]
  404ae8:	and	x0, x0, #0x800
  404aec:	cmp	x0, #0x0
  404af0:	b.eq	404b2c <ferror@plt+0x2e5c>  // b.none
  404af4:	ldr	x0, [sp]
  404af8:	add	x0, x0, #0x3
  404afc:	ldrb	w0, [x0]
  404b00:	cmp	w0, #0x78
  404b04:	b.eq	404b1c <ferror@plt+0x2e4c>  // b.none
  404b08:	ldr	x0, [sp]
  404b0c:	add	x0, x0, #0x3
  404b10:	mov	w1, #0x53                  	// #83
  404b14:	strb	w1, [x0]
  404b18:	b	404b2c <ferror@plt+0x2e5c>
  404b1c:	ldr	x0, [sp]
  404b20:	add	x0, x0, #0x3
  404b24:	mov	w1, #0x73                  	// #115
  404b28:	strb	w1, [x0]
  404b2c:	ldr	x0, [sp, #8]
  404b30:	and	x0, x0, #0x400
  404b34:	cmp	x0, #0x0
  404b38:	b.eq	404b74 <ferror@plt+0x2ea4>  // b.none
  404b3c:	ldr	x0, [sp]
  404b40:	add	x0, x0, #0x6
  404b44:	ldrb	w0, [x0]
  404b48:	cmp	w0, #0x78
  404b4c:	b.eq	404b64 <ferror@plt+0x2e94>  // b.none
  404b50:	ldr	x0, [sp]
  404b54:	add	x0, x0, #0x6
  404b58:	mov	w1, #0x53                  	// #83
  404b5c:	strb	w1, [x0]
  404b60:	b	404b74 <ferror@plt+0x2ea4>
  404b64:	ldr	x0, [sp]
  404b68:	add	x0, x0, #0x6
  404b6c:	mov	w1, #0x73                  	// #115
  404b70:	strb	w1, [x0]
  404b74:	ldr	x0, [sp, #8]
  404b78:	and	x0, x0, #0x200
  404b7c:	cmp	x0, #0x0
  404b80:	b.eq	404bbc <ferror@plt+0x2eec>  // b.none
  404b84:	ldr	x0, [sp]
  404b88:	add	x0, x0, #0x9
  404b8c:	ldrb	w0, [x0]
  404b90:	cmp	w0, #0x78
  404b94:	b.eq	404bac <ferror@plt+0x2edc>  // b.none
  404b98:	ldr	x0, [sp]
  404b9c:	add	x0, x0, #0x9
  404ba0:	mov	w1, #0x54                  	// #84
  404ba4:	strb	w1, [x0]
  404ba8:	b	404bbc <ferror@plt+0x2eec>
  404bac:	ldr	x0, [sp]
  404bb0:	add	x0, x0, #0x9
  404bb4:	mov	w1, #0x74                  	// #116
  404bb8:	strb	w1, [x0]
  404bbc:	nop
  404bc0:	add	sp, sp, #0x10
  404bc4:	ret
  404bc8:	stp	x29, x30, [sp, #-64]!
  404bcc:	mov	x29, sp
  404bd0:	str	x19, [sp, #16]
  404bd4:	str	x0, [sp, #40]
  404bd8:	ldr	x0, [sp, #40]
  404bdc:	cmp	x0, #0x0
  404be0:	b.ne	404bec <ferror@plt+0x2f1c>  // b.any
  404be4:	mov	x0, #0x0                   	// #0
  404be8:	b	404cac <ferror@plt+0x2fdc>
  404bec:	str	wzr, [sp, #60]
  404bf0:	b	404c00 <ferror@plt+0x2f30>
  404bf4:	ldr	w0, [sp, #60]
  404bf8:	add	w0, w0, #0x1
  404bfc:	str	w0, [sp, #60]
  404c00:	ldrsw	x0, [sp, #60]
  404c04:	lsl	x0, x0, #3
  404c08:	ldr	x1, [sp, #40]
  404c0c:	add	x0, x1, x0
  404c10:	ldr	x0, [x0]
  404c14:	cmp	x0, #0x0
  404c18:	b.ne	404bf4 <ferror@plt+0x2f24>  // b.any
  404c1c:	ldr	w0, [sp, #60]
  404c20:	add	w0, w0, #0x1
  404c24:	sxtw	x0, w0
  404c28:	lsl	x0, x0, #3
  404c2c:	bl	401a20 <xmalloc@plt>
  404c30:	str	x0, [sp, #48]
  404c34:	str	wzr, [sp, #60]
  404c38:	b	404c78 <ferror@plt+0x2fa8>
  404c3c:	ldrsw	x0, [sp, #60]
  404c40:	lsl	x0, x0, #3
  404c44:	ldr	x1, [sp, #40]
  404c48:	add	x0, x1, x0
  404c4c:	ldr	x2, [x0]
  404c50:	ldrsw	x0, [sp, #60]
  404c54:	lsl	x0, x0, #3
  404c58:	ldr	x1, [sp, #48]
  404c5c:	add	x19, x1, x0
  404c60:	mov	x0, x2
  404c64:	bl	401a40 <xstrdup@plt>
  404c68:	str	x0, [x19]
  404c6c:	ldr	w0, [sp, #60]
  404c70:	add	w0, w0, #0x1
  404c74:	str	w0, [sp, #60]
  404c78:	ldrsw	x0, [sp, #60]
  404c7c:	lsl	x0, x0, #3
  404c80:	ldr	x1, [sp, #40]
  404c84:	add	x0, x1, x0
  404c88:	ldr	x0, [x0]
  404c8c:	cmp	x0, #0x0
  404c90:	b.ne	404c3c <ferror@plt+0x2f6c>  // b.any
  404c94:	ldrsw	x0, [sp, #60]
  404c98:	lsl	x0, x0, #3
  404c9c:	ldr	x1, [sp, #48]
  404ca0:	add	x0, x1, x0
  404ca4:	str	xzr, [x0]
  404ca8:	ldr	x0, [sp, #48]
  404cac:	ldr	x19, [sp, #16]
  404cb0:	ldp	x29, x30, [sp], #64
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-48]!
  404cbc:	mov	x29, sp
  404cc0:	str	x19, [sp, #16]
  404cc4:	str	x0, [sp, #40]
  404cc8:	ldr	x0, [sp, #40]
  404ccc:	cmp	x0, #0x0
  404cd0:	b.eq	404cfc <ferror@plt+0x302c>  // b.none
  404cd4:	ldr	x19, [sp, #40]
  404cd8:	b	404ce8 <ferror@plt+0x3018>
  404cdc:	ldr	x0, [x19]
  404ce0:	bl	401b70 <free@plt>
  404ce4:	add	x19, x19, #0x8
  404ce8:	ldr	x0, [x19]
  404cec:	cmp	x0, #0x0
  404cf0:	b.ne	404cdc <ferror@plt+0x300c>  // b.any
  404cf4:	ldr	x0, [sp, #40]
  404cf8:	bl	401b70 <free@plt>
  404cfc:	nop
  404d00:	ldr	x19, [sp, #16]
  404d04:	ldp	x29, x30, [sp], #48
  404d08:	ret
  404d0c:	sub	sp, sp, #0x10
  404d10:	str	x0, [sp, #8]
  404d14:	b	404d2c <ferror@plt+0x305c>
  404d18:	ldr	x0, [sp, #8]
  404d1c:	ldr	x0, [x0]
  404d20:	add	x1, x0, #0x1
  404d24:	ldr	x0, [sp, #8]
  404d28:	str	x1, [x0]
  404d2c:	ldr	x0, [sp, #8]
  404d30:	ldr	x0, [x0]
  404d34:	ldrb	w0, [x0]
  404d38:	mov	w1, w0
  404d3c:	adrp	x0, 417000 <ferror@plt+0x15330>
  404d40:	ldr	x0, [x0, #4056]
  404d44:	sxtw	x1, w1
  404d48:	ldrh	w0, [x0, x1, lsl #1]
  404d4c:	and	w0, w0, #0x40
  404d50:	cmp	w0, #0x0
  404d54:	b.ne	404d18 <ferror@plt+0x3048>  // b.any
  404d58:	nop
  404d5c:	nop
  404d60:	add	sp, sp, #0x10
  404d64:	ret
  404d68:	sub	sp, sp, #0x10
  404d6c:	str	x0, [sp, #8]
  404d70:	b	404d80 <ferror@plt+0x30b0>
  404d74:	ldr	x0, [sp, #8]
  404d78:	add	x0, x0, #0x1
  404d7c:	str	x0, [sp, #8]
  404d80:	ldr	x0, [sp, #8]
  404d84:	ldrb	w0, [x0]
  404d88:	cmp	w0, #0x0
  404d8c:	b.eq	404db8 <ferror@plt+0x30e8>  // b.none
  404d90:	ldr	x0, [sp, #8]
  404d94:	ldrb	w0, [x0]
  404d98:	mov	w1, w0
  404d9c:	adrp	x0, 417000 <ferror@plt+0x15330>
  404da0:	ldr	x0, [x0, #4056]
  404da4:	sxtw	x1, w1
  404da8:	ldrh	w0, [x0, x1, lsl #1]
  404dac:	and	w0, w0, #0x40
  404db0:	cmp	w0, #0x0
  404db4:	b.ne	404d74 <ferror@plt+0x30a4>  // b.any
  404db8:	ldr	x0, [sp, #8]
  404dbc:	ldrb	w0, [x0]
  404dc0:	cmp	w0, #0x0
  404dc4:	cset	w0, eq  // eq = none
  404dc8:	and	w0, w0, #0xff
  404dcc:	add	sp, sp, #0x10
  404dd0:	ret
  404dd4:	stp	x29, x30, [sp, #-112]!
  404dd8:	mov	x29, sp
  404ddc:	str	x19, [sp, #16]
  404de0:	str	x0, [sp, #40]
  404de4:	str	wzr, [sp, #100]
  404de8:	str	wzr, [sp, #96]
  404dec:	str	wzr, [sp, #92]
  404df0:	str	wzr, [sp, #88]
  404df4:	str	wzr, [sp, #84]
  404df8:	str	xzr, [sp, #72]
  404dfc:	ldr	x0, [sp, #40]
  404e00:	cmp	x0, #0x0
  404e04:	b.eq	40509c <ferror@plt+0x33cc>  // b.none
  404e08:	ldr	x0, [sp, #40]
  404e0c:	bl	4018b0 <strlen@plt>
  404e10:	add	x0, x0, #0x1
  404e14:	bl	401a20 <xmalloc@plt>
  404e18:	str	x0, [sp, #56]
  404e1c:	add	x0, sp, #0x28
  404e20:	bl	404d0c <ferror@plt+0x303c>
  404e24:	ldr	w0, [sp, #84]
  404e28:	cmp	w0, #0x0
  404e2c:	b.eq	404e44 <ferror@plt+0x3174>  // b.none
  404e30:	ldr	w0, [sp, #84]
  404e34:	sub	w0, w0, #0x1
  404e38:	ldr	w1, [sp, #88]
  404e3c:	cmp	w1, w0
  404e40:	b.lt	404eac <ferror@plt+0x31dc>  // b.tstop
  404e44:	ldr	x0, [sp, #72]
  404e48:	cmp	x0, #0x0
  404e4c:	b.ne	404e6c <ferror@plt+0x319c>  // b.any
  404e50:	mov	w0, #0x8                   	// #8
  404e54:	str	w0, [sp, #84]
  404e58:	ldrsw	x0, [sp, #84]
  404e5c:	lsl	x0, x0, #3
  404e60:	bl	401a20 <xmalloc@plt>
  404e64:	str	x0, [sp, #64]
  404e68:	b	404e90 <ferror@plt+0x31c0>
  404e6c:	ldr	w0, [sp, #84]
  404e70:	lsl	w0, w0, #1
  404e74:	str	w0, [sp, #84]
  404e78:	ldrsw	x0, [sp, #84]
  404e7c:	lsl	x0, x0, #3
  404e80:	mov	x1, x0
  404e84:	ldr	x0, [sp, #72]
  404e88:	bl	4019c0 <xrealloc@plt>
  404e8c:	str	x0, [sp, #64]
  404e90:	ldr	x0, [sp, #64]
  404e94:	str	x0, [sp, #72]
  404e98:	ldrsw	x0, [sp, #88]
  404e9c:	lsl	x0, x0, #3
  404ea0:	ldr	x1, [sp, #72]
  404ea4:	add	x0, x1, x0
  404ea8:	str	xzr, [x0]
  404eac:	ldr	x0, [sp, #56]
  404eb0:	str	x0, [sp, #104]
  404eb4:	b	405028 <ferror@plt+0x3358>
  404eb8:	ldr	x0, [sp, #40]
  404ebc:	ldrb	w0, [x0]
  404ec0:	mov	w1, w0
  404ec4:	adrp	x0, 417000 <ferror@plt+0x15330>
  404ec8:	ldr	x0, [x0, #4056]
  404ecc:	sxtw	x1, w1
  404ed0:	ldrh	w0, [x0, x1, lsl #1]
  404ed4:	and	w0, w0, #0x40
  404ed8:	cmp	w0, #0x0
  404edc:	b.eq	404f04 <ferror@plt+0x3234>  // b.none
  404ee0:	ldr	w0, [sp, #100]
  404ee4:	cmp	w0, #0x0
  404ee8:	b.ne	404f04 <ferror@plt+0x3234>  // b.any
  404eec:	ldr	w0, [sp, #96]
  404ef0:	cmp	w0, #0x0
  404ef4:	b.ne	404f04 <ferror@plt+0x3234>  // b.any
  404ef8:	ldr	w0, [sp, #92]
  404efc:	cmp	w0, #0x0
  404f00:	b.eq	405038 <ferror@plt+0x3368>  // b.none
  404f04:	ldr	w0, [sp, #92]
  404f08:	cmp	w0, #0x0
  404f0c:	b.eq	404f30 <ferror@plt+0x3260>  // b.none
  404f10:	str	wzr, [sp, #92]
  404f14:	ldr	x1, [sp, #40]
  404f18:	ldr	x0, [sp, #104]
  404f1c:	add	x2, x0, #0x1
  404f20:	str	x2, [sp, #104]
  404f24:	ldrb	w1, [x1]
  404f28:	strb	w1, [x0]
  404f2c:	b	40501c <ferror@plt+0x334c>
  404f30:	ldr	x0, [sp, #40]
  404f34:	ldrb	w0, [x0]
  404f38:	cmp	w0, #0x5c
  404f3c:	b.ne	404f4c <ferror@plt+0x327c>  // b.any
  404f40:	mov	w0, #0x1                   	// #1
  404f44:	str	w0, [sp, #92]
  404f48:	b	40501c <ferror@plt+0x334c>
  404f4c:	ldr	w0, [sp, #100]
  404f50:	cmp	w0, #0x0
  404f54:	b.eq	404f8c <ferror@plt+0x32bc>  // b.none
  404f58:	ldr	x0, [sp, #40]
  404f5c:	ldrb	w0, [x0]
  404f60:	cmp	w0, #0x27
  404f64:	b.ne	404f70 <ferror@plt+0x32a0>  // b.any
  404f68:	str	wzr, [sp, #100]
  404f6c:	b	40501c <ferror@plt+0x334c>
  404f70:	ldr	x1, [sp, #40]
  404f74:	ldr	x0, [sp, #104]
  404f78:	add	x2, x0, #0x1
  404f7c:	str	x2, [sp, #104]
  404f80:	ldrb	w1, [x1]
  404f84:	strb	w1, [x0]
  404f88:	b	40501c <ferror@plt+0x334c>
  404f8c:	ldr	w0, [sp, #96]
  404f90:	cmp	w0, #0x0
  404f94:	b.eq	404fcc <ferror@plt+0x32fc>  // b.none
  404f98:	ldr	x0, [sp, #40]
  404f9c:	ldrb	w0, [x0]
  404fa0:	cmp	w0, #0x22
  404fa4:	b.ne	404fb0 <ferror@plt+0x32e0>  // b.any
  404fa8:	str	wzr, [sp, #96]
  404fac:	b	40501c <ferror@plt+0x334c>
  404fb0:	ldr	x1, [sp, #40]
  404fb4:	ldr	x0, [sp, #104]
  404fb8:	add	x2, x0, #0x1
  404fbc:	str	x2, [sp, #104]
  404fc0:	ldrb	w1, [x1]
  404fc4:	strb	w1, [x0]
  404fc8:	b	40501c <ferror@plt+0x334c>
  404fcc:	ldr	x0, [sp, #40]
  404fd0:	ldrb	w0, [x0]
  404fd4:	cmp	w0, #0x27
  404fd8:	b.ne	404fe8 <ferror@plt+0x3318>  // b.any
  404fdc:	mov	w0, #0x1                   	// #1
  404fe0:	str	w0, [sp, #100]
  404fe4:	b	40501c <ferror@plt+0x334c>
  404fe8:	ldr	x0, [sp, #40]
  404fec:	ldrb	w0, [x0]
  404ff0:	cmp	w0, #0x22
  404ff4:	b.ne	405004 <ferror@plt+0x3334>  // b.any
  404ff8:	mov	w0, #0x1                   	// #1
  404ffc:	str	w0, [sp, #96]
  405000:	b	40501c <ferror@plt+0x334c>
  405004:	ldr	x1, [sp, #40]
  405008:	ldr	x0, [sp, #104]
  40500c:	add	x2, x0, #0x1
  405010:	str	x2, [sp, #104]
  405014:	ldrb	w1, [x1]
  405018:	strb	w1, [x0]
  40501c:	ldr	x0, [sp, #40]
  405020:	add	x0, x0, #0x1
  405024:	str	x0, [sp, #40]
  405028:	ldr	x0, [sp, #40]
  40502c:	ldrb	w0, [x0]
  405030:	cmp	w0, #0x0
  405034:	b.ne	404eb8 <ferror@plt+0x31e8>  // b.any
  405038:	ldr	x0, [sp, #104]
  40503c:	strb	wzr, [x0]
  405040:	ldrsw	x0, [sp, #88]
  405044:	lsl	x0, x0, #3
  405048:	ldr	x1, [sp, #72]
  40504c:	add	x19, x1, x0
  405050:	ldr	x0, [sp, #56]
  405054:	bl	401a40 <xstrdup@plt>
  405058:	str	x0, [x19]
  40505c:	ldr	w0, [sp, #88]
  405060:	add	w0, w0, #0x1
  405064:	str	w0, [sp, #88]
  405068:	ldrsw	x0, [sp, #88]
  40506c:	lsl	x0, x0, #3
  405070:	ldr	x1, [sp, #72]
  405074:	add	x0, x1, x0
  405078:	str	xzr, [x0]
  40507c:	add	x0, sp, #0x28
  405080:	bl	404d0c <ferror@plt+0x303c>
  405084:	ldr	x0, [sp, #40]
  405088:	ldrb	w0, [x0]
  40508c:	cmp	w0, #0x0
  405090:	b.ne	404e1c <ferror@plt+0x314c>  // b.any
  405094:	ldr	x0, [sp, #56]
  405098:	bl	401b70 <free@plt>
  40509c:	ldr	x0, [sp, #72]
  4050a0:	ldr	x19, [sp, #16]
  4050a4:	ldp	x29, x30, [sp], #112
  4050a8:	ret
  4050ac:	stp	x29, x30, [sp, #-64]!
  4050b0:	mov	x29, sp
  4050b4:	str	x0, [sp, #24]
  4050b8:	str	x1, [sp, #16]
  4050bc:	str	wzr, [sp, #60]
  4050c0:	ldr	x0, [sp, #16]
  4050c4:	cmp	x0, #0x0
  4050c8:	b.ne	4051bc <ferror@plt+0x34ec>  // b.any
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	b	4051d4 <ferror@plt+0x3504>
  4050d4:	ldr	x0, [sp, #24]
  4050d8:	ldr	x0, [x0]
  4050dc:	str	x0, [sp, #48]
  4050e0:	b	405180 <ferror@plt+0x34b0>
  4050e4:	ldr	x0, [sp, #48]
  4050e8:	ldrb	w0, [x0]
  4050ec:	strb	w0, [sp, #47]
  4050f0:	ldrb	w1, [sp, #47]
  4050f4:	adrp	x0, 417000 <ferror@plt+0x15330>
  4050f8:	ldr	x0, [x0, #4056]
  4050fc:	sxtw	x1, w1
  405100:	ldrh	w0, [x0, x1, lsl #1]
  405104:	and	w0, w0, #0x40
  405108:	cmp	w0, #0x0
  40510c:	b.ne	405134 <ferror@plt+0x3464>  // b.any
  405110:	ldrb	w0, [sp, #47]
  405114:	cmp	w0, #0x5c
  405118:	b.eq	405134 <ferror@plt+0x3464>  // b.none
  40511c:	ldrb	w0, [sp, #47]
  405120:	cmp	w0, #0x27
  405124:	b.eq	405134 <ferror@plt+0x3464>  // b.none
  405128:	ldrb	w0, [sp, #47]
  40512c:	cmp	w0, #0x22
  405130:	b.ne	405154 <ferror@plt+0x3484>  // b.any
  405134:	ldr	x1, [sp, #16]
  405138:	mov	w0, #0x5c                  	// #92
  40513c:	bl	401950 <fputc@plt>
  405140:	cmn	w0, #0x1
  405144:	b.ne	405154 <ferror@plt+0x3484>  // b.any
  405148:	mov	w0, #0x1                   	// #1
  40514c:	str	w0, [sp, #60]
  405150:	b	4051d0 <ferror@plt+0x3500>
  405154:	ldrb	w0, [sp, #47]
  405158:	ldr	x1, [sp, #16]
  40515c:	bl	401950 <fputc@plt>
  405160:	cmn	w0, #0x1
  405164:	b.ne	405174 <ferror@plt+0x34a4>  // b.any
  405168:	mov	w0, #0x1                   	// #1
  40516c:	str	w0, [sp, #60]
  405170:	b	4051d0 <ferror@plt+0x3500>
  405174:	ldr	x0, [sp, #48]
  405178:	add	x0, x0, #0x1
  40517c:	str	x0, [sp, #48]
  405180:	ldr	x0, [sp, #48]
  405184:	ldrb	w0, [x0]
  405188:	cmp	w0, #0x0
  40518c:	b.ne	4050e4 <ferror@plt+0x3414>  // b.any
  405190:	ldr	x1, [sp, #16]
  405194:	mov	w0, #0xa                   	// #10
  405198:	bl	401950 <fputc@plt>
  40519c:	cmn	w0, #0x1
  4051a0:	b.ne	4051b0 <ferror@plt+0x34e0>  // b.any
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	str	w0, [sp, #60]
  4051ac:	b	4051d0 <ferror@plt+0x3500>
  4051b0:	ldr	x0, [sp, #24]
  4051b4:	add	x0, x0, #0x8
  4051b8:	str	x0, [sp, #24]
  4051bc:	ldr	x0, [sp, #24]
  4051c0:	ldr	x0, [x0]
  4051c4:	cmp	x0, #0x0
  4051c8:	b.ne	4050d4 <ferror@plt+0x3404>  // b.any
  4051cc:	nop
  4051d0:	ldr	w0, [sp, #60]
  4051d4:	ldp	x29, x30, [sp], #64
  4051d8:	ret
  4051dc:	stp	x29, x30, [sp, #-240]!
  4051e0:	mov	x29, sp
  4051e4:	str	x0, [sp, #24]
  4051e8:	str	x1, [sp, #16]
  4051ec:	str	wzr, [sp, #236]
  4051f0:	ldr	x0, [sp, #16]
  4051f4:	ldr	x0, [x0]
  4051f8:	str	x0, [sp, #208]
  4051fc:	mov	w0, #0x7d0                 	// #2000
  405200:	str	w0, [sp, #232]
  405204:	b	40559c <ferror@plt+0x38cc>
  405208:	ldr	x0, [sp, #16]
  40520c:	ldr	x1, [x0]
  405210:	ldrsw	x0, [sp, #236]
  405214:	lsl	x0, x0, #3
  405218:	add	x0, x1, x0
  40521c:	ldr	x0, [x0]
  405220:	str	x0, [sp, #200]
  405224:	ldr	x0, [sp, #200]
  405228:	ldrb	w0, [x0]
  40522c:	cmp	w0, #0x40
  405230:	b.ne	405588 <ferror@plt+0x38b8>  // b.any
  405234:	ldr	w0, [sp, #232]
  405238:	sub	w0, w0, #0x1
  40523c:	str	w0, [sp, #232]
  405240:	ldr	w0, [sp, #232]
  405244:	cmp	w0, #0x0
  405248:	b.ne	405280 <ferror@plt+0x35b0>  // b.any
  40524c:	adrp	x0, 417000 <ferror@plt+0x15330>
  405250:	ldr	x0, [x0, #4048]
  405254:	ldr	x3, [x0]
  405258:	ldr	x0, [sp, #16]
  40525c:	ldr	x0, [x0]
  405260:	ldr	x0, [x0]
  405264:	mov	x2, x0
  405268:	adrp	x0, 406000 <ferror@plt+0x4330>
  40526c:	add	x1, x0, #0x5e8
  405270:	mov	x0, x3
  405274:	bl	401cb0 <fprintf@plt>
  405278:	mov	w0, #0x1                   	// #1
  40527c:	bl	401be0 <xexit@plt>
  405280:	ldr	x0, [sp, #200]
  405284:	add	x0, x0, #0x1
  405288:	add	x1, sp, #0x28
  40528c:	bl	4059e8 <ferror@plt+0x3d18>
  405290:	cmp	w0, #0x0
  405294:	b.lt	405590 <ferror@plt+0x38c0>  // b.tstop
  405298:	ldr	w0, [sp, #56]
  40529c:	and	w0, w0, #0xf000
  4052a0:	cmp	w0, #0x4, lsl #12
  4052a4:	b.ne	4052dc <ferror@plt+0x360c>  // b.any
  4052a8:	adrp	x0, 417000 <ferror@plt+0x15330>
  4052ac:	ldr	x0, [x0, #4048]
  4052b0:	ldr	x3, [x0]
  4052b4:	ldr	x0, [sp, #16]
  4052b8:	ldr	x0, [x0]
  4052bc:	ldr	x0, [x0]
  4052c0:	mov	x2, x0
  4052c4:	adrp	x0, 406000 <ferror@plt+0x4330>
  4052c8:	add	x1, x0, #0x618
  4052cc:	mov	x0, x3
  4052d0:	bl	401cb0 <fprintf@plt>
  4052d4:	mov	w0, #0x1                   	// #1
  4052d8:	bl	401be0 <xexit@plt>
  4052dc:	ldr	x0, [sp, #200]
  4052e0:	add	x0, x0, #0x1
  4052e4:	str	x0, [sp, #200]
  4052e8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4052ec:	add	x1, x0, #0x648
  4052f0:	ldr	x0, [sp, #200]
  4052f4:	bl	4019b0 <fopen@plt>
  4052f8:	str	x0, [sp, #192]
  4052fc:	ldr	x0, [sp, #192]
  405300:	cmp	x0, #0x0
  405304:	b.eq	405598 <ferror@plt+0x38c8>  // b.none
  405308:	mov	w2, #0x2                   	// #2
  40530c:	mov	x1, #0x0                   	// #0
  405310:	ldr	x0, [sp, #192]
  405314:	bl	401ad0 <fseek@plt>
  405318:	cmn	w0, #0x1
  40531c:	b.eq	405560 <ferror@plt+0x3890>  // b.none
  405320:	ldr	x0, [sp, #192]
  405324:	bl	401920 <ftell@plt>
  405328:	str	x0, [sp, #184]
  40532c:	ldr	x0, [sp, #184]
  405330:	cmn	x0, #0x1
  405334:	b.eq	405568 <ferror@plt+0x3898>  // b.none
  405338:	mov	w2, #0x0                   	// #0
  40533c:	mov	x1, #0x0                   	// #0
  405340:	ldr	x0, [sp, #192]
  405344:	bl	401ad0 <fseek@plt>
  405348:	cmn	w0, #0x1
  40534c:	b.eq	405570 <ferror@plt+0x38a0>  // b.none
  405350:	ldr	x0, [sp, #184]
  405354:	add	x0, x0, #0x1
  405358:	bl	401a20 <xmalloc@plt>
  40535c:	str	x0, [sp, #176]
  405360:	ldr	x0, [sp, #184]
  405364:	ldr	x3, [sp, #192]
  405368:	mov	x2, x0
  40536c:	mov	x1, #0x1                   	// #1
  405370:	ldr	x0, [sp, #176]
  405374:	bl	401b50 <fread@plt>
  405378:	str	x0, [sp, #168]
  40537c:	ldr	x0, [sp, #184]
  405380:	ldr	x1, [sp, #168]
  405384:	cmp	x1, x0
  405388:	b.eq	40539c <ferror@plt+0x36cc>  // b.none
  40538c:	ldr	x0, [sp, #192]
  405390:	bl	401cd0 <ferror@plt>
  405394:	cmp	w0, #0x0
  405398:	b.ne	405578 <ferror@plt+0x38a8>  // b.any
  40539c:	ldr	x1, [sp, #176]
  4053a0:	ldr	x0, [sp, #168]
  4053a4:	add	x0, x1, x0
  4053a8:	strb	wzr, [x0]
  4053ac:	ldr	x0, [sp, #176]
  4053b0:	bl	404d68 <ferror@plt+0x3098>
  4053b4:	cmp	w0, #0x0
  4053b8:	b.eq	4053d4 <ferror@plt+0x3704>  // b.none
  4053bc:	mov	x0, #0x8                   	// #8
  4053c0:	bl	401a20 <xmalloc@plt>
  4053c4:	str	x0, [sp, #224]
  4053c8:	ldr	x0, [sp, #224]
  4053cc:	str	xzr, [x0]
  4053d0:	b	4053e0 <ferror@plt+0x3710>
  4053d4:	ldr	x0, [sp, #176]
  4053d8:	bl	404dd4 <ferror@plt+0x3104>
  4053dc:	str	x0, [sp, #224]
  4053e0:	ldr	x0, [sp, #16]
  4053e4:	ldr	x0, [x0]
  4053e8:	ldr	x1, [sp, #208]
  4053ec:	cmp	x1, x0
  4053f0:	b.ne	40540c <ferror@plt+0x373c>  // b.any
  4053f4:	ldr	x0, [sp, #16]
  4053f8:	ldr	x0, [x0]
  4053fc:	bl	404bc8 <ferror@plt+0x2ef8>
  405400:	mov	x1, x0
  405404:	ldr	x0, [sp, #16]
  405408:	str	x1, [x0]
  40540c:	str	xzr, [sp, #216]
  405410:	b	405420 <ferror@plt+0x3750>
  405414:	ldr	x0, [sp, #216]
  405418:	add	x0, x0, #0x1
  40541c:	str	x0, [sp, #216]
  405420:	ldr	x0, [sp, #216]
  405424:	lsl	x0, x0, #3
  405428:	ldr	x1, [sp, #224]
  40542c:	add	x0, x1, x0
  405430:	ldr	x0, [x0]
  405434:	cmp	x0, #0x0
  405438:	b.ne	405414 <ferror@plt+0x3744>  // b.any
  40543c:	ldr	x0, [sp, #16]
  405440:	ldr	x1, [x0]
  405444:	ldrsw	x0, [sp, #236]
  405448:	lsl	x0, x0, #3
  40544c:	add	x0, x1, x0
  405450:	ldr	x0, [x0]
  405454:	bl	401b70 <free@plt>
  405458:	ldr	x0, [sp, #16]
  40545c:	ldr	x2, [x0]
  405460:	ldr	x0, [sp, #24]
  405464:	ldr	w0, [x0]
  405468:	sxtw	x1, w0
  40546c:	ldr	x0, [sp, #216]
  405470:	add	x0, x1, x0
  405474:	add	x0, x0, #0x1
  405478:	lsl	x0, x0, #3
  40547c:	mov	x1, x0
  405480:	mov	x0, x2
  405484:	bl	4019c0 <xrealloc@plt>
  405488:	mov	x1, x0
  40548c:	ldr	x0, [sp, #16]
  405490:	str	x1, [x0]
  405494:	ldr	x0, [sp, #16]
  405498:	ldr	x1, [x0]
  40549c:	ldrsw	x2, [sp, #236]
  4054a0:	ldr	x0, [sp, #216]
  4054a4:	add	x0, x2, x0
  4054a8:	lsl	x0, x0, #3
  4054ac:	add	x3, x1, x0
  4054b0:	ldr	x0, [sp, #16]
  4054b4:	ldr	x1, [x0]
  4054b8:	ldrsw	x0, [sp, #236]
  4054bc:	add	x0, x0, #0x1
  4054c0:	lsl	x0, x0, #3
  4054c4:	add	x4, x1, x0
  4054c8:	ldr	x0, [sp, #24]
  4054cc:	ldr	w1, [x0]
  4054d0:	ldr	w0, [sp, #236]
  4054d4:	sub	w0, w1, w0
  4054d8:	sxtw	x0, w0
  4054dc:	lsl	x0, x0, #3
  4054e0:	mov	x2, x0
  4054e4:	mov	x1, x4
  4054e8:	mov	x0, x3
  4054ec:	bl	401880 <memmove@plt>
  4054f0:	ldr	x0, [sp, #16]
  4054f4:	ldr	x1, [x0]
  4054f8:	ldrsw	x0, [sp, #236]
  4054fc:	lsl	x0, x0, #3
  405500:	add	x3, x1, x0
  405504:	ldr	x0, [sp, #216]
  405508:	lsl	x0, x0, #3
  40550c:	mov	x2, x0
  405510:	ldr	x1, [sp, #224]
  405514:	mov	x0, x3
  405518:	bl	401870 <memcpy@plt>
  40551c:	ldr	x0, [sp, #24]
  405520:	ldr	w0, [x0]
  405524:	mov	w1, w0
  405528:	ldr	x0, [sp, #216]
  40552c:	add	w0, w1, w0
  405530:	sub	w0, w0, #0x1
  405534:	mov	w1, w0
  405538:	ldr	x0, [sp, #24]
  40553c:	str	w1, [x0]
  405540:	ldr	x0, [sp, #224]
  405544:	bl	401b70 <free@plt>
  405548:	ldr	x0, [sp, #176]
  40554c:	bl	401b70 <free@plt>
  405550:	ldr	w0, [sp, #236]
  405554:	sub	w0, w0, #0x1
  405558:	str	w0, [sp, #236]
  40555c:	b	40557c <ferror@plt+0x38ac>
  405560:	nop
  405564:	b	40557c <ferror@plt+0x38ac>
  405568:	nop
  40556c:	b	40557c <ferror@plt+0x38ac>
  405570:	nop
  405574:	b	40557c <ferror@plt+0x38ac>
  405578:	nop
  40557c:	ldr	x0, [sp, #192]
  405580:	bl	401990 <fclose@plt>
  405584:	b	40559c <ferror@plt+0x38cc>
  405588:	nop
  40558c:	b	40559c <ferror@plt+0x38cc>
  405590:	nop
  405594:	b	40559c <ferror@plt+0x38cc>
  405598:	nop
  40559c:	ldr	w0, [sp, #236]
  4055a0:	add	w0, w0, #0x1
  4055a4:	str	w0, [sp, #236]
  4055a8:	ldr	x0, [sp, #24]
  4055ac:	ldr	w0, [x0]
  4055b0:	ldr	w1, [sp, #236]
  4055b4:	cmp	w1, w0
  4055b8:	b.lt	405208 <ferror@plt+0x3538>  // b.tstop
  4055bc:	nop
  4055c0:	nop
  4055c4:	ldp	x29, x30, [sp], #240
  4055c8:	ret
  4055cc:	sub	sp, sp, #0x20
  4055d0:	str	x0, [sp, #8]
  4055d4:	ldr	x0, [sp, #8]
  4055d8:	cmp	x0, #0x0
  4055dc:	b.ne	4055e8 <ferror@plt+0x3918>  // b.any
  4055e0:	mov	w0, #0x0                   	// #0
  4055e4:	b	40561c <ferror@plt+0x394c>
  4055e8:	str	wzr, [sp, #28]
  4055ec:	b	4055fc <ferror@plt+0x392c>
  4055f0:	ldr	w0, [sp, #28]
  4055f4:	add	w0, w0, #0x1
  4055f8:	str	w0, [sp, #28]
  4055fc:	ldrsw	x0, [sp, #28]
  405600:	lsl	x0, x0, #3
  405604:	ldr	x1, [sp, #8]
  405608:	add	x0, x1, x0
  40560c:	ldr	x0, [x0]
  405610:	cmp	x0, #0x0
  405614:	b.ne	4055f0 <ferror@plt+0x3920>  // b.any
  405618:	ldr	w0, [sp, #28]
  40561c:	add	sp, sp, #0x20
  405620:	ret
  405624:	stp	x29, x30, [sp, #-32]!
  405628:	mov	x29, sp
  40562c:	str	x0, [sp, #24]
  405630:	str	x1, [sp, #16]
  405634:	ldr	x0, [sp, #16]
  405638:	cmp	x0, #0x0
  40563c:	b.eq	405648 <ferror@plt+0x3978>  // b.none
  405640:	ldr	x0, [sp, #16]
  405644:	b	405674 <ferror@plt+0x39a4>
  405648:	ldr	x0, [sp, #24]
  40564c:	cmp	x0, #0x0
  405650:	b.eq	405670 <ferror@plt+0x39a0>  // b.none
  405654:	mov	w1, #0x7                   	// #7
  405658:	ldr	x0, [sp, #24]
  40565c:	bl	401af0 <access@plt>
  405660:	cmp	w0, #0x0
  405664:	b.ne	405670 <ferror@plt+0x39a0>  // b.any
  405668:	ldr	x0, [sp, #24]
  40566c:	b	405674 <ferror@plt+0x39a4>
  405670:	mov	x0, #0x0                   	// #0
  405674:	ldp	x29, x30, [sp], #32
  405678:	ret
  40567c:	stp	x29, x30, [sp, #-48]!
  405680:	mov	x29, sp
  405684:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  405688:	add	x0, x0, #0x440
  40568c:	ldr	x0, [x0]
  405690:	cmp	x0, #0x0
  405694:	b.ne	4057b4 <ferror@plt+0x3ae4>  // b.any
  405698:	str	xzr, [sp, #40]
  40569c:	adrp	x0, 406000 <ferror@plt+0x4330>
  4056a0:	add	x0, x0, #0x678
  4056a4:	bl	401c60 <getenv@plt>
  4056a8:	ldr	x1, [sp, #40]
  4056ac:	bl	405624 <ferror@plt+0x3954>
  4056b0:	str	x0, [sp, #40]
  4056b4:	adrp	x0, 406000 <ferror@plt+0x4330>
  4056b8:	add	x0, x0, #0x680
  4056bc:	bl	401c60 <getenv@plt>
  4056c0:	ldr	x1, [sp, #40]
  4056c4:	bl	405624 <ferror@plt+0x3954>
  4056c8:	str	x0, [sp, #40]
  4056cc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4056d0:	add	x0, x0, #0x688
  4056d4:	bl	401c60 <getenv@plt>
  4056d8:	ldr	x1, [sp, #40]
  4056dc:	bl	405624 <ferror@plt+0x3954>
  4056e0:	str	x0, [sp, #40]
  4056e4:	ldr	x1, [sp, #40]
  4056e8:	adrp	x0, 406000 <ferror@plt+0x4330>
  4056ec:	add	x0, x0, #0x690
  4056f0:	bl	405624 <ferror@plt+0x3954>
  4056f4:	str	x0, [sp, #40]
  4056f8:	ldr	x1, [sp, #40]
  4056fc:	adrp	x0, 406000 <ferror@plt+0x4330>
  405700:	add	x0, x0, #0x668
  405704:	bl	405624 <ferror@plt+0x3954>
  405708:	str	x0, [sp, #40]
  40570c:	ldr	x1, [sp, #40]
  405710:	adrp	x0, 406000 <ferror@plt+0x4330>
  405714:	add	x0, x0, #0x658
  405718:	bl	405624 <ferror@plt+0x3954>
  40571c:	str	x0, [sp, #40]
  405720:	ldr	x1, [sp, #40]
  405724:	adrp	x0, 406000 <ferror@plt+0x4330>
  405728:	add	x0, x0, #0x650
  40572c:	bl	405624 <ferror@plt+0x3954>
  405730:	str	x0, [sp, #40]
  405734:	ldr	x0, [sp, #40]
  405738:	cmp	x0, #0x0
  40573c:	b.ne	40574c <ferror@plt+0x3a7c>  // b.any
  405740:	adrp	x0, 406000 <ferror@plt+0x4330>
  405744:	add	x0, x0, #0x698
  405748:	str	x0, [sp, #40]
  40574c:	ldr	x0, [sp, #40]
  405750:	bl	4018b0 <strlen@plt>
  405754:	str	w0, [sp, #36]
  405758:	ldr	w0, [sp, #36]
  40575c:	add	w0, w0, #0x2
  405760:	mov	w0, w0
  405764:	bl	401a20 <xmalloc@plt>
  405768:	str	x0, [sp, #24]
  40576c:	ldr	x1, [sp, #40]
  405770:	ldr	x0, [sp, #24]
  405774:	bl	401bc0 <strcpy@plt>
  405778:	ldr	w0, [sp, #36]
  40577c:	ldr	x1, [sp, #24]
  405780:	add	x0, x1, x0
  405784:	mov	w1, #0x2f                  	// #47
  405788:	strb	w1, [x0]
  40578c:	ldr	w0, [sp, #36]
  405790:	add	w0, w0, #0x1
  405794:	mov	w0, w0
  405798:	ldr	x1, [sp, #24]
  40579c:	add	x0, x1, x0
  4057a0:	strb	wzr, [x0]
  4057a4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4057a8:	add	x0, x0, #0x440
  4057ac:	ldr	x1, [sp, #24]
  4057b0:	str	x1, [x0]
  4057b4:	adrp	x0, 418000 <memcpy@GLIBC_2.17>
  4057b8:	add	x0, x0, #0x440
  4057bc:	ldr	x0, [x0]
  4057c0:	ldp	x29, x30, [sp], #48
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-96]!
  4057cc:	mov	x29, sp
  4057d0:	str	x19, [sp, #16]
  4057d4:	str	x0, [sp, #40]
  4057d8:	str	x1, [sp, #32]
  4057dc:	bl	40567c <ferror@plt+0x39ac>
  4057e0:	str	x0, [sp, #88]
  4057e4:	ldr	x0, [sp, #40]
  4057e8:	cmp	x0, #0x0
  4057ec:	b.ne	4057fc <ferror@plt+0x3b2c>  // b.any
  4057f0:	adrp	x0, 406000 <ferror@plt+0x4330>
  4057f4:	add	x0, x0, #0x6a0
  4057f8:	str	x0, [sp, #40]
  4057fc:	ldr	x0, [sp, #32]
  405800:	cmp	x0, #0x0
  405804:	b.ne	405814 <ferror@plt+0x3b44>  // b.any
  405808:	adrp	x0, 406000 <ferror@plt+0x4330>
  40580c:	add	x0, x0, #0x6a8
  405810:	str	x0, [sp, #32]
  405814:	ldr	x0, [sp, #88]
  405818:	bl	4018b0 <strlen@plt>
  40581c:	str	w0, [sp, #84]
  405820:	ldr	x0, [sp, #40]
  405824:	bl	4018b0 <strlen@plt>
  405828:	str	w0, [sp, #80]
  40582c:	ldr	x0, [sp, #32]
  405830:	bl	4018b0 <strlen@plt>
  405834:	str	w0, [sp, #76]
  405838:	ldrsw	x1, [sp, #84]
  40583c:	ldrsw	x0, [sp, #76]
  405840:	add	x1, x1, x0
  405844:	ldrsw	x0, [sp, #80]
  405848:	add	x0, x1, x0
  40584c:	add	x0, x0, #0x7
  405850:	bl	401a20 <xmalloc@plt>
  405854:	str	x0, [sp, #64]
  405858:	ldr	x1, [sp, #88]
  40585c:	ldr	x0, [sp, #64]
  405860:	bl	401bc0 <strcpy@plt>
  405864:	ldrsw	x0, [sp, #84]
  405868:	ldr	x1, [sp, #64]
  40586c:	add	x0, x1, x0
  405870:	ldr	x1, [sp, #40]
  405874:	bl	401bc0 <strcpy@plt>
  405878:	ldrsw	x1, [sp, #84]
  40587c:	ldrsw	x0, [sp, #80]
  405880:	add	x0, x1, x0
  405884:	ldr	x1, [sp, #64]
  405888:	add	x2, x1, x0
  40588c:	adrp	x0, 406000 <ferror@plt+0x4330>
  405890:	add	x1, x0, #0x6b0
  405894:	mov	x0, x2
  405898:	ldr	w2, [x1]
  40589c:	str	w2, [x0]
  4058a0:	ldur	w1, [x1, #3]
  4058a4:	stur	w1, [x0, #3]
  4058a8:	ldrsw	x1, [sp, #84]
  4058ac:	ldrsw	x0, [sp, #80]
  4058b0:	add	x0, x1, x0
  4058b4:	add	x0, x0, #0x6
  4058b8:	ldr	x1, [sp, #64]
  4058bc:	add	x0, x1, x0
  4058c0:	ldr	x1, [sp, #32]
  4058c4:	bl	401bc0 <strcpy@plt>
  4058c8:	ldr	w1, [sp, #76]
  4058cc:	ldr	x0, [sp, #64]
  4058d0:	bl	401890 <mkstemps@plt>
  4058d4:	str	w0, [sp, #60]
  4058d8:	ldr	w0, [sp, #60]
  4058dc:	cmn	w0, #0x1
  4058e0:	b.ne	405918 <ferror@plt+0x3c48>  // b.any
  4058e4:	adrp	x0, 417000 <ferror@plt+0x15330>
  4058e8:	ldr	x0, [x0, #4048]
  4058ec:	ldr	x19, [x0]
  4058f0:	bl	401c50 <__errno_location@plt>
  4058f4:	ldr	w0, [x0]
  4058f8:	bl	401a70 <strerror@plt>
  4058fc:	mov	x3, x0
  405900:	ldr	x2, [sp, #88]
  405904:	adrp	x0, 406000 <ferror@plt+0x4330>
  405908:	add	x1, x0, #0x6b8
  40590c:	mov	x0, x19
  405910:	bl	401cb0 <fprintf@plt>
  405914:	bl	401ae0 <abort@plt>
  405918:	ldr	w0, [sp, #60]
  40591c:	bl	401a80 <close@plt>
  405920:	cmp	w0, #0x0
  405924:	b.eq	40592c <ferror@plt+0x3c5c>  // b.none
  405928:	bl	401ae0 <abort@plt>
  40592c:	ldr	x0, [sp, #64]
  405930:	ldr	x19, [sp, #16]
  405934:	ldp	x29, x30, [sp], #96
  405938:	ret
  40593c:	stp	x29, x30, [sp, #-32]!
  405940:	mov	x29, sp
  405944:	str	x0, [sp, #24]
  405948:	ldr	x1, [sp, #24]
  40594c:	mov	x0, #0x0                   	// #0
  405950:	bl	4057c8 <ferror@plt+0x3af8>
  405954:	ldp	x29, x30, [sp], #32
  405958:	ret
  40595c:	nop
  405960:	stp	x29, x30, [sp, #-64]!
  405964:	mov	x29, sp
  405968:	stp	x19, x20, [sp, #16]
  40596c:	adrp	x20, 417000 <ferror@plt+0x15330>
  405970:	add	x20, x20, #0xbb0
  405974:	stp	x21, x22, [sp, #32]
  405978:	adrp	x21, 417000 <ferror@plt+0x15330>
  40597c:	add	x21, x21, #0xba8
  405980:	sub	x20, x20, x21
  405984:	mov	w22, w0
  405988:	stp	x23, x24, [sp, #48]
  40598c:	mov	x23, x1
  405990:	mov	x24, x2
  405994:	bl	401830 <memcpy@plt-0x40>
  405998:	cmp	xzr, x20, asr #3
  40599c:	b.eq	4059c8 <ferror@plt+0x3cf8>  // b.none
  4059a0:	asr	x20, x20, #3
  4059a4:	mov	x19, #0x0                   	// #0
  4059a8:	ldr	x3, [x21, x19, lsl #3]
  4059ac:	mov	x2, x24
  4059b0:	add	x19, x19, #0x1
  4059b4:	mov	x1, x23
  4059b8:	mov	w0, w22
  4059bc:	blr	x3
  4059c0:	cmp	x20, x19
  4059c4:	b.ne	4059a8 <ferror@plt+0x3cd8>  // b.any
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x21, x22, [sp, #32]
  4059d0:	ldp	x23, x24, [sp, #48]
  4059d4:	ldp	x29, x30, [sp], #64
  4059d8:	ret
  4059dc:	nop
  4059e0:	ret
  4059e4:	nop
  4059e8:	mov	x2, x1
  4059ec:	mov	x1, x0
  4059f0:	mov	w0, #0x0                   	// #0
  4059f4:	b	401c80 <__xstat@plt>

Disassembly of section .fini:

00000000004059f8 <.fini>:
  4059f8:	stp	x29, x30, [sp, #-16]!
  4059fc:	mov	x29, sp
  405a00:	ldp	x29, x30, [sp], #16
  405a04:	ret
