
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000f570 vaddr 0x0800f570 paddr 0x0800f570 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x00010bb8 memsz 0x00010bb8 flags r-x
    LOAD off    0x00018000 vaddr 0x20000000 paddr 0x08010bb8 align 2**15
         filesz 0x00000598 memsz 0x00000830 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c570  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800f570  0800f570  0000f570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00001640  0800f578  0800f578  0000f578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000598  20000000  08010bb8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000298  20000598  08011150  00018598  2**2
                  ALLOC
  5 .debug_info   00008d35  00000000  00000000  00018598  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001901  00000000  00000000  000212cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000001c0  00000000  00000000  00022bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000278e  00000000  00000000  00022d90  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001561  00000000  00000000  0002551e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  00026a7f  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00026aaf  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000018cc  00000000  00000000  00026ae0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003a3c  00000000  00000000  000283ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000029f8  00000000  00000000  0002bde8  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800f570 l    d  .ARM.exidx	00000000 .ARM.exidx
0800f578 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000598 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 graphics.c
0800f578 l       .rodata	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 jog_key.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 lcd.c
20000598 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
200005a8 l       .bss	00000000 .LANCHOR0
08010580 l       .rodata	00000000 .LANCHOR1
20000004 l       .data	00000000 .LANCHOR2
08010594 l     O .rodata	0000000c CSWTCH.79
080105a0 l     O .rodata	0000000c color
20000004 l     O .data	00000004 player_x
20000008 l     O .data	00000004 player_y
2000000c l     O .data	00000004 player_life
20000010 l     O .data	00000004 move_speed.5887
200005a8 l     O .bss	00000140 bullets
200006e8 l     O .bss	0000008c enemies
20000774 l     O .bss	00000030 items
200007a4 l     O .bss	00000004 score
200007a8 l     O .bss	00000004 bomb_item
200007ac l     O .bss	00000004 up_item
200007b0 l     O .bss	00000004 speed_item
200007b4 l     O .bss	00000001 game_state
200007b8 l     O .bss	00000004 fire_delay.5886
200007bc l     O .bss	00000004 bomb_used
200007c0 l     O .bss	00000004 spawn_timer.5888
200007c4 l     O .bss	00000004 item_spawn_timer.5889
200007c8 l     O .bss	00000004 enemy_fire_timer.5890
200007cc l     O .bss	00000004 screen_clr.5936
00000000 l    df *ABS*	00000000 runtime.c
200007d0 l       .bss	00000000 .LANCHOR0
200007d0 l     O .bss	00000004 heap.4877
00000000 l    df *ABS*	00000000 stm32f10x_it.c
080083cc l     F .text	00000038 Stack_Dump
200007d4 l       .bss	00000000 .LANCHOR1
080105ac l       .rodata	00000000 .LANCHOR0
080105ac l     O .rodata	00000020 Stack_reg
080105cc l     O .rodata	00000020 EXTI9_5_LUT.5014
080105ec l     O .rodata	00000010 EXTI15_10_LUT.5069
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 rand.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vfprintf.c
08010700 l       .rodata	00000000 .LANCHOR0
08010700 l     O .rodata	00000010 blanks.6752
08010710 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 dtoa.c
0800a9e0 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 impure.c
2000001c l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 locale.c
2000010c l       .data	00000000 .LANCHOR0
2000010c l     O .data	00000020 lc_ctype_charset
20000130 l     O .data	00000020 lc_message_charset
20000150 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000188 l       .data	00000000 .LANCHOR0
200007f8 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
08010728 l       .rodata	00000000 .LANCHOR0
08010728 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
08010850 l       .rodata	00000000 .LANCHOR0
08010850 l     O .rodata	00000010 blanks.6696
08010860 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0800e2e0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
08008624 g     F .text	00000006 EXTI2_IRQHandler
08003294 g     F .text	00000006 __set_PRIMASK
0800ca80 g     F .text	00000034 _mprec_log10
0800cafc g     F .text	0000005e __any_on
08010800 g     O .rodata	00000028 __mprec_tinytens
0800edc4 g     F .text	00000012 .hidden __aeabi_dcmple
0800e1ec g     F .text	0000001a cleanup_glue
0800eeec g     F .text	00000030 .hidden __gnu_uldivmod_helper
08003c08 g     F .text	0000004e Key_Poll_Init
0800ed00 g     F .text	0000007a .hidden __cmpdf2
080085b4 g     F .text	00000010 DebugMon_Handler
08007320 g     F .text	000004c8 Collision_Update
0800ed00 g     F .text	0000007a .hidden __eqdf2
20000000 g     O .data	00000002 BACK_COLOR
0800ef1c g     F .text	00000352 .hidden __divdi3
0800e870 g     F .text	0000005a .hidden __floatdidf
0800a9c4 g     F .text	0000001a vsprintf
08008724 g     F .text	00000006 TIM1_CC_IRQHandler
08008448 g     F .text	0000012a HardFault_Handler
0800bab8 g     F .text	00000052 _setlocale_r
0800f580 g     O .rodata	00001000 eng8x16
08003a64 g     F .text	00000034 Jog_Get_Pressed
0800c220 g     F .text	00000002 __malloc_unlock
080042cc g     F .text	0000005e Lcd_Write_RAM_Prepare
200007e8 g     O .bss	00000004 USART1_rx_data
0800329c g     F .text	00000006 __get_FAULTMASK
080085d4 g     F .text	0000000e SysTick_Handler
08007a38 g     F .text	00000030 Use_Bomb
080032bc g     F .text	00000004 __REV
080085ec g     F .text	00000006 PVD_IRQHandler
0800dc90 g     F .text	000000ce memmove
08003e88 g     F .text	00000062 Lcd_Reset
080085c4 g     F .text	00000010 PendSV_Handler
08008438 g     F .text	00000010 NMI_Handler
0800c224 g     F .text	0000006c _Balloc
0800862c g     F .text	00000032 EXTI3_IRQHandler
08008c4c g     F .text	00000048 TIM4_Out_Init
0800ecf0 g     F .text	0000008a .hidden __gtdf2
080032f8 g     F .text	00000006 __STREXW
080032e0 g     F .text	00000006 __LDREXW
2000082c g     O .bss	00000004 errno
0800ed8c g     F .text	00000010 .hidden __aeabi_cdcmple
200005a4 g     O .bss	00000002 POINT_COLOR
08008890 g     F .text	0000000c SysTick_Get_Load_Time
0800818c g     F .text	000001fc Main
080089a4 g     F .text	0000003e TIM2_Stopwatch_Start
080078f0 g     F .text	00000038 Bullet_Draw
08003eec g     F .text	00000052 Lcd_WR_REG
0800c174 g     F .text	000000a6 memcpy
0800ed7c g     F .text	00000020 .hidden __aeabi_cdrcmple
08006df4 g     F .text	0000001c LED_Display
08004b20 g     F .text	00000006 Lcd_Clr_Screen
080094dc g     F .text	000014b4 _svfprintf_r
0800e800 g     F .text	00000022 .hidden __floatsidf
0800ecf8 g     F .text	00000082 .hidden __ltdf2
080086a8 g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
08003f40 g     F .text	00000052 Lcd_WR_DATA
08008614 g     F .text	00000006 EXTI0_IRQHandler
08006e24 g     F .text	00000012 LED_All_Off
08008770 g     F .text	00000006 I2C2_EV_IRQHandler
200007d4 g     O .bss	00000004 SysTick_Flag
0800ee90 g     F .text	00000000 .hidden __aeabi_uldivmod
0800cb5c g     F .text	00000050 __fpclassifyd
0800ca20 g     F .text	0000005e __ratio
080032c8 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
0800bb54 g     F .text	00000010 malloc
08008d48 g     F .text	0000005c TIM4_Change_Duty
0800e2e0 g     F .text	0000025c .hidden __udivsi3
08010738 g     O .rodata	000000c8 __mprec_tens
08008594 g     F .text	00000010 UsageFault_Handler
080032a4 g     F .text	00000006 __set_FAULTMASK
0800bb0c g     F .text	0000000a __locale_charset
0800ee50 g     F .text	00000040 .hidden __fixunsdfsi
080086a0 g     F .text	00000006 ADC1_2_IRQHandler
200007f8 g     O .bss	00000004 __malloc_top_pad
2000012c g     O .data	00000004 __mb_cur_max
0800e7e0 g     F .text	0000001e .hidden __aeabi_ui2d
0800bb30 g     F .text	00000008 _localeconv_r
080034fc g     F .text	0000022c Lcd_Puts
0800c480 g     F .text	00000012 __i2b
08004690 g     F .text	000000b8 Lcd_Fill
08008780 g     F .text	00000006 SPI1_IRQHandler
080086c0 g     F .text	00000006 CAN_SCE_IRQHandler
0800e55c g     F .text	00000000 .hidden __aeabi_drsub
0800cbac g     F .text	00000026 _sbrk_r
080085f4 g     F .text	00000006 TAMPER_IRQHandler
08006dc4 g     F .text	0000002e LED_Init
08008c28 g     F .text	00000022 TIM3_Out_Stop
0800edb0 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000070 Clock_Init
20000824 g     O .bss	00000004 __malloc_max_sbrked_mem
0800e824 g     F .text	0000003a .hidden __extendsfdf2
0800eb20 g     F .text	000001d0 .hidden __aeabi_ddiv
0800e568 g     F .text	00000276 .hidden __adddf3
20000598 g       .data	00000000 __RW_LIMIT__
08008f58 g     F .text	00000060 Uart1_Printf
0800c8b8 g     F .text	000000ac __b2d
08007a68 g     F .text	00000462 Game_Update
0800e8cc g     F .text	00000254 .hidden __aeabi_dmul
080032ac g     F .text	00000006 __get_CONTROL
08010720 g     O .rodata	00000004 _global_impure_ptr
0800de00 g     F .text	000003ea _realloc_r
08003980 g     F .text	0000007c Jog_Poll_Init
0800f270 g     F .text	00000300 .hidden __udivdi3
08008680 g     F .text	00000006 DMA1_Channel4_IRQHandler
08010828 g     O .rodata	00000028 __mprec_bigtens
08007968 g     F .text	0000006a Game_Init
0800c354 g     F .text	00000098 __s2b
0800e7e0 g     F .text	0000001e .hidden __floatunsidf
08008388 g     F .text	00000044 _sbrk
0800c744 g     F .text	00000042 __mcmp
080077e8 g     F .text	00000106 Enemy_Draw
08008fb8 g     F .text	00000016 Uart1_Get_Pressed
08006a04 g     F .text	000003c0 Lcd_Put_Pixel
080094c0 g     F .text	0000001a strtol
080080d0 g     F .text	00000046 Start_Screen
08009140 g     F .text	00000042 Uart1_RX_Interrupt_Enable
080087b0 g     F .text	00000006 USART3_IRQHandler
08006ebc g     F .text	00000018 Item_Init
080085fc g     F .text	00000006 RTC_IRQHandler
0800325c g     F .text	00000008 __get_PSP
08003c98 g     F .text	0000008a Key_ISR_Enable
08003264 g     F .text	00000006 __set_PSP
08008698 g     F .text	00000006 DMA1_Channel7_IRQHandler
0800e208 g     F .text	000000d6 _reclaim_reent
0800c3ec g     F .text	0000003c __hi0bits
0800ee00 g     F .text	0000004e .hidden __fixdfsi
08008b6c g     F .text	00000018 TIM4_Change_Value
08004b28 g     F .text	000000b4 Lcd_Draw_Box
08008da4 g     F .text	0000007c TIM2_Delay2
08007ecc g     F .text	00000204 Play_Screen
080089e4 g     F .text	00000026 TIM2_Stopwatch_Stop
08007088 g     F .text	00000034 Bullet_Enemy_Update
08003f94 g     F .text	00000336 Lcd_Set_Display_Mode
0800873c g     F .text	00000022 TIM4_IRQHandler
0800e568 g     F .text	00000276 .hidden __aeabi_dadd
0800ecf8 g     F .text	00000082 .hidden __ledf2
080070bc g     F .text	000000ec Enemy_Update
080086b8 g     F .text	00000006 CAN_RX1_IRQHandler
0800c5d4 g     F .text	000000b8 __pow5mult
0800e860 g     F .text	0000006a .hidden __aeabi_ul2d
200007f4 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08008760 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032d0 g     F .text	00000008 __LDREXB
08003d68 g     F .text	000000a2 Lcd_Write_Reg
08009190 g     F .text	00000008 _atoi_r
0800edec g     F .text	00000012 .hidden __aeabi_dcmpgt
08008690 g     F .text	00000006 DMA1_Channel6_IRQHandler
0800c0e4 g     F .text	00000090 memchr
08009290 g     F .text	00000044 _sprintf_r
0800daf8 g     F .text	00000198 _free_r
08008734 g     F .text	00000006 TIM3_IRQHandler
0800860c g     F .text	00000006 RCC_IRQHandler
0800bb18 g     F .text	0000000c __locale_mb_cur_max
08003b10 g     F .text	000000f8 Jog_ISR_Enable
0800432c g     F .text	00000364 Lcd_Set_Windows
0800edd8 g     F .text	00000012 .hidden __aeabi_dcmpge
0800871c g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08008668 g     F .text	00000006 DMA1_Channel1_IRQHandler
0800328c g     F .text	00000006 __get_PRIMASK
200007f0 g     O .bss	00000004 __mlocale_changed
0800e564 g     F .text	0000027a .hidden __aeabi_dsub
08008b28 g     F .text	00000020 TIM4_Check_Timeout
20000590 g     O .data	00000004 __malloc_sbrk_base
00000598 g       *ABS*	00000000 __RW_SIZE__
0800e860 g     F .text	0000006a .hidden __floatundidf
080091f4 g     F .text	0000009c rand
0800c68c g     F .text	000000b6 __lshift
0800ce10 g     F .text	00000104 __ssprint_r
080087b8 g     F .text	00000046 EXTI15_10_IRQHandler
08003728 g     F .text	00000256 Lcd_Printf
200007e4 g     O .bss	00000004 USART1_rx_ready
08010bb8 g       *ABS*	00000000 __RW_LOAD_ADDR__
08008858 g     F .text	0000001c SysTick_Run
080032c4 g     F .text	00000004 __REVSH
0800c494 g     F .text	00000140 __multiply
200007fc g     O .bss	00000028 __malloc_current_mallinfo
0800c964 g     F .text	000000ba __d2b
08003c6c g     F .text	00000014 Key_Wait_Key_Released
08003e0c g     F .text	0000007a Lcd_Write_Data_16Bit
0800e800 g     F .text	00000022 .hidden __aeabi_i2d
08007010 g     F .text	00000078 Spawn_Item
08003000 g       .text	00000000 __RO_BASE__
0800e558  w    F .text	00000002 .hidden __aeabi_ldiv0
080086c8 g     F .text	00000044 EXTI9_5_IRQHandler
0800eb20 g     F .text	000001d0 .hidden __divdf3
0800cab4 g     F .text	00000046 __copybits
20000188 g     O .data	00000408 __malloc_av_
0800e8cc g     F .text	00000254 .hidden __muldf3
0800c21c g     F .text	00000002 __malloc_lock
0800d9f0 g     F .text	00000062 _calloc_r
080088b0 g     F .text	000000f4 TIM2_Delay
08008788 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
080086b0 g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
0800dd60 g     F .text	0000009e memset
08008574 g     F .text	00000010 MemManage_Handler
08006e9c g     F .text	00000020 Enemy_Init
08008c94 g     F .text	0000009c TIM4_Out_PWM_Generation
20000828 g     O .bss	00000004 __malloc_max_total_mem
08009198 g     F .text	0000005a srand
2000082c g       .bss	00000000 __ZI_LIMIT__
08006e38 g     F .text	0000004c System_Init
0800e2e0 g     F .text	00000000 .hidden __aeabi_uidiv
080085a4 g     F .text	00000010 SVC_Handler
08008810 g     F .text	00000048 SysTick_OS_Tick
08003a98 g     F .text	0000003c Jog_Wait_Key_Pressed
08003300 g     F .text	000001fa Lcd_Eng_Putch
08009384 g     F .text	0000013c _strtol_r
080032b4 g     F .text	00000006 __set_CONTROL
0800ab2c g     F .text	00000f8a _dtoa_r
0800bb74 g     F .text	0000056e _malloc_r
0800e870 g     F .text	0000005a .hidden __aeabi_l2d
08008f14 g     F .text	00000042 Uart1_Send_String
08008ed8 g     F .text	0000003a Uart1_Send_Byte
08003c58 g     F .text	00000012 Key_Get_Pressed
08007928 g     F .text	00000040 Item_Draw
08008b84 g     F .text	0000004c TIM3_Out_Init
08006e10 g     F .text	00000012 LED_All_On
08008688 g     F .text	00000006 DMA1_Channel5_IRQHandler
08008660 g     F .text	00000006 EXTI4_IRQHandler
200007d8 g     O .bss	00000004 Jog_key_in
0800da54 g     F .text	000000a2 _malloc_trim_r
0800cbd4 g     F .text	00000000 strcmp
0800326c g     F .text	00000008 __get_MSP
08010bb8 g       .rodata	00000000 __RO_LIMIT__
0800ed00 g     F .text	0000007a .hidden __nedf2
080092d4 g     F .text	0000004e sprintf
200007ec g     O .bss	00000004 _PathLocale
20000598 g     O .bss	0000000c lcddev
08004748 g     F .text	00000342 Lcd_Set_Cursor
0800a990 g     F .text	00000032 _vsprintf_r
08008678 g     F .text	00000006 DMA1_Channel3_IRQHandler
0800bb38 g     F .text	00000012 setlocale
08007220 g     F .text	000000ca Item_Update
080032c0 g     F .text	00000004 __REV16
20000018 g     O .data	00000004 _impure_ptr
08008714 g     F .text	00000006 TIM1_UP_IRQHandler
0800bb2c g     F .text	00000004 __locale_cjk_lang
200007e0 g     O .bss	00000004 TIM4_expired
0800cf14 g     F .text	00000adc _svfiprintf_r
00000298 g       *ABS*	00000000 __ZI_SIZE__
080085e4 g     F .text	00000006 WWDG_IRQHandler
08003274 g     F .text	00000006 __set_MSP
0800c874 g     F .text	00000042 __ulp
080039fc g     F .text	00000066 Jog_Get_Pressed_Calm
08008874 g     F .text	0000000e SysTick_Stop
08004bdc g     F .text	00001e26 Lcd_Init
08006e84 g     F .text	00000018 Bullet_Init
0800872c g     F .text	00000006 TIM2_IRQHandler
080071a8 g     F .text	00000076 Bullet_Update
08003d24 g     F .text	00000042 Lcd_GPIO_Init
0800ee50 g     F .text	00000040 .hidden __aeabi_d2uiz
20000598 g       .bss	00000000 __ZI_BASE__
0800bb4c g     F .text	00000008 localeconv
0800870c g     F .text	00000006 TIM1_BRK_IRQHandler
0800e53c g     F .text	0000001a .hidden __aeabi_uidivmod
0800861c g     F .text	00000006 EXTI1_IRQHandler
08003284 g     F .text	00000006 __set_BASEPRI
0800ed9c g     F .text	00000012 .hidden __aeabi_dcmpeq
08008b48 g     F .text	00000022 TIM4_Stop
08003c80 g     F .text	00000016 Key_Wait_Key_Pressed
08008e20 g     F .text	000000b8 Uart1_Init
08006ed4 g     F .text	0000013c Spawn_Enemy
08008800 g     F .text	00000006 RTCAlarm_IRQHandler
08008118 g     F .text	00000072 Game_Over_Screen
080087a8 g     F .text	00000006 USART2_IRQHandler
20000594 g     O .data	00000004 __malloc_trim_threshold
0800bb24 g     F .text	00000008 __locale_msgcharset
080032f0 g     F .text	00000008 __STREXH
0800c788 g     F .text	000000ea __mdiff
0800ee00 g     F .text	0000004e .hidden __aeabi_d2iz
20000014 g     O .data	00000004 __ctype_ptr__
080032d8 g     F .text	00000008 __LDREXH
08008778 g     F .text	00000006 I2C2_ER_IRQHandler
08008670 g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
08009188 g     F .text	00000008 atoi
08008d30 g     F .text	00000016 TIM4_Out_Stop
080105fc g     O .rodata	00000101 _ctype_
0800e558  w    F .text	00000002 .hidden __aeabi_idiv0
08008fe8 g     F .text	0000009c Uart1_Get_String
080072ec g     F .text	00000032 Check_Collision
08008604 g     F .text	00000006 FLASH_IRQHandler
08004a8c g     F .text	00000094 Lcd_Draw_Back_Color
08008584 g     F .text	00000010 BusFault_Handler
08008790 g     F .text	00000016 USART1_IRQHandler
08008884 g     F .text	0000000c SysTick_Get_Time
08009324 g     F .text	0000005e strlen
08008a0c g     F .text	000000b6 TIM4_Repeat_Interrupt_Enable
0800327c g     F .text	00000006 __get_BASEPRI
0800ed8c g     F .text	00000010 .hidden __aeabi_cdcmpeq
0800ecf0 g     F .text	0000008a .hidden __gedf2
08008fd0 g     F .text	00000018 Uart1_Get_Char
08008ac4 g     F .text	00000062 TIM4_Repeat
0800eebc g     F .text	00000030 .hidden __gnu_ldivmod_helper
08008768 g     F .text	00000006 I2C1_ER_IRQHandler
08008bd0 g     F .text	00000058 TIM3_Out_Freq_Generation
0800e824 g     F .text	0000003a .hidden __aeabi_f2d
08003ad4 g     F .text	0000003c Jog_Wait_Key_Released
080032e8 g     F .text	00000008 __STREXB
0800e564 g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
0800c428 g     F .text	00000056 __lo0bits
200007dc g     O .bss	00000004 Jog_key
08008404 g     F .text	00000032 Invalid_ISR
080079d4 g     F .text	00000062 HUD_Draw
08009084 g     F .text	000000ba Uart1_Get_Int_Num
0800889c g     F .text	00000010 SysTick_Check_Timeout
08008808 g     F .text	00000006 USBWakeUp_IRQHandler
0800bb64 g     F .text	00000010 free
0800c2c8 g     F .text	0000008c __multadd
0800c290 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__RO_BASE__>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	080085d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, sl, pc}
 8003040:	080085e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, sl, pc}
 8003044:	080085ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, sl, pc}
 8003048:	080085f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, sl, pc}
 800304c:	080085fd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, pc}
 8003050:	08008605 	stmdaeq	r0, {r0, r2, r9, sl, pc}
 8003054:	0800860d 	stmdaeq	r0, {r0, r2, r3, r9, sl, pc}
 8003058:	08008615 	stmdaeq	r0, {r0, r2, r4, r9, sl, pc}
 800305c:	0800861d 	stmdaeq	r0, {r0, r2, r3, r4, r9, sl, pc}
 8003060:	08008625 	stmdaeq	r0, {r0, r2, r5, r9, sl, pc}
 8003064:	0800862d 	stmdaeq	r0, {r0, r2, r3, r5, r9, sl, pc}
 8003068:	08008661 	stmdaeq	r0, {r0, r5, r6, r9, sl, pc}
 800306c:	08008669 	stmdaeq	r0, {r0, r3, r5, r6, r9, sl, pc}
 8003070:	08008671 	stmdaeq	r0, {r0, r4, r5, r6, r9, sl, pc}
 8003074:	08008679 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, sl, pc}
 8003078:	08008681 	stmdaeq	r0, {r0, r7, r9, sl, pc}
 800307c:	08008689 	stmdaeq	r0, {r0, r3, r7, r9, sl, pc}
 8003080:	08008691 	stmdaeq	r0, {r0, r4, r7, r9, sl, pc}
 8003084:	08008699 	stmdaeq	r0, {r0, r3, r4, r7, r9, sl, pc}
 8003088:	080086a1 	stmdaeq	r0, {r0, r5, r7, r9, sl, pc}
	...
 800309c:	080086c9 	stmdaeq	r0, {r0, r3, r6, r7, r9, sl, pc}
 80030a0:	0800870d 	stmdaeq	r0, {r0, r2, r3, r8, r9, sl, pc}
 80030a4:	08008715 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, pc}
 80030a8:	0800871d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, sl, pc}
 80030ac:	08008725 	stmdaeq	r0, {r0, r2, r5, r8, r9, sl, pc}
 80030b0:	0800872d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, sl, pc}
 80030b4:	08008735 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, sl, pc}
 80030b8:	0800873d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, sl, pc}
 80030bc:	08008761 	stmdaeq	r0, {r0, r5, r6, r8, r9, sl, pc}
 80030c0:	08008769 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, sl, pc}
 80030c4:	08008771 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, sl, pc}
 80030c8:	08008779 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, r9, sl, pc}
 80030cc:	08008781 	stmdaeq	r0, {r0, r7, r8, r9, sl, pc}
 80030d0:	08008789 	stmdaeq	r0, {r0, r3, r7, r8, r9, sl, pc}
 80030d4:	08008791 	stmdaeq	r0, {r0, r4, r7, r8, r9, sl, pc}
 80030d8:	080087a9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, sl, pc}
 80030dc:	080087b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, sl, pc}
 80030e0:	080087b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, sl, pc}
 80030e4:	08008801 	stmdaeq	r0, {r0, fp, pc}
 80030e8:	08008809 	stmdaeq	r0, {r0, r3, fp, pc}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f005 f834 	bl	800818c <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f005 ff09 	bl	8008f58 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f005 fefd 	bl	8008f58 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x80f250>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x160067c>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f005 f93f 	bl	8008448 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	08010bb8 	stmdaeq	r1, {r3, r4, r5, r7, r8, r9, fp}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000598 	mulcs	r0, r8, r5
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	2000082c 	andcs	r0, r0, ip, lsr #16
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]

	RCC->APB2ENR |= (1<<2);
 80031f8:	699a      	ldr	r2, [r3, #24]

	Macro_Set_Bit(RCC->CR, 16);
	while(!Macro_Check_Bit_Set(RCC->CR, 17));
 80031fa:	4619      	mov	r1, r3

void Clock_Init(void)
{
	RCC->CR = 0x1;

	RCC->APB2ENR |= (1<<2);
 80031fc:	f042 0204 	orr.w	r2, r2, #4
 8003200:	619a      	str	r2, [r3, #24]

	Macro_Set_Bit(RCC->CR, 16);
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003208:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 17));
 800320a:	680a      	ldr	r2, [r1, #0]
 800320c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003210:	0390      	lsls	r0, r2, #14
 8003212:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003216:	d5f8      	bpl.n	800320a <Clock_Init+0x1e>

	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003218:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800321c:	f2c0 021d 	movt	r2, #29
 8003220:	605a      	str	r2, [r3, #4]

	Macro_Set_Bit(RCC->CR, 24);
 8003222:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003224:	4619      	mov	r1, r3
	Macro_Set_Bit(RCC->CR, 16);
	while(!Macro_Check_Bit_Set(RCC->CR, 17));

	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);

	Macro_Set_Bit(RCC->CR, 24);
 8003226:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800322a:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800322c:	680a      	ldr	r2, [r1, #0]
 800322e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003232:	0192      	lsls	r2, r2, #6
 8003234:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003238:	d5f8      	bpl.n	800322c <Clock_Init+0x40>

	Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 800323a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800323e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003242:	6811      	ldr	r1, [r2, #0]
 8003244:	f021 0103 	bic.w	r1, r1, #3
 8003248:	f041 0102 	orr.w	r1, r1, #2
 800324c:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	f022 0203 	bic.w	r2, r2, #3
 8003254:	f042 0202 	orr.w	r2, r2, #2
 8003258:	605a      	str	r2, [r3, #4]
 800325a:	4770      	bx	lr

0800325c <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 800325c:	f3ef 8009 	mrs	r0, PSP
 8003260:	4600      	mov	r0, r0
 8003262:	4770      	bx	lr

08003264 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 8003264:	f380 8809 	msr	PSP, r0
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 800326c:	f3ef 8008 	mrs	r0, MSP
 8003270:	4600      	mov	r0, r0
 8003272:	4770      	bx	lr

08003274 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 8003274:	f380 8808 	msr	MSP, r0
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 800327c:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 8003284:	f380 8811 	msr	BASEPRI, r0
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800328c:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 8003294:	f380 8810 	msr	PRIMASK, r0
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 800329c:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80032a4:	f380 8813 	msr	FAULTMASK, r0
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop

080032ac <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80032ac:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop

080032b4 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 80032b4:	f380 8814 	msr	CONTROL, r0
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop

080032bc <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032bc:	ba00      	rev	r0, r0
  return(result);
}
 80032be:	4770      	bx	lr

080032c0 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	ba40      	rev16	r0, r0
  return(result);
}
 80032c2:	4770      	bx	lr

080032c4 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032c4:	bac0      	revsh	r0, r0
  return(result);
}
 80032c6:	4770      	bx	lr

080032c8 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c8:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032d0:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032d4:	b2c0      	uxtb	r0, r0
 80032d6:	4770      	bx	lr

080032d8 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032d8:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032dc:	b280      	uxth	r0, r0
 80032de:	4770      	bx	lr

080032e0 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032e0:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032e8:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032ec:	4618      	mov	r0, r3
   return(result);
}
 80032ee:	4770      	bx	lr

080032f0 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032f0:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032f4:	4618      	mov	r0, r3
   return(result);
}
 80032f6:	4770      	bx	lr

080032f8 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032f8:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop

08003300 <Lcd_Eng_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 8003300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 8003304:	f24f 5478 	movw	r4, #62840	; 0xf578
 8003308:	f6c0 0400 	movt	r4, #2048	; 0x800

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 800330c:	b093      	sub	sp, #76	; 0x4c
 800330e:	4680      	mov	r8, r0
 8003310:	4689      	mov	r9, r1
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 8003312:	6820      	ldr	r0, [r4, #0]
 8003314:	6861      	ldr	r1, [r4, #4]
 8003316:	ae08      	add	r6, sp, #32
 8003318:	c603      	stmia	r6!, {r0, r1}

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 800331a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800331c:	4694      	mov	ip, r2
 800331e:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 8003322:	f855 0f08 	ldr.w	r0, [r5, #8]!
 8003326:	469a      	mov	sl, r3
 8003328:	6869      	ldr	r1, [r5, #4]
 800332a:	68aa      	ldr	r2, [r5, #8]
 800332c:	68eb      	ldr	r3, [r5, #12]
 800332e:	ac0a      	add	r4, sp, #40	; 0x28
 8003330:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003332:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8003334:	6928      	ldr	r0, [r5, #16]
 8003336:	6969      	ldr	r1, [r5, #20]
 8003338:	69aa      	ldr	r2, [r5, #24]
 800333a:	69eb      	ldr	r3, [r5, #28]
 800333c:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800333e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003340:	1e78      	subs	r0, r7, #1
 8003342:	4242      	negs	r2, r0
 8003344:	4142      	adcs	r2, r0
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003346:	1ebc      	subs	r4, r7, #2
 8003348:	4267      	negs	r7, r4
 800334a:	4167      	adcs	r7, r4
 800334c:	1e75      	subs	r5, r6, #1
 800334e:	4269      	negs	r1, r5
 8003350:	4169      	adcs	r1, r5
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003352:	3e02      	subs	r6, #2
 8003354:	4273      	negs	r3, r6
 8003356:	4173      	adcs	r3, r6
 8003358:	fa1f f989 	uxth.w	r9, r9
 800335c:	f8cd 901c 	str.w	r9, [sp, #28]
 8003360:	fa1f f888 	uxth.w	r8, r8
 8003364:	ea02 0601 	and.w	r6, r2, r1
 8003368:	401a      	ands	r2, r3
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 800336a:	403b      	ands	r3, r7
 800336c:	f8cd 800c 	str.w	r8, [sp, #12]
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003370:	4039      	ands	r1, r7
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003372:	9306      	str	r3, [sp, #24]
 8003374:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003378:	2300      	movs	r3, #0
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 800337a:	fa1f fa8a 	uxth.w	sl, sl
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 800337e:	fa1f f98c 	uxth.w	r9, ip
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003382:	9101      	str	r1, [sp, #4]
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003384:	9204      	str	r2, [sp, #16]
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003386:	9302      	str	r3, [sp, #8]
 8003388:	9a02      	ldr	r2, [sp, #8]
 800338a:	9f07      	ldr	r7, [sp, #28]
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 800338c:	f108 0301 	add.w	r3, r8, #1
 8003390:	b29b      	uxth	r3, r3
 8003392:	4417      	add	r7, r2
 8003394:	b2bf      	uxth	r7, r7
 8003396:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800339a:	9305      	str	r3, [sp, #20]
 800339c:	ab0a      	add	r3, sp, #40	; 0x28
 800339e:	5c9d      	ldrb	r5, [r3, r2]
 80033a0:	463b      	mov	r3, r7
 80033a2:	2400      	movs	r4, #0
 80033a4:	465f      	mov	r7, fp
 80033a6:	469b      	mov	fp, r3
 80033a8:	e010      	b.n	80033cc <Lcd_Eng_Putch+0xcc>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80033aa:	2e00      	cmp	r6, #0
 80033ac:	d152      	bne.n	8003454 <Lcd_Eng_Putch+0x154>
				else if( (zx==2)&&(zy==1) )
 80033ae:	9b01      	ldr	r3, [sp, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d157      	bne.n	8003464 <Lcd_Eng_Putch+0x164>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80033b4:	9b04      	ldr	r3, [sp, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d177      	bne.n	80034aa <Lcd_Eng_Putch+0x1aa>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80033ba:	9b06      	ldr	r3, [sp, #24]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f040 8088 	bne.w	80034d2 <Lcd_Eng_Putch+0x1d2>
 80033c2:	3401      	adds	r4, #1
 80033c4:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 80033c6:	2c08      	cmp	r4, #8
 80033c8:	b29f      	uxth	r7, r3
 80033ca:	d02f      	beq.n	800342c <Lcd_Eng_Putch+0x12c>
		{
			if(temp[ys]&bitmask[xs])
 80033cc:	ab08      	add	r3, sp, #32
 80033ce:	5d1a      	ldrb	r2, [r3, r4]
 80033d0:	4215      	tst	r5, r2
 80033d2:	d1ea      	bne.n	80033aa <Lcd_Eng_Putch+0xaa>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 80033d4:	2e00      	cmp	r6, #0
 80033d6:	d135      	bne.n	8003444 <Lcd_Eng_Putch+0x144>
				else if( (zx==2)&&(zy==1) )
 80033d8:	9b01      	ldr	r3, [sp, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d14e      	bne.n	800347c <Lcd_Eng_Putch+0x17c>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 80033de:	9b04      	ldr	r3, [sp, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d157      	bne.n	8003494 <Lcd_Eng_Putch+0x194>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 80033e4:	9b06      	ldr	r3, [sp, #24]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0eb      	beq.n	80033c2 <Lcd_Eng_Putch+0xc2>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80033ea:	4638      	mov	r0, r7
 80033ec:	9905      	ldr	r1, [sp, #20]
 80033ee:	4652      	mov	r2, sl
 80033f0:	f003 fb08 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 80033f4:	f107 0c01 	add.w	ip, r7, #1
 80033f8:	fa1f fc8c 	uxth.w	ip, ip
 80033fc:	4660      	mov	r0, ip
 80033fe:	4641      	mov	r1, r8
 8003400:	4652      	mov	r2, sl
 8003402:	f8cd c000 	str.w	ip, [sp]
 8003406:	f003 fafd 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 800340a:	4638      	mov	r0, r7
 800340c:	4641      	mov	r1, r8
 800340e:	4652      	mov	r2, sl
 8003410:	f003 faf8 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 8003414:	f8dd c000 	ldr.w	ip, [sp]
 8003418:	9905      	ldr	r1, [sp, #20]
 800341a:	4660      	mov	r0, ip
 800341c:	4652      	mov	r2, sl
 800341e:	3401      	adds	r4, #1
 8003420:	f003 faf0 	bl	8006a04 <Lcd_Put_Pixel>
 8003424:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 8003426:	2c08      	cmp	r4, #8
 8003428:	b29f      	uxth	r7, r3
 800342a:	d1cf      	bne.n	80033cc <Lcd_Eng_Putch+0xcc>
 800342c:	9b02      	ldr	r3, [sp, #8]
 800342e:	f108 0802 	add.w	r8, r8, #2
 8003432:	3301      	adds	r3, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 8003434:	2b10      	cmp	r3, #16
 8003436:	9302      	str	r3, [sp, #8]
 8003438:	fa1f f888 	uxth.w	r8, r8
 800343c:	d1a4      	bne.n	8003388 <Lcd_Eng_Putch+0x88>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
				}   	
			}
		}
	}
}
 800343e:	b013      	add	sp, #76	; 0x4c
 8003440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003444:	9803      	ldr	r0, [sp, #12]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 8003446:	4659      	mov	r1, fp
 8003448:	4420      	add	r0, r4
 800344a:	b280      	uxth	r0, r0
 800344c:	4652      	mov	r2, sl
 800344e:	f003 fad9 	bl	8006a04 <Lcd_Put_Pixel>
 8003452:	e7b6      	b.n	80033c2 <Lcd_Eng_Putch+0xc2>
 8003454:	9803      	ldr	r0, [sp, #12]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 8003456:	4659      	mov	r1, fp
 8003458:	4420      	add	r0, r4
 800345a:	b280      	uxth	r0, r0
 800345c:	464a      	mov	r2, r9
 800345e:	f003 fad1 	bl	8006a04 <Lcd_Put_Pixel>
 8003462:	e7ae      	b.n	80033c2 <Lcd_Eng_Putch+0xc2>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 8003464:	4638      	mov	r0, r7
 8003466:	4659      	mov	r1, fp
 8003468:	464a      	mov	r2, r9
 800346a:	f003 facb 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 800346e:	1c78      	adds	r0, r7, #1
 8003470:	b280      	uxth	r0, r0
 8003472:	4659      	mov	r1, fp
 8003474:	464a      	mov	r2, r9
 8003476:	f003 fac5 	bl	8006a04 <Lcd_Put_Pixel>
 800347a:	e7a2      	b.n	80033c2 <Lcd_Eng_Putch+0xc2>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 800347c:	4638      	mov	r0, r7
 800347e:	4659      	mov	r1, fp
 8003480:	4652      	mov	r2, sl
 8003482:	f003 fabf 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 8003486:	1c78      	adds	r0, r7, #1
 8003488:	b280      	uxth	r0, r0
 800348a:	4659      	mov	r1, fp
 800348c:	4652      	mov	r2, sl
 800348e:	f003 fab9 	bl	8006a04 <Lcd_Put_Pixel>
 8003492:	e796      	b.n	80033c2 <Lcd_Eng_Putch+0xc2>
 8003494:	f8dd c00c 	ldr.w	ip, [sp, #12]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 8003498:	4641      	mov	r1, r8
 800349a:	44a4      	add	ip, r4
 800349c:	fa1f fc8c 	uxth.w	ip, ip
 80034a0:	4660      	mov	r0, ip
 80034a2:	4652      	mov	r2, sl
 80034a4:	f8cd c000 	str.w	ip, [sp]
 80034a8:	e7b2      	b.n	8003410 <Lcd_Eng_Putch+0x110>
 80034aa:	f8dd c00c 	ldr.w	ip, [sp, #12]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 80034ae:	4641      	mov	r1, r8
 80034b0:	44a4      	add	ip, r4
 80034b2:	fa1f fc8c 	uxth.w	ip, ip
 80034b6:	4660      	mov	r0, ip
 80034b8:	464a      	mov	r2, r9
 80034ba:	f8cd c000 	str.w	ip, [sp]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 80034be:	f003 faa1 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 80034c2:	f8dd c000 	ldr.w	ip, [sp]
 80034c6:	9905      	ldr	r1, [sp, #20]
 80034c8:	4660      	mov	r0, ip
 80034ca:	464a      	mov	r2, r9
 80034cc:	f003 fa9a 	bl	8006a04 <Lcd_Put_Pixel>
 80034d0:	e777      	b.n	80033c2 <Lcd_Eng_Putch+0xc2>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 80034d2:	4638      	mov	r0, r7
 80034d4:	9905      	ldr	r1, [sp, #20]
 80034d6:	464a      	mov	r2, r9
 80034d8:	f003 fa94 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 80034dc:	f107 0c01 	add.w	ip, r7, #1
 80034e0:	fa1f fc8c 	uxth.w	ip, ip
 80034e4:	4660      	mov	r0, ip
 80034e6:	4641      	mov	r1, r8
 80034e8:	464a      	mov	r2, r9
 80034ea:	f8cd c000 	str.w	ip, [sp]
 80034ee:	f003 fa89 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 80034f2:	4638      	mov	r0, r7
 80034f4:	4641      	mov	r1, r8
 80034f6:	464a      	mov	r2, r9
 80034f8:	e7e1      	b.n	80034be <Lcd_Eng_Putch+0x1be>
 80034fa:	bf00      	nop

080034fc <Lcd_Puts>:
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
 80034fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003500:	b097      	sub	sp, #92	; 0x5c
 8003502:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8003504:	9009      	str	r0, [sp, #36]	; 0x24
     unsigned data;
   
     while(*str)
 8003506:	7825      	ldrb	r5, [r4, #0]
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
 8003508:	9821      	ldr	r0, [sp, #132]	; 0x84
 800350a:	9f22      	ldr	r7, [sp, #136]	; 0x88
     unsigned data;
   
     while(*str)
 800350c:	2d00      	cmp	r5, #0
 800350e:	f000 80ad 	beq.w	800366c <Lcd_Puts+0x170>
 8003512:	f1b0 0901 	subs.w	r9, r0, #1
 8003516:	f1d9 0b00 	rsbs	fp, r9, #0
 800351a:	eb5b 0b09 	adcs.w	fp, fp, r9
 800351e:	f1b7 0a01 	subs.w	sl, r7, #1
 8003522:	f1da 0800 	rsbs	r8, sl, #0
 8003526:	eb58 080a 	adcs.w	r8, r8, sl
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 800352a:	1ebe      	subs	r6, r7, #2
 800352c:	4277      	negs	r7, r6
 800352e:	4177      	adcs	r7, r6
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003530:	f1b0 0902 	subs.w	r9, r0, #2
 8003534:	f1d9 0c00 	rsbs	ip, r9, #0
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 8003538:	fa1f fa82 	uxth.w	sl, r2
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 800353c:	ea0b 0207 	and.w	r2, fp, r7
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003540:	eb5c 0c09 	adcs.w	ip, ip, r9
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003544:	9204      	str	r2, [sp, #16]
 8003546:	f24f 5278 	movw	r2, #62840	; 0xf578
 800354a:	b289      	uxth	r1, r1
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 800354c:	fa1f f983 	uxth.w	r9, r3
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003550:	ea0c 0707 	and.w	r7, ip, r7
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003554:	ea0c 0308 	and.w	r3, ip, r8
 8003558:	00c0      	lsls	r0, r0, #3
 800355a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800355e:	940a      	str	r4, [sp, #40]	; 0x28
 8003560:	9107      	str	r1, [sp, #28]
 8003562:	ea0b 0608 	and.w	r6, fp, r8
 8003566:	9301      	str	r3, [sp, #4]
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003568:	9706      	str	r7, [sp, #24]
 800356a:	900b      	str	r0, [sp, #44]	; 0x2c
 800356c:	9208      	str	r2, [sp, #32]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 800356e:	9b08      	ldr	r3, [sp, #32]
 8003570:	ac0e      	add	r4, sp, #56	; 0x38
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	6859      	ldr	r1, [r3, #4]
 8003576:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 800357a:	ab0c      	add	r3, sp, #48	; 0x30
 800357c:	c303      	stmia	r3!, {r0, r1}
 800357e:	f855 0f08 	ldr.w	r0, [r5, #8]!
 8003582:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003586:	6869      	ldr	r1, [r5, #4]
 8003588:	68aa      	ldr	r2, [r5, #8]
 800358a:	68eb      	ldr	r3, [r5, #12]
 800358c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800358e:	69eb      	ldr	r3, [r5, #28]
 8003590:	6928      	ldr	r0, [r5, #16]
 8003592:	6969      	ldr	r1, [r5, #20]
 8003594:	69aa      	ldr	r2, [r5, #24]
 8003596:	2500      	movs	r5, #0
 8003598:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800359a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800359c:	9502      	str	r5, [sp, #8]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	9303      	str	r3, [sp, #12]
 80035a2:	9f07      	ldr	r7, [sp, #28]
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 80035a4:	f108 0301 	add.w	r3, r8, #1
 80035a8:	442f      	add	r7, r5
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	b2bf      	uxth	r7, r7
 80035ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80035b2:	9305      	str	r3, [sp, #20]
 80035b4:	aa0e      	add	r2, sp, #56	; 0x38
 80035b6:	463b      	mov	r3, r7
 80035b8:	5d55      	ldrb	r5, [r2, r5]
 80035ba:	465f      	mov	r7, fp
 80035bc:	2400      	movs	r4, #0
 80035be:	469b      	mov	fp, r3
 80035c0:	e011      	b.n	80035e6 <Lcd_Puts+0xea>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80035c2:	2e00      	cmp	r6, #0
 80035c4:	d15d      	bne.n	8003682 <Lcd_Puts+0x186>
				else if( (zx==2)&&(zy==1) )
 80035c6:	9a01      	ldr	r2, [sp, #4]
 80035c8:	2a00      	cmp	r2, #0
 80035ca:	d162      	bne.n	8003692 <Lcd_Puts+0x196>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80035cc:	9b04      	ldr	r3, [sp, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f040 8082 	bne.w	80036d8 <Lcd_Puts+0x1dc>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80035d4:	9a06      	ldr	r2, [sp, #24]
 80035d6:	2a00      	cmp	r2, #0
 80035d8:	f040 8092 	bne.w	8003700 <Lcd_Puts+0x204>
 80035dc:	3401      	adds	r4, #1
 80035de:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 80035e0:	2c08      	cmp	r4, #8
 80035e2:	b29f      	uxth	r7, r3
 80035e4:	d02f      	beq.n	8003646 <Lcd_Puts+0x14a>
		{
			if(temp[ys]&bitmask[xs])
 80035e6:	ab0c      	add	r3, sp, #48	; 0x30
 80035e8:	5d1a      	ldrb	r2, [r3, r4]
 80035ea:	4215      	tst	r5, r2
 80035ec:	d1e9      	bne.n	80035c2 <Lcd_Puts+0xc6>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 80035ee:	2e00      	cmp	r6, #0
 80035f0:	d13f      	bne.n	8003672 <Lcd_Puts+0x176>
				else if( (zx==2)&&(zy==1) )
 80035f2:	9b01      	ldr	r3, [sp, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d158      	bne.n	80036aa <Lcd_Puts+0x1ae>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 80035f8:	9a04      	ldr	r2, [sp, #16]
 80035fa:	2a00      	cmp	r2, #0
 80035fc:	d161      	bne.n	80036c2 <Lcd_Puts+0x1c6>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 80035fe:	9b06      	ldr	r3, [sp, #24]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0eb      	beq.n	80035dc <Lcd_Puts+0xe0>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 8003604:	4638      	mov	r0, r7
 8003606:	9905      	ldr	r1, [sp, #20]
 8003608:	464a      	mov	r2, r9
 800360a:	f003 f9fb 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 800360e:	f107 0c01 	add.w	ip, r7, #1
 8003612:	fa1f fc8c 	uxth.w	ip, ip
 8003616:	4660      	mov	r0, ip
 8003618:	4641      	mov	r1, r8
 800361a:	464a      	mov	r2, r9
 800361c:	f8cd c000 	str.w	ip, [sp]
 8003620:	f003 f9f0 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 8003624:	4638      	mov	r0, r7
 8003626:	4641      	mov	r1, r8
 8003628:	464a      	mov	r2, r9
 800362a:	f003 f9eb 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 800362e:	f8dd c000 	ldr.w	ip, [sp]
 8003632:	9905      	ldr	r1, [sp, #20]
 8003634:	4660      	mov	r0, ip
 8003636:	464a      	mov	r2, r9
 8003638:	3401      	adds	r4, #1
 800363a:	f003 f9e3 	bl	8006a04 <Lcd_Put_Pixel>
 800363e:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 8003640:	2c08      	cmp	r4, #8
 8003642:	b29f      	uxth	r7, r3
 8003644:	d1cf      	bne.n	80035e6 <Lcd_Puts+0xea>
 8003646:	9d02      	ldr	r5, [sp, #8]
 8003648:	f108 0802 	add.w	r8, r8, #2
 800364c:	3501      	adds	r5, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 800364e:	2d10      	cmp	r5, #16
 8003650:	9502      	str	r5, [sp, #8]
 8003652:	fa1f f888 	uxth.w	r8, r8
 8003656:	d1a4      	bne.n	80035a2 <Lcd_Puts+0xa6>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 8003658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 800365a:	9a09      	ldr	r2, [sp, #36]	; 0x24

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 800365c:	f813 5f01 	ldrb.w	r5, [r3, #1]!
 8003660:	930a      	str	r3, [sp, #40]	; 0x28
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 8003662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003664:	441a      	add	r2, r3
 8003666:	9209      	str	r2, [sp, #36]	; 0x24

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 8003668:	2d00      	cmp	r5, #0
 800366a:	d180      	bne.n	800356e <Lcd_Puts+0x72>
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
     } 
} 
 800366c:	b017      	add	sp, #92	; 0x5c
 800366e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003672:	9803      	ldr	r0, [sp, #12]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 8003674:	4659      	mov	r1, fp
 8003676:	4420      	add	r0, r4
 8003678:	b280      	uxth	r0, r0
 800367a:	464a      	mov	r2, r9
 800367c:	f003 f9c2 	bl	8006a04 <Lcd_Put_Pixel>
 8003680:	e7ac      	b.n	80035dc <Lcd_Puts+0xe0>
 8003682:	9803      	ldr	r0, [sp, #12]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 8003684:	4659      	mov	r1, fp
 8003686:	4420      	add	r0, r4
 8003688:	b280      	uxth	r0, r0
 800368a:	4652      	mov	r2, sl
 800368c:	f003 f9ba 	bl	8006a04 <Lcd_Put_Pixel>
 8003690:	e7a4      	b.n	80035dc <Lcd_Puts+0xe0>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 8003692:	4638      	mov	r0, r7
 8003694:	4659      	mov	r1, fp
 8003696:	4652      	mov	r2, sl
 8003698:	f003 f9b4 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 800369c:	1c78      	adds	r0, r7, #1
 800369e:	b280      	uxth	r0, r0
 80036a0:	4659      	mov	r1, fp
 80036a2:	4652      	mov	r2, sl
 80036a4:	f003 f9ae 	bl	8006a04 <Lcd_Put_Pixel>
 80036a8:	e798      	b.n	80035dc <Lcd_Puts+0xe0>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 80036aa:	4638      	mov	r0, r7
 80036ac:	4659      	mov	r1, fp
 80036ae:	464a      	mov	r2, r9
 80036b0:	f003 f9a8 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 80036b4:	1c78      	adds	r0, r7, #1
 80036b6:	b280      	uxth	r0, r0
 80036b8:	4659      	mov	r1, fp
 80036ba:	464a      	mov	r2, r9
 80036bc:	f003 f9a2 	bl	8006a04 <Lcd_Put_Pixel>
 80036c0:	e78c      	b.n	80035dc <Lcd_Puts+0xe0>
 80036c2:	f8dd c00c 	ldr.w	ip, [sp, #12]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 80036c6:	4641      	mov	r1, r8
 80036c8:	44a4      	add	ip, r4
 80036ca:	fa1f fc8c 	uxth.w	ip, ip
 80036ce:	4660      	mov	r0, ip
 80036d0:	464a      	mov	r2, r9
 80036d2:	f8cd c000 	str.w	ip, [sp]
 80036d6:	e7a8      	b.n	800362a <Lcd_Puts+0x12e>
 80036d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 80036dc:	4641      	mov	r1, r8
 80036de:	44a4      	add	ip, r4
 80036e0:	fa1f fc8c 	uxth.w	ip, ip
 80036e4:	4660      	mov	r0, ip
 80036e6:	4652      	mov	r2, sl
 80036e8:	f8cd c000 	str.w	ip, [sp]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 80036ec:	f003 f98a 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 80036f0:	f8dd c000 	ldr.w	ip, [sp]
 80036f4:	9905      	ldr	r1, [sp, #20]
 80036f6:	4660      	mov	r0, ip
 80036f8:	4652      	mov	r2, sl
 80036fa:	f003 f983 	bl	8006a04 <Lcd_Put_Pixel>
 80036fe:	e76d      	b.n	80035dc <Lcd_Puts+0xe0>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 8003700:	4638      	mov	r0, r7
 8003702:	9905      	ldr	r1, [sp, #20]
 8003704:	4652      	mov	r2, sl
 8003706:	f003 f97d 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 800370a:	f107 0c01 	add.w	ip, r7, #1
 800370e:	fa1f fc8c 	uxth.w	ip, ip
 8003712:	4660      	mov	r0, ip
 8003714:	4641      	mov	r1, r8
 8003716:	4652      	mov	r2, sl
 8003718:	f8cd c000 	str.w	ip, [sp]
 800371c:	f003 f972 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003720:	4638      	mov	r0, r7
 8003722:	4641      	mov	r1, r8
 8003724:	4652      	mov	r2, sl
 8003726:	e7e1      	b.n	80036ec <Lcd_Puts+0x1f0>

08003728 <Lcd_Printf>:
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 8003728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800372c:	b0db      	sub	sp, #364	; 0x16c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 800372e:	ac67      	add	r4, sp, #412	; 0x19c
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 8003730:	900b      	str	r0, [sp, #44]	; 0x2c
 8003732:	4689      	mov	r9, r1
 8003734:	4690      	mov	r8, r2
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003736:	a81a      	add	r0, sp, #104	; 0x68
 8003738:	4622      	mov	r2, r4
 800373a:	9966      	ldr	r1, [sp, #408]	; 0x198
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 800373c:	940f      	str	r4, [sp, #60]	; 0x3c
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 800373e:	469a      	mov	sl, r3
 8003740:	f8dd b190 	ldr.w	fp, [sp, #400]	; 0x190
 8003744:	9c65      	ldr	r4, [sp, #404]	; 0x194
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003746:	f007 f93d 	bl	800a9c4 <vsprintf>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 800374a:	f89d 5068 	ldrb.w	r5, [sp, #104]	; 0x68
 800374e:	2d00      	cmp	r5, #0
 8003750:	f000 80b5 	beq.w	80038be <Lcd_Printf+0x196>
 8003754:	f1bb 0301 	subs.w	r3, fp, #1
 8003758:	f1d3 0c00 	rsbs	ip, r3, #0
 800375c:	eb5c 0c03 	adcs.w	ip, ip, r3
 8003760:	1e62      	subs	r2, r4, #1
 8003762:	4257      	negs	r7, r2
 8003764:	4157      	adcs	r7, r2
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003766:	1ea1      	subs	r1, r4, #2
 8003768:	4248      	negs	r0, r1
 800376a:	4148      	adcs	r0, r1
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 800376c:	f1bb 0602 	subs.w	r6, fp, #2
 8003770:	4274      	negs	r4, r6
 8003772:	ab1a      	add	r3, sp, #104	; 0x68
 8003774:	4174      	adcs	r4, r6
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 8003776:	fa1f fa8a 	uxth.w	sl, sl
 800377a:	930c      	str	r3, [sp, #48]	; 0x30
 800377c:	f24f 5378 	movw	r3, #62840	; 0xf578
 8003780:	fa1f f989 	uxth.w	r9, r9
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003784:	ea0c 0200 	and.w	r2, ip, r0
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 8003788:	f8cd a00c 	str.w	sl, [sp, #12]
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 800378c:	4020      	ands	r0, r4
 800378e:	ea0c 0a07 	and.w	sl, ip, r7
 8003792:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003796:	4027      	ands	r7, r4
 8003798:	f6c0 0300 	movt	r3, #2048	; 0x800
 800379c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80037a0:	9702      	str	r7, [sp, #8]
 80037a2:	ae10      	add	r6, sp, #64	; 0x40
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 80037a4:	fa1f f988 	uxth.w	r9, r8
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80037a8:	9206      	str	r2, [sp, #24]
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80037aa:	9008      	str	r0, [sp, #32]
 80037ac:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80037b0:	930a      	str	r3, [sp, #40]	; 0x28
 80037b2:	4657      	mov	r7, sl
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 80037b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80037b6:	4633      	mov	r3, r6
 80037b8:	6810      	ldr	r0, [r2, #0]
 80037ba:	6851      	ldr	r1, [r2, #4]
 80037bc:	eb02 1505 	add.w	r5, r2, r5, lsl #4
 80037c0:	c303      	stmia	r3!, {r0, r1}
 80037c2:	f855 0f08 	ldr.w	r0, [r5, #8]!
 80037c6:	ac12      	add	r4, sp, #72	; 0x48
 80037c8:	6869      	ldr	r1, [r5, #4]
 80037ca:	68aa      	ldr	r2, [r5, #8]
 80037cc:	68eb      	ldr	r3, [r5, #12]
 80037ce:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80037d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037d4:	69eb      	ldr	r3, [r5, #28]
 80037d6:	6928      	ldr	r0, [r5, #16]
 80037d8:	6969      	ldr	r1, [r5, #20]
 80037da:	69aa      	ldr	r2, [r5, #24]
 80037dc:	2500      	movs	r5, #0
 80037de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037e2:	9504      	str	r5, [sp, #16]
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	9305      	str	r3, [sp, #20]
 80037e8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 80037ec:	f10a 0301 	add.w	r3, sl, #1
 80037f0:	44a8      	add	r8, r5
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	fa1f f888 	uxth.w	r8, r8
 80037f8:	f8dd b014 	ldr.w	fp, [sp, #20]
 80037fc:	9307      	str	r3, [sp, #28]
 80037fe:	aa12      	add	r2, sp, #72	; 0x48
 8003800:	4643      	mov	r3, r8
 8003802:	5d55      	ldrb	r5, [r2, r5]
 8003804:	46d8      	mov	r8, fp
 8003806:	2400      	movs	r4, #0
 8003808:	469b      	mov	fp, r3
 800380a:	e013      	b.n	8003834 <Lcd_Printf+0x10c>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 800380c:	2f00      	cmp	r7, #0
 800380e:	d161      	bne.n	80038d4 <Lcd_Printf+0x1ac>
				else if( (zx==2)&&(zy==1) )
 8003810:	9a02      	ldr	r2, [sp, #8]
 8003812:	2a00      	cmp	r2, #0
 8003814:	d166      	bne.n	80038e4 <Lcd_Printf+0x1bc>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003816:	9b06      	ldr	r3, [sp, #24]
 8003818:	2b00      	cmp	r3, #0
 800381a:	f040 8088 	bne.w	800392e <Lcd_Printf+0x206>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 800381e:	9a08      	ldr	r2, [sp, #32]
 8003820:	2a00      	cmp	r2, #0
 8003822:	f040 8098 	bne.w	8003956 <Lcd_Printf+0x22e>
 8003826:	3401      	adds	r4, #1
 8003828:	f108 0302 	add.w	r3, r8, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 800382c:	2c08      	cmp	r4, #8
 800382e:	fa1f f883 	uxth.w	r8, r3
 8003832:	d030      	beq.n	8003896 <Lcd_Printf+0x16e>
		{
			if(temp[ys]&bitmask[xs])
 8003834:	5d32      	ldrb	r2, [r6, r4]
 8003836:	4215      	tst	r5, r2
 8003838:	d1e8      	bne.n	800380c <Lcd_Printf+0xe4>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 800383a:	2f00      	cmp	r7, #0
 800383c:	d142      	bne.n	80038c4 <Lcd_Printf+0x19c>
				else if( (zx==2)&&(zy==1) )
 800383e:	9b02      	ldr	r3, [sp, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d15c      	bne.n	80038fe <Lcd_Printf+0x1d6>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 8003844:	9a06      	ldr	r2, [sp, #24]
 8003846:	2a00      	cmp	r2, #0
 8003848:	d166      	bne.n	8003918 <Lcd_Printf+0x1f0>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 800384a:	9b08      	ldr	r3, [sp, #32]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0ea      	beq.n	8003826 <Lcd_Printf+0xfe>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 8003850:	4640      	mov	r0, r8
 8003852:	9907      	ldr	r1, [sp, #28]
 8003854:	9a03      	ldr	r2, [sp, #12]
 8003856:	f003 f8d5 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 800385a:	f108 0c01 	add.w	ip, r8, #1
 800385e:	fa1f fc8c 	uxth.w	ip, ip
 8003862:	4660      	mov	r0, ip
 8003864:	4651      	mov	r1, sl
 8003866:	9a03      	ldr	r2, [sp, #12]
 8003868:	f8cd c004 	str.w	ip, [sp, #4]
 800386c:	f003 f8ca 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 8003870:	9a03      	ldr	r2, [sp, #12]
 8003872:	4640      	mov	r0, r8
 8003874:	4651      	mov	r1, sl
 8003876:	f003 f8c5 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 800387a:	f8dd c004 	ldr.w	ip, [sp, #4]
 800387e:	9907      	ldr	r1, [sp, #28]
 8003880:	4660      	mov	r0, ip
 8003882:	9a03      	ldr	r2, [sp, #12]
 8003884:	3401      	adds	r4, #1
 8003886:	f003 f8bd 	bl	8006a04 <Lcd_Put_Pixel>
 800388a:	f108 0302 	add.w	r3, r8, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 800388e:	2c08      	cmp	r4, #8
 8003890:	fa1f f883 	uxth.w	r8, r3
 8003894:	d1ce      	bne.n	8003834 <Lcd_Printf+0x10c>
 8003896:	9d04      	ldr	r5, [sp, #16]
 8003898:	f10a 0a02 	add.w	sl, sl, #2
 800389c:	3501      	adds	r5, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 800389e:	2d10      	cmp	r5, #16
 80038a0:	9504      	str	r5, [sp, #16]
 80038a2:	fa1f fa8a 	uxth.w	sl, sl
 80038a6:	d19f      	bne.n	80037e8 <Lcd_Printf+0xc0>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80038a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 80038aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80038ac:	f813 5f01 	ldrb.w	r5, [r3, #1]!
 80038b0:	930c      	str	r3, [sp, #48]	; 0x30
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 80038b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80038b4:	441a      	add	r2, r3
 80038b6:	920b      	str	r2, [sp, #44]	; 0x2c

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80038b8:	2d00      	cmp	r5, #0
 80038ba:	f47f af7b 	bne.w	80037b4 <Lcd_Printf+0x8c>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
 80038be:	b05b      	add	sp, #364	; 0x16c
 80038c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038c4:	9805      	ldr	r0, [sp, #20]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 80038c6:	4659      	mov	r1, fp
 80038c8:	4420      	add	r0, r4
 80038ca:	b280      	uxth	r0, r0
 80038cc:	9a03      	ldr	r2, [sp, #12]
 80038ce:	f003 f899 	bl	8006a04 <Lcd_Put_Pixel>
 80038d2:	e7a8      	b.n	8003826 <Lcd_Printf+0xfe>
 80038d4:	9805      	ldr	r0, [sp, #20]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80038d6:	4659      	mov	r1, fp
 80038d8:	4420      	add	r0, r4
 80038da:	b280      	uxth	r0, r0
 80038dc:	464a      	mov	r2, r9
 80038de:	f003 f891 	bl	8006a04 <Lcd_Put_Pixel>
 80038e2:	e7a0      	b.n	8003826 <Lcd_Printf+0xfe>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 80038e4:	4640      	mov	r0, r8
 80038e6:	4659      	mov	r1, fp
 80038e8:	464a      	mov	r2, r9
 80038ea:	f003 f88b 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 80038ee:	f108 0001 	add.w	r0, r8, #1
 80038f2:	b280      	uxth	r0, r0
 80038f4:	4659      	mov	r1, fp
 80038f6:	464a      	mov	r2, r9
 80038f8:	f003 f884 	bl	8006a04 <Lcd_Put_Pixel>
 80038fc:	e793      	b.n	8003826 <Lcd_Printf+0xfe>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 80038fe:	4640      	mov	r0, r8
 8003900:	4659      	mov	r1, fp
 8003902:	9a03      	ldr	r2, [sp, #12]
 8003904:	f003 f87e 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 8003908:	f108 0001 	add.w	r0, r8, #1
 800390c:	b280      	uxth	r0, r0
 800390e:	4659      	mov	r1, fp
 8003910:	9a03      	ldr	r2, [sp, #12]
 8003912:	f003 f877 	bl	8006a04 <Lcd_Put_Pixel>
 8003916:	e786      	b.n	8003826 <Lcd_Printf+0xfe>
 8003918:	f8dd c014 	ldr.w	ip, [sp, #20]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 800391c:	4651      	mov	r1, sl
 800391e:	44a4      	add	ip, r4
 8003920:	fa1f fc8c 	uxth.w	ip, ip
 8003924:	4660      	mov	r0, ip
 8003926:	9a03      	ldr	r2, [sp, #12]
 8003928:	f8cd c004 	str.w	ip, [sp, #4]
 800392c:	e7a3      	b.n	8003876 <Lcd_Printf+0x14e>
 800392e:	f8dd c014 	ldr.w	ip, [sp, #20]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 8003932:	4651      	mov	r1, sl
 8003934:	44a4      	add	ip, r4
 8003936:	fa1f fc8c 	uxth.w	ip, ip
 800393a:	4660      	mov	r0, ip
 800393c:	464a      	mov	r2, r9
 800393e:	f8cd c004 	str.w	ip, [sp, #4]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003942:	f003 f85f 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 8003946:	f8dd c004 	ldr.w	ip, [sp, #4]
 800394a:	9907      	ldr	r1, [sp, #28]
 800394c:	4660      	mov	r0, ip
 800394e:	464a      	mov	r2, r9
 8003950:	f003 f858 	bl	8006a04 <Lcd_Put_Pixel>
 8003954:	e767      	b.n	8003826 <Lcd_Printf+0xfe>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 8003956:	4640      	mov	r0, r8
 8003958:	9907      	ldr	r1, [sp, #28]
 800395a:	464a      	mov	r2, r9
 800395c:	f003 f852 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 8003960:	f108 0c01 	add.w	ip, r8, #1
 8003964:	fa1f fc8c 	uxth.w	ip, ip
 8003968:	4660      	mov	r0, ip
 800396a:	4651      	mov	r1, sl
 800396c:	464a      	mov	r2, r9
 800396e:	f8cd c004 	str.w	ip, [sp, #4]
 8003972:	f003 f847 	bl	8006a04 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003976:	4640      	mov	r0, r8
 8003978:	4651      	mov	r1, sl
 800397a:	464a      	mov	r2, r9
 800397c:	e7e1      	b.n	8003942 <Lcd_Printf+0x21a>
 800397e:	bf00      	nop

08003980 <Jog_Poll_Init>:
// PB6
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
 8003980:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003984:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003988:	6999      	ldr	r1, [r3, #24]
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 800398a:	2200      	movs	r2, #0
// PB6
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
 800398c:	f041 0101 	orr.w	r1, r1, #1
 8003990:	6199      	str	r1, [r3, #24]
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable
 8003992:	6999      	ldr	r1, [r3, #24]

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 8003994:	f2c4 0201 	movt	r2, #16385	; 0x4001
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable
 8003998:	f041 010c 	orr.w	r1, r1, #12
 800399c:	6199      	str	r1, [r3, #24]

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 800399e:	6851      	ldr	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 80039a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 80039a4:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80039a8:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 80039ac:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 80039ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80039b2:	6819      	ldr	r1, [r3, #0]
	Macro_Set_Bit(GPIOB->ODR, 3);

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 80039b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 80039b8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
 80039bc:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80039c0:	6019      	str	r1, [r3, #0]
	Macro_Set_Bit(GPIOB->ODR, 3);
 80039c2:	68d9      	ldr	r1, [r3, #12]

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 80039c4:	f2c4 0201 	movt	r2, #16385	; 0x4001
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
	Macro_Set_Bit(GPIOB->ODR, 3);
 80039c8:	f041 0108 	orr.w	r1, r1, #8
 80039cc:	60d9      	str	r1, [r3, #12]

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
 80039ce:	6819      	ldr	r1, [r3, #0]
 80039d0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80039d4:	f041 4108 	orr.w	r1, r1, #2281701376	; 0x88000000
 80039d8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80039dc:	6019      	str	r1, [r3, #0]
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);
 80039de:	68d9      	ldr	r1, [r3, #12]
 80039e0:	f041 01e0 	orr.w	r1, r1, #224	; 0xe0
 80039e4:	60d9      	str	r1, [r3, #12]

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 80039e6:	6853      	ldr	r3, [r2, #4]
 80039e8:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 80039ec:	f043 6308 	orr.w	r3, r3, #142606336	; 0x8800000
 80039f0:	6053      	str	r3, [r2, #4]
	Macro_Set_Area(GPIOA->ODR, 0x3, 13);
 80039f2:	68d3      	ldr	r3, [r2, #12]
 80039f4:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80039f8:	60d3      	str	r3, [r2, #12]
 80039fa:	4770      	bx	lr

080039fc <Jog_Get_Pressed_Calm>:

	return key;
}

int Jog_Get_Pressed_Calm(void)
{
 80039fc:	b470      	push	{r4, r5, r6}
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039fe:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a02:	f44f 6600 	mov.w	r6, #2048	; 0x800
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a06:	f2c4 0201 	movt	r2, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a0a:	f2c4 0601 	movt	r6, #16385	; 0x4001
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a0e:	6893      	ldr	r3, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a10:	6890      	ldr	r0, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a12:	68b1      	ldr	r1, [r6, #8]
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a14:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a16:	43c9      	mvns	r1, r1
 8003a18:	f3c1 3141 	ubfx	r1, r1, #13, #2
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a1c:	f083 0308 	eor.w	r3, r3, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a20:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a24:	0109      	lsls	r1, r1, #4
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a26:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a2a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a2e:	4318      	orrs	r0, r3
 8003a30:	f242 7310 	movw	r3, #10000	; 0x2710
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a34:	6894      	ldr	r4, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a36:	6891      	ldr	r1, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a38:	68b5      	ldr	r5, [r6, #8]
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a3a:	43c9      	mvns	r1, r1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a3c:	43ed      	mvns	r5, r5
 8003a3e:	f3c5 3541 	ubfx	r5, r5, #13, #2
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a42:	f084 0408 	eor.w	r4, r4, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a46:	f3c1 1142 	ubfx	r1, r1, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a4a:	012d      	lsls	r5, r5, #4
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a4c:	f3c4 04c0 	ubfx	r4, r4, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a50:	ea45 0141 	orr.w	r1, r5, r1, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a54:	4321      	orrs	r1, r4
	{
		k = Key_Check_Input();

		for(i=0; i<N; i++)
		{
			if(k != Key_Check_Input())
 8003a56:	4288      	cmp	r0, r1
 8003a58:	d1d9      	bne.n	8003a0e <Jog_Get_Pressed_Calm+0x12>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<N; i++)
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	d1ea      	bne.n	8003a34 <Jog_Get_Pressed_Calm+0x38>

		if(i == N) break;
	}

	return k;
}
 8003a5e:	bc70      	pop	{r4, r5, r6}
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop

08003a64 <Jog_Get_Pressed>:

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a68:	f44f 6200 	mov.w	r2, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a70:	f2c4 0201 	movt	r2, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a74:	6899      	ldr	r1, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a76:	6898      	ldr	r0, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a78:	6892      	ldr	r2, [r2, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a7a:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a7c:	43d2      	mvns	r2, r2
 8003a7e:	f3c2 3241 	ubfx	r2, r2, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a82:	f081 0308 	eor.w	r3, r1, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a86:	0112      	lsls	r2, r2, #4
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a88:	f3c0 1042 	ubfx	r0, r0, #5, #3

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a8c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a90:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
	return key;
}
 8003a94:	4318      	orrs	r0, r3
 8003a96:	4770      	bx	lr

08003a98 <Jog_Wait_Key_Pressed>:

int Jog_Wait_Key_Pressed(void)
{
 8003a98:	b410      	push	{r4}

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a9a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a9e:	f44f 6400 	mov.w	r4, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003aa2:	f2c4 0201 	movt	r2, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003aa6:	f2c4 0401 	movt	r4, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003aaa:	6893      	ldr	r3, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003aac:	6890      	ldr	r0, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003aae:	68a1      	ldr	r1, [r4, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003ab0:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003ab2:	43c9      	mvns	r1, r1
 8003ab4:	f3c1 3141 	ubfx	r1, r1, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003ab8:	f083 0308 	eor.w	r3, r3, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003abc:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003ac0:	0109      	lsls	r1, r1, #4

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003ac2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003ac6:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
}

int Jog_Wait_Key_Pressed(void)
{
	int key = 0;
	while(!(key = Jog_Get_Pressed()));
 8003aca:	4318      	orrs	r0, r3
 8003acc:	d0ed      	beq.n	8003aaa <Jog_Wait_Key_Pressed+0x12>
	return key;
}
 8003ace:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <Jog_Wait_Key_Released>:

void Jog_Wait_Key_Released(void)
{
 8003ad4:	b410      	push	{r4}

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003ad6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003ada:	f44f 6400 	mov.w	r4, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003ade:	f2c4 0301 	movt	r3, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003ae2:	f2c4 0401 	movt	r4, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003ae6:	689a      	ldr	r2, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003ae8:	6898      	ldr	r0, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003aea:	68a1      	ldr	r1, [r4, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003aec:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003aee:	43c9      	mvns	r1, r1
 8003af0:	f3c1 3141 	ubfx	r1, r1, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003af4:	f082 0208 	eor.w	r2, r2, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003af8:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003afc:	0109      	lsls	r1, r1, #4

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003afe:	f3c2 02c0 	ubfx	r2, r2, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003b02:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
	return key;
}

void Jog_Wait_Key_Released(void)
{
	while(Jog_Get_Pressed());
 8003b06:	430a      	orrs	r2, r1
 8003b08:	d1ed      	bne.n	8003ae6 <Jog_Wait_Key_Released+0x12>
}
 8003b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <Jog_ISR_Enable>:

void Jog_ISR_Enable(int en)
{
 8003b10:	b470      	push	{r4, r5, r6}
    if(en)
 8003b12:	b9f0      	cbnz	r0, 8003b52 <Jog_ISR_Enable+0x42>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003b14:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003b18:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003b1c:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003b20:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003b24:	f44f 7180 	mov.w	r1, #256	; 0x100
    else
    {
    	NVIC_EnableIRQ(EXTI3_IRQn);
    	NVIC_EnableIRQ(EXTI9_5_IRQn);
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
    	Macro_Clear_Bit(RCC->APB2ENR,3);
 8003b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b2c:	6014      	str	r4, [r2, #0]
 8003b2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b32:	6010      	str	r0, [r2, #0]
 8003b34:	6051      	str	r1, [r2, #4]
 8003b36:	699a      	ldr	r2, [r3, #24]
 8003b38:	f022 0208 	bic.w	r2, r2, #8
 8003b3c:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,2);
 8003b3e:	699a      	ldr	r2, [r3, #24]
 8003b40:	f022 0204 	bic.w	r2, r2, #4
 8003b44:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 8003b46:	699a      	ldr	r2, [r3, #24]
 8003b48:	f022 0201 	bic.w	r2, r2, #1
 8003b4c:	619a      	str	r2, [r3, #24]
    }
}
 8003b4e:	bc70      	pop	{r4, r5, r6}
 8003b50:	4770      	bx	lr

void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
 8003b52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003b5a:	6993      	ldr	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003b5c:	2100      	movs	r1, #0

void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
 8003b5e:	f043 0308 	orr.w	r3, r3, #8
 8003b62:	6193      	str	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,2);
 8003b64:	6993      	ldr	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003b66:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
 8003b6a:	f043 0304 	orr.w	r3, r3, #4
 8003b6e:	6193      	str	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,0);
 8003b70:	6990      	ldr	r0, [r2, #24]

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);
 8003b76:	f040 0001 	orr.w	r0, r0, #1
 8003b7a:	6190      	str	r0, [r2, #24]

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003b7c:	688a      	ldr	r2, [r1, #8]
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003b7e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003b82:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8003b86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b8a:	608a      	str	r2, [r1, #8]
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
 8003b8c:	68c8      	ldr	r0, [r1, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003b8e:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003b92:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
 8003b96:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8003b9a:	f440 5088 	orr.w	r0, r0, #4352	; 0x1100
 8003b9e:	f040 0010 	orr.w	r0, r0, #16
 8003ba2:	60c8      	str	r0, [r1, #12]
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA
 8003ba4:	6948      	ldr	r0, [r1, #20]
 8003ba6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003baa:	f420 607f 	bic.w	r0, r0, #4080	; 0xff0
 8003bae:	6148      	str	r0, [r1, #20]

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003bb0:	68d9      	ldr	r1, [r3, #12]
 8003bb2:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003bb6:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8003bba:	60d9      	str	r1, [r3, #12]
        Macro_Set_Area(EXTI->FTSR,0x7,5);
 8003bbc:	68d9      	ldr	r1, [r3, #12]
        Macro_Set_Bit(EXTI->FTSR,3);

        EXTI->PR = (0x1<<3)|(0x7<<5)|(0x3<<13);
 8003bbe:	f246 05e8 	movw	r5, #24808	; 0x60e8
        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
        Macro_Set_Area(EXTI->FTSR,0x7,5);
 8003bc2:	f041 01e0 	orr.w	r1, r1, #224	; 0xe0
 8003bc6:	60d9      	str	r1, [r3, #12]
        Macro_Set_Bit(EXTI->FTSR,3);
 8003bc8:	68de      	ldr	r6, [r3, #12]
 8003bca:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003bce:	f046 0608 	orr.w	r6, r6, #8
 8003bd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bd6:	60de      	str	r6, [r3, #12]

        EXTI->PR = (0x1<<3)|(0x7<<5)|(0x3<<13);
 8003bd8:	615d      	str	r5, [r3, #20]
 8003bda:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
 8003bde:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
 8003be2:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184

        NVIC_ClearPendingIRQ(EXTI3_IRQn);
        NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
        NVIC_ClearPendingIRQ(EXTI15_10_IRQn);

        Macro_Set_Area(EXTI->IMR,0x7,5);
 8003be6:	681d      	ldr	r5, [r3, #0]
 8003be8:	f045 05e0 	orr.w	r5, r5, #224	; 0xe0
 8003bec:	601d      	str	r5, [r3, #0]
        Macro_Set_Area(EXTI->IMR,0x3,13);
 8003bee:	681d      	ldr	r5, [r3, #0]
 8003bf0:	f445 45c0 	orr.w	r5, r5, #24576	; 0x6000
 8003bf4:	601d      	str	r5, [r3, #0]
        Macro_Set_Bit(EXTI->IMR,3);
 8003bf6:	681d      	ldr	r5, [r3, #0]
 8003bf8:	f045 0508 	orr.w	r5, r5, #8
 8003bfc:	601d      	str	r5, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003bfe:	6014      	str	r4, [r2, #0]
 8003c00:	6010      	str	r0, [r2, #0]
 8003c02:	6051      	str	r1, [r2, #4]
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
    	Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,2);
		Macro_Clear_Bit(RCC->APB2ENR,0);
    }
}
 8003c04:	bc70      	pop	{r4, r5, r6}
 8003c06:	4770      	bx	lr

08003c08 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003c08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003c10:	6999      	ldr	r1, [r3, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003c12:	f44f 6240 	mov.w	r2, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003c16:	f041 0108 	orr.w	r1, r1, #8
 8003c1a:	6199      	str	r1, [r3, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003c1c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003c20:	6811      	ldr	r1, [r2, #0]

	// GPIOA  Enable (  )
	GPIOA->CRH &= ~(0xF << (4*(13-8))); // PA13 clear
 8003c22:	f44f 6300 	mov.w	r3, #2048	; 0x800
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003c26:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8003c2a:	f041 4188 	orr.w	r1, r1, #1140850688	; 0x44000000
 8003c2e:	6011      	str	r1, [r2, #0]

	// GPIOA  Enable (  )
	GPIOA->CRH &= ~(0xF << (4*(13-8))); // PA13 clear
 8003c30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003c3a:	605a      	str	r2, [r3, #4]
	GPIOA->CRH |=  (0x4 << (4*(13-8))); // PA13 Input floating
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003c42:	605a      	str	r2, [r3, #4]

	GPIOA->CRH &= ~(0xF << (4*(14-8))); // PA14 clear
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c4a:	605a      	str	r2, [r3, #4]
	GPIOA->CRH |=  (0x4 << (4*(14-8))); // PA14 Input floating
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c52:	605a      	str	r2, [r3, #4]
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop

08003c58 <Key_Get_Pressed>:

}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003c58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c5c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c60:	6898      	ldr	r0, [r3, #8]
 8003c62:	43c0      	mvns	r0, r0
}
 8003c64:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop

08003c6c <Key_Wait_Key_Released>:

}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003c6c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003c70:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003c74:	6893      	ldr	r3, [r2, #8]
 8003c76:	43db      	mvns	r3, r3
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003c78:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8003c7c:	d1fa      	bne.n	8003c74 <Key_Wait_Key_Released+0x8>
}
 8003c7e:	4770      	bx	lr

08003c80 <Key_Wait_Key_Pressed>:

}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003c80:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c84:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c88:	6898      	ldr	r0, [r3, #8]
 8003c8a:	43c0      	mvns	r0, r0
 8003c8c:	f3c0 1081 	ubfx	r0, r0, #6, #2
	int k;

	do
	{
		k = Key_Get_Pressed();
	}while(!k);
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d0f9      	beq.n	8003c88 <Key_Wait_Key_Pressed+0x8>

	return k;
}
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop

08003c98 <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 8003c98:	b410      	push	{r4}
	if(en)
 8003c9a:	b950      	cbnz	r0, 8003cb2 <Key_ISR_Enable+0x1a>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003c9c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003ca0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ca4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
	}
}
 8003cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cb0:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 8003cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003cba:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003cbc:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 8003cc0:	f042 0208 	orr.w	r2, r2, #8
 8003cc4:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 8003cc6:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003cc8:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 8003ccc:	f042 0201 	orr.w	r2, r2, #1
 8003cd0:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003cd2:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003cd4:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003cd6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003cda:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8003cde:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003ce0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003ce4:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003ce6:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003cea:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8003cee:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 8003cf2:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003cf4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003cf8:	68d9      	ldr	r1, [r3, #12]
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);

		EXTI->PR = (0x3<<6);
 8003cfa:	20c0      	movs	r0, #192	; 0xc0
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003cfc:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
 8003d00:	60d9      	str	r1, [r3, #12]
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 8003d02:	681c      	ldr	r4, [r3, #0]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003d04:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003d08:	4304      	orrs	r4, r0
 8003d0a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003d0e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8003d12:	601c      	str	r4, [r3, #0]

		EXTI->PR = (0x3<<6);
 8003d14:	6158      	str	r0, [r3, #20]
 8003d16:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003d1a:	6011      	str	r1, [r2, #0]

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
	}
}
 8003d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop

08003d24 <Lcd_GPIO_Init>:
#define Lcd_RST   		4
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
 8003d24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d28:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003d2c:	6811      	ldr	r1, [r2, #0]
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8003d2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#define Lcd_RST   		4
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
 8003d32:	f421 2170 	bic.w	r1, r1, #983040	; 0xf0000
 8003d36:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
 8003d3a:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);
 8003d3c:	6851      	ldr	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8003d3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);
 8003d42:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
 8003d46:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
 8003d4a:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003d52:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003d56:	601a      	str	r2, [r3, #0]
	Macro_Write_Block(GPIOB->CRH, 0xf, 0x3, (Lcd_RS - 8) * 4);
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003d5e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003d62:	605a      	str	r2, [r3, #4]
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop

08003d68 <Lcd_Write_Reg>:
}

void Lcd_Write_Reg(unsigned char Lcd_Reg, unsigned short Lcd_RegValue)
{
 8003d68:	b410      	push	{r4}
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003d6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d6e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003d72:	68dc      	ldr	r4, [r3, #12]
   Lcd_RS_DATA();
 8003d74:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003d78:	f024 0410 	bic.w	r4, r4, #16
 8003d7c:	60dc      	str	r4, [r3, #12]
   Lcd_RS_DATA();
 8003d7e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003d82:	68d4      	ldr	r4, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003d84:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003d88:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8003d8c:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8003d90:	60d4      	str	r4, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003d92:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003d94:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003d96:	8913      	ldrh	r3, [r2, #8]
 8003d98:	079b      	lsls	r3, r3, #30
 8003d9a:	d5fc      	bpl.n	8003d96 <Lcd_Write_Reg+0x2e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003d9c:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8003da0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003da4:	8902      	ldrh	r2, [r0, #8]
 8003da6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003daa:	0614      	lsls	r4, r2, #24
 8003dac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003db0:	d4f8      	bmi.n	8003da4 <Lcd_Write_Reg+0x3c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8003db2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003db6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003dba:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8003dbc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8003dc0:	f044 0410 	orr.w	r4, r4, #16
 8003dc4:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8003dc6:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8003dc8:	f2c4 0001 	movt	r0, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8003dcc:	f024 0410 	bic.w	r4, r4, #16
 8003dd0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8003dd2:	68c2      	ldr	r2, [r0, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003dd4:	b2c9      	uxtb	r1, r1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8003dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dda:	60c2      	str	r2, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003ddc:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003dde:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003de0:	8913      	ldrh	r3, [r2, #8]
 8003de2:	0799      	lsls	r1, r3, #30
 8003de4:	d5fc      	bpl.n	8003de0 <Lcd_Write_Reg+0x78>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003de6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003dea:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003dee:	8913      	ldrh	r3, [r2, #8]
 8003df0:	061b      	lsls	r3, r3, #24
 8003df2:	d4fc      	bmi.n	8003dee <Lcd_Write_Reg+0x86>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8003df4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003df8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	f042 0210 	orr.w	r2, r2, #16
 8003e02:	60da      	str	r2, [r3, #12]

void Lcd_Write_Reg(unsigned char Lcd_Reg, unsigned short Lcd_RegValue)
{
	Lcd_WR_REG(Lcd_Reg);
	Lcd_WR_DATA(Lcd_RegValue);
}
 8003e04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop

08003e0c <Lcd_Write_Data_16Bit>:

void Lcd_Write_Data_16Bit(unsigned short Data)
{
 8003e0c:	b410      	push	{r4}
   Lcd_CS_EN();
 8003e0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e12:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003e16:	68d1      	ldr	r1, [r2, #12]
   Lcd_RS_REG();
 8003e18:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 8003e1c:	f021 0110 	bic.w	r1, r1, #16
 8003e20:	60d1      	str	r1, [r2, #12]
   Lcd_RS_REG();
 8003e22:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e26:	68da      	ldr	r2, [r3, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003e28:	f44f 5140 	mov.w	r1, #12288	; 0x3000
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
   Lcd_RS_REG();
 8003e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003e30:	f2c4 0101 	movt	r1, #16385	; 0x4001

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
 8003e34:	0a04      	lsrs	r4, r0, #8
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
   Lcd_RS_REG();
 8003e36:	60da      	str	r2, [r3, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003e38:	460a      	mov	r2, r1
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003e3a:	818c      	strh	r4, [r1, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003e3c:	8913      	ldrh	r3, [r2, #8]
 8003e3e:	079b      	lsls	r3, r3, #30
 8003e40:	d5fc      	bpl.n	8003e3c <Lcd_Write_Data_16Bit+0x30>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003e42:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003e46:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003e4a:	890a      	ldrh	r2, [r1, #8]
 8003e4c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003e50:	0614      	lsls	r4, r2, #24
 8003e52:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e56:	d4f8      	bmi.n	8003e4a <Lcd_Write_Data_16Bit+0x3e>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003e58:	b2c0      	uxtb	r0, r0
 8003e5a:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003e5c:	891a      	ldrh	r2, [r3, #8]
 8003e5e:	0790      	lsls	r0, r2, #30
 8003e60:	d5fc      	bpl.n	8003e5c <Lcd_Write_Data_16Bit+0x50>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003e62:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003e66:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003e6a:	8913      	ldrh	r3, [r2, #8]
 8003e6c:	0619      	lsls	r1, r3, #24
 8003e6e:	d4fc      	bmi.n	8003e6a <Lcd_Write_Data_16Bit+0x5e>
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
 8003e70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e74:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	f042 0210 	orr.w	r2, r2, #16
 8003e7e:	60da      	str	r2, [r3, #12]
}
 8003e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop

08003e88 <Lcd_Reset>:
	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
}

void Lcd_Reset(void)
{
	Lcd_RST_EN();
 8003e88:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003e8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003e90:	68d9      	ldr	r1, [r3, #12]

	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
}

void Lcd_Reset(void)
{
 8003e92:	b082      	sub	sp, #8


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8003e94:	2200      	movs	r2, #0
	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
}

void Lcd_Reset(void)
{
	Lcd_RST_EN();
 8003e96:	f021 0110 	bic.w	r1, r1, #16
 8003e9a:	60d9      	str	r1, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8003e9c:	9200      	str	r2, [sp, #0]
 8003e9e:	9b00      	ldr	r3, [sp, #0]
 8003ea0:	f643 72ff 	movw	r2, #16383	; 0x3fff
 8003ea4:	f2c0 0206 	movt	r2, #6
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	dc05      	bgt.n	8003eb8 <Lcd_Reset+0x30>
 8003eac:	9b00      	ldr	r3, [sp, #0]
 8003eae:	3301      	adds	r3, #1
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	9b00      	ldr	r3, [sp, #0]
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	ddf9      	ble.n	8003eac <Lcd_Reset+0x24>

void Lcd_Reset(void)
{
	Lcd_RST_EN();
	_Delay(100);
	Lcd_RST_DIS();
 8003eb8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ebc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ec0:	68d9      	ldr	r1, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8003ec2:	2200      	movs	r2, #0

void Lcd_Reset(void)
{
	Lcd_RST_EN();
	_Delay(100);
	Lcd_RST_DIS();
 8003ec4:	f041 0110 	orr.w	r1, r1, #16
 8003ec8:	60d9      	str	r1, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8003eca:	9201      	str	r2, [sp, #4]
 8003ecc:	9b01      	ldr	r3, [sp, #4]
 8003ece:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8003ed2:	f2c0 0203 	movt	r2, #3
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	dc05      	bgt.n	8003ee6 <Lcd_Reset+0x5e>
 8003eda:	9b01      	ldr	r3, [sp, #4]
 8003edc:	3301      	adds	r3, #1
 8003ede:	9301      	str	r3, [sp, #4]
 8003ee0:	9b01      	ldr	r3, [sp, #4]
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	ddf9      	ble.n	8003eda <Lcd_Reset+0x52>
{
	Lcd_RST_EN();
	_Delay(100);
	Lcd_RST_DIS();
	_Delay(50);
}
 8003ee6:	b002      	add	sp, #8
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop

08003eec <Lcd_WR_REG>:

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003eec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ef0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ef4:	68d9      	ldr	r1, [r3, #12]
   Lcd_RS_DATA();
 8003ef6:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003efa:	f021 0110 	bic.w	r1, r1, #16
 8003efe:	60d9      	str	r1, [r3, #12]
   Lcd_RS_DATA();
 8003f00:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003f04:	68d1      	ldr	r1, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003f06:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003f0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8003f0e:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003f12:	60d1      	str	r1, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003f14:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003f16:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003f18:	8913      	ldrh	r3, [r2, #8]
 8003f1a:	0798      	lsls	r0, r3, #30
 8003f1c:	d5fc      	bpl.n	8003f18 <Lcd_WR_REG+0x2c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003f1e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003f22:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003f26:	8913      	ldrh	r3, [r2, #8]
 8003f28:	0619      	lsls	r1, r3, #24
 8003f2a:	d4fc      	bmi.n	8003f26 <Lcd_WR_REG+0x3a>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8003f2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f34:	68da      	ldr	r2, [r3, #12]
 8003f36:	f042 0210 	orr.w	r2, r2, #16
 8003f3a:	60da      	str	r2, [r3, #12]
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop

08003f40 <Lcd_WR_DATA>:
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8003f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f44:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f48:	68d9      	ldr	r1, [r3, #12]
	Lcd_RS_REG();
 8003f4a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8003f4e:	f021 0110 	bic.w	r1, r1, #16
 8003f52:	60d9      	str	r1, [r3, #12]
	Lcd_RS_REG();
 8003f54:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003f58:	68d1      	ldr	r1, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003f5a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003f5e:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8003f62:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003f66:	60d1      	str	r1, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003f68:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003f6a:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003f6c:	8913      	ldrh	r3, [r2, #8]
 8003f6e:	0799      	lsls	r1, r3, #30
 8003f70:	d5fc      	bpl.n	8003f6c <Lcd_WR_DATA+0x2c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003f72:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003f76:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003f7a:	8913      	ldrh	r3, [r2, #8]
 8003f7c:	061b      	lsls	r3, r3, #24
 8003f7e:	d4fc      	bmi.n	8003f7a <Lcd_WR_DATA+0x3a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8003f80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f84:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f88:	68da      	ldr	r2, [r3, #12]
 8003f8a:	f042 0210 	orr.w	r2, r2, #16
 8003f8e:	60da      	str	r2, [r3, #12]
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <Lcd_Set_Display_Mode>:
}

void Lcd_Set_Display_Mode(int mode)
{
	lcddev.dir = mode;
 8003f94:	f240 5398 	movw	r3, #1432	; 0x598
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
}

void Lcd_Set_Display_Mode(int mode)
{
 8003f98:	b410      	push	{r4}
	lcddev.dir = mode;
 8003f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
	lcddev.setxcmd=0x2A;
 8003f9e:	242a      	movs	r4, #42	; 0x2a
	lcddev.setycmd=0x2B;
 8003fa0:	212b      	movs	r1, #43	; 0x2b
	lcddev.wramcmd=0x2C;
 8003fa2:	222c      	movs	r2, #44	; 0x2c
	Lcd_CS_DIS();
}

void Lcd_Set_Display_Mode(int mode)
{
	lcddev.dir = mode;
 8003fa4:	7118      	strb	r0, [r3, #4]
	lcddev.setxcmd=0x2A;
 8003fa6:	811c      	strh	r4, [r3, #8]
	lcddev.setycmd=0x2B;
 8003fa8:	8159      	strh	r1, [r3, #10]
	lcddev.wramcmd=0x2C;
 8003faa:	80da      	strh	r2, [r3, #6]

	switch(mode)
 8003fac:	2804      	cmp	r0, #4
 8003fae:	d859      	bhi.n	8004064 <Lcd_Set_Display_Mode+0xd0>
 8003fb0:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003fb4:	00f3005b 	rscseq	r0, r3, fp, asr r0
 8003fb8:	013f00a7 	teqeq	pc, r7, lsr #1
 8003fbc:	f44f0005 	vst4.8	{d16-d19}, [pc], r5
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(0<<6)|(1<<5)); //BGR==1,MX==1,MY==0,MV==1
			break;
		case 4:
			lcddev.width=Lcd_H;
 8003fc0:	70a0      	strb	r0, [r4, #2]
			lcddev.height=Lcd_W;
 8003fc2:	22f0      	movs	r2, #240	; 0xf0
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003fc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(0<<6)|(1<<5)); //BGR==1,MX==1,MY==0,MV==1
			break;
		case 4:
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
 8003fc8:	805a      	strh	r2, [r3, #2]
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(0<<6)|(1<<5)); //BGR==1,MX==1,MY==0,MV==1
			break;
		case 4:
			lcddev.width=Lcd_H;
 8003fca:	8018      	strh	r0, [r3, #0]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003fcc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003fd0:	68cb      	ldr	r3, [r1, #12]
   Lcd_RS_DATA();
 8003fd2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8003fd6:	f023 0310 	bic.w	r3, r3, #16
 8003fda:	60cb      	str	r3, [r1, #12]
   Lcd_RS_DATA();
 8003fdc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003fe0:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003fe2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003fe6:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8003fea:	f420 7000 	bic.w	r0, r0, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003fee:	2136      	movs	r1, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8003ff0:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003ff2:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8003ff4:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8003ff6:	8913      	ldrh	r3, [r2, #8]
 8003ff8:	0799      	lsls	r1, r3, #30
 8003ffa:	d5fc      	bpl.n	8003ff6 <Lcd_Set_Display_Mode+0x62>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8003ffc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004000:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004004:	890a      	ldrh	r2, [r1, #8]
 8004006:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800400a:	0612      	lsls	r2, r2, #24
 800400c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004010:	d4f8      	bmi.n	8004004 <Lcd_Set_Display_Mode+0x70>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004012:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004016:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800401a:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800401c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004020:	f040 0010 	orr.w	r0, r0, #16
 8004024:	60d0      	str	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004026:	68d0      	ldr	r0, [r2, #12]
	Lcd_RS_REG();
 8004028:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800402c:	f020 0010 	bic.w	r0, r0, #16
 8004030:	60d0      	str	r0, [r2, #12]
	Lcd_RS_REG();
 8004032:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004034:	20e8      	movs	r0, #232	; 0xe8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004036:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800403a:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800403c:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800403e:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004040:	8913      	ldrh	r3, [r2, #8]
 8004042:	079c      	lsls	r4, r3, #30
 8004044:	d5fc      	bpl.n	8004040 <Lcd_Set_Display_Mode+0xac>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004046:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800404a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800404e:	8913      	ldrh	r3, [r2, #8]
 8004050:	0618      	lsls	r0, r3, #24
 8004052:	d4fc      	bmi.n	800404e <Lcd_Set_Display_Mode+0xba>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004054:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004058:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	f042 0210 	orr.w	r2, r2, #16
 8004062:	60da      	str	r2, [r3, #12]
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(1<<6)|(1<<5)); //BGR==1,MX==0,MY==1,MV==1
			break;
		default:
			break;
	}
}
 8004064:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004068:	4770      	bx	lr
	lcddev.wramcmd=0x2C;

	switch(mode)
	{
		case 0:
			lcddev.width=Lcd_W;
 800406a:	20f0      	movs	r0, #240	; 0xf0
			lcddev.height=Lcd_H;
 800406c:	f44f 72a0 	mov.w	r2, #320	; 0x140
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004070:	f44f 6100 	mov.w	r1, #2048	; 0x800

	switch(mode)
	{
		case 0:
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
 8004074:	805a      	strh	r2, [r3, #2]
	lcddev.wramcmd=0x2C;

	switch(mode)
	{
		case 0:
			lcddev.width=Lcd_W;
 8004076:	8018      	strh	r0, [r3, #0]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004078:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800407c:	68cb      	ldr	r3, [r1, #12]
   Lcd_RS_DATA();
 800407e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004082:	f023 0310 	bic.w	r3, r3, #16
 8004086:	60cb      	str	r3, [r1, #12]
   Lcd_RS_DATA();
 8004088:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800408c:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800408e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004092:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004096:	f420 7000 	bic.w	r0, r0, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800409a:	2136      	movs	r1, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800409c:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800409e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80040a0:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80040a2:	8913      	ldrh	r3, [r2, #8]
 80040a4:	0799      	lsls	r1, r3, #30
 80040a6:	d5fc      	bpl.n	80040a2 <Lcd_Set_Display_Mode+0x10e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80040a8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80040ac:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80040b0:	890a      	ldrh	r2, [r1, #8]
 80040b2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80040b6:	0612      	lsls	r2, r2, #24
 80040b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80040bc:	d4f8      	bmi.n	80040b0 <Lcd_Set_Display_Mode+0x11c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80040be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040c2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80040c6:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80040c8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80040cc:	f040 0010 	orr.w	r0, r0, #16
 80040d0:	60d0      	str	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80040d2:	68d0      	ldr	r0, [r2, #12]
	Lcd_RS_REG();
 80040d4:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80040d8:	f020 0010 	bic.w	r0, r0, #16
 80040dc:	60d0      	str	r0, [r2, #12]
	Lcd_RS_REG();
 80040de:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80040e0:	2008      	movs	r0, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80040e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040e6:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80040e8:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80040ea:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80040ec:	8913      	ldrh	r3, [r2, #8]
 80040ee:	079c      	lsls	r4, r3, #30
 80040f0:	d5fc      	bpl.n	80040ec <Lcd_Set_Display_Mode+0x158>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80040f2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80040f6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80040fa:	8913      	ldrh	r3, [r2, #8]
 80040fc:	0618      	lsls	r0, r3, #24
 80040fe:	d4fc      	bmi.n	80040fa <Lcd_Set_Display_Mode+0x166>
 8004100:	e7a8      	b.n	8004054 <Lcd_Set_Display_Mode+0xc0>
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5)); //BGR==1,MX==0,MY==1,MV==1
			break;
		case 2:
			lcddev.width=Lcd_W;
 8004102:	20f0      	movs	r0, #240	; 0xf0
			lcddev.height=Lcd_H;
 8004104:	f44f 72a0 	mov.w	r2, #320	; 0x140
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004108:	f44f 6100 	mov.w	r1, #2048	; 0x800
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5)); //BGR==1,MX==0,MY==1,MV==1
			break;
		case 2:
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
 800410c:	805a      	strh	r2, [r3, #2]
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5)); //BGR==1,MX==0,MY==1,MV==1
			break;
		case 2:
			lcddev.width=Lcd_W;
 800410e:	8018      	strh	r0, [r3, #0]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004110:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004114:	68cb      	ldr	r3, [r1, #12]
   Lcd_RS_DATA();
 8004116:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800411a:	f023 0310 	bic.w	r3, r3, #16
 800411e:	60cb      	str	r3, [r1, #12]
   Lcd_RS_DATA();
 8004120:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004124:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004126:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800412a:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800412e:	f420 7000 	bic.w	r0, r0, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004132:	2136      	movs	r1, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004134:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004136:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004138:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800413a:	8913      	ldrh	r3, [r2, #8]
 800413c:	0799      	lsls	r1, r3, #30
 800413e:	d5fc      	bpl.n	800413a <Lcd_Set_Display_Mode+0x1a6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004140:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004144:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004148:	890a      	ldrh	r2, [r1, #8]
 800414a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800414e:	0612      	lsls	r2, r2, #24
 8004150:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004154:	d4f8      	bmi.n	8004148 <Lcd_Set_Display_Mode+0x1b4>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004156:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800415a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800415e:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004160:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004164:	f040 0010 	orr.w	r0, r0, #16
 8004168:	60d0      	str	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800416a:	68d0      	ldr	r0, [r2, #12]
	Lcd_RS_REG();
 800416c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004170:	f020 0010 	bic.w	r0, r0, #16
 8004174:	60d0      	str	r0, [r2, #12]
	Lcd_RS_REG();
 8004176:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004178:	20c8      	movs	r0, #200	; 0xc8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800417a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004180:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004182:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004184:	8913      	ldrh	r3, [r2, #8]
 8004186:	079c      	lsls	r4, r3, #30
 8004188:	d5fc      	bpl.n	8004184 <Lcd_Set_Display_Mode+0x1f0>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800418a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800418e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004192:	8913      	ldrh	r3, [r2, #8]
 8004194:	0618      	lsls	r0, r3, #24
 8004196:	d4fc      	bmi.n	8004192 <Lcd_Set_Display_Mode+0x1fe>
 8004198:	e75c      	b.n	8004054 <Lcd_Set_Display_Mode+0xc0>
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(0<<6)|(0<<5)); //BGR==1,MX==0,MY==0,MV==0
			break;
		case 1:
			lcddev.width=Lcd_H;
 800419a:	f44f 70a0 	mov.w	r0, #320	; 0x140
			lcddev.height=Lcd_W;
 800419e:	22f0      	movs	r2, #240	; 0xf0
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80041a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(0<<6)|(0<<5)); //BGR==1,MX==0,MY==0,MV==0
			break;
		case 1:
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
 80041a4:	805a      	strh	r2, [r3, #2]
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(0<<7)|(0<<6)|(0<<5)); //BGR==1,MX==0,MY==0,MV==0
			break;
		case 1:
			lcddev.width=Lcd_H;
 80041a6:	8018      	strh	r0, [r3, #0]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80041a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041ac:	68cb      	ldr	r3, [r1, #12]
   Lcd_RS_DATA();
 80041ae:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80041b2:	f023 0310 	bic.w	r3, r3, #16
 80041b6:	60cb      	str	r3, [r1, #12]
   Lcd_RS_DATA();
 80041b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80041bc:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80041be:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80041c2:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80041c6:	f420 7000 	bic.w	r0, r0, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80041ca:	2136      	movs	r1, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80041cc:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80041ce:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80041d0:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80041d2:	8913      	ldrh	r3, [r2, #8]
 80041d4:	0799      	lsls	r1, r3, #30
 80041d6:	d5fc      	bpl.n	80041d2 <Lcd_Set_Display_Mode+0x23e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80041d8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80041dc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041e0:	890a      	ldrh	r2, [r1, #8]
 80041e2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80041e6:	0612      	lsls	r2, r2, #24
 80041e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041ec:	d4f8      	bmi.n	80041e0 <Lcd_Set_Display_Mode+0x24c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80041ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041f2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80041f6:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80041f8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80041fc:	f040 0010 	orr.w	r0, r0, #16
 8004200:	60d0      	str	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004202:	68d0      	ldr	r0, [r2, #12]
	Lcd_RS_REG();
 8004204:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004208:	f020 0010 	bic.w	r0, r0, #16
 800420c:	60d0      	str	r0, [r2, #12]
	Lcd_RS_REG();
 800420e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004210:	2068      	movs	r0, #104	; 0x68
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004216:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004218:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800421a:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800421c:	8913      	ldrh	r3, [r2, #8]
 800421e:	079c      	lsls	r4, r3, #30
 8004220:	d5fc      	bpl.n	800421c <Lcd_Set_Display_Mode+0x288>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004222:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004226:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800422a:	8913      	ldrh	r3, [r2, #8]
 800422c:	0618      	lsls	r0, r3, #24
 800422e:	d4fc      	bmi.n	800422a <Lcd_Set_Display_Mode+0x296>
 8004230:	e710      	b.n	8004054 <Lcd_Set_Display_Mode+0xc0>
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(1<<6)|(0<<5)); //BGR==1,MX==1,MY==1,MV==0
			break;
		case 3:
			lcddev.width=Lcd_H;
 8004232:	f44f 70a0 	mov.w	r0, #320	; 0x140
			lcddev.height=Lcd_W;
 8004236:	22f0      	movs	r2, #240	; 0xf0
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004238:	f44f 6100 	mov.w	r1, #2048	; 0x800
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(1<<6)|(0<<5)); //BGR==1,MX==1,MY==1,MV==0
			break;
		case 3:
			lcddev.width=Lcd_H;
			lcddev.height=Lcd_W;
 800423c:	805a      	strh	r2, [r3, #2]
			lcddev.width=Lcd_W;
			lcddev.height=Lcd_H;
			Lcd_Write_Reg(0x36,(1<<3)|(1<<7)|(1<<6)|(0<<5)); //BGR==1,MX==1,MY==1,MV==0
			break;
		case 3:
			lcddev.width=Lcd_H;
 800423e:	8018      	strh	r0, [r3, #0]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004240:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004244:	68cb      	ldr	r3, [r1, #12]
   Lcd_RS_DATA();
 8004246:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800424a:	f023 0310 	bic.w	r3, r3, #16
 800424e:	60cb      	str	r3, [r1, #12]
   Lcd_RS_DATA();
 8004250:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004254:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004256:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800425a:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800425e:	f420 7000 	bic.w	r0, r0, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004262:	2136      	movs	r1, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004264:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004266:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004268:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800426a:	8913      	ldrh	r3, [r2, #8]
 800426c:	0799      	lsls	r1, r3, #30
 800426e:	d5fc      	bpl.n	800426a <Lcd_Set_Display_Mode+0x2d6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004270:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004274:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004278:	890a      	ldrh	r2, [r1, #8]
 800427a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800427e:	0612      	lsls	r2, r2, #24
 8004280:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004284:	d4f8      	bmi.n	8004278 <Lcd_Set_Display_Mode+0x2e4>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004286:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800428a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800428e:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004290:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004294:	f040 0010 	orr.w	r0, r0, #16
 8004298:	60d0      	str	r0, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800429a:	68d0      	ldr	r0, [r2, #12]
	Lcd_RS_REG();
 800429c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80042a0:	f020 0010 	bic.w	r0, r0, #16
 80042a4:	60d0      	str	r0, [r2, #12]
	Lcd_RS_REG();
 80042a6:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80042a8:	20a8      	movs	r0, #168	; 0xa8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80042aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ae:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80042b0:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80042b2:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80042b4:	8913      	ldrh	r3, [r2, #8]
 80042b6:	079c      	lsls	r4, r3, #30
 80042b8:	d5fc      	bpl.n	80042b4 <Lcd_Set_Display_Mode+0x320>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80042ba:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80042be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80042c2:	8913      	ldrh	r3, [r2, #8]
 80042c4:	0618      	lsls	r0, r3, #24
 80042c6:	d4fc      	bmi.n	80042c2 <Lcd_Set_Display_Mode+0x32e>
 80042c8:	e6c4      	b.n	8004054 <Lcd_Set_Display_Mode+0xc0>
 80042ca:	bf00      	nop

080042cc <Lcd_Write_RAM_Prepare>:
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80042cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80042d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80042d4:	68d8      	ldr	r0, [r3, #12]
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 80042d6:	f240 5198 	movw	r1, #1432	; 0x598
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80042da:	f020 0010 	bic.w	r0, r0, #16
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 80042de:	f2c2 0100 	movt	r1, #8192	; 0x2000
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80042e2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 80042e6:	88c9      	ldrh	r1, [r1, #6]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80042e8:	f2c4 0201 	movt	r2, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80042ec:	60d8      	str	r0, [r3, #12]
   Lcd_RS_DATA();
 80042ee:	68d0      	ldr	r0, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80042f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80042f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80042f8:	b2c9      	uxtb	r1, r1
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80042fa:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80042fe:	60d0      	str	r0, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004300:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004302:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004304:	8913      	ldrh	r3, [r2, #8]
 8004306:	079b      	lsls	r3, r3, #30
 8004308:	d5fc      	bpl.n	8004304 <Lcd_Write_RAM_Prepare+0x38>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800430a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800430e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004312:	8913      	ldrh	r3, [r2, #8]
 8004314:	0618      	lsls	r0, r3, #24
 8004316:	d4fc      	bmi.n	8004312 <Lcd_Write_RAM_Prepare+0x46>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004318:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800431c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004320:	68da      	ldr	r2, [r3, #12]
 8004322:	f042 0210 	orr.w	r2, r2, #16
 8004326:	60da      	str	r2, [r3, #12]
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop

0800432c <Lcd_Set_Windows>:
{
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
 800432c:	b4f0      	push	{r4, r5, r6, r7}
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800432e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004332:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004336:	68ee      	ldr	r6, [r5, #12]
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8004338:	f240 5498 	movw	r4, #1432	; 0x598
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800433c:	f026 0c10 	bic.w	ip, r6, #16
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8004340:	f2c2 0400 	movt	r4, #8192	; 0x2000
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004344:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8004348:	8927      	ldrh	r7, [r4, #8]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800434a:	f2c4 0601 	movt	r6, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800434e:	f8c5 c00c 	str.w	ip, [r5, #12]
   Lcd_RS_DATA();
 8004352:	f8d6 c00c 	ldr.w	ip, [r6, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004356:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 800435a:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800435e:	b2ff      	uxtb	r7, r7
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004360:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
 8004364:	f8c6 c00c 	str.w	ip, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004368:	462e      	mov	r6, r5
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800436a:	81af      	strh	r7, [r5, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800436c:	8935      	ldrh	r5, [r6, #8]
 800436e:	07af      	lsls	r7, r5, #30
 8004370:	d5fc      	bpl.n	800436c <Lcd_Set_Windows+0x40>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004372:	f44f 5740 	mov.w	r7, #12288	; 0x3000
 8004376:	f2c4 0701 	movt	r7, #16385	; 0x4001
 800437a:	893e      	ldrh	r6, [r7, #8]
 800437c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004380:	0636      	lsls	r6, r6, #24
 8004382:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004386:	d4f8      	bmi.n	800437a <Lcd_Set_Windows+0x4e>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004388:	f44f 6600 	mov.w	r6, #2048	; 0x800
 800438c:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004390:	f8d6 c00c 	ldr.w	ip, [r6, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004394:	f44f 6740 	mov.w	r7, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004398:	f04c 0c10 	orr.w	ip, ip, #16
 800439c:	f8c6 c00c 	str.w	ip, [r6, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80043a0:	f8d6 c00c 	ldr.w	ip, [r6, #12]
	Lcd_RS_REG();
 80043a4:	f2c4 0701 	movt	r7, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80043a8:	f02c 0c10 	bic.w	ip, ip, #16
 80043ac:	f8c6 c00c 	str.w	ip, [r6, #12]
	Lcd_RS_REG();
 80043b0:	68fe      	ldr	r6, [r7, #12]
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
	Lcd_WR_DATA(x1>>8);
 80043b2:	ea4f 2c10 	mov.w	ip, r0, lsr #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80043b6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 80043ba:	60fe      	str	r6, [r7, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80043bc:	462e      	mov	r6, r5
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80043be:	f8a5 c00c 	strh.w	ip, [r5, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80043c2:	8935      	ldrh	r5, [r6, #8]
 80043c4:	07af      	lsls	r7, r5, #30
 80043c6:	d5fc      	bpl.n	80043c2 <Lcd_Set_Windows+0x96>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80043c8:	f44f 5740 	mov.w	r7, #12288	; 0x3000
 80043cc:	f2c4 0701 	movt	r7, #16385	; 0x4001
 80043d0:	893e      	ldrh	r6, [r7, #8]
 80043d2:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80043d6:	0636      	lsls	r6, r6, #24
 80043d8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80043dc:	d4f8      	bmi.n	80043d0 <Lcd_Set_Windows+0xa4>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80043de:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80043e2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80043e6:	f8d6 c00c 	ldr.w	ip, [r6, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80043ea:	f44f 6740 	mov.w	r7, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80043ee:	f04c 0c10 	orr.w	ip, ip, #16
 80043f2:	f8c6 c00c 	str.w	ip, [r6, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80043f6:	f8d6 c00c 	ldr.w	ip, [r6, #12]
	Lcd_RS_REG();
 80043fa:	f2c4 0701 	movt	r7, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80043fe:	f02c 0c10 	bic.w	ip, ip, #16
 8004402:	f8c6 c00c 	str.w	ip, [r6, #12]
	Lcd_RS_REG();
 8004406:	68fe      	ldr	r6, [r7, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004408:	b2c0      	uxtb	r0, r0
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800440a:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 800440e:	60fe      	str	r6, [r7, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004410:	462e      	mov	r6, r5
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004412:	81a8      	strh	r0, [r5, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004414:	8930      	ldrh	r0, [r6, #8]
 8004416:	0780      	lsls	r0, r0, #30
 8004418:	d5fc      	bpl.n	8004414 <Lcd_Set_Windows+0xe8>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800441a:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 800441e:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004422:	8935      	ldrh	r5, [r6, #8]
 8004424:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004428:	062f      	lsls	r7, r5, #24
 800442a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800442e:	d4f8      	bmi.n	8004422 <Lcd_Set_Windows+0xf6>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004430:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004434:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004438:	68ef      	ldr	r7, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800443a:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800443e:	f047 0710 	orr.w	r7, r7, #16
 8004442:	60ef      	str	r7, [r5, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004444:	68ef      	ldr	r7, [r5, #12]
	Lcd_RS_REG();
 8004446:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800444a:	f027 0710 	bic.w	r7, r7, #16
 800444e:	60ef      	str	r7, [r5, #12]
	Lcd_RS_REG();
 8004450:	68f5      	ldr	r5, [r6, #12]
void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
	Lcd_WR_DATA(x1>>8);
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
 8004452:	0a17      	lsrs	r7, r2, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004454:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8004458:	60f5      	str	r5, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800445a:	4605      	mov	r5, r0
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800445c:	8187      	strh	r7, [r0, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800445e:	8928      	ldrh	r0, [r5, #8]
 8004460:	0786      	lsls	r6, r0, #30
 8004462:	d5fc      	bpl.n	800445e <Lcd_Set_Windows+0x132>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004464:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8004468:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800446c:	8935      	ldrh	r5, [r6, #8]
 800446e:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004472:	062d      	lsls	r5, r5, #24
 8004474:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004478:	d4f8      	bmi.n	800446c <Lcd_Set_Windows+0x140>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800447a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800447e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004482:	68ef      	ldr	r7, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004484:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004488:	f047 0710 	orr.w	r7, r7, #16
 800448c:	60ef      	str	r7, [r5, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800448e:	68ef      	ldr	r7, [r5, #12]
	Lcd_RS_REG();
 8004490:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004494:	f027 0710 	bic.w	r7, r7, #16
 8004498:	60ef      	str	r7, [r5, #12]
	Lcd_RS_REG();
 800449a:	68f5      	ldr	r5, [r6, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800449c:	b2d2      	uxtb	r2, r2
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800449e:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80044a2:	60f5      	str	r5, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80044a4:	4605      	mov	r5, r0
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80044a6:	8182      	strh	r2, [r0, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80044a8:	892a      	ldrh	r2, [r5, #8]
 80044aa:	0797      	lsls	r7, r2, #30
 80044ac:	d5fc      	bpl.n	80044a8 <Lcd_Set_Windows+0x17c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80044ae:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80044b2:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80044b6:	8928      	ldrh	r0, [r5, #8]
 80044b8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80044bc:	0606      	lsls	r6, r0, #24
 80044be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80044c2:	d4f8      	bmi.n	80044b6 <Lcd_Set_Windows+0x18a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80044c4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80044c8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80044cc:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80044ce:	f44f 6540 	mov.w	r5, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80044d2:	f046 0610 	orr.w	r6, r6, #16
 80044d6:	60c6      	str	r6, [r0, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80044d8:	68c7      	ldr	r7, [r0, #12]
	Lcd_WR_DATA(x1>>8);
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
 80044da:	8966      	ldrh	r6, [r4, #10]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80044dc:	f027 0710 	bic.w	r7, r7, #16
 80044e0:	60c7      	str	r7, [r0, #12]
   Lcd_RS_DATA();
 80044e2:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80044e6:	68e8      	ldr	r0, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80044e8:	b2f6      	uxtb	r6, r6
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80044ea:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80044ee:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80044f0:	4610      	mov	r0, r2
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80044f2:	8196      	strh	r6, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80044f4:	8902      	ldrh	r2, [r0, #8]
 80044f6:	0795      	lsls	r5, r2, #30
 80044f8:	d5fc      	bpl.n	80044f4 <Lcd_Set_Windows+0x1c8>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80044fa:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80044fe:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004502:	8928      	ldrh	r0, [r5, #8]
 8004504:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004508:	0600      	lsls	r0, r0, #24
 800450a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800450e:	d4f8      	bmi.n	8004502 <Lcd_Set_Windows+0x1d6>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004510:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004514:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004518:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800451a:	f44f 6540 	mov.w	r5, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800451e:	f046 0610 	orr.w	r6, r6, #16
 8004522:	60c6      	str	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004524:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 8004526:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800452a:	f026 0610 	bic.w	r6, r6, #16
 800452e:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 8004530:	68e8      	ldr	r0, [r5, #12]
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
	Lcd_WR_DATA(y1>>8);
 8004532:	0a0e      	lsrs	r6, r1, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004534:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8004538:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800453a:	4610      	mov	r0, r2
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800453c:	8196      	strh	r6, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800453e:	8902      	ldrh	r2, [r0, #8]
 8004540:	0797      	lsls	r7, r2, #30
 8004542:	d5fc      	bpl.n	800453e <Lcd_Set_Windows+0x212>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004544:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004548:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800454c:	8928      	ldrh	r0, [r5, #8]
 800454e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004552:	0606      	lsls	r6, r0, #24
 8004554:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004558:	d4f8      	bmi.n	800454c <Lcd_Set_Windows+0x220>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800455a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800455e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004562:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004564:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004568:	f046 0610 	orr.w	r6, r6, #16
 800456c:	60c6      	str	r6, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800456e:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 8004570:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004574:	f026 0610 	bic.w	r6, r6, #16
 8004578:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 800457a:	68e8      	ldr	r0, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800457c:	b2c9      	uxtb	r1, r1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800457e:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8004582:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004584:	4610      	mov	r0, r2
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004586:	8191      	strh	r1, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004588:	8902      	ldrh	r2, [r0, #8]
 800458a:	0795      	lsls	r5, r2, #30
 800458c:	d5fc      	bpl.n	8004588 <Lcd_Set_Windows+0x25c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800458e:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004592:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004596:	8901      	ldrh	r1, [r0, #8]
 8004598:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800459c:	0609      	lsls	r1, r1, #24
 800459e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80045a2:	d4f8      	bmi.n	8004596 <Lcd_Set_Windows+0x26a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80045a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80045ac:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80045ae:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80045b2:	f045 0510 	orr.w	r5, r5, #16
 80045b6:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80045b8:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 80045ba:	f2c4 0001 	movt	r0, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80045be:	f025 0510 	bic.w	r5, r5, #16
 80045c2:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 80045c4:	68c1      	ldr	r1, [r0, #12]
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
	Lcd_WR_DATA(y1>>8);
	Lcd_WR_DATA(0xFF&y1);
	Lcd_WR_DATA(y2>>8);
 80045c6:	0a1d      	lsrs	r5, r3, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80045c8:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80045cc:	60c1      	str	r1, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80045ce:	4611      	mov	r1, r2
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80045d0:	8195      	strh	r5, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80045d2:	890a      	ldrh	r2, [r1, #8]
 80045d4:	0792      	lsls	r2, r2, #30
 80045d6:	d5fc      	bpl.n	80045d2 <Lcd_Set_Windows+0x2a6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80045d8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80045dc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80045e0:	8901      	ldrh	r1, [r0, #8]
 80045e2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80045e6:	060f      	lsls	r7, r1, #24
 80045e8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80045ec:	d4f8      	bmi.n	80045e0 <Lcd_Set_Windows+0x2b4>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80045ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80045f6:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80045f8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80045fc:	f045 0510 	orr.w	r5, r5, #16
 8004600:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004602:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8004604:	f2c4 0001 	movt	r0, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004608:	f025 0510 	bic.w	r5, r5, #16
 800460c:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800460e:	68c1      	ldr	r1, [r0, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004610:	b2db      	uxtb	r3, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004612:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004616:	60c1      	str	r1, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004618:	4611      	mov	r1, r2
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800461a:	8193      	strh	r3, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800461c:	890b      	ldrh	r3, [r1, #8]
 800461e:	079e      	lsls	r6, r3, #30
 8004620:	d5fc      	bpl.n	800461c <Lcd_Set_Windows+0x2f0>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004622:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004626:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800462a:	890a      	ldrh	r2, [r1, #8]
 800462c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004630:	0615      	lsls	r5, r2, #24
 8004632:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004636:	d4f8      	bmi.n	800462a <Lcd_Set_Windows+0x2fe>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004638:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800463c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004640:	68d0      	ldr	r0, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004642:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004646:	f040 0010 	orr.w	r0, r0, #16
 800464a:	60d0      	str	r0, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800464c:	68d5      	ldr	r5, [r2, #12]
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 800464e:	88e0      	ldrh	r0, [r4, #6]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004650:	f025 0410 	bic.w	r4, r5, #16
 8004654:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8004656:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800465a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800465c:	b2c0      	uxtb	r0, r0
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800465e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004662:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004664:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004666:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004668:	8913      	ldrh	r3, [r2, #8]
 800466a:	0798      	lsls	r0, r3, #30
 800466c:	d5fc      	bpl.n	8004668 <Lcd_Set_Windows+0x33c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800466e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004672:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004676:	8913      	ldrh	r3, [r2, #8]
 8004678:	0619      	lsls	r1, r3, #24
 800467a:	d4fc      	bmi.n	8004676 <Lcd_Set_Windows+0x34a>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800467c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004680:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	f042 0210 	orr.w	r2, r2, #16
 800468a:	60da      	str	r2, [r3, #12]
	Lcd_WR_DATA(0xFF&y1);
	Lcd_WR_DATA(y2>>8);
	Lcd_WR_DATA(0xFF&y2);

	Lcd_Write_RAM_Prepare();
}
 800468c:	bcf0      	pop	{r4, r5, r6, r7}
 800468e:	4770      	bx	lr

08004690 <Lcd_Fill>:
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
}

void Lcd_Fill(unsigned short sx, unsigned short sy, unsigned short ex, unsigned short ey, unsigned short color)
{
 8004690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	unsigned short i,j;
	unsigned short width = ex - sx + 1;
	unsigned short height = ey - sy + 1;
 8004694:	1a5e      	subs	r6, r3, r1
 8004696:	3601      	adds	r6, #1
}

void Lcd_Fill(unsigned short sx, unsigned short sy, unsigned short ex, unsigned short ey, unsigned short color)
{
	unsigned short i,j;
	unsigned short width = ex - sx + 1;
 8004698:	1a15      	subs	r5, r2, r0
	unsigned short height = ey - sy + 1;
 800469a:	b2b6      	uxth	r6, r6
}

void Lcd_Fill(unsigned short sx, unsigned short sy, unsigned short ex, unsigned short ey, unsigned short color)
{
	unsigned short i,j;
	unsigned short width = ex - sx + 1;
 800469c:	3501      	adds	r5, #1
 800469e:	b2ad      	uxth	r5, r5
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
}

void Lcd_Fill(unsigned short sx, unsigned short sy, unsigned short ex, unsigned short ey, unsigned short color)
{
 80046a0:	f8bd 4020 	ldrh.w	r4, [sp, #32]
	unsigned short i,j;
	unsigned short width = ex - sx + 1;
	unsigned short height = ey - sy + 1;

	Lcd_Set_Windows(sx,sy,ex,ey);
 80046a4:	f7ff fe42 	bl	800432c <Lcd_Set_Windows>

	for(i = 0; i < height; i++)
 80046a8:	2e00      	cmp	r6, #0
 80046aa:	d03d      	beq.n	8004728 <Lcd_Fill+0x98>
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 80046ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
   Lcd_RS_REG();
 80046b0:	f44f 6740 	mov.w	r7, #3072	; 0xc00
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80046b4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 80046b8:	f2c4 0001 	movt	r0, #16385	; 0x4001
   Lcd_RS_REG();
 80046bc:	f2c4 0701 	movt	r7, #16385	; 0x4001
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80046c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80046c4:	ea4f 2814 	mov.w	r8, r4, lsr #8
 80046c8:	fa5f fc84 	uxtb.w	ip, r4
	unsigned short width = ex - sx + 1;
	unsigned short height = ey - sy + 1;

	Lcd_Set_Windows(sx,sy,ex,ey);

	for(i = 0; i < height; i++)
 80046cc:	f04f 0900 	mov.w	r9, #0
	{
		for(j = 0; j < width; j++)
 80046d0:	b325      	cbz	r5, 800471c <Lcd_Fill+0x8c>
 80046d2:	2400      	movs	r4, #0
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 80046d4:	68c2      	ldr	r2, [r0, #12]
 80046d6:	f022 0210 	bic.w	r2, r2, #16
 80046da:	60c2      	str	r2, [r0, #12]
   Lcd_RS_REG();
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e2:	60fa      	str	r2, [r7, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80046e4:	f8a3 800c 	strh.w	r8, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80046e8:	891a      	ldrh	r2, [r3, #8]
 80046ea:	0792      	lsls	r2, r2, #30
 80046ec:	d5fc      	bpl.n	80046e8 <Lcd_Fill+0x58>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80046ee:	8919      	ldrh	r1, [r3, #8]
 80046f0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80046f4:	0609      	lsls	r1, r1, #24
 80046f6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80046fa:	d4f8      	bmi.n	80046ee <Lcd_Fill+0x5e>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80046fc:	f8a2 c00c 	strh.w	ip, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004700:	891a      	ldrh	r2, [r3, #8]
 8004702:	0791      	lsls	r1, r2, #30
 8004704:	d5fc      	bpl.n	8004700 <Lcd_Fill+0x70>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004706:	891a      	ldrh	r2, [r3, #8]
 8004708:	0612      	lsls	r2, r2, #24
 800470a:	d4fc      	bmi.n	8004706 <Lcd_Fill+0x76>
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
 800470c:	68c2      	ldr	r2, [r0, #12]

	Lcd_Set_Windows(sx,sy,ex,ey);

	for(i = 0; i < height; i++)
	{
		for(j = 0; j < width; j++)
 800470e:	3401      	adds	r4, #1
 8004710:	b2a4      	uxth	r4, r4
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
 8004712:	f042 0210 	orr.w	r2, r2, #16

	Lcd_Set_Windows(sx,sy,ex,ey);

	for(i = 0; i < height; i++)
	{
		for(j = 0; j < width; j++)
 8004716:	42a5      	cmp	r5, r4
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
 8004718:	60c2      	str	r2, [r0, #12]

	Lcd_Set_Windows(sx,sy,ex,ey);

	for(i = 0; i < height; i++)
	{
		for(j = 0; j < width; j++)
 800471a:	d1db      	bne.n	80046d4 <Lcd_Fill+0x44>
	unsigned short width = ex - sx + 1;
	unsigned short height = ey - sy + 1;

	Lcd_Set_Windows(sx,sy,ex,ey);

	for(i = 0; i < height; i++)
 800471c:	f109 0901 	add.w	r9, r9, #1
 8004720:	fa1f f989 	uxth.w	r9, r9
 8004724:	454e      	cmp	r6, r9
 8004726:	d1d3      	bne.n	80046d0 <Lcd_Fill+0x40>
		{
			Lcd_Write_Data_16Bit(color);
		}
	}

	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
 8004728:	f240 5398 	movw	r3, #1432	; 0x598
 800472c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004730:	881a      	ldrh	r2, [r3, #0]
 8004732:	885b      	ldrh	r3, [r3, #2]
 8004734:	3a01      	subs	r2, #1
 8004736:	3b01      	subs	r3, #1
 8004738:	2000      	movs	r0, #0
 800473a:	b292      	uxth	r2, r2
 800473c:	b29b      	uxth	r3, r3
 800473e:	4601      	mov	r1, r0
}
 8004740:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		{
			Lcd_Write_Data_16Bit(color);
		}
	}

	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
 8004744:	f7ff bdf2 	b.w	800432c <Lcd_Set_Windows>

08004748 <Lcd_Set_Cursor>:

	Lcd_Write_RAM_Prepare();
}

void Lcd_Set_Cursor(unsigned short x, unsigned short y)
{
 8004748:	b4f0      	push	{r4, r5, r6, r7}
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800474a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800474e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004752:	68de      	ldr	r6, [r3, #12]
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8004754:	f240 5298 	movw	r2, #1432	; 0x598
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004758:	f026 0610 	bic.w	r6, r6, #16
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 800475c:	f2c2 0200 	movt	r2, #8192	; 0x2000
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004760:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8004764:	8915      	ldrh	r5, [r2, #8]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004766:	f2c4 0401 	movt	r4, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800476a:	60de      	str	r6, [r3, #12]
   Lcd_RS_DATA();
 800476c:	68e6      	ldr	r6, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800476e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004772:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004776:	b2ed      	uxtb	r5, r5
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004778:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 800477c:	60e6      	str	r6, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800477e:	461c      	mov	r4, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004780:	819d      	strh	r5, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004782:	8923      	ldrh	r3, [r4, #8]
 8004784:	079d      	lsls	r5, r3, #30
 8004786:	d5fc      	bpl.n	8004782 <Lcd_Set_Cursor+0x3a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004788:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 800478c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004790:	892c      	ldrh	r4, [r5, #8]
 8004792:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004796:	0624      	lsls	r4, r4, #24
 8004798:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800479c:	d4f8      	bmi.n	8004790 <Lcd_Set_Cursor+0x48>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800479e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80047a2:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80047a6:	68e6      	ldr	r6, [r4, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80047a8:	f44f 6540 	mov.w	r5, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80047ac:	f046 0610 	orr.w	r6, r6, #16
 80047b0:	60e6      	str	r6, [r4, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80047b2:	68e6      	ldr	r6, [r4, #12]
	Lcd_RS_REG();
 80047b4:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80047b8:	f026 0610 	bic.w	r6, r6, #16
 80047bc:	60e6      	str	r6, [r4, #12]
	Lcd_RS_REG();
 80047be:	68ec      	ldr	r4, [r5, #12]
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
	Lcd_WR_DATA(x1>>8);
 80047c0:	0a06      	lsrs	r6, r0, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80047c2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80047c6:	60ec      	str	r4, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80047c8:	461c      	mov	r4, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80047ca:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80047cc:	8923      	ldrh	r3, [r4, #8]
 80047ce:	079b      	lsls	r3, r3, #30
 80047d0:	d5fc      	bpl.n	80047cc <Lcd_Set_Cursor+0x84>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80047d2:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80047d6:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80047da:	892c      	ldrh	r4, [r5, #8]
 80047dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80047e0:	0627      	lsls	r7, r4, #24
 80047e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80047e6:	d4f8      	bmi.n	80047da <Lcd_Set_Cursor+0x92>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80047e8:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80047ec:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80047f0:	68e7      	ldr	r7, [r4, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80047f2:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80047f6:	f047 0710 	orr.w	r7, r7, #16
 80047fa:	60e7      	str	r7, [r4, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80047fc:	68e7      	ldr	r7, [r4, #12]
	Lcd_RS_REG();
 80047fe:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004802:	f027 0710 	bic.w	r7, r7, #16
 8004806:	60e7      	str	r7, [r4, #12]
	Lcd_RS_REG();
 8004808:	68ec      	ldr	r4, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800480a:	b2c0      	uxtb	r0, r0
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800480c:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8004810:	60ec      	str	r4, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004812:	461c      	mov	r4, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004814:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004816:	8923      	ldrh	r3, [r4, #8]
 8004818:	079d      	lsls	r5, r3, #30
 800481a:	d5fc      	bpl.n	8004816 <Lcd_Set_Cursor+0xce>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800481c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004820:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004824:	892c      	ldrh	r4, [r5, #8]
 8004826:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800482a:	0624      	lsls	r4, r4, #24
 800482c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004830:	d4f8      	bmi.n	8004824 <Lcd_Set_Cursor+0xdc>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004832:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8004836:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800483a:	68e7      	ldr	r7, [r4, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800483c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004840:	f047 0710 	orr.w	r7, r7, #16
 8004844:	60e7      	str	r7, [r4, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004846:	68e7      	ldr	r7, [r4, #12]
	Lcd_RS_REG();
 8004848:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800484c:	f027 0710 	bic.w	r7, r7, #16
 8004850:	60e7      	str	r7, [r4, #12]
	Lcd_RS_REG();
 8004852:	68ef      	ldr	r7, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004854:	461c      	mov	r4, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004856:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 800485a:	60ef      	str	r7, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800485c:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800485e:	8923      	ldrh	r3, [r4, #8]
 8004860:	079b      	lsls	r3, r3, #30
 8004862:	d5fc      	bpl.n	800485e <Lcd_Set_Cursor+0x116>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004864:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004868:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800486c:	892c      	ldrh	r4, [r5, #8]
 800486e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004872:	0627      	lsls	r7, r4, #24
 8004874:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004878:	d4f8      	bmi.n	800486c <Lcd_Set_Cursor+0x124>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800487a:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800487e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8004882:	68e6      	ldr	r6, [r4, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004884:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004888:	f046 0610 	orr.w	r6, r6, #16
 800488c:	60e6      	str	r6, [r4, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800488e:	68e6      	ldr	r6, [r4, #12]
	Lcd_RS_REG();
 8004890:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004894:	f026 0610 	bic.w	r6, r6, #16
 8004898:	60e6      	str	r6, [r4, #12]
	Lcd_RS_REG();
 800489a:	68ee      	ldr	r6, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800489c:	461c      	mov	r4, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800489e:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 80048a2:	60ee      	str	r6, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80048a4:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80048a6:	8923      	ldrh	r3, [r4, #8]
 80048a8:	079e      	lsls	r6, r3, #30
 80048aa:	d5fc      	bpl.n	80048a6 <Lcd_Set_Cursor+0x15e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80048ac:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80048b0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80048b4:	8920      	ldrh	r0, [r4, #8]
 80048b6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80048ba:	0605      	lsls	r5, r0, #24
 80048bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80048c0:	d4f8      	bmi.n	80048b4 <Lcd_Set_Cursor+0x16c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80048c2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80048c6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80048ca:	68c5      	ldr	r5, [r0, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80048cc:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80048d0:	f045 0510 	orr.w	r5, r5, #16
 80048d4:	60c5      	str	r5, [r0, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80048d6:	68c6      	ldr	r6, [r0, #12]
	Lcd_WR_DATA(x1>>8);
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
 80048d8:	8955      	ldrh	r5, [r2, #10]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80048da:	f026 0610 	bic.w	r6, r6, #16
 80048de:	60c6      	str	r6, [r0, #12]
   Lcd_RS_DATA();
 80048e0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80048e4:	68e0      	ldr	r0, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80048e6:	b2ed      	uxtb	r5, r5
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80048e8:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80048ec:	60e0      	str	r0, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80048ee:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80048f0:	819d      	strh	r5, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80048f2:	8903      	ldrh	r3, [r0, #8]
 80048f4:	079c      	lsls	r4, r3, #30
 80048f6:	d5fc      	bpl.n	80048f2 <Lcd_Set_Cursor+0x1aa>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80048f8:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80048fc:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8004900:	8920      	ldrh	r0, [r4, #8]
 8004902:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004906:	0600      	lsls	r0, r0, #24
 8004908:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800490c:	d4f8      	bmi.n	8004900 <Lcd_Set_Cursor+0x1b8>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800490e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004912:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004916:	68c5      	ldr	r5, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004918:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800491c:	f045 0510 	orr.w	r5, r5, #16
 8004920:	60c5      	str	r5, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004922:	68c5      	ldr	r5, [r0, #12]
	Lcd_RS_REG();
 8004924:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004928:	f025 0510 	bic.w	r5, r5, #16
 800492c:	60c5      	str	r5, [r0, #12]
	Lcd_RS_REG();
 800492e:	68e0      	ldr	r0, [r4, #12]
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
	Lcd_WR_DATA(y1>>8);
 8004930:	0a0d      	lsrs	r5, r1, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004932:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8004936:	60e0      	str	r0, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004938:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800493a:	819d      	strh	r5, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800493c:	8903      	ldrh	r3, [r0, #8]
 800493e:	079f      	lsls	r7, r3, #30
 8004940:	d5fc      	bpl.n	800493c <Lcd_Set_Cursor+0x1f4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004942:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8004946:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800494a:	8920      	ldrh	r0, [r4, #8]
 800494c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004950:	0606      	lsls	r6, r0, #24
 8004952:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004956:	d4f8      	bmi.n	800494a <Lcd_Set_Cursor+0x202>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004958:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800495c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004960:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004962:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004966:	f046 0610 	orr.w	r6, r6, #16
 800496a:	60c6      	str	r6, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800496c:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 800496e:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004972:	f026 0610 	bic.w	r6, r6, #16
 8004976:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 8004978:	68e0      	ldr	r0, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800497a:	b2c9      	uxtb	r1, r1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800497c:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8004980:	60e0      	str	r0, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004982:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004984:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004986:	8903      	ldrh	r3, [r0, #8]
 8004988:	079c      	lsls	r4, r3, #30
 800498a:	d5fc      	bpl.n	8004986 <Lcd_Set_Cursor+0x23e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800498c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8004990:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8004994:	8920      	ldrh	r0, [r4, #8]
 8004996:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800499a:	0600      	lsls	r0, r0, #24
 800499c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80049a0:	d4f8      	bmi.n	8004994 <Lcd_Set_Cursor+0x24c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80049a2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80049a6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80049aa:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80049ac:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80049b0:	f046 0610 	orr.w	r6, r6, #16
 80049b4:	60c6      	str	r6, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80049b6:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 80049b8:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80049bc:	f026 0610 	bic.w	r6, r6, #16
 80049c0:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 80049c2:	68e6      	ldr	r6, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80049c4:	4618      	mov	r0, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80049c6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 80049ca:	60e6      	str	r6, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80049cc:	819d      	strh	r5, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80049ce:	8903      	ldrh	r3, [r0, #8]
 80049d0:	079f      	lsls	r7, r3, #30
 80049d2:	d5fc      	bpl.n	80049ce <Lcd_Set_Cursor+0x286>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80049d4:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80049d8:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80049dc:	8920      	ldrh	r0, [r4, #8]
 80049de:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80049e2:	0606      	lsls	r6, r0, #24
 80049e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80049e8:	d4f8      	bmi.n	80049dc <Lcd_Set_Cursor+0x294>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80049ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80049ee:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80049f2:	68c5      	ldr	r5, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80049f4:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80049f8:	f045 0510 	orr.w	r5, r5, #16
 80049fc:	60c5      	str	r5, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80049fe:	68c5      	ldr	r5, [r0, #12]
	Lcd_RS_REG();
 8004a00:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004a04:	f025 0510 	bic.w	r5, r5, #16
 8004a08:	60c5      	str	r5, [r0, #12]
	Lcd_RS_REG();
 8004a0a:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004a0c:	4618      	mov	r0, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004a0e:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8004a12:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004a14:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004a16:	8903      	ldrh	r3, [r0, #8]
 8004a18:	079d      	lsls	r5, r3, #30
 8004a1a:	d5fc      	bpl.n	8004a16 <Lcd_Set_Cursor+0x2ce>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004a1c:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004a20:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004a24:	8901      	ldrh	r1, [r0, #8]
 8004a26:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004a2a:	060c      	lsls	r4, r1, #24
 8004a2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a30:	d4f8      	bmi.n	8004a24 <Lcd_Set_Cursor+0x2dc>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a36:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004a3a:	68cc      	ldr	r4, [r1, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004a3c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004a40:	f044 0410 	orr.w	r4, r4, #16
 8004a44:	60cc      	str	r4, [r1, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004a46:	68cd      	ldr	r5, [r1, #12]
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 8004a48:	88d4      	ldrh	r4, [r2, #6]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004a4a:	f025 0210 	bic.w	r2, r5, #16
 8004a4e:	60ca      	str	r2, [r1, #12]
   Lcd_RS_DATA();
 8004a50:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004a54:	68c2      	ldr	r2, [r0, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004a56:	b2e1      	uxtb	r1, r4
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004a58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a5c:	60c2      	str	r2, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004a5e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004a60:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004a62:	8913      	ldrh	r3, [r2, #8]
 8004a64:	0798      	lsls	r0, r3, #30
 8004a66:	d5fc      	bpl.n	8004a62 <Lcd_Set_Cursor+0x31a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004a68:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004a6c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004a70:	8913      	ldrh	r3, [r2, #8]
 8004a72:	0619      	lsls	r1, r3, #24
 8004a74:	d4fc      	bmi.n	8004a70 <Lcd_Set_Cursor+0x328>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004a76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	f042 0210 	orr.w	r2, r2, #16
 8004a84:	60da      	str	r2, [r3, #12]
}

void Lcd_Set_Cursor(unsigned short x, unsigned short y)
{
	Lcd_Set_Windows(x,y,x,y);
}
 8004a86:	bcf0      	pop	{r4, r5, r6, r7}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop

08004a8c <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(unsigned short Color)
{
 8004a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned int i;
	unsigned char c0 = Color >> 8;
	unsigned char c1 = Color & 0xFF;

	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);
 8004a8e:	f240 5798 	movw	r7, #1432	; 0x598
 8004a92:	f2c2 0700 	movt	r7, #8192	; 0x2000
 8004a96:	883a      	ldrh	r2, [r7, #0]
 8004a98:	887b      	ldrh	r3, [r7, #2]
{
	Lcd_Set_Windows(x,y,x,y);
}

void Lcd_Draw_Back_Color(unsigned short Color)
{
 8004a9a:	4605      	mov	r5, r0
	unsigned int i;
	unsigned char c0 = Color >> 8;
	unsigned char c1 = Color & 0xFF;

	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);
 8004a9c:	3a01      	subs	r2, #1
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	4601      	mov	r1, r0
 8004aa4:	b292      	uxth	r2, r2
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	f7ff fc40 	bl	800432c <Lcd_Set_Windows>

	Lcd_CS_EN();
 8004aac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ab0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004ab4:	68d1      	ldr	r1, [r2, #12]
	Lcd_RS_REG();
 8004ab6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	unsigned char c0 = Color >> 8;
	unsigned char c1 = Color & 0xFF;

	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);

	Lcd_CS_EN();
 8004aba:	f021 0110 	bic.w	r1, r1, #16
 8004abe:	60d1      	str	r1, [r2, #12]
	Lcd_RS_REG();
 8004ac0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004ac4:	68da      	ldr	r2, [r3, #12]
}

void Lcd_Draw_Back_Color(unsigned short Color)
{
	unsigned int i;
	unsigned char c0 = Color >> 8;
 8004ac6:	0a2e      	lsrs	r6, r5, #8
	unsigned char c1 = Color & 0xFF;

	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);

	Lcd_CS_EN();
	Lcd_RS_REG();
 8004ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004acc:	60da      	str	r2, [r3, #12]

	for(i=0; i < lcddev.height * lcddev.width; i++)
 8004ace:	887b      	ldrh	r3, [r7, #2]
 8004ad0:	883c      	ldrh	r4, [r7, #0]
 8004ad2:	b2ed      	uxtb	r5, r5
 8004ad4:	fb04 f403 	mul.w	r4, r4, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004ad8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004adc:	f2c4 0301 	movt	r3, #16385	; 0x4001
	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);

	Lcd_CS_EN();
	Lcd_RS_REG();

	for(i=0; i < lcddev.height * lcddev.width; i++)
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	b1a4      	cbz	r4, 8004b0e <Lcd_Draw_Back_Color+0x82>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004ae4:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004ae6:	891a      	ldrh	r2, [r3, #8]
 8004ae8:	0797      	lsls	r7, r2, #30
 8004aea:	d5fc      	bpl.n	8004ae6 <Lcd_Draw_Back_Color+0x5a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004aec:	8919      	ldrh	r1, [r3, #8]
 8004aee:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004af2:	0609      	lsls	r1, r1, #24
 8004af4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004af8:	d4f8      	bmi.n	8004aec <Lcd_Draw_Back_Color+0x60>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004afa:	8195      	strh	r5, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004afc:	891a      	ldrh	r2, [r3, #8]
 8004afe:	0792      	lsls	r2, r2, #30
 8004b00:	d5fc      	bpl.n	8004afc <Lcd_Draw_Back_Color+0x70>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004b02:	891a      	ldrh	r2, [r3, #8]
 8004b04:	0617      	lsls	r7, r2, #24
 8004b06:	d4fc      	bmi.n	8004b02 <Lcd_Draw_Back_Color+0x76>
	Lcd_Set_Windows(0,0,lcddev.width-1,lcddev.height-1);

	Lcd_CS_EN();
	Lcd_RS_REG();

	for(i=0; i < lcddev.height * lcddev.width; i++)
 8004b08:	3001      	adds	r0, #1
 8004b0a:	42a0      	cmp	r0, r4
 8004b0c:	d1ea      	bne.n	8004ae4 <Lcd_Draw_Back_Color+0x58>
	{
		_SPI1_Write_Byte(c0);
		_SPI1_Write_Byte(c1);
	}

	Lcd_CS_DIS();
 8004b0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b12:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	f042 0210 	orr.w	r2, r2, #16
 8004b1c:	60da      	str	r2, [r3, #12]
 8004b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b20 <Lcd_Clr_Screen>:
}

void Lcd_Clr_Screen(void)
{
	Lcd_Draw_Back_Color(BLACK);
 8004b20:	2000      	movs	r0, #0
 8004b22:	f7ff bfb3 	b.w	8004a8c <Lcd_Draw_Back_Color>
 8004b26:	bf00      	nop

08004b28 <Lcd_Draw_Box>:
}

void Lcd_Draw_Box(int xs, int ys, int w, int h, unsigned short Color)
{
 8004b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	unsigned int i;
	unsigned char c0 = Color >> 8;
	unsigned char c1 = Color & 0xFF;
	int xe,ye;
	xe = xs+w-1;
	ye = ys+h-1;
 8004b2c:	440b      	add	r3, r1
{
	unsigned int i;
	unsigned char c0 = Color >> 8;
	unsigned char c1 = Color & 0xFF;
	int xe,ye;
	xe = xs+w-1;
 8004b2e:	4402      	add	r2, r0
 8004b30:	3a01      	subs	r2, #1
	ye = ys+h-1;
 8004b32:	f103 38ff 	add.w	r8, r3, #4294967295
 8004b36:	f240 133f 	movw	r3, #319	; 0x13f
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	bfb4      	ite	lt
 8004b3e:	4617      	movlt	r7, r2
 8004b40:	461f      	movge	r7, r3
 8004b42:	f1b8 0fef 	cmp.w	r8, #239	; 0xef
 8004b46:	bfa8      	it	ge
 8004b48:	f04f 08ef 	movge.w	r8, #239	; 0xef
{
	Lcd_Draw_Back_Color(BLACK);
}

void Lcd_Draw_Box(int xs, int ys, int w, int h, unsigned short Color)
{
 8004b4c:	4606      	mov	r6, r0
 8004b4e:	460c      	mov	r4, r1
	xe = xs+w-1;
	ye = ys+h-1;
	if(xe >= 320) xe=319;
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);
 8004b50:	b2ba      	uxth	r2, r7
 8004b52:	fa1f f388 	uxth.w	r3, r8
 8004b56:	b280      	uxth	r0, r0
 8004b58:	b289      	uxth	r1, r1
{
	Lcd_Draw_Back_Color(BLACK);
}

void Lcd_Draw_Box(int xs, int ys, int w, int h, unsigned short Color)
{
 8004b5a:	f8bd 5018 	ldrh.w	r5, [sp, #24]
	xe = xs+w-1;
	ye = ys+h-1;
	if(xe >= 320) xe=319;
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);
 8004b5e:	f7ff fbe5 	bl	800432c <Lcd_Set_Windows>

	Lcd_CS_EN();
 8004b62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b66:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004b6a:	68d1      	ldr	r1, [r2, #12]
	Lcd_RS_REG();

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004b6c:	ebc4 0408 	rsb	r4, r4, r8
	if(xe >= 320) xe=319;
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
 8004b70:	f021 0110 	bic.w	r1, r1, #16
	Lcd_RS_REG();
 8004b74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004b78:	f2c4 0301 	movt	r3, #16385	; 0x4001

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004b7c:	1bbe      	subs	r6, r7, r6
	if(xe >= 320) xe=319;
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
 8004b7e:	60d1      	str	r1, [r2, #12]
	Lcd_RS_REG();

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004b80:	3401      	adds	r4, #1
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
	Lcd_RS_REG();
 8004b82:	68da      	ldr	r2, [r3, #12]

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004b84:	fb06 4404 	mla	r4, r6, r4, r4
	if(ye >= 240) ye=239;

	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
	Lcd_RS_REG();
 8004b88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8c:	60da      	str	r2, [r3, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004b8e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
}

void Lcd_Draw_Box(int xs, int ys, int w, int h, unsigned short Color)
{
	unsigned int i;
	unsigned char c0 = Color >> 8;
 8004b92:	0a2e      	lsrs	r6, r5, #8
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004b94:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b98:	b2ed      	uxtb	r5, r5
	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
	Lcd_RS_REG();

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	b1a4      	cbz	r4, 8004bc8 <Lcd_Draw_Box+0xa0>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004b9e:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004ba0:	891a      	ldrh	r2, [r3, #8]
 8004ba2:	0792      	lsls	r2, r2, #30
 8004ba4:	d5fc      	bpl.n	8004ba0 <Lcd_Draw_Box+0x78>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004ba6:	8919      	ldrh	r1, [r3, #8]
 8004ba8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004bac:	060f      	lsls	r7, r1, #24
 8004bae:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004bb2:	d4f8      	bmi.n	8004ba6 <Lcd_Draw_Box+0x7e>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004bb4:	8195      	strh	r5, [r2, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004bb6:	891a      	ldrh	r2, [r3, #8]
 8004bb8:	0791      	lsls	r1, r2, #30
 8004bba:	d5fc      	bpl.n	8004bb6 <Lcd_Draw_Box+0x8e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004bbc:	891a      	ldrh	r2, [r3, #8]
 8004bbe:	0612      	lsls	r2, r2, #24
 8004bc0:	d4fc      	bmi.n	8004bbc <Lcd_Draw_Box+0x94>
	Lcd_Set_Windows(xs, ys, xe, ye);

	Lcd_CS_EN();
	Lcd_RS_REG();

	for(i=0; i < (xe - xs + 1) * (ye - ys + 1); i++)
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	42a0      	cmp	r0, r4
 8004bc6:	d1ea      	bne.n	8004b9e <Lcd_Draw_Box+0x76>
	{
		_SPI1_Write_Byte(c0);
		_SPI1_Write_Byte(c1);
	}

	Lcd_CS_DIS();
 8004bc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004bcc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	f042 0210 	orr.w	r2, r2, #16
 8004bd6:	60da      	str	r2, [r3, #12]
 8004bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004bdc <Lcd_Init>:
}

void Lcd_Init(int mode)
{  
 8004bdc:	b530      	push	{r4, r5, lr}
unsigned short  POINT_COLOR = 0x0000;
unsigned short  BACK_COLOR = 0xFFFF;

static void _SPI1_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 2);
 8004bde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004be2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8004be6:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
 8004be8:	f44f 6300 	mov.w	r3, #2048	; 0x800
unsigned short  POINT_COLOR = 0x0000;
unsigned short  BACK_COLOR = 0xFFFF;

static void _SPI1_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 2);
 8004bec:	f041 0104 	orr.w	r1, r1, #4
 8004bf0:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
 8004bf2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004bf6:	6819      	ldr	r1, [r3, #0]
	Macro_Set_Bit(GPIOA->ODR, 4);

	Macro_Set_Bit(RCC->APB2ENR, 12);
	SPI1->CR1 = (0<<11)|(0<<10)|(1<<9)|(1<<8)|(0<<7)|(0<<3)|(1<<2)|(0<<1)|(0<<0); // 36MHz
 8004bf8:	f44f 5440 	mov.w	r4, #12288	; 0x3000
unsigned short  BACK_COLOR = 0xFFFF;

static void _SPI1_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
 8004bfc:	b289      	uxth	r1, r1
 8004bfe:	f041 4134 	orr.w	r1, r1, #3019898880	; 0xb4000000
 8004c02:	f441 0133 	orr.w	r1, r1, #11730944	; 0xb30000
 8004c06:	6019      	str	r1, [r3, #0]
	Macro_Set_Bit(GPIOA->ODR, 4);
 8004c08:	68d9      	ldr	r1, [r3, #12]

	Macro_Set_Bit(RCC->APB2ENR, 12);
	SPI1->CR1 = (0<<11)|(0<<10)|(1<<9)|(1<<8)|(0<<7)|(0<<3)|(1<<2)|(0<<1)|(0<<0); // 36MHz
 8004c0a:	f2c4 0401 	movt	r4, #16385	; 0x4001

static void _SPI1_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
	Macro_Set_Bit(GPIOA->ODR, 4);
 8004c0e:	f041 0110 	orr.w	r1, r1, #16
 8004c12:	60d9      	str	r1, [r3, #12]

	Macro_Set_Bit(RCC->APB2ENR, 12);
 8004c14:	6995      	ldr	r5, [r2, #24]
	SPI1->CR1 = (0<<11)|(0<<10)|(1<<9)|(1<<8)|(0<<7)|(0<<3)|(1<<2)|(0<<1)|(0<<0); // 36MHz
 8004c16:	f44f 7141 	mov.w	r1, #772	; 0x304
{
	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
	Macro_Set_Bit(GPIOA->ODR, 4);

	Macro_Set_Bit(RCC->APB2ENR, 12);
 8004c1a:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
 8004c1e:	6195      	str	r5, [r2, #24]
	SPI1->CR1 = (0<<11)|(0<<10)|(1<<9)|(1<<8)|(0<<7)|(0<<3)|(1<<2)|(0<<1)|(0<<0); // 36MHz
 8004c20:	8021      	strh	r1, [r4, #0]
	Macro_Set_Bit(SPI1->CR1, 6);
 8004c22:	8822      	ldrh	r2, [r4, #0]
void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8004c24:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	Macro_Write_Block(GPIOA->CRL, 0xffff, 0xb4b3, 16);
	Macro_Set_Bit(GPIOA->ODR, 4);

	Macro_Set_Bit(RCC->APB2ENR, 12);
	SPI1->CR1 = (0<<11)|(0<<10)|(1<<9)|(1<<8)|(0<<7)|(0<<3)|(1<<2)|(0<<1)|(0<<0); // 36MHz
	Macro_Set_Bit(SPI1->CR1, 6);
 8004c28:	b292      	uxth	r2, r2
 8004c2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c2e:	8022      	strh	r2, [r4, #0]
#define Lcd_RST   		4
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
 8004c30:	681a      	ldr	r2, [r3, #0]
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8004c32:	f2c4 0101 	movt	r1, #16385	; 0x4001
#define Lcd_RST   		4
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
 8004c36:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004c3a:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004c3e:	601a      	str	r2, [r3, #0]
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);
 8004c40:	685a      	ldr	r2, [r3, #4]

	Lcd_CS_DIS();
}

void Lcd_Init(int mode)
{  
 8004c42:	b085      	sub	sp, #20
#define Lcd_RS   		9

void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);
 8004c44:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8004c48:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8004c4c:	605a      	str	r2, [r3, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8004c4e:	680d      	ldr	r5, [r1, #0]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004c50:	2400      	movs	r4, #0
void Lcd_GPIO_Init(void)
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
 8004c52:	f425 2570 	bic.w	r5, r5, #983040	; 0xf0000
 8004c56:	f445 3540 	orr.w	r5, r5, #196608	; 0x30000
 8004c5a:	600d      	str	r5, [r1, #0]
	Macro_Write_Block(GPIOB->CRH, 0xf, 0x3, (Lcd_RS - 8) * 4);
 8004c5c:	684d      	ldr	r5, [r1, #4]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004c5e:	f643 72ff 	movw	r2, #16383	; 0x3fff
{
	Macro_Write_Block(GPIOA->CRL, 0xf, 0x3, Lcd_CS * 4);
	Macro_Write_Block(GPIOA->CRH, 0xf, 0x3, (Lcd_LED - 8) * 4);

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x3, Lcd_RST * 4);
	Macro_Write_Block(GPIOB->CRH, 0xf, 0x3, (Lcd_RS - 8) * 4);
 8004c62:	f025 05f0 	bic.w	r5, r5, #240	; 0xf0
 8004c66:	f045 0530 	orr.w	r5, r5, #48	; 0x30
 8004c6a:	604d      	str	r5, [r1, #4]

void Lcd_Init(int mode)
{  
	_SPI1_Init();
	Lcd_GPIO_Init();
	Lcd_LED_OFF();
 8004c6c:	68dd      	ldr	r5, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004c6e:	f2c0 0206 	movt	r2, #6

void Lcd_Init(int mode)
{  
	_SPI1_Init();
	Lcd_GPIO_Init();
	Lcd_LED_OFF();
 8004c72:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8004c76:	60dd      	str	r5, [r3, #12]
	Lcd_Set_Windows(0, 0, lcddev.width-1, lcddev.height-1);
}

void Lcd_Reset(void)
{
	Lcd_RST_EN();
 8004c78:	68cb      	ldr	r3, [r1, #12]
 8004c7a:	f023 0310 	bic.w	r3, r3, #16
 8004c7e:	60cb      	str	r3, [r1, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004c80:	9403      	str	r4, [sp, #12]
 8004c82:	9b03      	ldr	r3, [sp, #12]
 8004c84:	4293      	cmp	r3, r2
 8004c86:	dc05      	bgt.n	8004c94 <Lcd_Init+0xb8>
 8004c88:	9b03      	ldr	r3, [sp, #12]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	9303      	str	r3, [sp, #12]
 8004c8e:	9b03      	ldr	r3, [sp, #12]
 8004c90:	4293      	cmp	r3, r2
 8004c92:	ddf9      	ble.n	8004c88 <Lcd_Init+0xac>

void Lcd_Reset(void)
{
	Lcd_RST_EN();
	_Delay(100);
	Lcd_RST_DIS();
 8004c94:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c98:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004c9c:	68d9      	ldr	r1, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004c9e:	2200      	movs	r2, #0

void Lcd_Reset(void)
{
	Lcd_RST_EN();
	_Delay(100);
	Lcd_RST_DIS();
 8004ca0:	f041 0110 	orr.w	r1, r1, #16
 8004ca4:	60d9      	str	r1, [r3, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8004ca6:	9202      	str	r2, [sp, #8]
 8004ca8:	9b02      	ldr	r3, [sp, #8]
 8004caa:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8004cae:	f2c0 0203 	movt	r2, #3
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	dc05      	bgt.n	8004cc2 <Lcd_Init+0xe6>
 8004cb6:	9b02      	ldr	r3, [sp, #8]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	9302      	str	r3, [sp, #8]
 8004cbc:	9b02      	ldr	r3, [sp, #8]
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	ddf9      	ble.n	8004cb6 <Lcd_Init+0xda>
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004cc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cc6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004cca:	68d9      	ldr	r1, [r3, #12]
   Lcd_RS_DATA();
 8004ccc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004cd0:	f021 0110 	bic.w	r1, r1, #16
 8004cd4:	60d9      	str	r1, [r3, #12]
   Lcd_RS_DATA();
 8004cd6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004cda:	68d4      	ldr	r4, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004cdc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004ce0:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004ce4:	f424 7400 	bic.w	r4, r4, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004ce8:	21cf      	movs	r1, #207	; 0xcf
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004cea:	60d4      	str	r4, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004cec:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004cee:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004cf0:	8913      	ldrh	r3, [r2, #8]
 8004cf2:	079b      	lsls	r3, r3, #30
 8004cf4:	d5fc      	bpl.n	8004cf0 <Lcd_Init+0x114>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004cf6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004cfa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004cfe:	890a      	ldrh	r2, [r1, #8]
 8004d00:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004d04:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004d08:	b292      	uxth	r2, r2
 8004d0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004d0e:	2a00      	cmp	r2, #0
 8004d10:	d1f5      	bne.n	8004cfe <Lcd_Init+0x122>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004d12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d16:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d1a:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004d1c:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004d20:	f045 0510 	orr.w	r5, r5, #16
 8004d24:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004d26:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8004d28:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004d2c:	f025 0510 	bic.w	r5, r5, #16
 8004d30:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 8004d32:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004d34:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004d36:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8004d3a:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004d3c:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004d3e:	890b      	ldrh	r3, [r1, #8]
 8004d40:	079d      	lsls	r5, r3, #30
 8004d42:	d5fc      	bpl.n	8004d3e <Lcd_Init+0x162>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004d44:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004d48:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d4c:	890a      	ldrh	r2, [r1, #8]
 8004d4e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004d52:	0614      	lsls	r4, r2, #24
 8004d54:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004d58:	d4f8      	bmi.n	8004d4c <Lcd_Init+0x170>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d5e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004d62:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004d64:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004d68:	f044 0410 	orr.w	r4, r4, #16
 8004d6c:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004d6e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004d70:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004d74:	f024 0410 	bic.w	r4, r4, #16
 8004d78:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004d7a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004d7c:	24d9      	movs	r4, #217	; 0xd9
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d82:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004d84:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004d86:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004d88:	8913      	ldrh	r3, [r2, #8]
 8004d8a:	0799      	lsls	r1, r3, #30
 8004d8c:	d5fc      	bpl.n	8004d88 <Lcd_Init+0x1ac>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004d8e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004d92:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d96:	890a      	ldrh	r2, [r1, #8]
 8004d98:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004d9c:	0612      	lsls	r2, r2, #24
 8004d9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004da2:	d4f8      	bmi.n	8004d96 <Lcd_Init+0x1ba>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004da4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004da8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004dac:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004dae:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004db2:	f044 0410 	orr.w	r4, r4, #16
 8004db6:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004db8:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004dba:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004dbe:	f024 0410 	bic.w	r4, r4, #16
 8004dc2:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004dc4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004dc6:	2430      	movs	r4, #48	; 0x30
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dcc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004dce:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004dd0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004dd2:	8913      	ldrh	r3, [r2, #8]
 8004dd4:	079d      	lsls	r5, r3, #30
 8004dd6:	d5fc      	bpl.n	8004dd2 <Lcd_Init+0x1f6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004dd8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004ddc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004de0:	890a      	ldrh	r2, [r1, #8]
 8004de2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004de6:	0614      	lsls	r4, r2, #24
 8004de8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004dec:	d4f8      	bmi.n	8004de0 <Lcd_Init+0x204>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004dee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004df2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004df6:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004df8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004dfc:	f044 0410 	orr.w	r4, r4, #16
 8004e00:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004e02:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8004e04:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004e08:	f024 0410 	bic.w	r4, r4, #16
 8004e0c:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8004e0e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004e10:	24ed      	movs	r4, #237	; 0xed
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004e12:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e16:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004e18:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004e1a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004e1c:	8913      	ldrh	r3, [r2, #8]
 8004e1e:	0799      	lsls	r1, r3, #30
 8004e20:	d5fc      	bpl.n	8004e1c <Lcd_Init+0x240>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004e22:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004e26:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004e2a:	890a      	ldrh	r2, [r1, #8]
 8004e2c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004e30:	0612      	lsls	r2, r2, #24
 8004e32:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004e36:	d4f8      	bmi.n	8004e2a <Lcd_Init+0x24e>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004e38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e3c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004e40:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004e42:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004e46:	f044 0410 	orr.w	r4, r4, #16
 8004e4a:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004e4c:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004e4e:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004e52:	f024 0410 	bic.w	r4, r4, #16
 8004e56:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004e58:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004e5a:	2464      	movs	r4, #100	; 0x64
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e60:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004e62:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004e64:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004e66:	8913      	ldrh	r3, [r2, #8]
 8004e68:	079d      	lsls	r5, r3, #30
 8004e6a:	d5fc      	bpl.n	8004e66 <Lcd_Init+0x28a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004e6c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004e70:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004e74:	890a      	ldrh	r2, [r1, #8]
 8004e76:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004e7a:	0614      	lsls	r4, r2, #24
 8004e7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004e80:	d4f8      	bmi.n	8004e74 <Lcd_Init+0x298>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004e82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e86:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004e8a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004e8c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004e90:	f044 0410 	orr.w	r4, r4, #16
 8004e94:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004e96:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004e98:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004e9c:	f024 0410 	bic.w	r4, r4, #16
 8004ea0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004ea2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004ea4:	2403      	movs	r4, #3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004ea6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eaa:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004eac:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004eae:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004eb0:	8913      	ldrh	r3, [r2, #8]
 8004eb2:	0799      	lsls	r1, r3, #30
 8004eb4:	d5fc      	bpl.n	8004eb0 <Lcd_Init+0x2d4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004eb6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004eba:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004ebe:	890a      	ldrh	r2, [r1, #8]
 8004ec0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004ec4:	0612      	lsls	r2, r2, #24
 8004ec6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004eca:	d4f8      	bmi.n	8004ebe <Lcd_Init+0x2e2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ed0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004ed4:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004ed6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004eda:	f044 0410 	orr.w	r4, r4, #16
 8004ede:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004ee0:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004ee2:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004ee6:	f024 0410 	bic.w	r4, r4, #16
 8004eea:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004eec:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004eee:	2412      	movs	r4, #18
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004ef0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef4:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004ef6:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004ef8:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004efa:	8913      	ldrh	r3, [r2, #8]
 8004efc:	079d      	lsls	r5, r3, #30
 8004efe:	d5fc      	bpl.n	8004efa <Lcd_Init+0x31e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004f00:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004f04:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004f08:	890a      	ldrh	r2, [r1, #8]
 8004f0a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004f0e:	0614      	lsls	r4, r2, #24
 8004f10:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004f14:	d4f8      	bmi.n	8004f08 <Lcd_Init+0x32c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004f16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f1a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004f1e:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004f20:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004f24:	f044 0410 	orr.w	r4, r4, #16
 8004f28:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004f2a:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004f2c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004f30:	f024 0410 	bic.w	r4, r4, #16
 8004f34:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004f36:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004f38:	2481      	movs	r4, #129	; 0x81
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004f40:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004f42:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004f44:	8913      	ldrh	r3, [r2, #8]
 8004f46:	0799      	lsls	r1, r3, #30
 8004f48:	d5fc      	bpl.n	8004f44 <Lcd_Init+0x368>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004f4a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004f4e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004f52:	890a      	ldrh	r2, [r1, #8]
 8004f54:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004f58:	0612      	lsls	r2, r2, #24
 8004f5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004f5e:	d4f8      	bmi.n	8004f52 <Lcd_Init+0x376>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004f60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f64:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004f68:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004f6a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004f6e:	f044 0410 	orr.w	r4, r4, #16
 8004f72:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004f74:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8004f76:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8004f7a:	f024 0410 	bic.w	r4, r4, #16
 8004f7e:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8004f80:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004f82:	24e8      	movs	r4, #232	; 0xe8
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8004f84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004f88:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004f8a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004f8c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004f8e:	8913      	ldrh	r3, [r2, #8]
 8004f90:	079d      	lsls	r5, r3, #30
 8004f92:	d5fc      	bpl.n	8004f8e <Lcd_Init+0x3b2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004f94:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004f98:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004f9c:	890a      	ldrh	r2, [r1, #8]
 8004f9e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004fa2:	0614      	lsls	r4, r2, #24
 8004fa4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004fa8:	d4f8      	bmi.n	8004f9c <Lcd_Init+0x3c0>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004faa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fae:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004fb2:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004fb4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8004fb8:	f044 0410 	orr.w	r4, r4, #16
 8004fbc:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004fbe:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8004fc0:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8004fc4:	f024 0410 	bic.w	r4, r4, #16
 8004fc8:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8004fca:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004fcc:	2485      	movs	r4, #133	; 0x85
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd2:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004fd4:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8004fd6:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8004fd8:	8913      	ldrh	r3, [r2, #8]
 8004fda:	0799      	lsls	r1, r3, #30
 8004fdc:	d5fc      	bpl.n	8004fd8 <Lcd_Init+0x3fc>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8004fde:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004fe2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004fe6:	890a      	ldrh	r2, [r1, #8]
 8004fe8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004fec:	0612      	lsls	r2, r2, #24
 8004fee:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004ff2:	d4f8      	bmi.n	8004fe6 <Lcd_Init+0x40a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8004ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ff8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004ffc:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8004ffe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005002:	f044 0410 	orr.w	r4, r4, #16
 8005006:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005008:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800500a:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800500e:	f024 0410 	bic.w	r4, r4, #16
 8005012:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005014:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005016:	2410      	movs	r4, #16
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800501c:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800501e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005020:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005022:	8913      	ldrh	r3, [r2, #8]
 8005024:	079d      	lsls	r5, r3, #30
 8005026:	d5fc      	bpl.n	8005022 <Lcd_Init+0x446>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005028:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800502c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005030:	890a      	ldrh	r2, [r1, #8]
 8005032:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005036:	0614      	lsls	r4, r2, #24
 8005038:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800503c:	d4f8      	bmi.n	8005030 <Lcd_Init+0x454>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800503e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005042:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005046:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005048:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800504c:	f044 0410 	orr.w	r4, r4, #16
 8005050:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005052:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005054:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005058:	f024 0410 	bic.w	r4, r4, #16
 800505c:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800505e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005060:	247a      	movs	r4, #122	; 0x7a
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005066:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005068:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800506a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800506c:	8913      	ldrh	r3, [r2, #8]
 800506e:	0799      	lsls	r1, r3, #30
 8005070:	d5fc      	bpl.n	800506c <Lcd_Init+0x490>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005072:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005076:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800507a:	890a      	ldrh	r2, [r1, #8]
 800507c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005080:	0612      	lsls	r2, r2, #24
 8005082:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005086:	d4f8      	bmi.n	800507a <Lcd_Init+0x49e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005088:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800508c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005090:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005092:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005096:	f044 0410 	orr.w	r4, r4, #16
 800509a:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800509c:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800509e:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80050a2:	f024 0410 	bic.w	r4, r4, #16
 80050a6:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80050a8:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80050aa:	24cb      	movs	r4, #203	; 0xcb
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80050ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050b0:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80050b2:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80050b4:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80050b6:	8913      	ldrh	r3, [r2, #8]
 80050b8:	079d      	lsls	r5, r3, #30
 80050ba:	d5fc      	bpl.n	80050b6 <Lcd_Init+0x4da>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80050bc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80050c0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80050c4:	890a      	ldrh	r2, [r1, #8]
 80050c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80050ca:	0614      	lsls	r4, r2, #24
 80050cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80050d0:	d4f8      	bmi.n	80050c4 <Lcd_Init+0x4e8>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80050d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050d6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80050da:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80050dc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80050e0:	f044 0410 	orr.w	r4, r4, #16
 80050e4:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80050e6:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80050e8:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80050ec:	f024 0410 	bic.w	r4, r4, #16
 80050f0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80050f2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80050f4:	2439      	movs	r4, #57	; 0x39
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80050f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050fa:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80050fc:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80050fe:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005100:	8913      	ldrh	r3, [r2, #8]
 8005102:	0799      	lsls	r1, r3, #30
 8005104:	d5fc      	bpl.n	8005100 <Lcd_Init+0x524>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005106:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800510a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800510e:	890a      	ldrh	r2, [r1, #8]
 8005110:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005114:	0612      	lsls	r2, r2, #24
 8005116:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800511a:	d4f8      	bmi.n	800510e <Lcd_Init+0x532>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800511c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005120:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005124:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005126:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800512a:	f044 0410 	orr.w	r4, r4, #16
 800512e:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005130:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005132:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005136:	f024 0410 	bic.w	r4, r4, #16
 800513a:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800513c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800513e:	242c      	movs	r4, #44	; 0x2c
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005144:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005146:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005148:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800514a:	8913      	ldrh	r3, [r2, #8]
 800514c:	079b      	lsls	r3, r3, #30
 800514e:	d5fc      	bpl.n	800514a <Lcd_Init+0x56e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005150:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005154:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005158:	890a      	ldrh	r2, [r1, #8]
 800515a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800515e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005162:	b292      	uxth	r2, r2
 8005164:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005168:	2a00      	cmp	r2, #0
 800516a:	d1f5      	bne.n	8005158 <Lcd_Init+0x57c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800516c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005170:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005174:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005176:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800517a:	f045 0510 	orr.w	r5, r5, #16
 800517e:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005180:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8005182:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005186:	f025 0510 	bic.w	r5, r5, #16
 800518a:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800518c:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800518e:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005190:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8005194:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005196:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005198:	890b      	ldrh	r3, [r1, #8]
 800519a:	079d      	lsls	r5, r3, #30
 800519c:	d5fc      	bpl.n	8005198 <Lcd_Init+0x5bc>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800519e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80051a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80051a6:	890a      	ldrh	r2, [r1, #8]
 80051a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80051ac:	0614      	lsls	r4, r2, #24
 80051ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80051b2:	d4f8      	bmi.n	80051a6 <Lcd_Init+0x5ca>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80051b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80051bc:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80051be:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80051c2:	f044 0410 	orr.w	r4, r4, #16
 80051c6:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80051c8:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80051ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80051ce:	f024 0410 	bic.w	r4, r4, #16
 80051d2:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80051d4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80051d6:	2434      	movs	r4, #52	; 0x34
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80051d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051dc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80051de:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80051e0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80051e2:	8913      	ldrh	r3, [r2, #8]
 80051e4:	0799      	lsls	r1, r3, #30
 80051e6:	d5fc      	bpl.n	80051e2 <Lcd_Init+0x606>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80051e8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80051ec:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80051f0:	890a      	ldrh	r2, [r1, #8]
 80051f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80051f6:	0612      	lsls	r2, r2, #24
 80051f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80051fc:	d4f8      	bmi.n	80051f0 <Lcd_Init+0x614>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80051fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005202:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005206:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005208:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800520c:	f044 0410 	orr.w	r4, r4, #16
 8005210:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005212:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005214:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005218:	f024 0410 	bic.w	r4, r4, #16
 800521c:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800521e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005220:	2402      	movs	r4, #2
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005226:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005228:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800522a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800522c:	8913      	ldrh	r3, [r2, #8]
 800522e:	079d      	lsls	r5, r3, #30
 8005230:	d5fc      	bpl.n	800522c <Lcd_Init+0x650>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005232:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005236:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800523a:	890a      	ldrh	r2, [r1, #8]
 800523c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005240:	0614      	lsls	r4, r2, #24
 8005242:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005246:	d4f8      	bmi.n	800523a <Lcd_Init+0x65e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005248:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800524c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005250:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005252:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005256:	f044 0410 	orr.w	r4, r4, #16
 800525a:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800525c:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800525e:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005262:	f024 0410 	bic.w	r4, r4, #16
 8005266:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005268:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800526a:	24f7      	movs	r4, #247	; 0xf7
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800526c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005270:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005272:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005274:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005276:	8913      	ldrh	r3, [r2, #8]
 8005278:	0799      	lsls	r1, r3, #30
 800527a:	d5fc      	bpl.n	8005276 <Lcd_Init+0x69a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800527c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005280:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005284:	890a      	ldrh	r2, [r1, #8]
 8005286:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800528a:	0612      	lsls	r2, r2, #24
 800528c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005290:	d4f8      	bmi.n	8005284 <Lcd_Init+0x6a8>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005292:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005296:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800529a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800529c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80052a0:	f044 0410 	orr.w	r4, r4, #16
 80052a4:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80052a6:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80052a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80052ac:	f024 0410 	bic.w	r4, r4, #16
 80052b0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80052b2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80052b4:	2420      	movs	r4, #32
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80052b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ba:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80052bc:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80052be:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80052c0:	8913      	ldrh	r3, [r2, #8]
 80052c2:	079d      	lsls	r5, r3, #30
 80052c4:	d5fc      	bpl.n	80052c0 <Lcd_Init+0x6e4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80052c6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80052ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80052ce:	890a      	ldrh	r2, [r1, #8]
 80052d0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80052d4:	0614      	lsls	r4, r2, #24
 80052d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052da:	d4f8      	bmi.n	80052ce <Lcd_Init+0x6f2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80052dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052e0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80052e4:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80052e6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80052ea:	f044 0410 	orr.w	r4, r4, #16
 80052ee:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80052f0:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 80052f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80052f6:	f024 0410 	bic.w	r4, r4, #16
 80052fa:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80052fc:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80052fe:	24ea      	movs	r4, #234	; 0xea
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005300:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005304:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005306:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005308:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800530a:	8913      	ldrh	r3, [r2, #8]
 800530c:	0799      	lsls	r1, r3, #30
 800530e:	d5fc      	bpl.n	800530a <Lcd_Init+0x72e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005310:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005314:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005318:	890a      	ldrh	r2, [r1, #8]
 800531a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800531e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005322:	b292      	uxth	r2, r2
 8005324:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005328:	2a00      	cmp	r2, #0
 800532a:	d1f5      	bne.n	8005318 <Lcd_Init+0x73c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800532c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005330:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005334:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005336:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800533a:	f045 0510 	orr.w	r5, r5, #16
 800533e:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005340:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8005342:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005346:	f025 0510 	bic.w	r5, r5, #16
 800534a:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800534c:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800534e:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005350:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8005354:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005356:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005358:	890b      	ldrh	r3, [r1, #8]
 800535a:	079b      	lsls	r3, r3, #30
 800535c:	d5fc      	bpl.n	8005358 <Lcd_Init+0x77c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800535e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005362:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005366:	890a      	ldrh	r2, [r1, #8]
 8005368:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800536c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005370:	b292      	uxth	r2, r2
 8005372:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005376:	2a00      	cmp	r2, #0
 8005378:	d1f5      	bne.n	8005366 <Lcd_Init+0x78a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800537a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800537e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005382:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005384:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005388:	f045 0510 	orr.w	r5, r5, #16
 800538c:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800538e:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8005390:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005394:	f025 0510 	bic.w	r5, r5, #16
 8005398:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800539a:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800539c:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800539e:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80053a2:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80053a4:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80053a6:	890b      	ldrh	r3, [r1, #8]
 80053a8:	079d      	lsls	r5, r3, #30
 80053aa:	d5fc      	bpl.n	80053a6 <Lcd_Init+0x7ca>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80053ac:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80053b0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80053b4:	890a      	ldrh	r2, [r1, #8]
 80053b6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80053ba:	0614      	lsls	r4, r2, #24
 80053bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053c0:	d4f8      	bmi.n	80053b4 <Lcd_Init+0x7d8>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80053c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053c6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80053ca:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80053cc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80053d0:	f044 0410 	orr.w	r4, r4, #16
 80053d4:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80053d6:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 80053d8:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80053dc:	f024 0410 	bic.w	r4, r4, #16
 80053e0:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80053e2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80053e4:	24c0      	movs	r4, #192	; 0xc0
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80053e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80053ea:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80053ec:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80053ee:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80053f0:	8913      	ldrh	r3, [r2, #8]
 80053f2:	0799      	lsls	r1, r3, #30
 80053f4:	d5fc      	bpl.n	80053f0 <Lcd_Init+0x814>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80053f6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80053fa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80053fe:	890a      	ldrh	r2, [r1, #8]
 8005400:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005404:	0612      	lsls	r2, r2, #24
 8005406:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800540a:	d4f8      	bmi.n	80053fe <Lcd_Init+0x822>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800540c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005410:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005414:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005416:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800541a:	f044 0410 	orr.w	r4, r4, #16
 800541e:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005420:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005422:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005426:	f024 0410 	bic.w	r4, r4, #16
 800542a:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800542c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800542e:	2408      	movs	r4, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005430:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005434:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005436:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005438:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800543a:	8913      	ldrh	r3, [r2, #8]
 800543c:	079d      	lsls	r5, r3, #30
 800543e:	d5fc      	bpl.n	800543a <Lcd_Init+0x85e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005440:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005444:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005448:	890a      	ldrh	r2, [r1, #8]
 800544a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800544e:	0614      	lsls	r4, r2, #24
 8005450:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005454:	d4f8      	bmi.n	8005448 <Lcd_Init+0x86c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005456:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800545a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800545e:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005460:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005464:	f044 0410 	orr.w	r4, r4, #16
 8005468:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800546a:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800546c:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005470:	f024 0410 	bic.w	r4, r4, #16
 8005474:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005476:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005478:	24c1      	movs	r4, #193	; 0xc1
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800547a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800547e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005480:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005482:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005484:	8913      	ldrh	r3, [r2, #8]
 8005486:	0799      	lsls	r1, r3, #30
 8005488:	d5fc      	bpl.n	8005484 <Lcd_Init+0x8a8>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800548a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800548e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005492:	890a      	ldrh	r2, [r1, #8]
 8005494:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005498:	0612      	lsls	r2, r2, #24
 800549a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800549e:	d4f8      	bmi.n	8005492 <Lcd_Init+0x8b6>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80054a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054a4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80054a8:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80054aa:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80054ae:	f044 0410 	orr.w	r4, r4, #16
 80054b2:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80054b4:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80054b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80054ba:	f024 0410 	bic.w	r4, r4, #16
 80054be:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80054c0:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80054c2:	2412      	movs	r4, #18
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80054c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c8:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80054ca:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80054cc:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80054ce:	8913      	ldrh	r3, [r2, #8]
 80054d0:	079d      	lsls	r5, r3, #30
 80054d2:	d5fc      	bpl.n	80054ce <Lcd_Init+0x8f2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80054d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80054d8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80054dc:	890a      	ldrh	r2, [r1, #8]
 80054de:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80054e2:	0614      	lsls	r4, r2, #24
 80054e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80054e8:	d4f8      	bmi.n	80054dc <Lcd_Init+0x900>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80054ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054ee:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80054f2:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80054f4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80054f8:	f044 0410 	orr.w	r4, r4, #16
 80054fc:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80054fe:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005500:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005504:	f024 0410 	bic.w	r4, r4, #16
 8005508:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 800550a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800550c:	24c5      	movs	r4, #197	; 0xc5
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800550e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005512:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005514:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005516:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005518:	8913      	ldrh	r3, [r2, #8]
 800551a:	0799      	lsls	r1, r3, #30
 800551c:	d5fc      	bpl.n	8005518 <Lcd_Init+0x93c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800551e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005522:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005526:	890a      	ldrh	r2, [r1, #8]
 8005528:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800552c:	0612      	lsls	r2, r2, #24
 800552e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005532:	d4f8      	bmi.n	8005526 <Lcd_Init+0x94a>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005534:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005538:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800553c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800553e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005542:	f044 0410 	orr.w	r4, r4, #16
 8005546:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005548:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800554a:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800554e:	f024 0410 	bic.w	r4, r4, #16
 8005552:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005554:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005556:	2408      	movs	r4, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555c:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800555e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005560:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005562:	8913      	ldrh	r3, [r2, #8]
 8005564:	079d      	lsls	r5, r3, #30
 8005566:	d5fc      	bpl.n	8005562 <Lcd_Init+0x986>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005568:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800556c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005570:	890a      	ldrh	r2, [r1, #8]
 8005572:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005576:	0614      	lsls	r4, r2, #24
 8005578:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800557c:	d4f8      	bmi.n	8005570 <Lcd_Init+0x994>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800557e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005582:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005586:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005588:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800558c:	f044 0410 	orr.w	r4, r4, #16
 8005590:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005592:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005594:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005598:	f024 0410 	bic.w	r4, r4, #16
 800559c:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800559e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80055a0:	2426      	movs	r4, #38	; 0x26
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80055a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a6:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80055a8:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80055aa:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80055ac:	8913      	ldrh	r3, [r2, #8]
 80055ae:	0799      	lsls	r1, r3, #30
 80055b0:	d5fc      	bpl.n	80055ac <Lcd_Init+0x9d0>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80055b2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80055b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80055ba:	890a      	ldrh	r2, [r1, #8]
 80055bc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80055c0:	0612      	lsls	r2, r2, #24
 80055c2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80055c6:	d4f8      	bmi.n	80055ba <Lcd_Init+0x9de>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80055c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055cc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80055d0:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80055d2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80055d6:	f044 0410 	orr.w	r4, r4, #16
 80055da:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80055dc:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 80055de:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80055e2:	f024 0410 	bic.w	r4, r4, #16
 80055e6:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80055e8:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80055ea:	24c7      	movs	r4, #199	; 0xc7
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80055ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80055f0:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80055f2:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80055f4:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80055f6:	8913      	ldrh	r3, [r2, #8]
 80055f8:	079d      	lsls	r5, r3, #30
 80055fa:	d5fc      	bpl.n	80055f6 <Lcd_Init+0xa1a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80055fc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005600:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005604:	890a      	ldrh	r2, [r1, #8]
 8005606:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800560a:	0614      	lsls	r4, r2, #24
 800560c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005610:	d4f8      	bmi.n	8005604 <Lcd_Init+0xa28>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005612:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005616:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800561a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800561c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005620:	f044 0410 	orr.w	r4, r4, #16
 8005624:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005626:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005628:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800562c:	f024 0410 	bic.w	r4, r4, #16
 8005630:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005632:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005634:	24b7      	movs	r4, #183	; 0xb7
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800563a:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800563c:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800563e:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005640:	8913      	ldrh	r3, [r2, #8]
 8005642:	0799      	lsls	r1, r3, #30
 8005644:	d5fc      	bpl.n	8005640 <Lcd_Init+0xa64>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005646:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800564a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800564e:	890a      	ldrh	r2, [r1, #8]
 8005650:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005654:	0612      	lsls	r2, r2, #24
 8005656:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800565a:	d4f8      	bmi.n	800564e <Lcd_Init+0xa72>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800565c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005660:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005664:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005666:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800566a:	f044 0410 	orr.w	r4, r4, #16
 800566e:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005670:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005672:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005676:	f024 0410 	bic.w	r4, r4, #16
 800567a:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 800567c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800567e:	24b8      	movs	r4, #184	; 0xb8
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005680:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005684:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005686:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005688:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800568a:	8913      	ldrh	r3, [r2, #8]
 800568c:	079d      	lsls	r5, r3, #30
 800568e:	d5fc      	bpl.n	800568a <Lcd_Init+0xaae>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005690:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005694:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005698:	890a      	ldrh	r2, [r1, #8]
 800569a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800569e:	0614      	lsls	r4, r2, #24
 80056a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80056a4:	d4f8      	bmi.n	8005698 <Lcd_Init+0xabc>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80056a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056aa:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80056ae:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80056b0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80056b4:	f044 0410 	orr.w	r4, r4, #16
 80056b8:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80056ba:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80056bc:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80056c0:	f024 0410 	bic.w	r4, r4, #16
 80056c4:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80056c6:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80056c8:	240f      	movs	r4, #15
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80056ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ce:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80056d0:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80056d2:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80056d4:	8913      	ldrh	r3, [r2, #8]
 80056d6:	0799      	lsls	r1, r3, #30
 80056d8:	d5fc      	bpl.n	80056d4 <Lcd_Init+0xaf8>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80056da:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80056de:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80056e2:	890a      	ldrh	r2, [r1, #8]
 80056e4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80056e8:	0612      	lsls	r2, r2, #24
 80056ea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80056ee:	d4f8      	bmi.n	80056e2 <Lcd_Init+0xb06>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80056f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056f4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80056f8:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80056fa:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80056fe:	f044 0410 	orr.w	r4, r4, #16
 8005702:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005704:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005706:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800570a:	f024 0410 	bic.w	r4, r4, #16
 800570e:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005710:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005712:	24ba      	movs	r4, #186	; 0xba
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005714:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005718:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800571a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800571c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800571e:	8913      	ldrh	r3, [r2, #8]
 8005720:	079d      	lsls	r5, r3, #30
 8005722:	d5fc      	bpl.n	800571e <Lcd_Init+0xb42>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005724:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005728:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800572c:	890a      	ldrh	r2, [r1, #8]
 800572e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005732:	0614      	lsls	r4, r2, #24
 8005734:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005738:	d4f8      	bmi.n	800572c <Lcd_Init+0xb50>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800573a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800573e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005742:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005744:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005748:	f044 0410 	orr.w	r4, r4, #16
 800574c:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800574e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005750:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005754:	f024 0410 	bic.w	r4, r4, #16
 8005758:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800575a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800575c:	240f      	movs	r4, #15
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800575e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005762:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005764:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005766:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005768:	8913      	ldrh	r3, [r2, #8]
 800576a:	0799      	lsls	r1, r3, #30
 800576c:	d5fc      	bpl.n	8005768 <Lcd_Init+0xb8c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800576e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005772:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005776:	890a      	ldrh	r2, [r1, #8]
 8005778:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800577c:	0612      	lsls	r2, r2, #24
 800577e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005782:	d4f8      	bmi.n	8005776 <Lcd_Init+0xb9a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005784:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005788:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800578c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800578e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005792:	f044 0410 	orr.w	r4, r4, #16
 8005796:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005798:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800579a:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800579e:	f024 0410 	bic.w	r4, r4, #16
 80057a2:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80057a4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80057a6:	24bb      	movs	r4, #187	; 0xbb
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80057a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80057ac:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80057ae:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80057b0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80057b2:	8913      	ldrh	r3, [r2, #8]
 80057b4:	079d      	lsls	r5, r3, #30
 80057b6:	d5fc      	bpl.n	80057b2 <Lcd_Init+0xbd6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80057b8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80057bc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80057c0:	890a      	ldrh	r2, [r1, #8]
 80057c2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80057c6:	0614      	lsls	r4, r2, #24
 80057c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80057cc:	d4f8      	bmi.n	80057c0 <Lcd_Init+0xbe4>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80057ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057d2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80057d6:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80057d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80057dc:	f044 0410 	orr.w	r4, r4, #16
 80057e0:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80057e2:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80057e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80057e8:	f024 0410 	bic.w	r4, r4, #16
 80057ec:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80057ee:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80057f0:	24ff      	movs	r4, #255	; 0xff
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80057f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057f6:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80057f8:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80057fa:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80057fc:	8913      	ldrh	r3, [r2, #8]
 80057fe:	0799      	lsls	r1, r3, #30
 8005800:	d5fc      	bpl.n	80057fc <Lcd_Init+0xc20>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005802:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005806:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800580a:	890a      	ldrh	r2, [r1, #8]
 800580c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005810:	0612      	lsls	r2, r2, #24
 8005812:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005816:	d4f8      	bmi.n	800580a <Lcd_Init+0xc2e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800581c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005820:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005822:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005826:	f044 0410 	orr.w	r4, r4, #16
 800582a:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800582c:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800582e:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005832:	f024 0410 	bic.w	r4, r4, #16
 8005836:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005838:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800583a:	24be      	movs	r4, #190	; 0xbe
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800583c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005840:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005842:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005844:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005846:	8913      	ldrh	r3, [r2, #8]
 8005848:	079d      	lsls	r5, r3, #30
 800584a:	d5fc      	bpl.n	8005846 <Lcd_Init+0xc6a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800584c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005850:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005854:	890a      	ldrh	r2, [r1, #8]
 8005856:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800585a:	0614      	lsls	r4, r2, #24
 800585c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005860:	d4f8      	bmi.n	8005854 <Lcd_Init+0xc78>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005862:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005866:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800586a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800586c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005870:	f044 0410 	orr.w	r4, r4, #16
 8005874:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005876:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005878:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800587c:	f024 0410 	bic.w	r4, r4, #16
 8005880:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005882:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005884:	24ff      	movs	r4, #255	; 0xff
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800588a:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800588c:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800588e:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005890:	8913      	ldrh	r3, [r2, #8]
 8005892:	0799      	lsls	r1, r3, #30
 8005894:	d5fc      	bpl.n	8005890 <Lcd_Init+0xcb4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005896:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800589a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800589e:	890a      	ldrh	r2, [r1, #8]
 80058a0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058a4:	0612      	lsls	r2, r2, #24
 80058a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80058aa:	d4f8      	bmi.n	800589e <Lcd_Init+0xcc2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80058ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058b0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80058b4:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80058b6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80058ba:	f044 0410 	orr.w	r4, r4, #16
 80058be:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80058c0:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 80058c2:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80058c6:	f024 0410 	bic.w	r4, r4, #16
 80058ca:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80058cc:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80058ce:	2436      	movs	r4, #54	; 0x36
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80058d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80058d4:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80058d6:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80058d8:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80058da:	8913      	ldrh	r3, [r2, #8]
 80058dc:	079d      	lsls	r5, r3, #30
 80058de:	d5fc      	bpl.n	80058da <Lcd_Init+0xcfe>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80058e0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80058e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80058e8:	890a      	ldrh	r2, [r1, #8]
 80058ea:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058ee:	0614      	lsls	r4, r2, #24
 80058f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80058f4:	d4f8      	bmi.n	80058e8 <Lcd_Init+0xd0c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80058f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058fa:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80058fe:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005900:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005904:	f044 0410 	orr.w	r4, r4, #16
 8005908:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800590a:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800590c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005910:	f024 0410 	bic.w	r4, r4, #16
 8005914:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005916:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005918:	2408      	movs	r4, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800591a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800591e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005920:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005922:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005924:	8913      	ldrh	r3, [r2, #8]
 8005926:	0799      	lsls	r1, r3, #30
 8005928:	d5fc      	bpl.n	8005924 <Lcd_Init+0xd48>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800592a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800592e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005932:	890a      	ldrh	r2, [r1, #8]
 8005934:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005938:	0612      	lsls	r2, r2, #24
 800593a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800593e:	d4f8      	bmi.n	8005932 <Lcd_Init+0xd56>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005940:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005944:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005948:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800594a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800594e:	f044 0410 	orr.w	r4, r4, #16
 8005952:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005954:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005956:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800595a:	f024 0410 	bic.w	r4, r4, #16
 800595e:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005960:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005962:	243a      	movs	r4, #58	; 0x3a
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005964:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005968:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800596a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800596c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800596e:	8913      	ldrh	r3, [r2, #8]
 8005970:	079d      	lsls	r5, r3, #30
 8005972:	d5fc      	bpl.n	800596e <Lcd_Init+0xd92>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005974:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005978:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800597c:	890a      	ldrh	r2, [r1, #8]
 800597e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005982:	0614      	lsls	r4, r2, #24
 8005984:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005988:	d4f8      	bmi.n	800597c <Lcd_Init+0xda0>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 800598a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800598e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005992:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005994:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005998:	f044 0410 	orr.w	r4, r4, #16
 800599c:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800599e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80059a0:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80059a4:	f024 0410 	bic.w	r4, r4, #16
 80059a8:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80059aa:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80059ac:	2455      	movs	r4, #85	; 0x55
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80059ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059b2:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80059b4:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80059b6:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80059b8:	8913      	ldrh	r3, [r2, #8]
 80059ba:	0799      	lsls	r1, r3, #30
 80059bc:	d5fc      	bpl.n	80059b8 <Lcd_Init+0xddc>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80059be:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80059c2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80059c6:	890a      	ldrh	r2, [r1, #8]
 80059c8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80059cc:	0612      	lsls	r2, r2, #24
 80059ce:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059d2:	d4f8      	bmi.n	80059c6 <Lcd_Init+0xdea>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80059d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059d8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80059dc:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80059de:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80059e2:	f044 0410 	orr.w	r4, r4, #16
 80059e6:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80059e8:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 80059ea:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 80059ee:	f024 0410 	bic.w	r4, r4, #16
 80059f2:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 80059f4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80059f6:	24b1      	movs	r4, #177	; 0xb1
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80059f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80059fc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80059fe:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005a00:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005a02:	8913      	ldrh	r3, [r2, #8]
 8005a04:	079d      	lsls	r5, r3, #30
 8005a06:	d5fc      	bpl.n	8005a02 <Lcd_Init+0xe26>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005a08:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005a0c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a10:	890a      	ldrh	r2, [r1, #8]
 8005a12:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005a16:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005a1a:	b292      	uxth	r2, r2
 8005a1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a20:	2a00      	cmp	r2, #0
 8005a22:	d1f5      	bne.n	8005a10 <Lcd_Init+0xe34>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005a24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a28:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a2c:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005a2e:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005a32:	f045 0510 	orr.w	r5, r5, #16
 8005a36:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005a38:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8005a3a:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005a3e:	f025 0510 	bic.w	r5, r5, #16
 8005a42:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 8005a44:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005a46:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005a48:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8005a4c:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005a4e:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005a50:	890b      	ldrh	r3, [r1, #8]
 8005a52:	079c      	lsls	r4, r3, #30
 8005a54:	d5fc      	bpl.n	8005a50 <Lcd_Init+0xe74>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005a56:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005a5a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a5e:	890a      	ldrh	r2, [r1, #8]
 8005a60:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005a64:	0612      	lsls	r2, r2, #24
 8005a66:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a6a:	d4f8      	bmi.n	8005a5e <Lcd_Init+0xe82>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a70:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005a74:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005a76:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005a7a:	f044 0410 	orr.w	r4, r4, #16
 8005a7e:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005a80:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005a82:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005a86:	f024 0410 	bic.w	r4, r4, #16
 8005a8a:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005a8c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005a8e:	241a      	movs	r4, #26
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005a90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a94:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005a96:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005a98:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005a9a:	8913      	ldrh	r3, [r2, #8]
 8005a9c:	079d      	lsls	r5, r3, #30
 8005a9e:	d5fc      	bpl.n	8005a9a <Lcd_Init+0xebe>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005aa0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005aa4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005aa8:	890a      	ldrh	r2, [r1, #8]
 8005aaa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005aae:	0614      	lsls	r4, r2, #24
 8005ab0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ab4:	d4f8      	bmi.n	8005aa8 <Lcd_Init+0xecc>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ab6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005aba:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005abe:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005ac0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ac4:	f044 0410 	orr.w	r4, r4, #16
 8005ac8:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005aca:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005acc:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005ad0:	f024 0410 	bic.w	r4, r4, #16
 8005ad4:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005ad6:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ad8:	24b6      	movs	r4, #182	; 0xb6
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005ada:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ade:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ae0:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ae2:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ae4:	8913      	ldrh	r3, [r2, #8]
 8005ae6:	0799      	lsls	r1, r3, #30
 8005ae8:	d5fc      	bpl.n	8005ae4 <Lcd_Init+0xf08>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005aea:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005aee:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005af2:	890a      	ldrh	r2, [r1, #8]
 8005af4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005af8:	0612      	lsls	r2, r2, #24
 8005afa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005afe:	d4f8      	bmi.n	8005af2 <Lcd_Init+0xf16>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005b00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b04:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005b08:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005b0a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005b0e:	f044 0410 	orr.w	r4, r4, #16
 8005b12:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005b14:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005b16:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005b1a:	f024 0410 	bic.w	r4, r4, #16
 8005b1e:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005b20:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005b22:	240a      	movs	r4, #10
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b28:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005b2a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005b2c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005b2e:	8913      	ldrh	r3, [r2, #8]
 8005b30:	079d      	lsls	r5, r3, #30
 8005b32:	d5fc      	bpl.n	8005b2e <Lcd_Init+0xf52>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005b34:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b38:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b3c:	890a      	ldrh	r2, [r1, #8]
 8005b3e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005b42:	0614      	lsls	r4, r2, #24
 8005b44:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b48:	d4f8      	bmi.n	8005b3c <Lcd_Init+0xf60>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005b4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b4e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005b52:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005b54:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005b58:	f044 0410 	orr.w	r4, r4, #16
 8005b5c:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005b5e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005b60:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005b64:	f024 0410 	bic.w	r4, r4, #16
 8005b68:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005b6a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005b6c:	24a2      	movs	r4, #162	; 0xa2
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b72:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005b74:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005b76:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005b78:	8913      	ldrh	r3, [r2, #8]
 8005b7a:	0799      	lsls	r1, r3, #30
 8005b7c:	d5fc      	bpl.n	8005b78 <Lcd_Init+0xf9c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005b7e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b82:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b86:	890a      	ldrh	r2, [r1, #8]
 8005b88:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005b8c:	0612      	lsls	r2, r2, #24
 8005b8e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b92:	d4f8      	bmi.n	8005b86 <Lcd_Init+0xfaa>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005b94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b98:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005b9c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005b9e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ba2:	f044 0410 	orr.w	r4, r4, #16
 8005ba6:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005ba8:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005baa:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005bae:	f024 0410 	bic.w	r4, r4, #16
 8005bb2:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005bb4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005bb6:	24f2      	movs	r4, #242	; 0xf2
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005bb8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005bbc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005bbe:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005bc0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005bc2:	8913      	ldrh	r3, [r2, #8]
 8005bc4:	079d      	lsls	r5, r3, #30
 8005bc6:	d5fc      	bpl.n	8005bc2 <Lcd_Init+0xfe6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005bc8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005bcc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005bd0:	890a      	ldrh	r2, [r1, #8]
 8005bd2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005bd6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005bda:	b292      	uxth	r2, r2
 8005bdc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005be0:	2a00      	cmp	r2, #0
 8005be2:	d1f5      	bne.n	8005bd0 <Lcd_Init+0xff4>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005be4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005be8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005bec:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005bee:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005bf2:	f045 0510 	orr.w	r5, r5, #16
 8005bf6:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005bf8:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8005bfa:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005bfe:	f025 0510 	bic.w	r5, r5, #16
 8005c02:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 8005c04:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005c06:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005c08:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8005c0c:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005c0e:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005c10:	890b      	ldrh	r3, [r1, #8]
 8005c12:	079c      	lsls	r4, r3, #30
 8005c14:	d5fc      	bpl.n	8005c10 <Lcd_Init+0x1034>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005c16:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005c1a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c1e:	890a      	ldrh	r2, [r1, #8]
 8005c20:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005c24:	0612      	lsls	r2, r2, #24
 8005c26:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005c2a:	d4f8      	bmi.n	8005c1e <Lcd_Init+0x1042>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c30:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005c34:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005c36:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005c3a:	f044 0410 	orr.w	r4, r4, #16
 8005c3e:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005c40:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005c42:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005c46:	f024 0410 	bic.w	r4, r4, #16
 8005c4a:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005c4c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005c4e:	2426      	movs	r4, #38	; 0x26
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005c50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c54:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005c56:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005c58:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005c5a:	8913      	ldrh	r3, [r2, #8]
 8005c5c:	079d      	lsls	r5, r3, #30
 8005c5e:	d5fc      	bpl.n	8005c5a <Lcd_Init+0x107e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005c60:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005c64:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c68:	890a      	ldrh	r2, [r1, #8]
 8005c6a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005c6e:	0614      	lsls	r4, r2, #24
 8005c70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005c74:	d4f8      	bmi.n	8005c68 <Lcd_Init+0x108c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005c76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c7a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005c7e:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005c80:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005c84:	f044 0410 	orr.w	r4, r4, #16
 8005c88:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005c8a:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005c8c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005c90:	f024 0410 	bic.w	r4, r4, #16
 8005c94:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005c96:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005c98:	2401      	movs	r4, #1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c9e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ca0:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ca2:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ca4:	8913      	ldrh	r3, [r2, #8]
 8005ca6:	0799      	lsls	r1, r3, #30
 8005ca8:	d5fc      	bpl.n	8005ca4 <Lcd_Init+0x10c8>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005caa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005cae:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005cb2:	890a      	ldrh	r2, [r1, #8]
 8005cb4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005cb8:	0612      	lsls	r2, r2, #24
 8005cba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005cbe:	d4f8      	bmi.n	8005cb2 <Lcd_Init+0x10d6>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005cc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cc4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005cc8:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005cca:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005cce:	f044 0410 	orr.w	r4, r4, #16
 8005cd2:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005cd4:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8005cd6:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8005cda:	f024 0410 	bic.w	r4, r4, #16
 8005cde:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8005ce0:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ce2:	24e0      	movs	r4, #224	; 0xe0
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8005ce4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ce8:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005cea:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005cec:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005cee:	8913      	ldrh	r3, [r2, #8]
 8005cf0:	079d      	lsls	r5, r3, #30
 8005cf2:	d5fc      	bpl.n	8005cee <Lcd_Init+0x1112>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005cf4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005cf8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005cfc:	890a      	ldrh	r2, [r1, #8]
 8005cfe:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005d02:	0614      	lsls	r4, r2, #24
 8005d04:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d08:	d4f8      	bmi.n	8005cfc <Lcd_Init+0x1120>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005d0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d0e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005d12:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005d14:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8005d18:	f044 0410 	orr.w	r4, r4, #16
 8005d1c:	60d4      	str	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005d1e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005d20:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005d24:	f024 0410 	bic.w	r4, r4, #16
 8005d28:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005d2a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005d2c:	240f      	movs	r4, #15
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d32:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005d34:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005d36:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005d38:	8913      	ldrh	r3, [r2, #8]
 8005d3a:	0799      	lsls	r1, r3, #30
 8005d3c:	d5fc      	bpl.n	8005d38 <Lcd_Init+0x115c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005d3e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005d42:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d46:	890a      	ldrh	r2, [r1, #8]
 8005d48:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005d4c:	0612      	lsls	r2, r2, #24
 8005d4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d52:	d4f8      	bmi.n	8005d46 <Lcd_Init+0x116a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005d54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d58:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005d5c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005d5e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005d62:	f044 0410 	orr.w	r4, r4, #16
 8005d66:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005d68:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005d6a:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005d6e:	f024 0410 	bic.w	r4, r4, #16
 8005d72:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005d74:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005d76:	241d      	movs	r4, #29
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d7c:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005d7e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005d80:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005d82:	8913      	ldrh	r3, [r2, #8]
 8005d84:	079d      	lsls	r5, r3, #30
 8005d86:	d5fc      	bpl.n	8005d82 <Lcd_Init+0x11a6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005d88:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005d8c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d90:	890a      	ldrh	r2, [r1, #8]
 8005d92:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005d96:	0614      	lsls	r4, r2, #24
 8005d98:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d9c:	d4f8      	bmi.n	8005d90 <Lcd_Init+0x11b4>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005d9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005da2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005da6:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005da8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005dac:	f044 0410 	orr.w	r4, r4, #16
 8005db0:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005db2:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005db4:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005db8:	f024 0410 	bic.w	r4, r4, #16
 8005dbc:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005dbe:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005dc0:	241a      	movs	r4, #26
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc6:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005dc8:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005dca:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005dcc:	8913      	ldrh	r3, [r2, #8]
 8005dce:	0799      	lsls	r1, r3, #30
 8005dd0:	d5fc      	bpl.n	8005dcc <Lcd_Init+0x11f0>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005dd2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005dd6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005dda:	890a      	ldrh	r2, [r1, #8]
 8005ddc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005de0:	0612      	lsls	r2, r2, #24
 8005de2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005de6:	d4f8      	bmi.n	8005dda <Lcd_Init+0x11fe>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005de8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dec:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005df0:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005df2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005df6:	f044 0410 	orr.w	r4, r4, #16
 8005dfa:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005dfc:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005dfe:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005e02:	f024 0410 	bic.w	r4, r4, #16
 8005e06:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005e08:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005e0a:	240a      	movs	r4, #10
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005e0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e10:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005e12:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005e14:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005e16:	8913      	ldrh	r3, [r2, #8]
 8005e18:	079d      	lsls	r5, r3, #30
 8005e1a:	d5fc      	bpl.n	8005e16 <Lcd_Init+0x123a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005e1c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005e20:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e24:	890a      	ldrh	r2, [r1, #8]
 8005e26:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005e2a:	0614      	lsls	r4, r2, #24
 8005e2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e30:	d4f8      	bmi.n	8005e24 <Lcd_Init+0x1248>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e36:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005e3a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005e3c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005e40:	f044 0410 	orr.w	r4, r4, #16
 8005e44:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005e46:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005e48:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005e4c:	f024 0410 	bic.w	r4, r4, #16
 8005e50:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005e52:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005e54:	240d      	movs	r4, #13
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e5a:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005e5c:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005e5e:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005e60:	8913      	ldrh	r3, [r2, #8]
 8005e62:	0799      	lsls	r1, r3, #30
 8005e64:	d5fc      	bpl.n	8005e60 <Lcd_Init+0x1284>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005e66:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005e6a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e6e:	890a      	ldrh	r2, [r1, #8]
 8005e70:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005e74:	0612      	lsls	r2, r2, #24
 8005e76:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e7a:	d4f8      	bmi.n	8005e6e <Lcd_Init+0x1292>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e80:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005e84:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005e86:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005e8a:	f044 0410 	orr.w	r4, r4, #16
 8005e8e:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005e90:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005e92:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005e96:	f024 0410 	bic.w	r4, r4, #16
 8005e9a:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005e9c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005e9e:	2407      	movs	r4, #7
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ea4:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ea6:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ea8:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005eaa:	8913      	ldrh	r3, [r2, #8]
 8005eac:	079d      	lsls	r5, r3, #30
 8005eae:	d5fc      	bpl.n	8005eaa <Lcd_Init+0x12ce>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005eb0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005eb4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005eb8:	890a      	ldrh	r2, [r1, #8]
 8005eba:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ebe:	0614      	lsls	r4, r2, #24
 8005ec0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ec4:	d4f8      	bmi.n	8005eb8 <Lcd_Init+0x12dc>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ec6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005eca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005ece:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005ed0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ed4:	f044 0410 	orr.w	r4, r4, #16
 8005ed8:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005eda:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005edc:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005ee0:	f024 0410 	bic.w	r4, r4, #16
 8005ee4:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005ee6:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ee8:	2449      	movs	r4, #73	; 0x49
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eee:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ef0:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005ef2:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005ef4:	8913      	ldrh	r3, [r2, #8]
 8005ef6:	0799      	lsls	r1, r3, #30
 8005ef8:	d5fc      	bpl.n	8005ef4 <Lcd_Init+0x1318>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005efa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005efe:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f02:	890a      	ldrh	r2, [r1, #8]
 8005f04:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005f08:	0612      	lsls	r2, r2, #24
 8005f0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005f0e:	d4f8      	bmi.n	8005f02 <Lcd_Init+0x1326>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005f10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f14:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005f18:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005f1a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005f1e:	f044 0410 	orr.w	r4, r4, #16
 8005f22:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005f24:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005f26:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005f2a:	f024 0410 	bic.w	r4, r4, #16
 8005f2e:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005f30:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005f32:	2466      	movs	r4, #102	; 0x66
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f38:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005f3a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005f3c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005f3e:	8913      	ldrh	r3, [r2, #8]
 8005f40:	079d      	lsls	r5, r3, #30
 8005f42:	d5fc      	bpl.n	8005f3e <Lcd_Init+0x1362>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005f44:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005f48:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f4c:	890a      	ldrh	r2, [r1, #8]
 8005f4e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005f52:	0614      	lsls	r4, r2, #24
 8005f54:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005f58:	d4f8      	bmi.n	8005f4c <Lcd_Init+0x1370>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005f5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f5e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005f62:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005f64:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005f68:	f044 0410 	orr.w	r4, r4, #16
 8005f6c:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005f6e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005f70:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005f74:	f024 0410 	bic.w	r4, r4, #16
 8005f78:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005f7a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005f7c:	243b      	movs	r4, #59	; 0x3b
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f82:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005f84:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005f86:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005f88:	8913      	ldrh	r3, [r2, #8]
 8005f8a:	0799      	lsls	r1, r3, #30
 8005f8c:	d5fc      	bpl.n	8005f88 <Lcd_Init+0x13ac>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005f8e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005f92:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f96:	890a      	ldrh	r2, [r1, #8]
 8005f98:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005f9c:	0612      	lsls	r2, r2, #24
 8005f9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005fa2:	d4f8      	bmi.n	8005f96 <Lcd_Init+0x13ba>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005fa4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fa8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005fac:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005fae:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005fb2:	f044 0410 	orr.w	r4, r4, #16
 8005fb6:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005fb8:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8005fba:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8005fbe:	f024 0410 	bic.w	r4, r4, #16
 8005fc2:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8005fc4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005fc6:	2407      	movs	r4, #7
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fcc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005fce:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8005fd0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8005fd2:	8913      	ldrh	r3, [r2, #8]
 8005fd4:	079d      	lsls	r5, r3, #30
 8005fd6:	d5fc      	bpl.n	8005fd2 <Lcd_Init+0x13f6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8005fd8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005fdc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005fe0:	890a      	ldrh	r2, [r1, #8]
 8005fe2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005fe6:	0614      	lsls	r4, r2, #24
 8005fe8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005fec:	d4f8      	bmi.n	8005fe0 <Lcd_Init+0x1404>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005fee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ff2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005ff6:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8005ff8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8005ffc:	f044 0410 	orr.w	r4, r4, #16
 8006000:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006002:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006004:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006008:	f024 0410 	bic.w	r4, r4, #16
 800600c:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800600e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006010:	2411      	movs	r4, #17
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006016:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006018:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800601a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800601c:	8913      	ldrh	r3, [r2, #8]
 800601e:	0799      	lsls	r1, r3, #30
 8006020:	d5fc      	bpl.n	800601c <Lcd_Init+0x1440>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006022:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006026:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800602a:	890a      	ldrh	r2, [r1, #8]
 800602c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006030:	0612      	lsls	r2, r2, #24
 8006032:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006036:	d4f8      	bmi.n	800602a <Lcd_Init+0x144e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006038:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800603c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006040:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006042:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006046:	f044 0410 	orr.w	r4, r4, #16
 800604a:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800604c:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800604e:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006052:	f024 0410 	bic.w	r4, r4, #16
 8006056:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006058:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800605a:	2401      	movs	r4, #1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800605c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006060:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006062:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006064:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006066:	8913      	ldrh	r3, [r2, #8]
 8006068:	079d      	lsls	r5, r3, #30
 800606a:	d5fc      	bpl.n	8006066 <Lcd_Init+0x148a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800606c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006070:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006074:	890a      	ldrh	r2, [r1, #8]
 8006076:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800607a:	0614      	lsls	r4, r2, #24
 800607c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006080:	d4f8      	bmi.n	8006074 <Lcd_Init+0x1498>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006082:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006086:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800608a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800608c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006090:	f044 0410 	orr.w	r4, r4, #16
 8006094:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006096:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006098:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800609c:	f024 0410 	bic.w	r4, r4, #16
 80060a0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80060a2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80060a4:	2409      	movs	r4, #9
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80060a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060aa:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80060ac:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80060ae:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80060b0:	8913      	ldrh	r3, [r2, #8]
 80060b2:	0799      	lsls	r1, r3, #30
 80060b4:	d5fc      	bpl.n	80060b0 <Lcd_Init+0x14d4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80060b6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80060ba:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80060be:	890a      	ldrh	r2, [r1, #8]
 80060c0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80060c4:	0612      	lsls	r2, r2, #24
 80060c6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060ca:	d4f8      	bmi.n	80060be <Lcd_Init+0x14e2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80060cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060d0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80060d4:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80060d6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80060da:	f044 0410 	orr.w	r4, r4, #16
 80060de:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80060e0:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80060e2:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80060e6:	f024 0410 	bic.w	r4, r4, #16
 80060ea:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80060ec:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80060ee:	2405      	movs	r4, #5
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80060f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060f4:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80060f6:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80060f8:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80060fa:	8913      	ldrh	r3, [r2, #8]
 80060fc:	079d      	lsls	r5, r3, #30
 80060fe:	d5fc      	bpl.n	80060fa <Lcd_Init+0x151e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006100:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006104:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006108:	890a      	ldrh	r2, [r1, #8]
 800610a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800610e:	0614      	lsls	r4, r2, #24
 8006110:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006114:	d4f8      	bmi.n	8006108 <Lcd_Init+0x152c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006116:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800611a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800611e:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006120:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006124:	f044 0410 	orr.w	r4, r4, #16
 8006128:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800612a:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800612c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006130:	f024 0410 	bic.w	r4, r4, #16
 8006134:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006136:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006138:	2404      	movs	r4, #4
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800613a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800613e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006140:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006142:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006144:	8913      	ldrh	r3, [r2, #8]
 8006146:	0799      	lsls	r1, r3, #30
 8006148:	d5fc      	bpl.n	8006144 <Lcd_Init+0x1568>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800614a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800614e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006152:	890a      	ldrh	r2, [r1, #8]
 8006154:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006158:	0612      	lsls	r2, r2, #24
 800615a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800615e:	d4f8      	bmi.n	8006152 <Lcd_Init+0x1576>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006160:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006164:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006168:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800616a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800616e:	f044 0410 	orr.w	r4, r4, #16
 8006172:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006174:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8006176:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800617a:	f024 0410 	bic.w	r4, r4, #16
 800617e:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8006180:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006182:	24e1      	movs	r4, #225	; 0xe1
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006184:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006188:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800618a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800618c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800618e:	8913      	ldrh	r3, [r2, #8]
 8006190:	079b      	lsls	r3, r3, #30
 8006192:	d5fc      	bpl.n	800618e <Lcd_Init+0x15b2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006194:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006198:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800619c:	890a      	ldrh	r2, [r1, #8]
 800619e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80061a2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80061a6:	b292      	uxth	r2, r2
 80061a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80061ac:	2a00      	cmp	r2, #0
 80061ae:	d1f5      	bne.n	800619c <Lcd_Init+0x15c0>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80061b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80061b4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80061b8:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80061ba:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80061be:	f045 0510 	orr.w	r5, r5, #16
 80061c2:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80061c4:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 80061c6:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80061ca:	f025 0510 	bic.w	r5, r5, #16
 80061ce:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 80061d0:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80061d2:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80061d4:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80061d8:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80061da:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80061dc:	890b      	ldrh	r3, [r1, #8]
 80061de:	079d      	lsls	r5, r3, #30
 80061e0:	d5fc      	bpl.n	80061dc <Lcd_Init+0x1600>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80061e2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80061e6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80061ea:	890a      	ldrh	r2, [r1, #8]
 80061ec:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80061f0:	0614      	lsls	r4, r2, #24
 80061f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80061f6:	d4f8      	bmi.n	80061ea <Lcd_Init+0x160e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80061f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006200:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006202:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006206:	f044 0410 	orr.w	r4, r4, #16
 800620a:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800620c:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800620e:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006212:	f024 0410 	bic.w	r4, r4, #16
 8006216:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006218:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800621a:	2418      	movs	r4, #24
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800621c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006220:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006222:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006224:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006226:	8913      	ldrh	r3, [r2, #8]
 8006228:	0799      	lsls	r1, r3, #30
 800622a:	d5fc      	bpl.n	8006226 <Lcd_Init+0x164a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800622c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006230:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006234:	890a      	ldrh	r2, [r1, #8]
 8006236:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800623a:	0612      	lsls	r2, r2, #24
 800623c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006240:	d4f8      	bmi.n	8006234 <Lcd_Init+0x1658>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006242:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006246:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800624a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800624c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006250:	f044 0410 	orr.w	r4, r4, #16
 8006254:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006256:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006258:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800625c:	f024 0410 	bic.w	r4, r4, #16
 8006260:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006262:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006264:	241d      	movs	r4, #29
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006266:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800626a:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800626c:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800626e:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006270:	8913      	ldrh	r3, [r2, #8]
 8006272:	079d      	lsls	r5, r3, #30
 8006274:	d5fc      	bpl.n	8006270 <Lcd_Init+0x1694>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006276:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800627a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800627e:	890a      	ldrh	r2, [r1, #8]
 8006280:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006284:	0614      	lsls	r4, r2, #24
 8006286:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800628a:	d4f8      	bmi.n	800627e <Lcd_Init+0x16a2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800628c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006290:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006294:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006296:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800629a:	f044 0410 	orr.w	r4, r4, #16
 800629e:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80062a0:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80062a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80062a6:	f024 0410 	bic.w	r4, r4, #16
 80062aa:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80062ac:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80062ae:	2402      	movs	r4, #2
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80062b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062b4:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80062b6:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80062b8:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80062ba:	8913      	ldrh	r3, [r2, #8]
 80062bc:	0799      	lsls	r1, r3, #30
 80062be:	d5fc      	bpl.n	80062ba <Lcd_Init+0x16de>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80062c0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80062c4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80062c8:	890a      	ldrh	r2, [r1, #8]
 80062ca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80062ce:	0612      	lsls	r2, r2, #24
 80062d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80062d4:	d4f8      	bmi.n	80062c8 <Lcd_Init+0x16ec>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80062d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062da:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80062de:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80062e0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80062e4:	f044 0410 	orr.w	r4, r4, #16
 80062e8:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80062ea:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80062ec:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80062f0:	f024 0410 	bic.w	r4, r4, #16
 80062f4:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80062f6:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80062f8:	240f      	movs	r4, #15
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80062fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062fe:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006300:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006302:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006304:	8913      	ldrh	r3, [r2, #8]
 8006306:	079d      	lsls	r5, r3, #30
 8006308:	d5fc      	bpl.n	8006304 <Lcd_Init+0x1728>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800630a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800630e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006312:	890a      	ldrh	r2, [r1, #8]
 8006314:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006318:	0614      	lsls	r4, r2, #24
 800631a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800631e:	d4f8      	bmi.n	8006312 <Lcd_Init+0x1736>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006320:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006324:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006328:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800632a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800632e:	f044 0410 	orr.w	r4, r4, #16
 8006332:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006334:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006336:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800633a:	f024 0410 	bic.w	r4, r4, #16
 800633e:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006340:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006342:	2404      	movs	r4, #4
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006348:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800634a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800634c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800634e:	8913      	ldrh	r3, [r2, #8]
 8006350:	0799      	lsls	r1, r3, #30
 8006352:	d5fc      	bpl.n	800634e <Lcd_Init+0x1772>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006354:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006358:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800635c:	890a      	ldrh	r2, [r1, #8]
 800635e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006362:	0612      	lsls	r2, r2, #24
 8006364:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006368:	d4f8      	bmi.n	800635c <Lcd_Init+0x1780>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800636a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800636e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006372:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006374:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006378:	f044 0410 	orr.w	r4, r4, #16
 800637c:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800637e:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006380:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006384:	f024 0410 	bic.w	r4, r4, #16
 8006388:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800638a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800638c:	2436      	movs	r4, #54	; 0x36
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800638e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006392:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006394:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006396:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006398:	8913      	ldrh	r3, [r2, #8]
 800639a:	079d      	lsls	r5, r3, #30
 800639c:	d5fc      	bpl.n	8006398 <Lcd_Init+0x17bc>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800639e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80063a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80063a6:	890a      	ldrh	r2, [r1, #8]
 80063a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80063ac:	0614      	lsls	r4, r2, #24
 80063ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80063b2:	d4f8      	bmi.n	80063a6 <Lcd_Init+0x17ca>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80063b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80063bc:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80063be:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80063c2:	f044 0410 	orr.w	r4, r4, #16
 80063c6:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80063c8:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80063ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80063ce:	f024 0410 	bic.w	r4, r4, #16
 80063d2:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80063d4:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80063d6:	2413      	movs	r4, #19
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80063d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063dc:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80063de:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80063e0:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80063e2:	8913      	ldrh	r3, [r2, #8]
 80063e4:	0799      	lsls	r1, r3, #30
 80063e6:	d5fc      	bpl.n	80063e2 <Lcd_Init+0x1806>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80063e8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80063ec:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80063f0:	890a      	ldrh	r2, [r1, #8]
 80063f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80063f6:	0612      	lsls	r2, r2, #24
 80063f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80063fc:	d4f8      	bmi.n	80063f0 <Lcd_Init+0x1814>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80063fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006402:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006406:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006408:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800640c:	f044 0410 	orr.w	r4, r4, #16
 8006410:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006412:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006414:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006418:	f024 0410 	bic.w	r4, r4, #16
 800641c:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800641e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006420:	244c      	movs	r4, #76	; 0x4c
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006426:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006428:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800642a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800642c:	8913      	ldrh	r3, [r2, #8]
 800642e:	079d      	lsls	r5, r3, #30
 8006430:	d5fc      	bpl.n	800642c <Lcd_Init+0x1850>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006432:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006436:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800643a:	890a      	ldrh	r2, [r1, #8]
 800643c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006440:	0614      	lsls	r4, r2, #24
 8006442:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006446:	d4f8      	bmi.n	800643a <Lcd_Init+0x185e>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006448:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800644c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006450:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006452:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006456:	f044 0410 	orr.w	r4, r4, #16
 800645a:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800645c:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800645e:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006462:	f024 0410 	bic.w	r4, r4, #16
 8006466:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006468:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800646a:	2407      	movs	r4, #7
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800646c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006470:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006472:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006474:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006476:	8913      	ldrh	r3, [r2, #8]
 8006478:	0799      	lsls	r1, r3, #30
 800647a:	d5fc      	bpl.n	8006476 <Lcd_Init+0x189a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800647c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006480:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006484:	890a      	ldrh	r2, [r1, #8]
 8006486:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800648a:	0612      	lsls	r2, r2, #24
 800648c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006490:	d4f8      	bmi.n	8006484 <Lcd_Init+0x18a8>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006492:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006496:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800649a:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800649c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80064a0:	f044 0410 	orr.w	r4, r4, #16
 80064a4:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80064a6:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80064a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80064ac:	f024 0410 	bic.w	r4, r4, #16
 80064b0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80064b2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80064b4:	2413      	movs	r4, #19
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80064b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064ba:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80064bc:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80064be:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80064c0:	8913      	ldrh	r3, [r2, #8]
 80064c2:	079d      	lsls	r5, r3, #30
 80064c4:	d5fc      	bpl.n	80064c0 <Lcd_Init+0x18e4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80064c6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80064ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80064ce:	890a      	ldrh	r2, [r1, #8]
 80064d0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80064d4:	0614      	lsls	r4, r2, #24
 80064d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80064da:	d4f8      	bmi.n	80064ce <Lcd_Init+0x18f2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80064dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064e0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80064e4:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80064e6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80064ea:	f044 0410 	orr.w	r4, r4, #16
 80064ee:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80064f0:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80064f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80064f6:	f024 0410 	bic.w	r4, r4, #16
 80064fa:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80064fc:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80064fe:	240f      	movs	r4, #15
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006504:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006506:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006508:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800650a:	8913      	ldrh	r3, [r2, #8]
 800650c:	0799      	lsls	r1, r3, #30
 800650e:	d5fc      	bpl.n	800650a <Lcd_Init+0x192e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006510:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006514:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006518:	890a      	ldrh	r2, [r1, #8]
 800651a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800651e:	0612      	lsls	r2, r2, #24
 8006520:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006524:	d4f8      	bmi.n	8006518 <Lcd_Init+0x193c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006526:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800652a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800652e:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006530:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006534:	f044 0410 	orr.w	r4, r4, #16
 8006538:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800653a:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800653c:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006540:	f024 0410 	bic.w	r4, r4, #16
 8006544:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006546:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006548:	242e      	movs	r4, #46	; 0x2e
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800654a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800654e:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006550:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006552:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006554:	8913      	ldrh	r3, [r2, #8]
 8006556:	079d      	lsls	r5, r3, #30
 8006558:	d5fc      	bpl.n	8006554 <Lcd_Init+0x1978>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800655a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800655e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006562:	890a      	ldrh	r2, [r1, #8]
 8006564:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006568:	0614      	lsls	r4, r2, #24
 800656a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800656e:	d4f8      	bmi.n	8006562 <Lcd_Init+0x1986>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006570:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006574:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006578:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800657a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800657e:	f044 0410 	orr.w	r4, r4, #16
 8006582:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006584:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006586:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800658a:	f024 0410 	bic.w	r4, r4, #16
 800658e:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006590:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006592:	242f      	movs	r4, #47	; 0x2f
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006598:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800659a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800659c:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800659e:	8913      	ldrh	r3, [r2, #8]
 80065a0:	0799      	lsls	r1, r3, #30
 80065a2:	d5fc      	bpl.n	800659e <Lcd_Init+0x19c2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80065a4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80065a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80065ac:	890a      	ldrh	r2, [r1, #8]
 80065ae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80065b2:	0612      	lsls	r2, r2, #24
 80065b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80065b8:	d4f8      	bmi.n	80065ac <Lcd_Init+0x19d0>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80065ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80065c2:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80065c4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80065c8:	f044 0410 	orr.w	r4, r4, #16
 80065cc:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80065ce:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80065d0:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80065d4:	f024 0410 	bic.w	r4, r4, #16
 80065d8:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80065da:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80065dc:	2405      	movs	r4, #5
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80065de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065e2:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80065e4:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80065e6:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80065e8:	8913      	ldrh	r3, [r2, #8]
 80065ea:	079d      	lsls	r5, r3, #30
 80065ec:	d5fc      	bpl.n	80065e8 <Lcd_Init+0x1a0c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80065ee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80065f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80065f6:	890a      	ldrh	r2, [r1, #8]
 80065f8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80065fc:	0614      	lsls	r4, r2, #24
 80065fe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006602:	d4f8      	bmi.n	80065f6 <Lcd_Init+0x1a1a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006604:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006608:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800660c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 800660e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006612:	f044 0410 	orr.w	r4, r4, #16
 8006616:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006618:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 800661a:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800661e:	f024 0410 	bic.w	r4, r4, #16
 8006622:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 8006624:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006626:	242b      	movs	r4, #43	; 0x2b
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006628:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800662c:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800662e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006630:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006632:	8913      	ldrh	r3, [r2, #8]
 8006634:	0799      	lsls	r1, r3, #30
 8006636:	d5fc      	bpl.n	8006632 <Lcd_Init+0x1a56>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006638:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800663c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006640:	890a      	ldrh	r2, [r1, #8]
 8006642:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006646:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800664a:	b292      	uxth	r2, r2
 800664c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006650:	2a00      	cmp	r2, #0
 8006652:	d1f5      	bne.n	8006640 <Lcd_Init+0x1a64>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006654:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006658:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800665c:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800665e:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006662:	f045 0510 	orr.w	r5, r5, #16
 8006666:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006668:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 800666a:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800666e:	f025 0510 	bic.w	r5, r5, #16
 8006672:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 8006674:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006676:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006678:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 800667c:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800667e:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006680:	890b      	ldrh	r3, [r1, #8]
 8006682:	079b      	lsls	r3, r3, #30
 8006684:	d5fc      	bpl.n	8006680 <Lcd_Init+0x1aa4>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006686:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800668a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800668e:	890a      	ldrh	r2, [r1, #8]
 8006690:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006694:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006698:	b292      	uxth	r2, r2
 800669a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800669e:	2a00      	cmp	r2, #0
 80066a0:	d1f5      	bne.n	800668e <Lcd_Init+0x1ab2>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80066a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066a6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80066aa:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80066ac:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80066b0:	f045 0510 	orr.w	r5, r5, #16
 80066b4:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80066b6:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 80066b8:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80066bc:	f025 0510 	bic.w	r5, r5, #16
 80066c0:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 80066c2:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80066c4:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80066c6:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80066ca:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80066cc:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80066ce:	890b      	ldrh	r3, [r1, #8]
 80066d0:	079d      	lsls	r5, r3, #30
 80066d2:	d5fc      	bpl.n	80066ce <Lcd_Init+0x1af2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80066d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80066d8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80066dc:	890a      	ldrh	r2, [r1, #8]
 80066de:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80066e2:	0614      	lsls	r4, r2, #24
 80066e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80066e8:	d4f8      	bmi.n	80066dc <Lcd_Init+0x1b00>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80066ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066ee:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80066f2:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80066f4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80066f8:	f044 0410 	orr.w	r4, r4, #16
 80066fc:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80066fe:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 8006700:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006704:	f024 0410 	bic.w	r4, r4, #16
 8006708:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 800670a:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800670c:	2401      	movs	r4, #1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800670e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006712:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006714:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006716:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006718:	8913      	ldrh	r3, [r2, #8]
 800671a:	0799      	lsls	r1, r3, #30
 800671c:	d5fc      	bpl.n	8006718 <Lcd_Init+0x1b3c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800671e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006722:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006726:	890a      	ldrh	r2, [r1, #8]
 8006728:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800672c:	0612      	lsls	r2, r2, #24
 800672e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006732:	d4f8      	bmi.n	8006726 <Lcd_Init+0x1b4a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006734:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006738:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800673c:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800673e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006742:	f044 0410 	orr.w	r4, r4, #16
 8006746:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006748:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 800674a:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800674e:	f024 0410 	bic.w	r4, r4, #16
 8006752:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 8006754:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006756:	243f      	movs	r4, #63	; 0x3f
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006758:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800675c:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800675e:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006760:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006762:	8913      	ldrh	r3, [r2, #8]
 8006764:	079d      	lsls	r5, r3, #30
 8006766:	d5fc      	bpl.n	8006762 <Lcd_Init+0x1b86>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006768:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800676c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006770:	890a      	ldrh	r2, [r1, #8]
 8006772:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006776:	0614      	lsls	r4, r2, #24
 8006778:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800677c:	d4f8      	bmi.n	8006770 <Lcd_Init+0x1b94>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800677e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006782:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006786:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006788:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800678c:	f044 0410 	orr.w	r4, r4, #16
 8006790:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006792:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8006794:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006798:	f024 0410 	bic.w	r4, r4, #16
 800679c:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 800679e:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80067a0:	242a      	movs	r4, #42	; 0x2a
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 80067a2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80067a6:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80067a8:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80067aa:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80067ac:	8913      	ldrh	r3, [r2, #8]
 80067ae:	0799      	lsls	r1, r3, #30
 80067b0:	d5fc      	bpl.n	80067ac <Lcd_Init+0x1bd0>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80067b2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80067b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067ba:	890a      	ldrh	r2, [r1, #8]
 80067bc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80067c0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80067c4:	b292      	uxth	r2, r2
 80067c6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80067ca:	2a00      	cmp	r2, #0
 80067cc:	d1f5      	bne.n	80067ba <Lcd_Init+0x1bde>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80067ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80067d2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067d6:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80067d8:	f44f 6440 	mov.w	r4, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80067dc:	f045 0510 	orr.w	r5, r5, #16
 80067e0:	60cd      	str	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80067e2:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 80067e4:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80067e8:	f025 0510 	bic.w	r5, r5, #16
 80067ec:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 80067ee:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80067f0:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80067f2:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80067f6:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80067f8:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80067fa:	890b      	ldrh	r3, [r1, #8]
 80067fc:	079b      	lsls	r3, r3, #30
 80067fe:	d5fc      	bpl.n	80067fa <Lcd_Init+0x1c1e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006800:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006804:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006808:	890a      	ldrh	r2, [r1, #8]
 800680a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800680e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006812:	b292      	uxth	r2, r2
 8006814:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006818:	2a00      	cmp	r2, #0
 800681a:	d1f5      	bne.n	8006808 <Lcd_Init+0x1c2c>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800681c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006820:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006824:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006826:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800682a:	f045 0510 	orr.w	r5, r5, #16
 800682e:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006830:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8006832:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006836:	f025 0510 	bic.w	r5, r5, #16
 800683a:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800683c:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800683e:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006840:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8006844:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006846:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006848:	890b      	ldrh	r3, [r1, #8]
 800684a:	079d      	lsls	r5, r3, #30
 800684c:	d5fc      	bpl.n	8006848 <Lcd_Init+0x1c6c>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800684e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006852:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006856:	890a      	ldrh	r2, [r1, #8]
 8006858:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800685c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006860:	b292      	uxth	r2, r2
 8006862:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006866:	2a00      	cmp	r2, #0
 8006868:	d1f5      	bne.n	8006856 <Lcd_Init+0x1c7a>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800686a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800686e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006872:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006874:	f44f 6440 	mov.w	r4, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006878:	f045 0510 	orr.w	r5, r5, #16
 800687c:	60cd      	str	r5, [r1, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 800687e:	68cd      	ldr	r5, [r1, #12]
	Lcd_RS_REG();
 8006880:	f2c4 0401 	movt	r4, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006884:	f025 0510 	bic.w	r5, r5, #16
 8006888:	60cd      	str	r5, [r1, #12]
	Lcd_RS_REG();
 800688a:	68e5      	ldr	r5, [r4, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800688c:	4619      	mov	r1, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 800688e:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8006892:	60e5      	str	r5, [r4, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006894:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006896:	890b      	ldrh	r3, [r1, #8]
 8006898:	079c      	lsls	r4, r3, #30
 800689a:	d5fc      	bpl.n	8006896 <Lcd_Init+0x1cba>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 800689c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80068a0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80068a4:	890a      	ldrh	r2, [r1, #8]
 80068a6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80068aa:	0612      	lsls	r2, r2, #24
 80068ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80068b0:	d4f8      	bmi.n	80068a4 <Lcd_Init+0x1cc8>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80068b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068b6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80068ba:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80068bc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80068c0:	f044 0410 	orr.w	r4, r4, #16
 80068c4:	60d4      	str	r4, [r2, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80068c6:	68d4      	ldr	r4, [r2, #12]
	Lcd_RS_REG();
 80068c8:	f2c4 0101 	movt	r1, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 80068cc:	f024 0410 	bic.w	r4, r4, #16
 80068d0:	60d4      	str	r4, [r2, #12]
	Lcd_RS_REG();
 80068d2:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80068d4:	24ef      	movs	r4, #239	; 0xef
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 80068d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068da:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80068dc:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 80068de:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 80068e0:	8913      	ldrh	r3, [r2, #8]
 80068e2:	079b      	lsls	r3, r3, #30
 80068e4:	d5fc      	bpl.n	80068e0 <Lcd_Init+0x1d04>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80068e6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80068ea:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80068ee:	890a      	ldrh	r2, [r1, #8]
 80068f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80068f4:	0615      	lsls	r5, r2, #24
 80068f6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80068fa:	d4f8      	bmi.n	80068ee <Lcd_Init+0x1d12>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 80068fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006900:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006904:	68d4      	ldr	r4, [r2, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006906:	f44f 6140 	mov.w	r1, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 800690a:	f044 0410 	orr.w	r4, r4, #16
 800690e:	60d4      	str	r4, [r2, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006910:	68d4      	ldr	r4, [r2, #12]
   Lcd_RS_DATA();
 8006912:	f2c4 0101 	movt	r1, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006916:	f024 0410 	bic.w	r4, r4, #16
 800691a:	60d4      	str	r4, [r2, #12]
   Lcd_RS_DATA();
 800691c:	68ca      	ldr	r2, [r1, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800691e:	2411      	movs	r4, #17
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006920:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006924:	60ca      	str	r2, [r1, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006926:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006928:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800692a:	8913      	ldrh	r3, [r2, #8]
 800692c:	079c      	lsls	r4, r3, #30
 800692e:	d5fc      	bpl.n	800692a <Lcd_Init+0x1d4e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006930:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8006934:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006938:	8913      	ldrh	r3, [r2, #8]
 800693a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693e:	b29b      	uxth	r3, r3
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1f9      	bne.n	8006938 <Lcd_Init+0x1d5c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006944:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006948:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800694c:	68cc      	ldr	r4, [r1, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 800694e:	f647 72ff 	movw	r2, #32767	; 0x7fff
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006952:	f044 0410 	orr.w	r4, r4, #16
 8006956:	60cc      	str	r4, [r1, #12]


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	9b00      	ldr	r3, [sp, #0]
 800695c:	f2c0 0207 	movt	r2, #7
 8006960:	4293      	cmp	r3, r2
 8006962:	dc05      	bgt.n	8006970 <Lcd_Init+0x1d94>
 8006964:	9b00      	ldr	r3, [sp, #0]
 8006966:	3301      	adds	r3, #1
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	9b00      	ldr	r3, [sp, #0]
 800696c:	4293      	cmp	r3, r2
 800696e:	ddf9      	ble.n	8006964 <Lcd_Init+0x1d88>
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006970:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006974:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006978:	68d9      	ldr	r1, [r3, #12]
   Lcd_RS_DATA();
 800697a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 800697e:	f021 0110 	bic.w	r1, r1, #16
 8006982:	60d9      	str	r1, [r3, #12]
   Lcd_RS_DATA();
 8006984:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006988:	68d4      	ldr	r4, [r2, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800698a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800698e:	f2c4 0301 	movt	r3, #16385	; 0x4001
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006992:	f424 7400 	bic.w	r4, r4, #512	; 0x200
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006996:	2129      	movs	r1, #41	; 0x29
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006998:	60d4      	str	r4, [r2, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800699a:	461a      	mov	r2, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 800699c:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 800699e:	8913      	ldrh	r3, [r2, #8]
 80069a0:	0799      	lsls	r1, r3, #30
 80069a2:	d5fc      	bpl.n	800699e <Lcd_Init+0x1dc2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 80069a4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80069a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80069ac:	891c      	ldrh	r4, [r3, #8]
 80069ae:	f004 0480 	and.w	r4, r4, #128	; 0x80
 80069b2:	b2a4      	uxth	r4, r4
 80069b4:	2c00      	cmp	r4, #0
 80069b6:	d1f9      	bne.n	80069ac <Lcd_Init+0x1dd0>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 80069b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80069bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80069c0:	68da      	ldr	r2, [r3, #12]
 80069c2:	f042 0210 	orr.w	r2, r2, #16
 80069c6:	60da      	str	r2, [r3, #12]
	Lcd_WR_REG(0x11); //Exit Sleep
	_Delay(120);

	Lcd_WR_REG(0x29); //display on

	Lcd_Set_Display_Mode(mode);
 80069c8:	f7fd fae4 	bl	8003f94 <Lcd_Set_Display_Mode>
	Lcd_CS_DIS();
}

void Lcd_Clr_Screen(void)
{
	Lcd_Draw_Back_Color(BLACK);
 80069cc:	4620      	mov	r0, r4
 80069ce:	f7fe f85d 	bl	8004a8c <Lcd_Draw_Back_Color>


static void _Delay(int ms)
{
	volatile int i;
	for(i=0;i<(0x1000*ms);i++);
 80069d2:	9401      	str	r4, [sp, #4]
 80069d4:	9b01      	ldr	r3, [sp, #4]
 80069d6:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 80069da:	f2c0 0212 	movt	r2, #18
 80069de:	4293      	cmp	r3, r2
 80069e0:	dc05      	bgt.n	80069ee <Lcd_Init+0x1e12>
 80069e2:	9b01      	ldr	r3, [sp, #4]
 80069e4:	3301      	adds	r3, #1
 80069e6:	9301      	str	r3, [sp, #4]
 80069e8:	9b01      	ldr	r3, [sp, #4]
 80069ea:	4293      	cmp	r3, r2
 80069ec:	ddf9      	ble.n	80069e2 <Lcd_Init+0x1e06>
	Lcd_Set_Display_Mode(mode);

	Lcd_Clr_Screen();
	_Delay(300);

	Lcd_LED_ON();
 80069ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80069f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80069f6:	68da      	ldr	r2, [r3, #12]
 80069f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069fc:	60da      	str	r2, [r3, #12]
}
 80069fe:	b005      	add	sp, #20
 8006a00:	bd30      	pop	{r4, r5, pc}
 8006a02:	bf00      	nop

08006a04 <Lcd_Put_Pixel>:

void Lcd_Put_Pixel(unsigned short x, unsigned short y, unsigned short color)
{
 8006a04:	b4f0      	push	{r4, r5, r6, r7}
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006a06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a0e:	68df      	ldr	r7, [r3, #12]
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8006a10:	f240 5498 	movw	r4, #1432	; 0x598
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006a14:	f027 0710 	bic.w	r7, r7, #16
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8006a18:	f2c2 0400 	movt	r4, #8192	; 0x2000
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006a1c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	Lcd_WR_REG(lcddev.wramcmd);
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
 8006a20:	8926      	ldrh	r6, [r4, #8]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006a22:	f2c4 0501 	movt	r5, #16385	; 0x4001
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006a26:	60df      	str	r7, [r3, #12]
   Lcd_RS_DATA();
 8006a28:	68ef      	ldr	r7, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006a2a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006a2e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a32:	b2f6      	uxtb	r6, r6
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006a34:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8006a38:	60ef      	str	r7, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006a3a:	461d      	mov	r5, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006a3c:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006a3e:	892b      	ldrh	r3, [r5, #8]
 8006a40:	079b      	lsls	r3, r3, #30
 8006a42:	d5fc      	bpl.n	8006a3e <Lcd_Put_Pixel+0x3a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006a44:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8006a48:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8006a4c:	8935      	ldrh	r5, [r6, #8]
 8006a4e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006a52:	062f      	lsls	r7, r5, #24
 8006a54:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a58:	d4f8      	bmi.n	8006a4c <Lcd_Put_Pixel+0x48>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006a5a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8006a5e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006a62:	68ef      	ldr	r7, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006a64:	f44f 6640 	mov.w	r6, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006a68:	f047 0710 	orr.w	r7, r7, #16
 8006a6c:	60ef      	str	r7, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006a6e:	68ef      	ldr	r7, [r5, #12]
	Lcd_RS_REG();
 8006a70:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006a74:	f027 0710 	bic.w	r7, r7, #16
 8006a78:	60ef      	str	r7, [r5, #12]
	Lcd_RS_REG();
 8006a7a:	68f5      	ldr	r5, [r6, #12]
}

void Lcd_Set_Windows(unsigned short x1, unsigned short y1, unsigned short x2, unsigned short y2)
{
	Lcd_WR_REG(lcddev.setxcmd);
	Lcd_WR_DATA(x1>>8);
 8006a7c:	0a07      	lsrs	r7, r0, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006a7e:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8006a82:	60f5      	str	r5, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006a84:	461d      	mov	r5, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006a86:	819f      	strh	r7, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006a88:	892b      	ldrh	r3, [r5, #8]
 8006a8a:	079e      	lsls	r6, r3, #30
 8006a8c:	d5fc      	bpl.n	8006a88 <Lcd_Put_Pixel+0x84>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006a8e:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8006a92:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8006a96:	8935      	ldrh	r5, [r6, #8]
 8006a98:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006a9c:	062d      	lsls	r5, r5, #24
 8006a9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006aa2:	d4f8      	bmi.n	8006a96 <Lcd_Put_Pixel+0x92>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006aa4:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8006aa8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006aac:	f8d5 c00c 	ldr.w	ip, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006ab0:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006ab4:	f04c 0c10 	orr.w	ip, ip, #16
 8006ab8:	f8c5 c00c 	str.w	ip, [r5, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006abc:	f8d5 c00c 	ldr.w	ip, [r5, #12]
	Lcd_RS_REG();
 8006ac0:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006ac4:	f02c 0c10 	bic.w	ip, ip, #16
 8006ac8:	f8c5 c00c 	str.w	ip, [r5, #12]
	Lcd_RS_REG();
 8006acc:	68f5      	ldr	r5, [r6, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006ace:	b2c0      	uxtb	r0, r0
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006ad0:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8006ad4:	60f5      	str	r5, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006ad6:	461d      	mov	r5, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006ad8:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006ada:	892b      	ldrh	r3, [r5, #8]
 8006adc:	079e      	lsls	r6, r3, #30
 8006ade:	d5fc      	bpl.n	8006ada <Lcd_Put_Pixel+0xd6>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006ae0:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8006ae4:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8006ae8:	8935      	ldrh	r5, [r6, #8]
 8006aea:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006aee:	062d      	lsls	r5, r5, #24
 8006af0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006af4:	d4f8      	bmi.n	8006ae8 <Lcd_Put_Pixel+0xe4>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006af6:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8006afa:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006afe:	f8d5 c00c 	ldr.w	ip, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006b02:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006b06:	f04c 0c10 	orr.w	ip, ip, #16
 8006b0a:	f8c5 c00c 	str.w	ip, [r5, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006b0e:	f8d5 c00c 	ldr.w	ip, [r5, #12]
	Lcd_RS_REG();
 8006b12:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006b16:	f02c 0c10 	bic.w	ip, ip, #16
 8006b1a:	f8c5 c00c 	str.w	ip, [r5, #12]
	Lcd_RS_REG();
 8006b1e:	f8d6 c00c 	ldr.w	ip, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006b22:	461d      	mov	r5, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006b24:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 8006b28:	f8c6 c00c 	str.w	ip, [r6, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006b2c:	819f      	strh	r7, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006b2e:	892b      	ldrh	r3, [r5, #8]
 8006b30:	079e      	lsls	r6, r3, #30
 8006b32:	d5fc      	bpl.n	8006b2e <Lcd_Put_Pixel+0x12a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006b34:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8006b38:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8006b3c:	8935      	ldrh	r5, [r6, #8]
 8006b3e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006b42:	062d      	lsls	r5, r5, #24
 8006b44:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006b48:	d4f8      	bmi.n	8006b3c <Lcd_Put_Pixel+0x138>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006b4a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8006b4e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006b52:	68ef      	ldr	r7, [r5, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006b54:	f44f 6640 	mov.w	r6, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006b58:	f047 0710 	orr.w	r7, r7, #16
 8006b5c:	60ef      	str	r7, [r5, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006b5e:	68ef      	ldr	r7, [r5, #12]
	Lcd_RS_REG();
 8006b60:	f2c4 0601 	movt	r6, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006b64:	f027 0710 	bic.w	r7, r7, #16
 8006b68:	60ef      	str	r7, [r5, #12]
	Lcd_RS_REG();
 8006b6a:	68f7      	ldr	r7, [r6, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006b6c:	461d      	mov	r5, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006b6e:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 8006b72:	60f7      	str	r7, [r6, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006b74:	8198      	strh	r0, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006b76:	892b      	ldrh	r3, [r5, #8]
 8006b78:	079f      	lsls	r7, r3, #30
 8006b7a:	d5fc      	bpl.n	8006b76 <Lcd_Put_Pixel+0x172>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006b7c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8006b80:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006b84:	8928      	ldrh	r0, [r5, #8]
 8006b86:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006b8a:	0606      	lsls	r6, r0, #24
 8006b8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006b90:	d4f8      	bmi.n	8006b84 <Lcd_Put_Pixel+0x180>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006b92:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006b96:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006b9a:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006b9c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006ba0:	f046 0610 	orr.w	r6, r6, #16
 8006ba4:	60c6      	str	r6, [r0, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006ba6:	68c7      	ldr	r7, [r0, #12]
	Lcd_WR_DATA(x1>>8);
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
 8006ba8:	8966      	ldrh	r6, [r4, #10]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006baa:	f027 0710 	bic.w	r7, r7, #16
 8006bae:	60c7      	str	r7, [r0, #12]
   Lcd_RS_DATA();
 8006bb0:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006bb4:	68e8      	ldr	r0, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006bb6:	b2f6      	uxtb	r6, r6
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006bb8:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8006bbc:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006bbe:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006bc0:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006bc2:	8903      	ldrh	r3, [r0, #8]
 8006bc4:	079d      	lsls	r5, r3, #30
 8006bc6:	d5fc      	bpl.n	8006bc2 <Lcd_Put_Pixel+0x1be>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006bc8:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8006bcc:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006bd0:	8928      	ldrh	r0, [r5, #8]
 8006bd2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006bd6:	0600      	lsls	r0, r0, #24
 8006bd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006bdc:	d4f8      	bmi.n	8006bd0 <Lcd_Put_Pixel+0x1cc>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006bde:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006be2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006be6:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006be8:	f44f 6540 	mov.w	r5, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006bec:	f046 0610 	orr.w	r6, r6, #16
 8006bf0:	60c6      	str	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006bf2:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 8006bf4:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006bf8:	f026 0610 	bic.w	r6, r6, #16
 8006bfc:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 8006bfe:	68e8      	ldr	r0, [r5, #12]
	Lcd_WR_DATA(0xFF&x1);
	Lcd_WR_DATA(x2>>8);
	Lcd_WR_DATA(0xFF&x2);

	Lcd_WR_REG(lcddev.setycmd);
	Lcd_WR_DATA(y1>>8);
 8006c00:	0a0e      	lsrs	r6, r1, #8
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006c02:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8006c06:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c08:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006c0a:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c0c:	8903      	ldrh	r3, [r0, #8]
 8006c0e:	079b      	lsls	r3, r3, #30
 8006c10:	d5fc      	bpl.n	8006c0c <Lcd_Put_Pixel+0x208>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006c12:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8006c16:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006c1a:	8928      	ldrh	r0, [r5, #8]
 8006c1c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006c20:	0607      	lsls	r7, r0, #24
 8006c22:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006c26:	d4f8      	bmi.n	8006c1a <Lcd_Put_Pixel+0x216>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006c28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006c2c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006c30:	68c7      	ldr	r7, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006c32:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006c36:	f047 0710 	orr.w	r7, r7, #16
 8006c3a:	60c7      	str	r7, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006c3c:	68c7      	ldr	r7, [r0, #12]
	Lcd_RS_REG();
 8006c3e:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006c42:	f027 0710 	bic.w	r7, r7, #16
 8006c46:	60c7      	str	r7, [r0, #12]
	Lcd_RS_REG();
 8006c48:	68e8      	ldr	r0, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006c4a:	b2c9      	uxtb	r1, r1
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006c4c:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8006c50:	60e8      	str	r0, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c52:	4618      	mov	r0, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006c54:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c56:	8903      	ldrh	r3, [r0, #8]
 8006c58:	079d      	lsls	r5, r3, #30
 8006c5a:	d5fc      	bpl.n	8006c56 <Lcd_Put_Pixel+0x252>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006c5c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8006c60:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006c64:	8928      	ldrh	r0, [r5, #8]
 8006c66:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006c6a:	0600      	lsls	r0, r0, #24
 8006c6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006c70:	d4f8      	bmi.n	8006c64 <Lcd_Put_Pixel+0x260>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006c72:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006c76:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006c7a:	68c7      	ldr	r7, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006c7c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006c80:	f047 0710 	orr.w	r7, r7, #16
 8006c84:	60c7      	str	r7, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006c86:	68c7      	ldr	r7, [r0, #12]
	Lcd_RS_REG();
 8006c88:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006c8c:	f027 0710 	bic.w	r7, r7, #16
 8006c90:	60c7      	str	r7, [r0, #12]
	Lcd_RS_REG();
 8006c92:	68ef      	ldr	r7, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c94:	4618      	mov	r0, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006c96:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 8006c9a:	60ef      	str	r7, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006c9c:	819e      	strh	r6, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006c9e:	8903      	ldrh	r3, [r0, #8]
 8006ca0:	079f      	lsls	r7, r3, #30
 8006ca2:	d5fc      	bpl.n	8006c9e <Lcd_Put_Pixel+0x29a>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006ca4:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8006ca8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8006cac:	8928      	ldrh	r0, [r5, #8]
 8006cae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006cb2:	0606      	lsls	r6, r0, #24
 8006cb4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006cb8:	d4f8      	bmi.n	8006cac <Lcd_Put_Pixel+0x2a8>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006cba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006cbe:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006cc2:	68c6      	ldr	r6, [r0, #12]
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006cc4:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006cc8:	f046 0610 	orr.w	r6, r6, #16
 8006ccc:	60c6      	str	r6, [r0, #12]
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006cce:	68c6      	ldr	r6, [r0, #12]
	Lcd_RS_REG();
 8006cd0:	f2c4 0501 	movt	r5, #16385	; 0x4001
   Lcd_CS_DIS();
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
 8006cd4:	f026 0610 	bic.w	r6, r6, #16
 8006cd8:	60c6      	str	r6, [r0, #12]
	Lcd_RS_REG();
 8006cda:	68ee      	ldr	r6, [r5, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006cdc:	4618      	mov	r0, r3
}

void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
 8006cde:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 8006ce2:	60ee      	str	r6, [r5, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006ce4:	8199      	strh	r1, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006ce6:	8903      	ldrh	r3, [r0, #8]
 8006ce8:	079d      	lsls	r5, r3, #30
 8006cea:	d5fc      	bpl.n	8006ce6 <Lcd_Put_Pixel+0x2e2>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006cec:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8006cf0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006cf4:	8901      	ldrh	r1, [r0, #8]
 8006cf6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006cfa:	0609      	lsls	r1, r1, #24
 8006cfc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006d00:	d4f8      	bmi.n	8006cf4 <Lcd_Put_Pixel+0x2f0>
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006d02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006d06:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d0a:	68cd      	ldr	r5, [r1, #12]
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006d0c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
void Lcd_WR_DATA(unsigned char data)
{
	Lcd_CS_EN();
	Lcd_RS_REG();
	_SPI1_Write_Byte(data);
	Lcd_CS_DIS();
 8006d10:	f045 0510 	orr.w	r5, r5, #16
 8006d14:	60cd      	str	r5, [r1, #12]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006d16:	68cd      	ldr	r5, [r1, #12]
	}
}

void Lcd_Write_RAM_Prepare(void)
{
	Lcd_WR_REG(lcddev.wramcmd);
 8006d18:	88e4      	ldrh	r4, [r4, #6]
	_Delay(50);
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
 8006d1a:	f025 0510 	bic.w	r5, r5, #16
 8006d1e:	60cd      	str	r5, [r1, #12]
   Lcd_RS_DATA();
 8006d20:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006d24:	68c1      	ldr	r1, [r0, #12]
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006d26:	b2e4      	uxtb	r4, r4
}

void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
 8006d28:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8006d2c:	60c1      	str	r1, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006d2e:	4619      	mov	r1, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006d30:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006d32:	890b      	ldrh	r3, [r1, #8]
 8006d34:	079f      	lsls	r7, r3, #30
 8006d36:	d5fc      	bpl.n	8006d32 <Lcd_Put_Pixel+0x32e>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006d38:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8006d3c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006d40:	8901      	ldrh	r1, [r0, #8]
 8006d42:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006d46:	060e      	lsls	r6, r1, #24
 8006d48:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006d4c:	d4f8      	bmi.n	8006d40 <Lcd_Put_Pixel+0x33c>
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006d52:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d56:	68cc      	ldr	r4, [r1, #12]
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
   Lcd_RS_REG();
 8006d58:	f44f 6040 	mov.w	r0, #3072	; 0xc00
void Lcd_WR_REG(unsigned char data)
{
   Lcd_CS_EN();
   Lcd_RS_DATA();
   _SPI1_Write_Byte(data);
   Lcd_CS_DIS();
 8006d5c:	f044 0410 	orr.w	r4, r4, #16
 8006d60:	60cc      	str	r4, [r1, #12]
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 8006d62:	68cc      	ldr	r4, [r1, #12]
   Lcd_RS_REG();
 8006d64:	f2c4 0001 	movt	r0, #16385	; 0x4001
	Lcd_WR_DATA(Lcd_RegValue);
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
 8006d68:	f024 0410 	bic.w	r4, r4, #16
 8006d6c:	60cc      	str	r4, [r1, #12]
   Lcd_RS_REG();
 8006d6e:	68c1      	ldr	r1, [r0, #12]
   _SPI1_Write_Byte(Data>>8);
 8006d70:	0a14      	lsrs	r4, r2, #8
}

void Lcd_Write_Data_16Bit(unsigned short Data)
{
   Lcd_CS_EN();
   Lcd_RS_REG();
 8006d72:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006d76:	60c1      	str	r1, [r0, #12]
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006d78:	4619      	mov	r1, r3
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006d7a:	819c      	strh	r4, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006d7c:	890b      	ldrh	r3, [r1, #8]
 8006d7e:	079d      	lsls	r5, r3, #30
 8006d80:	d5fc      	bpl.n	8006d7c <Lcd_Put_Pixel+0x378>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006d82:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8006d86:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006d8a:	8901      	ldrh	r1, [r0, #8]
 8006d8c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006d90:	060c      	lsls	r4, r1, #24
 8006d92:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006d96:	d4f8      	bmi.n	8006d8a <Lcd_Put_Pixel+0x386>
	Macro_Set_Bit(SPI1->CR1, 6);
}

static void _SPI1_Write_Byte(unsigned char data)
{
	SPI1->DR = (data & 0xff);
 8006d98:	b2d2      	uxtb	r2, r2
 8006d9a:	819a      	strh	r2, [r3, #12]
	while(Macro_Check_Bit_Clear(SPI1->SR, 1));
 8006d9c:	891a      	ldrh	r2, [r3, #8]
 8006d9e:	0790      	lsls	r0, r2, #30
 8006da0:	d5fc      	bpl.n	8006d9c <Lcd_Put_Pixel+0x398>
	while(Macro_Check_Bit_Set(SPI1->SR, 7));
 8006da2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8006da6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006daa:	8913      	ldrh	r3, [r2, #8]
 8006dac:	0619      	lsls	r1, r3, #24
 8006dae:	d4fc      	bmi.n	8006daa <Lcd_Put_Pixel+0x3a6>
{
   Lcd_CS_EN();
   Lcd_RS_REG();
   _SPI1_Write_Byte(Data>>8);
   _SPI1_Write_Byte(Data);
   Lcd_CS_DIS();
 8006db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006db4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	f042 0210 	orr.w	r2, r2, #16
 8006dbe:	60da      	str	r2, [r3, #12]

void Lcd_Put_Pixel(unsigned short x, unsigned short y, unsigned short color)
{
	Lcd_Set_Cursor(x,y);
	Lcd_Write_Data_16Bit(color);
}
 8006dc0:	bcf0      	pop	{r4, r5, r6, r7}
 8006dc2:	4770      	bx	lr

08006dc4 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8006dc4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006dc8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006dcc:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8006dce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8006dd2:	f041 0108 	orr.w	r1, r1, #8
 8006dd6:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8006dd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006de2:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8006de6:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006dee:	60da      	str	r2, [r3, #12]
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop

08006df4 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8006df4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006df8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006dfc:	68da      	ldr	r2, [r3, #12]
 8006dfe:	43c0      	mvns	r0, r0
 8006e00:	f000 0003 	and.w	r0, r0, #3
 8006e04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006e08:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006e0c:	60da      	str	r2, [r3, #12]
 8006e0e:	4770      	bx	lr

08006e10 <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 8006e10:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006e18:	68da      	ldr	r2, [r3, #12]
 8006e1a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006e1e:	60da      	str	r2, [r3, #12]
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop

08006e24 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8006e24:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e28:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006e2c:	68da      	ldr	r2, [r3, #12]
 8006e2e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006e32:	60da      	str	r2, [r3, #12]
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop

08006e38 <System_Init>:
static BULLET bullets[BULLET_MAX];
static ENEMY enemies[ENEMY_MAX];
static ITEM items[ITEM_MAX];
// ----------------------------------------System_Init-------------------------------------------//
void System_Init(void)
{
 8006e38:	b510      	push	{r4, lr}
    Clock_Init();
 8006e3a:	f7fc f9d7 	bl	80031ec <Clock_Init>
    LED_Init();
 8006e3e:	f7ff ffc1 	bl	8006dc4 <LED_Init>
    Key_Poll_Init();
 8006e42:	f7fc fee1 	bl	8003c08 <Key_Poll_Init>
    Uart1_Init(115200);
 8006e46:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8006e4a:	f001 ffe9 	bl	8008e20 <Uart1_Init>

    SCB->VTOR = 0x08003000;
 8006e4e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006e52:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8006e56:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006e5a:	f6c0 0000 	movt	r0, #2048	; 0x800
    SCB->SHCSR = 7<<16;
 8006e5e:	f44f 24e0 	mov.w	r4, #458752	; 0x70000

    srand(SysTick->VAL + TIM4_expired);
 8006e62:	f24e 0110 	movw	r1, #57360	; 0xe010
 8006e66:	f240 73e0 	movw	r3, #2016	; 0x7e0
    Clock_Init();
    LED_Init();
    Key_Poll_Init();
    Uart1_Init(115200);

    SCB->VTOR = 0x08003000;
 8006e6a:	6090      	str	r0, [r2, #8]
    SCB->SHCSR = 7<<16;

    srand(SysTick->VAL + TIM4_expired);
 8006e6c:	f2ce 0100 	movt	r1, #57344	; 0xe000
    LED_Init();
    Key_Poll_Init();
    Uart1_Init(115200);

    SCB->VTOR = 0x08003000;
    SCB->SHCSR = 7<<16;
 8006e70:	6254      	str	r4, [r2, #36]	; 0x24

    srand(SysTick->VAL + TIM4_expired);
 8006e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e76:	688a      	ldr	r2, [r1, #8]
 8006e78:	6818      	ldr	r0, [r3, #0]
}
 8006e7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Uart1_Init(115200);

    SCB->VTOR = 0x08003000;
    SCB->SHCSR = 7<<16;

    srand(SysTick->VAL + TIM4_expired);
 8006e7e:	4410      	add	r0, r2
 8006e80:	f002 b98a 	b.w	8009198 <srand>

08006e84 <Bullet_Init>:
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
 8006e84:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8006e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e8c:	f503 71a0 	add.w	r1, r3, #320	; 0x140
    for (int i = 0; i < BULLET_MAX; i++)
    {
        bullets[i].active = 0;
 8006e90:	2200      	movs	r2, #0
 8006e92:	609a      	str	r2, [r3, #8]
 8006e94:	3310      	adds	r3, #16
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 8006e96:	428b      	cmp	r3, r1
 8006e98:	d1fb      	bne.n	8006e92 <Bullet_Init+0xe>
    {
        bullets[i].active = 0;
    }
}
 8006e9a:	4770      	bx	lr

08006e9c <Enemy_Init>:

void Enemy_Init(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        enemies[i].active = 0;
 8006e9c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8006ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 8006eaa:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 8006eae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 8006eb2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
 8006eb6:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
 8006eba:	4770      	bx	lr

08006ebc <Item_Init>:

void Item_Init(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        items[i].active = 0;
 8006ebc:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8006ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
 8006eca:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
 8006ece:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
 8006ed2:	4770      	bx	lr

08006ed4 <Spawn_Enemy>:
    Lcd_Draw_Box(x, y, w, h, color[ci]);
}

//-------------------------------------------Spawn----------------------------------------------//
void Spawn_Enemy(void)
{
 8006ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (!enemies[i].active)
 8006ed8:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8006edc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8006ee0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    Lcd_Draw_Box(x, y, w, h, color[ci]);
}

//-------------------------------------------Spawn----------------------------------------------//
void Spawn_Enemy(void)
{
 8006ee4:	b086      	sub	sp, #24
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (!enemies[i].active)
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 808c 	beq.w	8007004 <Spawn_Enemy+0x130>
 8006eec:	f8d4 3164 	ldr.w	r3, [r4, #356]	; 0x164
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f000 8089 	beq.w	8007008 <Spawn_Enemy+0x134>
 8006ef6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 8086 	beq.w	800700c <Spawn_Enemy+0x138>
 8006f00:	f8d4 319c 	ldr.w	r3, [r4, #412]	; 0x19c
 8006f04:	b133      	cbz	r3, 8006f14 <Spawn_Enemy+0x40>
 8006f06:	f8d4 31b8 	ldr.w	r3, [r4, #440]	; 0x1b8
}

//-------------------------------------------Spawn----------------------------------------------//
void Spawn_Enemy(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
 8006f0a:	2704      	movs	r7, #4
    {
        if (!enemies[i].active)
 8006f0c:	b11b      	cbz	r3, 8006f16 <Spawn_Enemy+0x42>

            enemies[i].active = 1;
            break;
        }
    }
}
 8006f0e:	b006      	add	sp, #24
 8006f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
}

//-------------------------------------------Spawn----------------------------------------------//
void Spawn_Enemy(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
 8006f14:	2703      	movs	r7, #3
    {
        if (!enemies[i].active)
        {
            enemies[i].x = (rand() % (LCDW - 20));
 8006f16:	f002 f96d 	bl	80091f4 <rand>
 8006f1a:	f248 15b5 	movw	r5, #33205	; 0x81b5
 8006f1e:	f6c1 354e 	movt	r5, #6990	; 0x1b4e
 8006f22:	fb85 3200 	smull	r3, r2, r5, r0
 8006f26:	17c3      	asrs	r3, r0, #31
 8006f28:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 8006f2c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006f30:	fb02 0013 	mls	r0, r2, r3, r0
 8006f34:	ea4f 0ac7 	mov.w	sl, r7, lsl #3
 8006f38:	ebc7 030a 	rsb	r3, r7, sl
 8006f3c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
            enemies[i].y = 0;
 8006f40:	2600      	movs	r6, #0
 8006f42:	f8c4 6144 	str.w	r6, [r4, #324]	; 0x144
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (!enemies[i].active)
        {
            enemies[i].x = (rand() % (LCDW - 20));
 8006f46:	f8c4 0140 	str.w	r0, [r4, #320]	; 0x140
            enemies[i].y = 0;
            enemies[i].stop_timer = ENEMY_STOP_TIME;
 8006f4a:	f002 f953 	bl	80091f4 <rand>
 8006f4e:	fb85 2500 	smull	r2, r5, r5, r0
 8006f52:	17c3      	asrs	r3, r0, #31
 8006f54:	ebc3 1525 	rsb	r5, r3, r5, asr #4
 8006f58:	2396      	movs	r3, #150	; 0x96
 8006f5a:	fb03 0015 	mls	r0, r3, r5, r0
 8006f5e:	3064      	adds	r0, #100	; 0x64
 8006f60:	f8c4 014c 	str.w	r0, [r4, #332]	; 0x14c
            enemies[i].fire_timer = 20 + (rand() % 60);
 8006f64:	f002 f946 	bl	80091f4 <rand>
 8006f68:	f648 0389 	movw	r3, #34953	; 0x8889
 8006f6c:	f6c8 0388 	movt	r3, #34952	; 0x8888
 8006f70:	fb83 2300 	smull	r2, r3, r3, r0
 8006f74:	17c2      	asrs	r2, r0, #31
 8006f76:	4403      	add	r3, r0
 8006f78:	ebc2 1363 	rsb	r3, r2, r3, asr #5
 8006f7c:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8006f80:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 8006f84:	3014      	adds	r0, #20
            enemies[i].moving_down = 0;

            srand(SysTick->VAL + TIM2->CNT + i * 37);
 8006f86:	f24e 0810 	movw	r8, #57360	; 0xe010
        {
            enemies[i].x = (rand() % (LCDW - 20));
            enemies[i].y = 0;
            enemies[i].stop_timer = ENEMY_STOP_TIME;
            enemies[i].fire_timer = 20 + (rand() % 60);
            enemies[i].moving_down = 0;
 8006f8a:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150
        if (!enemies[i].active)
        {
            enemies[i].x = (rand() % (LCDW - 20));
            enemies[i].y = 0;
            enemies[i].stop_timer = ENEMY_STOP_TIME;
            enemies[i].fire_timer = 20 + (rand() % 60);
 8006f8e:	f8c4 0158 	str.w	r0, [r4, #344]	; 0x158
            enemies[i].moving_down = 0;

            srand(SysTick->VAL + TIM2->CNT + i * 37);
 8006f92:	f2ce 0800 	movt	r8, #57344	; 0xe000
 8006f96:	f04f 4980 	mov.w	r9, #1073741824	; 0x40000000
 8006f9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f9e:	f8b9 0024 	ldrh.w	r0, [r9, #36]	; 0x24
 8006fa2:	44ba      	add	sl, r7
 8006fa4:	b280      	uxth	r0, r0
 8006fa6:	4418      	add	r0, r3
 8006fa8:	eb07 038a 	add.w	r3, r7, sl, lsl #2
 8006fac:	4418      	add	r0, r3
 8006fae:	f002 f8f3 	bl	8009198 <srand>
            enemies[i].stop_y = ENEMY_RANDOM_STOP(i); 
 8006fb2:	f240 5580 	movw	r5, #1408	; 0x580
 8006fb6:	ae01      	add	r6, sp, #4
 8006fb8:	f6c0 0501 	movt	r5, #2049	; 0x801
 8006fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006fbe:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006fc0:	682a      	ldr	r2, [r5, #0]
 8006fc2:	eb07 0a4a 	add.w	sl, r7, sl, lsl #1
 8006fc6:	6032      	str	r2, [r6, #0]
 8006fc8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006fcc:	f8b9 7024 	ldrh.w	r7, [r9, #36]	; 0x24
 8006fd0:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8006fd4:	b2bf      	uxth	r7, r7
 8006fd6:	4417      	add	r7, r2
 8006fd8:	4457      	add	r7, sl
 8006fda:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8006fde:	fba3 2307 	umull	r2, r3, r3, r7
 8006fe2:	089b      	lsrs	r3, r3, #2
 8006fe4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006fe8:	1aff      	subs	r7, r7, r3
 8006fea:	ab06      	add	r3, sp, #24
 8006fec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ff0:	f857 3c14 	ldr.w	r3, [r7, #-20]

            enemies[i].active = 1;
 8006ff4:	2201      	movs	r2, #1
            enemies[i].stop_timer = ENEMY_STOP_TIME;
            enemies[i].fire_timer = 20 + (rand() % 60);
            enemies[i].moving_down = 0;

            srand(SysTick->VAL + TIM2->CNT + i * 37);
            enemies[i].stop_y = ENEMY_RANDOM_STOP(i); 
 8006ff6:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154

            enemies[i].active = 1;
 8006ffa:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
            break;
        }
    }
}
 8006ffe:	b006      	add	sp, #24
 8007000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
}

//-------------------------------------------Spawn----------------------------------------------//
void Spawn_Enemy(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
 8007004:	461f      	mov	r7, r3
 8007006:	e786      	b.n	8006f16 <Spawn_Enemy+0x42>
 8007008:	2701      	movs	r7, #1
 800700a:	e784      	b.n	8006f16 <Spawn_Enemy+0x42>
 800700c:	2702      	movs	r7, #2
 800700e:	e782      	b.n	8006f16 <Spawn_Enemy+0x42>

08007010 <Spawn_Item>:
        }
    }
}

void Spawn_Item(void)
{
 8007010:	b538      	push	{r3, r4, r5, lr}
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (!items[i].active)
 8007012:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007016:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800701a:	f8d4 31d4 	ldr.w	r3, [r4, #468]	; 0x1d4
 800701e:	b38b      	cbz	r3, 8007084 <Spawn_Item+0x74>
 8007020:	f8d4 31e4 	ldr.w	r3, [r4, #484]	; 0x1e4
 8007024:	b123      	cbz	r3, 8007030 <Spawn_Item+0x20>
 8007026:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
    }
}

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 800702a:	2502      	movs	r5, #2
    {
        if (!items[i].active)
 800702c:	b10b      	cbz	r3, 8007032 <Spawn_Item+0x22>
 800702e:	bd38      	pop	{r3, r4, r5, pc}
    }
}

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 8007030:	2501      	movs	r5, #1
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
 8007032:	f002 f8df 	bl	80091f4 <rand>
 8007036:	f240 12a7 	movw	r2, #423	; 0x1a7
 800703a:	f6c1 226d 	movt	r2, #6765	; 0x1a6d
 800703e:	fb82 3200 	smull	r3, r2, r2, r0
 8007042:	17c3      	asrs	r3, r0, #31
 8007044:	ebc3 1262 	rsb	r2, r3, r2, asr #5
 8007048:	f44f 739b 	mov.w	r3, #310	; 0x136
 800704c:	fb03 0012 	mls	r0, r3, r2, r0
 8007050:	eb04 1405 	add.w	r4, r4, r5, lsl #4
            items[i].y = 0;
 8007054:	2300      	movs	r3, #0
 8007056:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
 800705a:	f8c4 01cc 	str.w	r0, [r4, #460]	; 0x1cc
            items[i].y = 0;
            items[i].type = (ITEM_TYPE)(rand() % 3);
 800705e:	f002 f8c9 	bl	80091f4 <rand>
 8007062:	f245 5356 	movw	r3, #21846	; 0x5556
 8007066:	f2c5 5355 	movt	r3, #21845	; 0x5555
 800706a:	fb83 2300 	smull	r2, r3, r3, r0
 800706e:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8007072:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007076:	1ac0      	subs	r0, r0, r3
            items[i].active = 1;
 8007078:	2201      	movs	r2, #1
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
            items[i].y = 0;
            items[i].type = (ITEM_TYPE)(rand() % 3);
 800707a:	f884 01d8 	strb.w	r0, [r4, #472]	; 0x1d8
            items[i].active = 1;
 800707e:	f8c4 21d4 	str.w	r2, [r4, #468]	; 0x1d4
 8007082:	bd38      	pop	{r3, r4, r5, pc}
    }
}

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 8007084:	461d      	mov	r5, r3
 8007086:	e7d4      	b.n	8007032 <Spawn_Item+0x22>

08007088 <Bullet_Enemy_Update>:
    }
}

// -------------------------------------Update : Object  -------------------------------------//
void Bullet_Enemy_Update(int ex, int ey)
{
 8007088:	b430      	push	{r4, r5}
 800708a:	f240 55a8 	movw	r5, #1448	; 0x5a8
 800708e:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8007092:	462b      	mov	r3, r5
    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007094:	2200      	movs	r2, #0
    {
        if (!bullets[i].active)
 8007096:	689c      	ldr	r4, [r3, #8]
 8007098:	3310      	adds	r3, #16
 800709a:	b124      	cbz	r4, 80070a6 <Bullet_Enemy_Update+0x1e>

// -------------------------------------Update : Object  -------------------------------------//
void Bullet_Enemy_Update(int ex, int ey)
{
    int i;
    for (i = 0; i < BULLET_MAX; i++)
 800709c:	3201      	adds	r2, #1
 800709e:	2a14      	cmp	r2, #20
 80070a0:	d1f9      	bne.n	8007096 <Bullet_Enemy_Update+0xe>
            bullets[i].y = ey + 16;
            bullets[i].active = 1;
            break;
        }
    }
}
 80070a2:	bc30      	pop	{r4, r5}
 80070a4:	4770      	bx	lr
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 80070a6:	0112      	lsls	r2, r2, #4
 80070a8:	18ab      	adds	r3, r5, r2
 80070aa:	2401      	movs	r4, #1
            bullets[i].x = ex + 6;
 80070ac:	3006      	adds	r0, #6
            bullets[i].y = ey + 16;
 80070ae:	3110      	adds	r1, #16
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 80070b0:	60dc      	str	r4, [r3, #12]
            bullets[i].x = ex + 6;
 80070b2:	50a8      	str	r0, [r5, r2]
            bullets[i].y = ey + 16;
 80070b4:	6059      	str	r1, [r3, #4]
            bullets[i].active = 1;
 80070b6:	609c      	str	r4, [r3, #8]
            break;
        }
    }
}
 80070b8:	bc30      	pop	{r4, r5}
 80070ba:	4770      	bx	lr

080070bc <Enemy_Update>:

void Enemy_Update(void)
{
 80070bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c0:	4d38      	ldr	r5, [pc, #224]	; (80071a4 <Enemy_Update+0xe8>)
                        enemies[i].fire_timer--;
                    }
                    else if (enemies[i].y + 16 <= Y_MAX)
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
                        enemies[i].fire_timer = 150 + (rand() % 100); 
 80070c2:	f248 5b1f 	movw	fp, #34079	; 0x851f
        }
    }
}

void Enemy_Update(void)
{
 80070c6:	b083      	sub	sp, #12
 80070c8:	f105 0408 	add.w	r4, r5, #8
 80070cc:	f105 0694 	add.w	r6, r5, #148	; 0x94
 80070d0:	f5a5 7aa4 	sub.w	sl, r5, #328	; 0x148
                        enemies[i].fire_timer--;
                    }
                    else if (enemies[i].y + 16 <= Y_MAX)
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
                        enemies[i].fire_timer = 150 + (rand() % 100); 
 80070d4:	f2c5 1beb 	movt	fp, #20971	; 0x51eb
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 80070d8:	2700      	movs	r7, #0
                    }

                    if (enemies[i].stop_timer > 0)
                        enemies[i].stop_timer--;
                    else
                        enemies[i].moving_down = 1;
 80070da:	f04f 0801 	mov.w	r8, #1
                        enemies[i].fire_timer--;
                    }
                    else if (enemies[i].y + 16 <= Y_MAX)
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
                        enemies[i].fire_timer = 150 + (rand() % 100); 
 80070de:	f04f 0964 	mov.w	r9, #100	; 0x64

void Enemy_Update(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 80070e2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80070e6:	b93b      	cbnz	r3, 80070f8 <Enemy_Update+0x3c>
 80070e8:	341c      	adds	r4, #28
    }
}

void Enemy_Update(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
 80070ea:	42b4      	cmp	r4, r6
 80070ec:	f105 051c 	add.w	r5, r5, #28
 80070f0:	d1f7      	bne.n	80070e2 <Enemy_Update+0x26>
                if (enemies[i].y > Y_MAX)
                    enemies[i].active = 0;
            }
        }
    }
}
 80070f2:	b003      	add	sp, #12
 80070f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 80070f8:	2210      	movs	r2, #16
 80070fa:	f854 0c10 	ldr.w	r0, [r4, #-16]
 80070fe:	f854 1c0c 	ldr.w	r1, [r4, #-12]
 8007102:	4613      	mov	r3, r2
 8007104:	9700      	str	r7, [sp, #0]
 8007106:	f7fd fd0f 	bl	8004b28 <Lcd_Draw_Box>
    {
        if (enemies[i].active)
        {
            Draw_Object(enemies[i].x, enemies[i].y, 16, 16, 5);

            if (!enemies[i].moving_down)
 800710a:	68ab      	ldr	r3, [r5, #8]
 800710c:	b9c3      	cbnz	r3, 8007140 <Enemy_Update+0x84>
            {
                if (enemies[i].y < enemies[i].stop_y)
 800710e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8007112:	68e9      	ldr	r1, [r5, #12]
 8007114:	428a      	cmp	r2, r1
                {
                    enemies[i].y += ENEMY_SPEED;
 8007116:	bfbc      	itt	lt
 8007118:	3201      	addlt	r2, #1
 800711a:	f844 2c0c 	strlt.w	r2, [r4, #-12]
        {
            Draw_Object(enemies[i].x, enemies[i].y, 16, 16, 5);

            if (!enemies[i].moving_down)
            {
                if (enemies[i].y < enemies[i].stop_y)
 800711e:	dbe3      	blt.n	80070e8 <Enemy_Update+0x2c>
                {
                    enemies[i].y += ENEMY_SPEED;
                }
                else
                {
                    if (enemies[i].fire_timer > 0)
 8007120:	68a1      	ldr	r1, [r4, #8]
 8007122:	2900      	cmp	r1, #0
 8007124:	dd16      	ble.n	8007154 <Enemy_Update+0x98>
                    {
                        enemies[i].fire_timer--;
 8007126:	3901      	subs	r1, #1
 8007128:	60a1      	str	r1, [r4, #8]
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
                        enemies[i].fire_timer = 150 + (rand() % 100); 
                    }

                    if (enemies[i].stop_timer > 0)
 800712a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800712e:	2b00      	cmp	r3, #0
                        enemies[i].stop_timer--;
 8007130:	bfc6      	itte	gt
 8007132:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8007136:	f844 3c04 	strgt.w	r3, [r4, #-4]
                    else
                        enemies[i].moving_down = 1;
 800713a:	f8c5 8008 	strle.w	r8, [r5, #8]
 800713e:	e7d3      	b.n	80070e8 <Enemy_Update+0x2c>
                }
            }
            else
            {
                enemies[i].y += ENEMY_SPEED;
 8007140:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 8007144:	3301      	adds	r3, #1
                if (enemies[i].y > Y_MAX)
 8007146:	2bef      	cmp	r3, #239	; 0xef
                        enemies[i].moving_down = 1;
                }
            }
            else
            {
                enemies[i].y += ENEMY_SPEED;
 8007148:	f844 3c0c 	str.w	r3, [r4, #-12]
                if (enemies[i].y > Y_MAX)
                    enemies[i].active = 0;
 800714c:	bfc8      	it	gt
 800714e:	f844 7c08 	strgt.w	r7, [r4, #-8]
 8007152:	e7c9      	b.n	80070e8 <Enemy_Update+0x2c>
                {
                    if (enemies[i].fire_timer > 0)
                    {
                        enemies[i].fire_timer--;
                    }
                    else if (enemies[i].y + 16 <= Y_MAX)
 8007154:	2adf      	cmp	r2, #223	; 0xdf
 8007156:	dce8      	bgt.n	800712a <Enemy_Update+0x6e>
 8007158:	f240 51a8 	movw	r1, #1448	; 0x5a8
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
 800715c:	f854 ec10 	ldr.w	lr, [r4, #-16]
 8007160:	f2c2 0100 	movt	r1, #8192	; 0x2000
void Bullet_Enemy_Update(int ex, int ey)
{
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
 8007164:	6888      	ldr	r0, [r1, #8]
 8007166:	3110      	adds	r1, #16
 8007168:	b170      	cbz	r0, 8007188 <Enemy_Update+0xcc>

// -------------------------------------Update : Object  -------------------------------------//
void Bullet_Enemy_Update(int ex, int ey)
{
    int i;
    for (i = 0; i < BULLET_MAX; i++)
 800716a:	3301      	adds	r3, #1
 800716c:	2b14      	cmp	r3, #20
 800716e:	d1f9      	bne.n	8007164 <Enemy_Update+0xa8>
                        enemies[i].fire_timer--;
                    }
                    else if (enemies[i].y + 16 <= Y_MAX)
                    {
                        Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
                        enemies[i].fire_timer = 150 + (rand() % 100); 
 8007170:	f002 f840 	bl	80091f4 <rand>
 8007174:	fb8b 3200 	smull	r3, r2, fp, r0
 8007178:	17c3      	asrs	r3, r0, #31
 800717a:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 800717e:	fb09 0313 	mls	r3, r9, r3, r0
 8007182:	3396      	adds	r3, #150	; 0x96
 8007184:	60a3      	str	r3, [r4, #8]
 8007186:	e7d0      	b.n	800712a <Enemy_Update+0x6e>
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 8007188:	011b      	lsls	r3, r3, #4
 800718a:	eb0a 0103 	add.w	r1, sl, r3
            bullets[i].x = ex + 6;
 800718e:	f10e 0006 	add.w	r0, lr, #6
            bullets[i].y = ey + 16;
 8007192:	3210      	adds	r2, #16
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 8007194:	f8c1 800c 	str.w	r8, [r1, #12]
            bullets[i].x = ex + 6;
 8007198:	f84a 0003 	str.w	r0, [sl, r3]
            bullets[i].y = ey + 16;
 800719c:	604a      	str	r2, [r1, #4]
            bullets[i].active = 1;
 800719e:	f8c1 8008 	str.w	r8, [r1, #8]
 80071a2:	e7e5      	b.n	8007170 <Enemy_Update+0xb4>
 80071a4:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>

080071a8 <Bullet_Update>:
    }
}


void Bullet_Update(int cnt)
{
 80071a8:	b4f0      	push	{r4, r5, r6, r7}
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    
 80071aa:	f240 0204 	movw	r2, #4
 80071ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80071b2:	6811      	ldr	r1, [r2, #0]

    for (int i = 0; i < cnt; i++)
 80071b4:	2800      	cmp	r0, #0
}


void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    
 80071b6:	f101 0106 	add.w	r1, r1, #6

    for (int i = 0; i < cnt; i++)
 80071ba:	dd24      	ble.n	8007206 <Bullet_Update+0x5e>
 80071bc:	1e43      	subs	r3, r0, #1
 80071be:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80071c2:	105b      	asrs	r3, r3, #1
 80071c4:	425b      	negs	r3, r3
 80071c6:	4418      	add	r0, r3
 80071c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80071cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80071d0:	f240 55a8 	movw	r5, #1448	; 0x5a8
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
                bullets[j].x = bullet_x;
                bullets[j].y = player_y;
 80071d4:	6857      	ldr	r7, [r2, #4]
 80071d6:	eb01 0440 	add.w	r4, r1, r0, lsl #1
 80071da:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80071de:	eb01 0043 	add.w	r0, r1, r3, lsl #1
                bullets[j].active = 1;
 80071e2:	2601      	movs	r6, #1
    for (int i = 0; i < cnt; i++)
    {
        int offset = (i - (cnt - 1) / 2) * 10;  //    (-20, -10, 0, +10, +20 )
        int bullet_x = center_x + offset;  //  

        if (bullet_x < X_MIN || bullet_x > X_MAX - 4)   //    
 80071e4:	f5b0 7f9e 	cmp.w	r0, #316	; 0x13c
 80071e8:	d20a      	bcs.n	8007200 <Bullet_Update+0x58>
 80071ea:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80071ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071f2:	2200      	movs	r2, #0
        continue;

        for (int j = 0; j < BULLET_MAX; j++)
        {
            if (!bullets[j].active)
 80071f4:	6899      	ldr	r1, [r3, #8]
 80071f6:	3310      	adds	r3, #16
 80071f8:	b139      	cbz	r1, 800720a <Bullet_Update+0x62>
        int bullet_x = center_x + offset;  //  

        if (bullet_x < X_MIN || bullet_x > X_MAX - 4)   //    
        continue;

        for (int j = 0; j < BULLET_MAX; j++)
 80071fa:	3201      	adds	r2, #1
 80071fc:	2a14      	cmp	r2, #20
 80071fe:	d1f9      	bne.n	80071f4 <Bullet_Update+0x4c>
 8007200:	300a      	adds	r0, #10

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 8007202:	42a0      	cmp	r0, r4
 8007204:	d1ee      	bne.n	80071e4 <Bullet_Update+0x3c>
                bullets[j].active = 1;
                break;
            }
        }
    }
}
 8007206:	bcf0      	pop	{r4, r5, r6, r7}
 8007208:	4770      	bx	lr

        for (int j = 0; j < BULLET_MAX; j++)
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
 800720a:	0112      	lsls	r2, r2, #4
 800720c:	18ab      	adds	r3, r5, r2
 800720e:	60d9      	str	r1, [r3, #12]
                bullets[j].x = bullet_x;
 8007210:	50a8      	str	r0, [r5, r2]
 8007212:	300a      	adds	r0, #10

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 8007214:	42a0      	cmp	r0, r4
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
                bullets[j].x = bullet_x;
                bullets[j].y = player_y;
 8007216:	605f      	str	r7, [r3, #4]
                bullets[j].active = 1;
 8007218:	609e      	str	r6, [r3, #8]

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 800721a:	d1e3      	bne.n	80071e4 <Bullet_Update+0x3c>
 800721c:	e7f3      	b.n	8007206 <Bullet_Update+0x5e>
 800721e:	bf00      	nop

08007220 <Item_Update>:
        }
    }
}

void Item_Update(void)
{
 8007220:	b570      	push	{r4, r5, r6, lr}
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007222:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007226:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800722a:	f8d4 31d4 	ldr.w	r3, [r4, #468]	; 0x1d4
        }
    }
}

void Item_Update(void)
{
 800722e:	b082      	sub	sp, #8
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007230:	b983      	cbnz	r3, 8007254 <Item_Update+0x34>
 8007232:	f8d4 31e4 	ldr.w	r3, [r4, #484]	; 0x1e4
 8007236:	f240 55a8 	movw	r5, #1448	; 0x5a8
 800723a:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800723e:	bb23      	cbnz	r3, 800728a <Item_Update+0x6a>
 8007240:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 8007244:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007248:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d137      	bne.n	80072c0 <Item_Update+0xa0>
            items[i].y += ITEM_SPEED;
            if (items[i].y > Y_MAX)
                items[i].active = 0;
        }
    }
}
 8007250:	b002      	add	sp, #8
 8007252:	bd70      	pop	{r4, r5, r6, pc}
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007254:	2500      	movs	r5, #0
 8007256:	220a      	movs	r2, #10
 8007258:	9500      	str	r5, [sp, #0]
 800725a:	4613      	mov	r3, r2
 800725c:	f8d4 01cc 	ldr.w	r0, [r4, #460]	; 0x1cc
 8007260:	f8d4 11d0 	ldr.w	r1, [r4, #464]	; 0x1d0
 8007264:	f7fd fc60 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007268:	f8d4 31d0 	ldr.w	r3, [r4, #464]	; 0x1d0
 800726c:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 800726e:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007270:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0

void Item_Update(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007274:	f8d4 31e4 	ldr.w	r3, [r4, #484]	; 0x1e4
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 8007278:	bfc8      	it	gt
 800727a:	f8c4 51d4 	strgt.w	r5, [r4, #468]	; 0x1d4

void Item_Update(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 800727e:	f240 55a8 	movw	r5, #1448	; 0x5a8
 8007282:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0da      	beq.n	8007240 <Item_Update+0x20>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 800728a:	2600      	movs	r6, #0
 800728c:	220a      	movs	r2, #10
 800728e:	f8d5 01dc 	ldr.w	r0, [r5, #476]	; 0x1dc
 8007292:	f8d5 11e0 	ldr.w	r1, [r5, #480]	; 0x1e0
 8007296:	4613      	mov	r3, r2
 8007298:	9600      	str	r6, [sp, #0]
 800729a:	f7fd fc45 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 800729e:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 80072a2:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 80072a4:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 80072a6:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0

void Item_Update(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 80072aa:	f8d4 31f4 	ldr.w	r3, [r4, #500]	; 0x1f4
 80072ae:	f240 54a8 	movw	r4, #1448	; 0x5a8
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 80072b2:	bfc8      	it	gt
 80072b4:	f8c5 61e4 	strgt.w	r6, [r5, #484]	; 0x1e4

void Item_Update(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 80072b8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d0c7      	beq.n	8007250 <Item_Update+0x30>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 80072c0:	2500      	movs	r5, #0
 80072c2:	220a      	movs	r2, #10
 80072c4:	4613      	mov	r3, r2
 80072c6:	f8d4 01ec 	ldr.w	r0, [r4, #492]	; 0x1ec
 80072ca:	f8d4 11f0 	ldr.w	r1, [r4, #496]	; 0x1f0
 80072ce:	9500      	str	r5, [sp, #0]
 80072d0:	f7fd fc2a 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 80072d4:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 80072d8:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 80072da:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 80072dc:	f8c4 31f0 	str.w	r3, [r4, #496]	; 0x1f0
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 80072e0:	bfc8      	it	gt
 80072e2:	f8c4 51f4 	strgt.w	r5, [r4, #500]	; 0x1f4
        }
    }
}
 80072e6:	b002      	add	sp, #8
 80072e8:	bd70      	pop	{r4, r5, r6, pc}
 80072ea:	bf00      	nop

080072ec <Check_Collision>:

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
 80072ec:	b470      	push	{r4, r5, r6}
 80072ee:	9c03      	ldr	r4, [sp, #12]
 80072f0:	9d05      	ldr	r5, [sp, #20]
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80072f2:	4425      	add	r5, r4
 80072f4:	4285      	cmp	r5, r0
 80072f6:	dd02      	ble.n	80072fe <Check_Collision+0x12>
 80072f8:	4410      	add	r0, r2
 80072fa:	4284      	cmp	r4, r0
 80072fc:	db02      	blt.n	8007304 <Check_Collision+0x18>
}
 80072fe:	bc70      	pop	{r4, r5, r6}
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007300:	2000      	movs	r0, #0
}
 8007302:	4770      	bx	lr
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007304:	9a04      	ldr	r2, [sp, #16]
 8007306:	9806      	ldr	r0, [sp, #24]
 8007308:	4402      	add	r2, r0
 800730a:	428a      	cmp	r2, r1
 800730c:	ddf7      	ble.n	80072fe <Check_Collision+0x12>
 800730e:	18c8      	adds	r0, r1, r3
 8007310:	9b04      	ldr	r3, [sp, #16]
}
 8007312:	bc70      	pop	{r4, r5, r6}
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007314:	4283      	cmp	r3, r0
 8007316:	bfac      	ite	ge
 8007318:	2000      	movge	r0, #0
 800731a:	2001      	movlt	r0, #1
}
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop

08007320 <Collision_Update>:

void Collision_Update(void)
{
 8007320:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007324:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007328:	f2c2 0300 	movt	r3, #8192	; 0x2000
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 800732c:	f8d3 0144 	ldr.w	r0, [r3, #324]	; 0x144
 8007330:	f8d3 c140 	ldr.w	ip, [r3, #320]	; 0x140
 8007334:	f8d3 11fc 	ldr.w	r1, [r3, #508]	; 0x1fc
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
}

void Collision_Update(void)
{
 8007338:	b084      	sub	sp, #16
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800733a:	f100 0410 	add.w	r4, r0, #16
 800733e:	f10c 0710 	add.w	r7, ip, #16
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 8007342:	9002      	str	r0, [sp, #8]
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007344:	461a      	mov	r2, r3
 8007346:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 800734a:	9101      	str	r1, [sp, #4]
 800734c:	4618      	mov	r0, r3
 800734e:	f103 0108 	add.w	r1, r3, #8
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 8007352:	461d      	mov	r5, r3
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007354:	9403      	str	r4, [sp, #12]
 8007356:	f503 73a4 	add.w	r3, r3, #328	; 0x148
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
                {
                    bullets[i].active = 0;
 800735a:	9700      	str	r7, [sp, #0]
{
    int i, j;

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
 800735c:	6884      	ldr	r4, [r0, #8]
 800735e:	2c00      	cmp	r4, #0
 8007360:	d077      	beq.n	8007452 <Collision_Update+0x132>
 8007362:	68c4      	ldr	r4, [r0, #12]
 8007364:	2c00      	cmp	r4, #0
 8007366:	d174      	bne.n	8007452 <Collision_Update+0x132>
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 8007368:	b16e      	cbz	r6, 8007386 <Collision_Update+0x66>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800736a:	9f00      	ldr	r7, [sp, #0]
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 800736c:	e911 0300 	ldmdb	r1, {r8, r9}
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007370:	45b8      	cmp	r8, r7
 8007372:	da08      	bge.n	8007386 <Collision_Update+0x66>
 8007374:	f108 0804 	add.w	r8, r8, #4
 8007378:	45c4      	cmp	ip, r8
 800737a:	da04      	bge.n	8007386 <Collision_Update+0x66>
 800737c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007380:	45c1      	cmp	r9, r8
 8007382:	f2c0 8135 	blt.w	80075f0 <Collision_Update+0x2d0>
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 8007386:	f8d2 4164 	ldr.w	r4, [r2, #356]	; 0x164
 800738a:	b1a4      	cbz	r4, 80073b6 <Collision_Update+0x96>
 800738c:	f8d5 415c 	ldr.w	r4, [r5, #348]	; 0x15c
 8007390:	f851 8c08 	ldr.w	r8, [r1, #-8]
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007394:	f104 0910 	add.w	r9, r4, #16
 8007398:	45c8      	cmp	r8, r9
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 800739a:	f851 bc04 	ldr.w	fp, [r1, #-4]
 800739e:	f8d5 a160 	ldr.w	sl, [r5, #352]	; 0x160
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80073a2:	da08      	bge.n	80073b6 <Collision_Update+0x96>
 80073a4:	f108 0804 	add.w	r8, r8, #4
 80073a8:	4544      	cmp	r4, r8
 80073aa:	da04      	bge.n	80073b6 <Collision_Update+0x96>
 80073ac:	f10a 0410 	add.w	r4, sl, #16
 80073b0:	45a3      	cmp	fp, r4
 80073b2:	f2c0 8138 	blt.w	8007626 <Collision_Update+0x306>
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 80073b6:	f8d2 4180 	ldr.w	r4, [r2, #384]	; 0x180
 80073ba:	b1a4      	cbz	r4, 80073e6 <Collision_Update+0xc6>
 80073bc:	f8d5 4178 	ldr.w	r4, [r5, #376]	; 0x178
 80073c0:	f851 8c08 	ldr.w	r8, [r1, #-8]
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80073c4:	f104 0910 	add.w	r9, r4, #16
 80073c8:	45c8      	cmp	r8, r9
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 80073ca:	f851 bc04 	ldr.w	fp, [r1, #-4]
 80073ce:	f8d5 a17c 	ldr.w	sl, [r5, #380]	; 0x17c
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80073d2:	da08      	bge.n	80073e6 <Collision_Update+0xc6>
 80073d4:	f108 0804 	add.w	r8, r8, #4
 80073d8:	4544      	cmp	r4, r8
 80073da:	da04      	bge.n	80073e6 <Collision_Update+0xc6>
 80073dc:	f10a 0410 	add.w	r4, sl, #16
 80073e0:	45a3      	cmp	fp, r4
 80073e2:	f2c0 8127 	blt.w	8007634 <Collision_Update+0x314>
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 80073e6:	f8d2 419c 	ldr.w	r4, [r2, #412]	; 0x19c
 80073ea:	b1a4      	cbz	r4, 8007416 <Collision_Update+0xf6>
 80073ec:	f8d5 4194 	ldr.w	r4, [r5, #404]	; 0x194
 80073f0:	f851 8c08 	ldr.w	r8, [r1, #-8]
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80073f4:	f104 0910 	add.w	r9, r4, #16
 80073f8:	45c8      	cmp	r8, r9
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 80073fa:	f851 bc04 	ldr.w	fp, [r1, #-4]
 80073fe:	f8d5 a198 	ldr.w	sl, [r5, #408]	; 0x198
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007402:	da08      	bge.n	8007416 <Collision_Update+0xf6>
 8007404:	f108 0804 	add.w	r8, r8, #4
 8007408:	4544      	cmp	r4, r8
 800740a:	da04      	bge.n	8007416 <Collision_Update+0xf6>
 800740c:	f10a 0410 	add.w	r4, sl, #16
 8007410:	45a3      	cmp	fp, r4
 8007412:	f2c0 8116 	blt.w	8007642 <Collision_Update+0x322>
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 8007416:	f8d2 41b8 	ldr.w	r4, [r2, #440]	; 0x1b8
 800741a:	b1d4      	cbz	r4, 8007452 <Collision_Update+0x132>
 800741c:	f8d5 41b0 	ldr.w	r4, [r5, #432]	; 0x1b0
 8007420:	f851 8c08 	ldr.w	r8, [r1, #-8]
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007424:	f104 0910 	add.w	r9, r4, #16
 8007428:	45c8      	cmp	r8, r9
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
 800742a:	f851 bc04 	ldr.w	fp, [r1, #-4]
 800742e:	f8d5 a1b4 	ldr.w	sl, [r5, #436]	; 0x1b4
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007432:	da0e      	bge.n	8007452 <Collision_Update+0x132>
 8007434:	f108 0804 	add.w	r8, r8, #4
 8007438:	4544      	cmp	r4, r8
 800743a:	da0a      	bge.n	8007452 <Collision_Update+0x132>
 800743c:	f10a 0410 	add.w	r4, sl, #16
 8007440:	45a3      	cmp	fp, r4
 8007442:	da06      	bge.n	8007452 <Collision_Update+0x132>
 8007444:	f10b 0b08 	add.w	fp, fp, #8
 8007448:	45da      	cmp	sl, fp

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
 800744a:	bfb8      	it	lt
 800744c:	2404      	movlt	r4, #4
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800744e:	f2c0 80d5 	blt.w	80075fc <Collision_Update+0x2dc>
 8007452:	3110      	adds	r1, #16

void Collision_Update(void)
{
    int i, j;

    for (i = 0; i < BULLET_MAX; i++)
 8007454:	4299      	cmp	r1, r3
 8007456:	f100 0010 	add.w	r0, r0, #16
 800745a:	f47f af7f 	bne.w	800735c <Collision_Update+0x3c>
 800745e:	9d01      	ldr	r5, [sp, #4]
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
 8007460:	f240 0104 	movw	r1, #4
 8007464:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8007468:	f8d2 01d4 	ldr.w	r0, [r2, #468]	; 0x1d4
 800746c:	e891 0050 	ldmia.w	r1, {r4, r6}
 8007470:	f240 57a8 	movw	r7, #1448	; 0x5a8
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007474:	f106 0810 	add.w	r8, r6, #16
 8007478:	f8c2 51fc 	str.w	r5, [r2, #508]	; 0x1fc
 800747c:	f502 7500 	add.w	r5, r2, #512	; 0x200
 8007480:	f8cd 8004 	str.w	r8, [sp, #4]
 8007484:	f104 0910 	add.w	r9, r4, #16
 8007488:	f2c2 0700 	movt	r7, #8192	; 0x2000
 800748c:	e895 1120 	ldmia.w	r5, {r5, r8, ip}
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
 8007490:	b140      	cbz	r0, 80074a4 <Collision_Update+0x184>
 8007492:	f8d7 01cc 	ldr.w	r0, [r7, #460]	; 0x1cc
 8007496:	f8d7 b1d0 	ldr.w	fp, [r7, #464]	; 0x1d0
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800749a:	f100 0a0a 	add.w	sl, r0, #10
 800749e:	4554      	cmp	r4, sl
 80074a0:	f2c0 815c 	blt.w	800775c <Collision_Update+0x43c>
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
 80074a4:	f8d2 01e4 	ldr.w	r0, [r2, #484]	; 0x1e4
 80074a8:	f240 57a8 	movw	r7, #1448	; 0x5a8
 80074ac:	f2c2 0700 	movt	r7, #8192	; 0x2000
 80074b0:	b140      	cbz	r0, 80074c4 <Collision_Update+0x1a4>
 80074b2:	f8d7 01dc 	ldr.w	r0, [r7, #476]	; 0x1dc
 80074b6:	f8d7 b1e0 	ldr.w	fp, [r7, #480]	; 0x1e0
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80074ba:	f100 0a0a 	add.w	sl, r0, #10
 80074be:	4554      	cmp	r4, sl
 80074c0:	f2c0 8136 	blt.w	8007730 <Collision_Update+0x410>
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
 80074c4:	f8d2 71f4 	ldr.w	r7, [r2, #500]	; 0x1f4
 80074c8:	f240 50a8 	movw	r0, #1448	; 0x5a8
 80074cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80074d0:	b147      	cbz	r7, 80074e4 <Collision_Update+0x1c4>
 80074d2:	f8d0 71ec 	ldr.w	r7, [r0, #492]	; 0x1ec
 80074d6:	f8d0 b1f0 	ldr.w	fp, [r0, #496]	; 0x1f0
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80074da:	f107 0a0a 	add.w	sl, r7, #10
 80074de:	4554      	cmp	r4, sl
 80074e0:	f2c0 810f 	blt.w	8007702 <Collision_Update+0x3e2>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 80074e4:	e891 0041 	ldmia.w	r1, {r0, r6}
 80074e8:	f8d2 4148 	ldr.w	r4, [r2, #328]	; 0x148
 80074ec:	f240 59a8 	movw	r9, #1448	; 0x5a8
 80074f0:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 80074f4:	f8c2 c208 	str.w	ip, [r2, #520]	; 0x208
 80074f8:	f8c2 8204 	str.w	r8, [r2, #516]	; 0x204
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80074fc:	f100 0510 	add.w	r5, r0, #16
 8007500:	f106 0c10 	add.w	ip, r6, #16
 8007504:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8007508:	688f      	ldr	r7, [r1, #8]
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 800750a:	b144      	cbz	r4, 800751e <Collision_Update+0x1fe>
 800750c:	f8d9 4140 	ldr.w	r4, [r9, #320]	; 0x140
 8007510:	f8d9 a144 	ldr.w	sl, [r9, #324]	; 0x144
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007514:	f104 0810 	add.w	r8, r4, #16
 8007518:	4580      	cmp	r8, r0
 800751a:	f300 80df 	bgt.w	80076dc <Collision_Update+0x3bc>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 800751e:	f8d2 4164 	ldr.w	r4, [r2, #356]	; 0x164
 8007522:	f240 58a8 	movw	r8, #1448	; 0x5a8
 8007526:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800752a:	b144      	cbz	r4, 800753e <Collision_Update+0x21e>
 800752c:	f8d8 415c 	ldr.w	r4, [r8, #348]	; 0x15c
 8007530:	f8d8 a160 	ldr.w	sl, [r8, #352]	; 0x160
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007534:	f104 0910 	add.w	r9, r4, #16
 8007538:	4548      	cmp	r0, r9
 800753a:	f2c0 80bc 	blt.w	80076b6 <Collision_Update+0x396>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 800753e:	f8d2 4180 	ldr.w	r4, [r2, #384]	; 0x180
 8007542:	f240 58a8 	movw	r8, #1448	; 0x5a8
 8007546:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800754a:	b144      	cbz	r4, 800755e <Collision_Update+0x23e>
 800754c:	f8d8 4178 	ldr.w	r4, [r8, #376]	; 0x178
 8007550:	f8d8 a17c 	ldr.w	sl, [r8, #380]	; 0x17c
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007554:	f104 0910 	add.w	r9, r4, #16
 8007558:	4548      	cmp	r0, r9
 800755a:	f2c0 8099 	blt.w	8007690 <Collision_Update+0x370>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 800755e:	f8d2 419c 	ldr.w	r4, [r2, #412]	; 0x19c
 8007562:	f240 58a8 	movw	r8, #1448	; 0x5a8
 8007566:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800756a:	b13c      	cbz	r4, 800757c <Collision_Update+0x25c>
 800756c:	f8d8 4194 	ldr.w	r4, [r8, #404]	; 0x194
 8007570:	f8d8 a198 	ldr.w	sl, [r8, #408]	; 0x198
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007574:	f104 0910 	add.w	r9, r4, #16
 8007578:	4548      	cmp	r0, r9
 800757a:	db78      	blt.n	800766e <Collision_Update+0x34e>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
 800757c:	f8d2 41b8 	ldr.w	r4, [r2, #440]	; 0x1b8
 8007580:	f240 52a8 	movw	r2, #1448	; 0x5a8
 8007584:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007588:	b13c      	cbz	r4, 800759a <Collision_Update+0x27a>
 800758a:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
 800758e:	f8d2 91b4 	ldr.w	r9, [r2, #436]	; 0x1b4
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007592:	f104 0810 	add.w	r8, r4, #16
 8007596:	4540      	cmp	r0, r8
 8007598:	db5a      	blt.n	8007650 <Collision_Update+0x330>

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active)
        {
            if (Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, bullets[i].x, bullets[i].y, 4, 8))
 800759a:	e891 0140 	ldmia.w	r1, {r6, r8}
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800759e:	f240 50a8 	movw	r0, #1448	; 0x5a8
 80075a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80075a6:	f100 0208 	add.w	r2, r0, #8
 80075aa:	f106 0c10 	add.w	ip, r6, #16
 80075ae:	f108 0910 	add.w	r9, r8, #16
    {
        if (bullets[i].active)
        {
            if (Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, bullets[i].x, bullets[i].y, 4, 8))
            {
                bullets[i].active = 0;
 80075b2:	f04f 0a00 	mov.w	sl, #0
        }
    }

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active)
 80075b6:	6884      	ldr	r4, [r0, #8]
 80075b8:	b184      	cbz	r4, 80075dc <Collision_Update+0x2bc>
        {
            if (Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, bullets[i].x, bullets[i].y, 4, 8))
 80075ba:	e912 0810 	ldmdb	r2, {r4, fp}
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80075be:	1d25      	adds	r5, r4, #4
 80075c0:	42ae      	cmp	r6, r5
 80075c2:	da0b      	bge.n	80075dc <Collision_Update+0x2bc>
 80075c4:	4564      	cmp	r4, ip
 80075c6:	f10b 0508 	add.w	r5, fp, #8
 80075ca:	da07      	bge.n	80075dc <Collision_Update+0x2bc>
 80075cc:	45a8      	cmp	r8, r5
 80075ce:	da05      	bge.n	80075dc <Collision_Update+0x2bc>
 80075d0:	45cb      	cmp	fp, r9
 80075d2:	da03      	bge.n	80075dc <Collision_Update+0x2bc>
    {
        if (bullets[i].active)
        {
            if (Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, bullets[i].x, bullets[i].y, 4, 8))
            {
                bullets[i].active = 0;
 80075d4:	f8c0 a008 	str.w	sl, [r0, #8]
                if (player_life > 0)
 80075d8:	b107      	cbz	r7, 80075dc <Collision_Update+0x2bc>
                    player_life--;
 80075da:	3f01      	subs	r7, #1
 80075dc:	3210      	adds	r2, #16
            if (player_life > 0)
                player_life--;
        }
    }

    for (i = 0; i < BULLET_MAX; i++)
 80075de:	429a      	cmp	r2, r3
 80075e0:	f100 0010 	add.w	r0, r0, #16
 80075e4:	d1e7      	bne.n	80075b6 <Collision_Update+0x296>
 80075e6:	608f      	str	r7, [r1, #8]
                if (player_life > 0)
                    player_life--;
            }
        }
    }
}
 80075e8:	b004      	add	sp, #16
 80075ea:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80075ee:	4770      	bx	lr
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80075f0:	9f02      	ldr	r7, [sp, #8]
 80075f2:	f109 0908 	add.w	r9, r9, #8
 80075f6:	454f      	cmp	r7, r9
 80075f8:	f6bf aec5 	bge.w	8007386 <Collision_Update+0x66>
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
                {
                    bullets[i].active = 0;
                    enemies[j].active = 0;
 80075fc:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8007600:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8007604:	2600      	movs	r6, #0
 8007606:	f8c4 6148 	str.w	r6, [r4, #328]	; 0x148
                    score++;
 800760a:	9c01      	ldr	r4, [sp, #4]
 800760c:	3110      	adds	r1, #16
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
                {
                    bullets[i].active = 0;
 800760e:	2700      	movs	r7, #0
                    enemies[j].active = 0;
                    score++;
 8007610:	3401      	adds	r4, #1

void Collision_Update(void)
{
    int i, j;

    for (i = 0; i < BULLET_MAX; i++)
 8007612:	4299      	cmp	r1, r3
        {
            for (j = 0; j < ENEMY_MAX; j++)
            {
                if (enemies[j].active && Check_Collision(bullets[i].x, bullets[i].y, 4, 8, enemies[j].x, enemies[j].y, 16, 16))
                {
                    bullets[i].active = 0;
 8007614:	6087      	str	r7, [r0, #8]
 8007616:	f8d2 6148 	ldr.w	r6, [r2, #328]	; 0x148
                    enemies[j].active = 0;
                    score++;
 800761a:	9401      	str	r4, [sp, #4]
 800761c:	f100 0010 	add.w	r0, r0, #16

void Collision_Update(void)
{
    int i, j;

    for (i = 0; i < BULLET_MAX; i++)
 8007620:	f47f ae9c 	bne.w	800735c <Collision_Update+0x3c>
 8007624:	e71b      	b.n	800745e <Collision_Update+0x13e>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007626:	f10b 0b08 	add.w	fp, fp, #8
 800762a:	45da      	cmp	sl, fp
 800762c:	f6bf aec3 	bge.w	80073b6 <Collision_Update+0x96>

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
 8007630:	2401      	movs	r4, #1
 8007632:	e7e3      	b.n	80075fc <Collision_Update+0x2dc>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007634:	f10b 0b08 	add.w	fp, fp, #8
 8007638:	45da      	cmp	sl, fp
 800763a:	f6bf aed4 	bge.w	80073e6 <Collision_Update+0xc6>

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
 800763e:	2402      	movs	r4, #2
 8007640:	e7dc      	b.n	80075fc <Collision_Update+0x2dc>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007642:	f10b 0b08 	add.w	fp, fp, #8
 8007646:	45da      	cmp	sl, fp
 8007648:	f6bf aee5 	bge.w	8007416 <Collision_Update+0xf6>

    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active && bullets[i].owner == OWNER_PLAYER)
        {
            for (j = 0; j < ENEMY_MAX; j++)
 800764c:	2403      	movs	r4, #3
 800764e:	e7d5      	b.n	80075fc <Collision_Update+0x2dc>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007650:	42ac      	cmp	r4, r5
 8007652:	daa2      	bge.n	800759a <Collision_Update+0x27a>
 8007654:	f109 0010 	add.w	r0, r9, #16
 8007658:	4286      	cmp	r6, r0
 800765a:	da9e      	bge.n	800759a <Collision_Update+0x27a>
 800765c:	45e1      	cmp	r9, ip
 800765e:	da9c      	bge.n	800759a <Collision_Update+0x27a>

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
        {
            enemies[i].active = 0;
 8007660:	2000      	movs	r0, #0
 8007662:	f8c2 01b8 	str.w	r0, [r2, #440]	; 0x1b8
            if (player_life > 0)
 8007666:	2f00      	cmp	r7, #0
 8007668:	d097      	beq.n	800759a <Collision_Update+0x27a>
                player_life--;
 800766a:	3f01      	subs	r7, #1
 800766c:	e795      	b.n	800759a <Collision_Update+0x27a>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800766e:	42a5      	cmp	r5, r4
 8007670:	dd84      	ble.n	800757c <Collision_Update+0x25c>
 8007672:	f10a 0410 	add.w	r4, sl, #16
 8007676:	42a6      	cmp	r6, r4
 8007678:	da80      	bge.n	800757c <Collision_Update+0x25c>
 800767a:	45d4      	cmp	ip, sl
 800767c:	f77f af7e 	ble.w	800757c <Collision_Update+0x25c>

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
        {
            enemies[i].active = 0;
 8007680:	2400      	movs	r4, #0
 8007682:	f8c8 419c 	str.w	r4, [r8, #412]	; 0x19c
            if (player_life > 0)
 8007686:	2f00      	cmp	r7, #0
 8007688:	f43f af78 	beq.w	800757c <Collision_Update+0x25c>
                player_life--;
 800768c:	3f01      	subs	r7, #1
 800768e:	e775      	b.n	800757c <Collision_Update+0x25c>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007690:	42a5      	cmp	r5, r4
 8007692:	f77f af64 	ble.w	800755e <Collision_Update+0x23e>
 8007696:	f10a 0410 	add.w	r4, sl, #16
 800769a:	42a6      	cmp	r6, r4
 800769c:	f6bf af5f 	bge.w	800755e <Collision_Update+0x23e>
 80076a0:	45d4      	cmp	ip, sl
 80076a2:	f77f af5c 	ble.w	800755e <Collision_Update+0x23e>

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
        {
            enemies[i].active = 0;
 80076a6:	2400      	movs	r4, #0
 80076a8:	f8c8 4180 	str.w	r4, [r8, #384]	; 0x180
            if (player_life > 0)
 80076ac:	2f00      	cmp	r7, #0
 80076ae:	f43f af56 	beq.w	800755e <Collision_Update+0x23e>
                player_life--;
 80076b2:	3f01      	subs	r7, #1
 80076b4:	e753      	b.n	800755e <Collision_Update+0x23e>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80076b6:	42a5      	cmp	r5, r4
 80076b8:	f77f af41 	ble.w	800753e <Collision_Update+0x21e>
 80076bc:	f10a 0410 	add.w	r4, sl, #16
 80076c0:	42a6      	cmp	r6, r4
 80076c2:	f6bf af3c 	bge.w	800753e <Collision_Update+0x21e>
 80076c6:	45d4      	cmp	ip, sl
 80076c8:	f77f af39 	ble.w	800753e <Collision_Update+0x21e>

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
        {
            enemies[i].active = 0;
 80076cc:	2400      	movs	r4, #0
 80076ce:	f8c8 4164 	str.w	r4, [r8, #356]	; 0x164
            if (player_life > 0)
 80076d2:	2f00      	cmp	r7, #0
 80076d4:	f43f af33 	beq.w	800753e <Collision_Update+0x21e>
                player_life--;
 80076d8:	3f01      	subs	r7, #1
 80076da:	e730      	b.n	800753e <Collision_Update+0x21e>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 80076dc:	42ac      	cmp	r4, r5
 80076de:	f6bf af1e 	bge.w	800751e <Collision_Update+0x1fe>
 80076e2:	f10a 0410 	add.w	r4, sl, #16
 80076e6:	42b4      	cmp	r4, r6
 80076e8:	f77f af19 	ble.w	800751e <Collision_Update+0x1fe>
 80076ec:	45e2      	cmp	sl, ip
 80076ee:	f6bf af16 	bge.w	800751e <Collision_Update+0x1fe>

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, enemies[i].x, enemies[i].y, 16, 16))
        {
            enemies[i].active = 0;
 80076f2:	2400      	movs	r4, #0
 80076f4:	f8c9 4148 	str.w	r4, [r9, #328]	; 0x148
            if (player_life > 0)
 80076f8:	2f00      	cmp	r7, #0
 80076fa:	f43f af10 	beq.w	800751e <Collision_Update+0x1fe>
                player_life--;
 80076fe:	3f01      	subs	r7, #1
 8007700:	e70d      	b.n	800751e <Collision_Update+0x1fe>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007702:	454f      	cmp	r7, r9
 8007704:	f6bf aeee 	bge.w	80074e4 <Collision_Update+0x1c4>
 8007708:	f10b 040a 	add.w	r4, fp, #10
 800770c:	42a6      	cmp	r6, r4
 800770e:	f6bf aee9 	bge.w	80074e4 <Collision_Update+0x1c4>
 8007712:	9c01      	ldr	r4, [sp, #4]
 8007714:	45a3      	cmp	fp, r4
 8007716:	f6bf aee5 	bge.w	80074e4 <Collision_Update+0x1c4>

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
 800771a:	f890 01f8 	ldrb.w	r0, [r0, #504]	; 0x1f8
 800771e:	2800      	cmp	r0, #0
 8007720:	d13c      	bne.n	800779c <Collision_Update+0x47c>
 8007722:	2d02      	cmp	r5, #2
                bomb_item++;
 8007724:	bf98      	it	ls
 8007726:	3501      	addls	r5, #1
            else if (items[i].type == ITEM_UP && up_item < 3)
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
                speed_item++;
            items[i].active = 0;
 8007728:	2000      	movs	r0, #0
 800772a:	f8c2 01f4 	str.w	r0, [r2, #500]	; 0x1f4
 800772e:	e6d9      	b.n	80074e4 <Collision_Update+0x1c4>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 8007730:	4581      	cmp	r9, r0
 8007732:	f77f aec7 	ble.w	80074c4 <Collision_Update+0x1a4>
 8007736:	f10b 000a 	add.w	r0, fp, #10
 800773a:	4286      	cmp	r6, r0
 800773c:	f6bf aec2 	bge.w	80074c4 <Collision_Update+0x1a4>
 8007740:	9801      	ldr	r0, [sp, #4]
 8007742:	4558      	cmp	r0, fp
 8007744:	f77f aebe 	ble.w	80074c4 <Collision_Update+0x1a4>

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
 8007748:	f897 01e8 	ldrb.w	r0, [r7, #488]	; 0x1e8
 800774c:	bb80      	cbnz	r0, 80077b0 <Collision_Update+0x490>
 800774e:	2d02      	cmp	r5, #2
                bomb_item++;
 8007750:	bf98      	it	ls
 8007752:	3501      	addls	r5, #1
            else if (items[i].type == ITEM_UP && up_item < 3)
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
                speed_item++;
            items[i].active = 0;
 8007754:	2000      	movs	r0, #0
 8007756:	f8c2 01e4 	str.w	r0, [r2, #484]	; 0x1e4
 800775a:	e6b3      	b.n	80074c4 <Collision_Update+0x1a4>
}

//     
int Check_Collision(int x1, int y1, int w1, int h1, int x2, int y2, int w2, int h2)
{
    return (x1 < x2 + w2) && (x1 + w1 > x2) && (y1 < y2 + h2) && (y1 + h1 > y2);
 800775c:	4581      	cmp	r9, r0
 800775e:	f77f aea1 	ble.w	80074a4 <Collision_Update+0x184>
 8007762:	f10b 000a 	add.w	r0, fp, #10
 8007766:	4286      	cmp	r6, r0
 8007768:	f6bf ae9c 	bge.w	80074a4 <Collision_Update+0x184>
 800776c:	9801      	ldr	r0, [sp, #4]
 800776e:	4558      	cmp	r0, fp
 8007770:	f77f ae98 	ble.w	80074a4 <Collision_Update+0x184>

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
 8007774:	f897 01d8 	ldrb.w	r0, [r7, #472]	; 0x1d8
 8007778:	b930      	cbnz	r0, 8007788 <Collision_Update+0x468>
 800777a:	2d02      	cmp	r5, #2
                bomb_item++;
 800777c:	bf98      	it	ls
 800777e:	3501      	addls	r5, #1
            else if (items[i].type == ITEM_UP && up_item < 3)
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
                speed_item++;
            items[i].active = 0;
 8007780:	2000      	movs	r0, #0
 8007782:	f8c2 01d4 	str.w	r0, [r2, #468]	; 0x1d4
 8007786:	e68d      	b.n	80074a4 <Collision_Update+0x184>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 8007788:	2801      	cmp	r0, #1
 800778a:	d01b      	beq.n	80077c4 <Collision_Update+0x4a4>
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
 800778c:	2802      	cmp	r0, #2
 800778e:	d1f7      	bne.n	8007780 <Collision_Update+0x460>
 8007790:	f1bc 0f01 	cmp.w	ip, #1
                speed_item++;
 8007794:	bf98      	it	ls
 8007796:	f10c 0c01 	addls.w	ip, ip, #1
 800779a:	e7f1      	b.n	8007780 <Collision_Update+0x460>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 800779c:	2801      	cmp	r0, #1
 800779e:	d017      	beq.n	80077d0 <Collision_Update+0x4b0>
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
 80077a0:	2802      	cmp	r0, #2
 80077a2:	d1c1      	bne.n	8007728 <Collision_Update+0x408>
 80077a4:	f1bc 0f01 	cmp.w	ip, #1
                speed_item++;
 80077a8:	bf98      	it	ls
 80077aa:	f10c 0c01 	addls.w	ip, ip, #1
 80077ae:	e7bb      	b.n	8007728 <Collision_Update+0x408>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 80077b0:	2801      	cmp	r0, #1
 80077b2:	d013      	beq.n	80077dc <Collision_Update+0x4bc>
                up_item++;
            else if (items[i].type == ITEM_SPEED && speed_item < 2)
 80077b4:	2802      	cmp	r0, #2
 80077b6:	d1cd      	bne.n	8007754 <Collision_Update+0x434>
 80077b8:	f1bc 0f01 	cmp.w	ip, #1
                speed_item++;
 80077bc:	bf98      	it	ls
 80077be:	f10c 0c01 	addls.w	ip, ip, #1
 80077c2:	e7c7      	b.n	8007754 <Collision_Update+0x434>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 80077c4:	f1b8 0f02 	cmp.w	r8, #2
                up_item++;
 80077c8:	bf98      	it	ls
 80077ca:	f108 0801 	addls.w	r8, r8, #1
 80077ce:	e7d7      	b.n	8007780 <Collision_Update+0x460>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 80077d0:	f1b8 0f02 	cmp.w	r8, #2
                up_item++;
 80077d4:	bf98      	it	ls
 80077d6:	f108 0801 	addls.w	r8, r8, #1
 80077da:	e7a5      	b.n	8007728 <Collision_Update+0x408>
    {
        if (items[i].active && Check_Collision(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, items[i].x, items[i].y, 10, 10))
        {
            if (items[i].type == ITEM_BOMB && bomb_item < 3)
                bomb_item++;
            else if (items[i].type == ITEM_UP && up_item < 3)
 80077dc:	f1b8 0f02 	cmp.w	r8, #2
                up_item++;
 80077e0:	bf98      	it	ls
 80077e2:	f108 0801 	addls.w	r8, r8, #1
 80077e6:	e7b5      	b.n	8007754 <Collision_Update+0x434>

080077e8 <Enemy_Draw>:
    }
}

//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
 80077e8:	b510      	push	{r4, lr}
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 80077ea:	f240 54a8 	movw	r4, #1448	; 0x5a8
 80077ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80077f2:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    }
}

//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
 80077f6:	b082      	sub	sp, #8
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 80077f8:	bb03      	cbnz	r3, 800783c <Enemy_Draw+0x54>
 80077fa:	f8d4 2164 	ldr.w	r2, [r4, #356]	; 0x164
 80077fe:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007806:	bb62      	cbnz	r2, 8007862 <Enemy_Draw+0x7a>
 8007808:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800780c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007814:	2a00      	cmp	r2, #0
 8007816:	d137      	bne.n	8007888 <Enemy_Draw+0xa0>
 8007818:	f8d4 219c 	ldr.w	r2, [r4, #412]	; 0x19c
 800781c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007824:	2a00      	cmp	r2, #0
 8007826:	d142      	bne.n	80078ae <Enemy_Draw+0xc6>
 8007828:	f8d4 21b8 	ldr.w	r2, [r4, #440]	; 0x1b8
 800782c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007834:	2a00      	cmp	r2, #0
 8007836:	d14d      	bne.n	80078d4 <Enemy_Draw+0xec>
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
        }
    }
}
 8007838:	b002      	add	sp, #8
 800783a:	bd10      	pop	{r4, pc}
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
 800783c:	2210      	movs	r2, #16
 800783e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	f8d4 0140 	ldr.w	r0, [r4, #320]	; 0x140
 8007848:	4613      	mov	r3, r2
 800784a:	f8d4 1144 	ldr.w	r1, [r4, #324]	; 0x144
 800784e:	f7fd f96b 	bl	8004b28 <Lcd_Draw_Box>
//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 8007852:	f8d4 2164 	ldr.w	r2, [r4, #356]	; 0x164
 8007856:	f240 53a8 	movw	r3, #1448	; 0x5a8
 800785a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800785e:	2a00      	cmp	r2, #0
 8007860:	d0d2      	beq.n	8007808 <Enemy_Draw+0x20>
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
 8007862:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8007866:	f8d3 1160 	ldr.w	r1, [r3, #352]	; 0x160
 800786a:	2210      	movs	r2, #16
 800786c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	4613      	mov	r3, r2
 8007874:	f7fd f958 	bl	8004b28 <Lcd_Draw_Box>
//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 8007878:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800787c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007884:	2a00      	cmp	r2, #0
 8007886:	d0c7      	beq.n	8007818 <Enemy_Draw+0x30>
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
 8007888:	f8d3 0178 	ldr.w	r0, [r3, #376]	; 0x178
 800788c:	f8d3 117c 	ldr.w	r1, [r3, #380]	; 0x17c
 8007890:	2210      	movs	r2, #16
 8007892:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	4613      	mov	r3, r2
 800789a:	f7fd f945 	bl	8004b28 <Lcd_Draw_Box>
//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 800789e:	f8d4 219c 	ldr.w	r2, [r4, #412]	; 0x19c
 80078a2:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80078a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80078aa:	2a00      	cmp	r2, #0
 80078ac:	d0bc      	beq.n	8007828 <Enemy_Draw+0x40>
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
 80078ae:	f8d3 0194 	ldr.w	r0, [r3, #404]	; 0x194
 80078b2:	f8d3 1198 	ldr.w	r1, [r3, #408]	; 0x198
 80078b6:	2210      	movs	r2, #16
 80078b8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80078bc:	9300      	str	r3, [sp, #0]
 80078be:	4613      	mov	r3, r2
 80078c0:	f7fd f932 	bl	8004b28 <Lcd_Draw_Box>
//---------------------------------------------Draw -------------------------------------------//
void Enemy_Draw(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 80078c4:	f8d4 21b8 	ldr.w	r2, [r4, #440]	; 0x1b8
 80078c8:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80078cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80078d0:	2a00      	cmp	r2, #0
 80078d2:	d0b1      	beq.n	8007838 <Enemy_Draw+0x50>
        {
            Lcd_Draw_Box(enemies[i].x, enemies[i].y, 16, 16, color[1]);
 80078d4:	f8d3 01b0 	ldr.w	r0, [r3, #432]	; 0x1b0
 80078d8:	f8d3 11b4 	ldr.w	r1, [r3, #436]	; 0x1b4
 80078dc:	2210      	movs	r2, #16
 80078de:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	4613      	mov	r3, r2
 80078e6:	f7fd f91f 	bl	8004b28 <Lcd_Draw_Box>
        }
    }
}
 80078ea:	b002      	add	sp, #8
 80078ec:	bd10      	pop	{r4, pc}
 80078ee:	bf00      	nop

080078f0 <Bullet_Draw>:

void Bullet_Draw(void)
{
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	4c0c      	ldr	r4, [pc, #48]	; (8007924 <Bullet_Draw+0x34>)
 80078f4:	b082      	sub	sp, #8
    for (int i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active)
        {
            Lcd_Draw_Box(bullets[i].x, bullets[i].y, 4, 8, color[2]);
 80078f6:	f44f 66fc 	mov.w	r6, #2016	; 0x7e0
 80078fa:	f504 75a0 	add.w	r5, r4, #320	; 0x140
 80078fe:	e002      	b.n	8007906 <Bullet_Draw+0x16>
 8007900:	3410      	adds	r4, #16
    }
}

void Bullet_Draw(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 8007902:	42ac      	cmp	r4, r5
 8007904:	d00c      	beq.n	8007920 <Bullet_Draw+0x30>
    {
        if (bullets[i].active)
 8007906:	6823      	ldr	r3, [r4, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0f9      	beq.n	8007900 <Bullet_Draw+0x10>
        {
            Lcd_Draw_Box(bullets[i].x, bullets[i].y, 4, 8, color[2]);
 800790c:	e914 0003 	ldmdb	r4, {r0, r1}
 8007910:	9600      	str	r6, [sp, #0]
 8007912:	2204      	movs	r2, #4
 8007914:	2308      	movs	r3, #8
 8007916:	3410      	adds	r4, #16
 8007918:	f7fd f906 	bl	8004b28 <Lcd_Draw_Box>
    }
}

void Bullet_Draw(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 800791c:	42ac      	cmp	r4, r5
 800791e:	d1f2      	bne.n	8007906 <Bullet_Draw+0x16>
        if (bullets[i].active)
        {
            Lcd_Draw_Box(bullets[i].x, bullets[i].y, 4, 8, color[2]);
        }
    }
}
 8007920:	b002      	add	sp, #8
 8007922:	bd70      	pop	{r4, r5, r6, pc}
 8007924:	200005b0 			; <UNDEFINED> instruction: 0x200005b0

08007928 <Item_Draw>:

void Item_Draw(void)
{
 8007928:	b570      	push	{r4, r5, r6, lr}
 800792a:	4c0e      	ldr	r4, [pc, #56]	; (8007964 <Item_Draw+0x3c>)
 800792c:	b082      	sub	sp, #8
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            unsigned short item_color = (items[i].type == ITEM_BOMB) ? RED : (items[i].type == ITEM_UP) ? YELLOW : GREEN;
 800792e:	f64f 76e0 	movw	r6, #65504	; 0xffe0
 8007932:	f104 0530 	add.w	r5, r4, #48	; 0x30

void Item_Draw(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007936:	6823      	ldr	r3, [r4, #0]
 8007938:	b17b      	cbz	r3, 800795a <Item_Draw+0x32>
        {
            unsigned short item_color = (items[i].type == ITEM_BOMB) ? RED : (items[i].type == ITEM_UP) ? YELLOW : GREEN;
 800793a:	7922      	ldrb	r2, [r4, #4]
 800793c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8007940:	b122      	cbz	r2, 800794c <Item_Draw+0x24>
 8007942:	2a01      	cmp	r2, #1
 8007944:	bf0c      	ite	eq
 8007946:	4633      	moveq	r3, r6
 8007948:	f44f 63fc 	movne.w	r3, #2016	; 0x7e0
            Lcd_Draw_Box(items[i].x, items[i].y, 10, 10, item_color);
 800794c:	220a      	movs	r2, #10
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	e914 0003 	ldmdb	r4, {r0, r1}
 8007954:	4613      	mov	r3, r2
 8007956:	f7fd f8e7 	bl	8004b28 <Lcd_Draw_Box>
 800795a:	3410      	adds	r4, #16
    }
}

void Item_Draw(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 800795c:	42ac      	cmp	r4, r5
 800795e:	d1ea      	bne.n	8007936 <Item_Draw+0xe>
        {
            unsigned short item_color = (items[i].type == ITEM_BOMB) ? RED : (items[i].type == ITEM_UP) ? YELLOW : GREEN;
            Lcd_Draw_Box(items[i].x, items[i].y, 10, 10, item_color);
        }
    }
}
 8007960:	b002      	add	sp, #8
 8007962:	bd70      	pop	{r4, r5, r6, pc}
 8007964:	2000077c 	andcs	r0, r0, ip, ror r7

08007968 <Game_Init>:

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
 8007968:	b538      	push	{r3, r4, r5, lr}
    player_life = 3;
 800796a:	f240 0304 	movw	r3, #4
    bomb_item = 0;
 800796e:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007972:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007976:	2500      	movs	r5, #0
}

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
 8007978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800797c:	2003      	movs	r0, #3
    bomb_item = 0;
    up_item = 0;
    speed_item = 0;
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
 800797e:	2198      	movs	r1, #152	; 0x98
    player_y = LCDH - PLAYER_SIZE_Y - 10;
 8007980:	22d6      	movs	r2, #214	; 0xd6
}

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
 8007982:	6098      	str	r0, [r3, #8]
    bomb_item = 0;
    up_item = 0;
    speed_item = 0;
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
    player_y = LCDH - PLAYER_SIZE_Y - 10;
 8007984:	e883 0006 	stmia.w	r3, {r1, r2}

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
    bomb_item = 0;
 8007988:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
    up_item = 0;
 800798c:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
    speed_item = 0;
 8007990:	f8c4 5208 	str.w	r5, [r4, #520]	; 0x208
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
    player_y = LCDH - PLAYER_SIZE_Y - 10;
    score = 0;
 8007994:	f8c4 51fc 	str.w	r5, [r4, #508]	; 0x1fc
    Lcd_Clr_Screen();
 8007998:	f7fd f8c2 	bl	8004b20 <Lcd_Clr_Screen>
// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
    {
        bullets[i].active = 0;
 800799c:	4628      	mov	r0, r5
 800799e:	4623      	mov	r3, r4
 80079a0:	f504 71a0 	add.w	r1, r4, #320	; 0x140
 80079a4:	6098      	str	r0, [r3, #8]
 80079a6:	3310      	adds	r3, #16
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 80079a8:	428b      	cmp	r3, r1
    {
        bullets[i].active = 0;
 80079aa:	f04f 0200 	mov.w	r2, #0
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 80079ae:	d1f9      	bne.n	80079a4 <Game_Init+0x3c>

void Enemy_Init(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        enemies[i].active = 0;
 80079b0:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
 80079b4:	f8c4 2164 	str.w	r2, [r4, #356]	; 0x164
 80079b8:	f8c4 2180 	str.w	r2, [r4, #384]	; 0x180
 80079bc:	f8c4 219c 	str.w	r2, [r4, #412]	; 0x19c
 80079c0:	f8c4 21b8 	str.w	r2, [r4, #440]	; 0x1b8

void Item_Init(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        items[i].active = 0;
 80079c4:	f8c4 21d4 	str.w	r2, [r4, #468]	; 0x1d4
 80079c8:	f8c4 21e4 	str.w	r2, [r4, #484]	; 0x1e4
 80079cc:	f8c4 21f4 	str.w	r2, [r4, #500]	; 0x1f4
 80079d0:	bd38      	pop	{r3, r4, r5, pc}
 80079d2:	bf00      	nop

080079d4 <HUD_Draw>:
}

//--------------------------------------  ----------------------------------------------//

void HUD_Draw(void)
{
 80079d4:	b510      	push	{r4, lr}
    Lcd_Printf(200, 220, WHITE, BLACK, 1, 1, "B:%d U:%d S:%d", bomb_item, up_item, speed_item);
 80079d6:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80079da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079de:	f503 7000 	add.w	r0, r3, #512	; 0x200
 80079e2:	f640 0370 	movw	r3, #2160	; 0x870
}

//--------------------------------------  ----------------------------------------------//

void HUD_Draw(void)
{
 80079e6:	b086      	sub	sp, #24
    Lcd_Printf(200, 220, WHITE, BLACK, 1, 1, "B:%d U:%d S:%d", bomb_item, up_item, speed_item);
 80079e8:	2401      	movs	r4, #1
 80079ea:	f6c0 0301 	movt	r3, #2049	; 0x801
 80079ee:	c807      	ldmia	r0, {r0, r1, r2}
 80079f0:	9302      	str	r3, [sp, #8]
 80079f2:	9003      	str	r0, [sp, #12]
 80079f4:	9104      	str	r1, [sp, #16]
 80079f6:	9205      	str	r2, [sp, #20]
 80079f8:	9400      	str	r4, [sp, #0]
 80079fa:	9401      	str	r4, [sp, #4]
 80079fc:	20c8      	movs	r0, #200	; 0xc8
 80079fe:	21dc      	movs	r1, #220	; 0xdc
 8007a00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007a04:	2300      	movs	r3, #0
 8007a06:	f7fb fe8f 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(0, 220, WHITE, BLACK, 1, 1, "LIFE:%d", player_life);
 8007a0a:	f240 0304 	movw	r3, #4
 8007a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a12:	689a      	ldr	r2, [r3, #8]
 8007a14:	f640 0380 	movw	r3, #2176	; 0x880
 8007a18:	2000      	movs	r0, #0
 8007a1a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007a1e:	9203      	str	r2, [sp, #12]
 8007a20:	9302      	str	r3, [sp, #8]
 8007a22:	9400      	str	r4, [sp, #0]
 8007a24:	9401      	str	r4, [sp, #4]
 8007a26:	4603      	mov	r3, r0
 8007a28:	21dc      	movs	r1, #220	; 0xdc
 8007a2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007a2e:	f7fb fe7b 	bl	8003728 <Lcd_Printf>
}
 8007a32:	b006      	add	sp, #24
 8007a34:	bd10      	pop	{r4, pc}
 8007a36:	bf00      	nop

08007a38 <Use_Bomb>:

void Use_Bomb(void)
{
    int i;
    for (i = 0; i < ENEMY_MAX; i++)
        enemies[i].active = 0;
 8007a38:	f240 50a8 	movw	r0, #1448	; 0x5a8
 8007a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007a40:	2200      	movs	r2, #0
 8007a42:	4603      	mov	r3, r0
 8007a44:	f500 71a0 	add.w	r1, r0, #320	; 0x140
 8007a48:	f8c0 2148 	str.w	r2, [r0, #328]	; 0x148
 8007a4c:	f8c0 2164 	str.w	r2, [r0, #356]	; 0x164
 8007a50:	f8c0 2180 	str.w	r2, [r0, #384]	; 0x180
 8007a54:	f8c0 219c 	str.w	r2, [r0, #412]	; 0x19c
 8007a58:	f8c0 21b8 	str.w	r2, [r0, #440]	; 0x1b8
    for (i = 0; i < BULLET_MAX; i++)
        bullets[i].active = 0;
 8007a5c:	609a      	str	r2, [r3, #8]
 8007a5e:	3310      	adds	r3, #16
void Use_Bomb(void)
{
    int i;
    for (i = 0; i < ENEMY_MAX; i++)
        enemies[i].active = 0;
    for (i = 0; i < BULLET_MAX; i++)
 8007a60:	428b      	cmp	r3, r1
 8007a62:	d1fb      	bne.n	8007a5c <Use_Bomb+0x24>
        bullets[i].active = 0;
    Lcd_Clr_Screen();
 8007a64:	f7fd b85c 	b.w	8004b20 <Lcd_Clr_Screen>

08007a68 <Game_Update>:
}

// ------------------------------------------Ingame play  ----------------------------------------//
void Game_Update(void)
{
 8007a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    static int move_speed = PLAYER_SPEED;
    static int spawn_timer = 0;
    static int item_spawn_timer = 0;
    static int enemy_fire_timer = 0;

    if (player_life == 0)
 8007a6c:	f240 0404 	movw	r4, #4
 8007a70:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007a74:	68a3      	ldr	r3, [r4, #8]
    {
        game_state = STATE_GAMEOVER;
 8007a76:	f240 56a8 	movw	r6, #1448	; 0x5a8
    Lcd_Clr_Screen();
}

// ------------------------------------------Ingame play  ----------------------------------------//
void Game_Update(void)
{
 8007a7a:	b082      	sub	sp, #8
    static int item_spawn_timer = 0;
    static int enemy_fire_timer = 0;

    if (player_life == 0)
    {
        game_state = STATE_GAMEOVER;
 8007a7c:	f2c2 0600 	movt	r6, #8192	; 0x2000
    static int move_speed = PLAYER_SPEED;
    static int spawn_timer = 0;
    static int item_spawn_timer = 0;
    static int enemy_fire_timer = 0;

    if (player_life == 0)
 8007a80:	b913      	cbnz	r3, 8007a88 <Game_Update+0x20>
    {
        game_state = STATE_GAMEOVER;
 8007a82:	2302      	movs	r3, #2
 8007a84:	f886 320c 	strb.w	r3, [r6, #524]	; 0x20c
    }

    move_speed = (speed_item > 0) ? (PLAYER_SPEED + 2) : PLAYER_SPEED;

    if (Jog_key_in)
 8007a88:	f240 75d8 	movw	r5, #2008	; 0x7d8
    if (player_life == 0)
    {
        game_state = STATE_GAMEOVER;
    }

    move_speed = (speed_item > 0) ? (PLAYER_SPEED + 2) : PLAYER_SPEED;
 8007a8c:	f8d6 2208 	ldr.w	r2, [r6, #520]	; 0x208

    if (Jog_key_in)
 8007a90:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8007a94:	6829      	ldr	r1, [r5, #0]
    if (player_life == 0)
    {
        game_state = STATE_GAMEOVER;
    }

    move_speed = (speed_item > 0) ? (PLAYER_SPEED + 2) : PLAYER_SPEED;
 8007a96:	2a00      	cmp	r2, #0
 8007a98:	bf14      	ite	ne
 8007a9a:	200c      	movne	r0, #12
 8007a9c:	200a      	moveq	r0, #10
 8007a9e:	f240 0304 	movw	r3, #4
 8007aa2:	60e0      	str	r0, [r4, #12]
 8007aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007aa8:	4610      	mov	r0, r2

    if (Jog_key_in)
 8007aaa:	2900      	cmp	r1, #0
 8007aac:	f040 80f9 	bne.w	8007ca2 <Game_Update+0x23a>
            case 2: if (player_x > X_MIN) player_x -= move_speed; break;
            case 3: if (player_x + PLAYER_SIZE_X < X_MAX) player_x += move_speed; break;
        }
    }

    if (fire_delay > 0) fire_delay--;
 8007ab0:	f8d6 2210 	ldr.w	r2, [r6, #528]	; 0x210
 8007ab4:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007ab8:	2a00      	cmp	r2, #0
 8007aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007abe:	bfc4      	itt	gt
 8007ac0:	f102 31ff 	addgt.w	r1, r2, #4294967295
 8007ac4:	f8c3 1210 	strgt.w	r1, [r3, #528]	; 0x210
 8007ac8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007acc:	bfd8      	it	le
 8007ace:	4611      	movle	r1, r2
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	bf9f      	itttt	ls
 8007ad4:	f240 5080 	movwls	r0, #1408	; 0x580
 8007ad8:	f6c0 0001 	movtls	r0, #2049	; 0x801
 8007adc:	eb00 0383 	addls.w	r3, r0, r3, lsl #2
 8007ae0:	695d      	ldrls	r5, [r3, #20]
        case 2: fire_interval = 6; break;
        case 3: fire_interval = 3; break;
        default: fire_interval = 15; break;
    }

    int bullets_to_fire = (up_item > 0) ? (1 + up_item) : 1;
 8007ae2:	f8d6 3204 	ldr.w	r3, [r6, #516]	; 0x204
            case 2: if (player_x > X_MIN) player_x -= move_speed; break;
            case 3: if (player_x + PLAYER_SIZE_X < X_MAX) player_x += move_speed; break;
        }
    }

    if (fire_delay > 0) fire_delay--;
 8007ae6:	bf88      	it	hi
 8007ae8:	250f      	movhi	r5, #15
        case 2: fire_interval = 6; break;
        case 3: fire_interval = 3; break;
        default: fire_interval = 15; break;
    }

    int bullets_to_fire = (up_item > 0) ? (1 + up_item) : 1;
 8007aea:	1c5a      	adds	r2, r3, #1
 8007aec:	b903      	cbnz	r3, 8007af0 <Game_Update+0x88>
 8007aee:	2201      	movs	r2, #1

    if ((GPIOA->IDR & (1 << SW0_PIN)) == 0 && fire_delay == 0)
 8007af0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007af4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007af8:	6898      	ldr	r0, [r3, #8]
 8007afa:	0480      	lsls	r0, r0, #18
 8007afc:	d402      	bmi.n	8007b04 <Game_Update+0x9c>
 8007afe:	2900      	cmp	r1, #0
 8007b00:	f000 8140 	beq.w	8007d84 <Game_Update+0x31c>
        Bullet_Update(bullets_to_fire);

        fire_delay = fire_interval;
    }

    if ((GPIOA->IDR & (1 << 14)) == 0)
 8007b04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b08:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	045b      	lsls	r3, r3, #17
            bomb_used = 1;
        }
    }
    else
    {
        bomb_used = 0;
 8007b10:	bf44      	itt	mi
 8007b12:	2300      	movmi	r3, #0
 8007b14:	f8c6 3214 	strmi.w	r3, [r6, #532]	; 0x214
        Bullet_Update(bullets_to_fire);

        fire_delay = fire_interval;
    }

    if ((GPIOA->IDR & (1 << 14)) == 0)
 8007b18:	d408      	bmi.n	8007b2c <Game_Update+0xc4>
    {
        if (!bomb_used && bomb_item > 0)
 8007b1a:	f8d6 1214 	ldr.w	r1, [r6, #532]	; 0x214
 8007b1e:	f240 52a8 	movw	r2, #1448	; 0x5a8
 8007b22:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007b26:	2900      	cmp	r1, #0
 8007b28:	f000 808f 	beq.w	8007c4a <Game_Update+0x1e2>
 8007b2c:	4cc9      	ldr	r4, [pc, #804]	; (8007e54 <Game_Update+0x3ec>)
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007b2e:	f04f 0800 	mov.w	r8, #0
    for (int i = 0; i < cnt; i++)
    {
        int offset = (i - (cnt - 1) / 2) * 10;  //    (-20, -10, 0, +10, +20 )
        int bullet_x = center_x + offset;  //  

        if (bullet_x < X_MIN || bullet_x > X_MAX - 4)   //    
 8007b32:	f1a4 0608 	sub.w	r6, r4, #8
 8007b36:	4635      	mov	r5, r6
 8007b38:	f504 77a0 	add.w	r7, r4, #320	; 0x140
 8007b3c:	e004      	b.n	8007b48 <Game_Update+0xe0>
 8007b3e:	3410      	adds	r4, #16
    {
        bomb_used = 0;
    } 

    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007b40:	42bc      	cmp	r4, r7
 8007b42:	f105 0510 	add.w	r5, r5, #16
 8007b46:	d01c      	beq.n	8007b82 <Game_Update+0x11a>
    {
        if (bullets[i].active)
 8007b48:	68ab      	ldr	r3, [r5, #8]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d0f7      	beq.n	8007b3e <Game_Update+0xd6>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007b4e:	e914 0003 	ldmdb	r4, {r0, r1}
 8007b52:	2308      	movs	r3, #8
 8007b54:	f8cd 8000 	str.w	r8, [sp]
 8007b58:	2204      	movs	r2, #4
 8007b5a:	f7fc ffe5 	bl	8004b28 <Lcd_Draw_Box>
    {
        if (bullets[i].active)
        {
            Draw_Object(bullets[i].x, bullets[i].y, 4, 8, 5); //   

            if (bullets[i].owner == OWNER_PLAYER)
 8007b5e:	68eb      	ldr	r3, [r5, #12]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d16a      	bne.n	8007c3a <Game_Update+0x1d2>
            {
                bullets[i].y -= BULLET_SPEED; //   
 8007b64:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007b68:	3b0a      	subs	r3, #10
 8007b6a:	f844 3c04 	str.w	r3, [r4, #-4]
            {
                bullets[i].y += ENEMY_BULLET_SPEED; //   
            }
    
            //   
            if (bullets[i].y < Y_MIN || bullets[i].y > Y_MAX)
 8007b6e:	2bef      	cmp	r3, #239	; 0xef
 8007b70:	f104 0410 	add.w	r4, r4, #16
                bullets[i].active = 0;
 8007b74:	bf88      	it	hi
 8007b76:	f8c5 8008 	strhi.w	r8, [r5, #8]
    {
        bomb_used = 0;
    } 

    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007b7a:	42bc      	cmp	r4, r7
 8007b7c:	f105 0510 	add.w	r5, r5, #16
 8007b80:	d1e2      	bne.n	8007b48 <Game_Update+0xe0>
            if (bullets[i].y < Y_MIN || bullets[i].y > Y_MAX)
                bullets[i].active = 0;
        }
    }

    Enemy_Update();
 8007b82:	f7ff fa9b 	bl	80070bc <Enemy_Update>

void Item_Update(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007b86:	f8d6 31d4 	ldr.w	r3, [r6, #468]	; 0x1d4
 8007b8a:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007b8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f040 80e2 	bne.w	8007d5c <Game_Update+0x2f4>
 8007b98:	f8d6 31e4 	ldr.w	r3, [r6, #484]	; 0x1e4
 8007b9c:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007ba0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f040 80c5 	bne.w	8007d34 <Game_Update+0x2cc>
 8007baa:	f8d6 31f4 	ldr.w	r3, [r6, #500]	; 0x1f4
 8007bae:	f240 54a8 	movw	r4, #1448	; 0x5a8
 8007bb2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f040 80a8 	bne.w	8007d0c <Game_Update+0x2a4>

    Enemy_Update();
    Item_Update();
    

    Collision_Update();
 8007bbc:	f7ff fbb0 	bl	8007320 <Collision_Update>

    spawn_timer++;
 8007bc0:	f8d6 3218 	ldr.w	r3, [r6, #536]	; 0x218
    item_spawn_timer++;
 8007bc4:	f8d6 221c 	ldr.w	r2, [r6, #540]	; 0x21c
    enemy_fire_timer++;
 8007bc8:	f8d6 1220 	ldr.w	r1, [r6, #544]	; 0x220
    Item_Update();
    

    Collision_Update();

    spawn_timer++;
 8007bcc:	3301      	adds	r3, #1
    item_spawn_timer++;
 8007bce:	3201      	adds	r2, #1
    enemy_fire_timer++;
 8007bd0:	3101      	adds	r1, #1
    Item_Update();
    

    Collision_Update();

    spawn_timer++;
 8007bd2:	f240 54a8 	movw	r4, #1448	; 0x5a8
    item_spawn_timer++;
    enemy_fire_timer++;

    if (spawn_timer > SPAWN_INTERVAL)
 8007bd6:	2b4b      	cmp	r3, #75	; 0x4b
    Item_Update();
    

    Collision_Update();

    spawn_timer++;
 8007bd8:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
    item_spawn_timer++;
 8007bdc:	f8c6 221c 	str.w	r2, [r6, #540]	; 0x21c
    enemy_fire_timer++;
 8007be0:	f8c6 1220 	str.w	r1, [r6, #544]	; 0x220
    Item_Update();
    

    Collision_Update();

    spawn_timer++;
 8007be4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    item_spawn_timer++;
    enemy_fire_timer++;

    if (spawn_timer > SPAWN_INTERVAL)
 8007be8:	f300 8088 	bgt.w	8007cfc <Game_Update+0x294>
    {
        Spawn_Enemy();
        spawn_timer = 0;
    }

    if (item_spawn_timer > 300)
 8007bec:	f5b2 7f96 	cmp.w	r2, #300	; 0x12c
 8007bf0:	dc6c      	bgt.n	8007ccc <Game_Update+0x264>
    {
        Spawn_Item();
        item_spawn_timer = 0;
    }

    if (enemy_fire_timer > 100)
 8007bf2:	f8d6 3220 	ldr.w	r3, [r6, #544]	; 0x220
 8007bf6:	2b64      	cmp	r3, #100	; 0x64
 8007bf8:	dd1c      	ble.n	8007c34 <Game_Update+0x1cc>
 8007bfa:	4897      	ldr	r0, [pc, #604]	; (8007e58 <Game_Update+0x3f0>)
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 8007bfc:	2701      	movs	r7, #1
 8007bfe:	f100 048c 	add.w	r4, r0, #140	; 0x8c

    if (enemy_fire_timer > 100)
    {
        for (i = 0; i < ENEMY_MAX; i++)
        {
            if (enemies[i].active && enemies[i].y + 16 <= Y_MAX)  //    
 8007c02:	6803      	ldr	r3, [r0, #0]
 8007c04:	b183      	cbz	r3, 8007c28 <Game_Update+0x1c0>
 8007c06:	f850 5c04 	ldr.w	r5, [r0, #-4]
 8007c0a:	2ddf      	cmp	r5, #223	; 0xdf
 8007c0c:	dc0c      	bgt.n	8007c28 <Game_Update+0x1c0>
            {
                Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
 8007c0e:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007c12:	f850 cc08 	ldr.w	ip, [r0, #-8]
 8007c16:	f2c2 0300 	movt	r3, #8192	; 0x2000

// -------------------------------------Update : Object  -------------------------------------//
void Bullet_Enemy_Update(int ex, int ey)
{
    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007c1a:	2200      	movs	r2, #0
    {
        if (!bullets[i].active)
 8007c1c:	6899      	ldr	r1, [r3, #8]
 8007c1e:	3310      	adds	r3, #16
 8007c20:	b391      	cbz	r1, 8007c88 <Game_Update+0x220>

// -------------------------------------Update : Object  -------------------------------------//
void Bullet_Enemy_Update(int ex, int ey)
{
    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007c22:	3201      	adds	r2, #1
 8007c24:	2a14      	cmp	r2, #20
 8007c26:	d1f9      	bne.n	8007c1c <Game_Update+0x1b4>
 8007c28:	301c      	adds	r0, #28
        item_spawn_timer = 0;
    }

    if (enemy_fire_timer > 100)
    {
        for (i = 0; i < ENEMY_MAX; i++)
 8007c2a:	42a0      	cmp	r0, r4
 8007c2c:	d1e9      	bne.n	8007c02 <Game_Update+0x19a>
            if (enemies[i].active && enemies[i].y + 16 <= Y_MAX)  //    
            {
                Bullet_Enemy_Update(enemies[i].x, enemies[i].y);
            }
        }
        enemy_fire_timer = 0;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f8c6 3220 	str.w	r3, [r6, #544]	; 0x220
    }
}
 8007c34:	b002      	add	sp, #8
 8007c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

            if (bullets[i].owner == OWNER_PLAYER)
            {
                bullets[i].y -= BULLET_SPEED; //   
            }
            else if (bullets[i].owner == OWNER_ENEMY)
 8007c3a:	2b01      	cmp	r3, #1
            {
                bullets[i].y += ENEMY_BULLET_SPEED; //   
 8007c3c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007c40:	bf04      	itt	eq
 8007c42:	3304      	addeq	r3, #4
 8007c44:	f844 3c04 	streq.w	r3, [r4, #-4]
 8007c48:	e791      	b.n	8007b6e <Game_Update+0x106>
        fire_delay = fire_interval;
    }

    if ((GPIOA->IDR & (1 << 14)) == 0)
    {
        if (!bomb_used && bomb_item > 0)
 8007c4a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f43f af6c 	beq.w	8007b2c <Game_Update+0xc4>
        {
            bomb_item--;
 8007c54:	1e58      	subs	r0, r3, #1
 8007c56:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
 8007c5a:	4613      	mov	r3, r2

void Use_Bomb(void)
{
    int i;
    for (i = 0; i < ENEMY_MAX; i++)
        enemies[i].active = 0;
 8007c5c:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
 8007c60:	f8c2 1164 	str.w	r1, [r2, #356]	; 0x164
 8007c64:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
 8007c68:	f8c2 119c 	str.w	r1, [r2, #412]	; 0x19c
 8007c6c:	f8c2 11b8 	str.w	r1, [r2, #440]	; 0x1b8
 8007c70:	f502 72a0 	add.w	r2, r2, #320	; 0x140
    for (i = 0; i < BULLET_MAX; i++)
        bullets[i].active = 0;
 8007c74:	6099      	str	r1, [r3, #8]
 8007c76:	3310      	adds	r3, #16
void Use_Bomb(void)
{
    int i;
    for (i = 0; i < ENEMY_MAX; i++)
        enemies[i].active = 0;
    for (i = 0; i < BULLET_MAX; i++)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d1fb      	bne.n	8007c74 <Game_Update+0x20c>
        bullets[i].active = 0;
    Lcd_Clr_Screen();
 8007c7c:	f7fc ff50 	bl	8004b20 <Lcd_Clr_Screen>
    {
        if (!bomb_used && bomb_item > 0)
        {
            bomb_item--;
            Use_Bomb();
            bomb_used = 1;
 8007c80:	2301      	movs	r3, #1
 8007c82:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 8007c86:	e751      	b.n	8007b2c <Game_Update+0xc4>
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 8007c88:	0112      	lsls	r2, r2, #4
 8007c8a:	301c      	adds	r0, #28
 8007c8c:	18b3      	adds	r3, r6, r2
            bullets[i].x = ex + 6;
 8007c8e:	f10c 0106 	add.w	r1, ip, #6
            bullets[i].y = ey + 16;
 8007c92:	3510      	adds	r5, #16
        item_spawn_timer = 0;
    }

    if (enemy_fire_timer > 100)
    {
        for (i = 0; i < ENEMY_MAX; i++)
 8007c94:	42a0      	cmp	r0, r4
    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (!bullets[i].active)
        {
            bullets[i].owner = OWNER_ENEMY;
 8007c96:	60df      	str	r7, [r3, #12]
            bullets[i].x = ex + 6;
 8007c98:	50b1      	str	r1, [r6, r2]
            bullets[i].y = ey + 16;
 8007c9a:	605d      	str	r5, [r3, #4]
            bullets[i].active = 1;
 8007c9c:	609f      	str	r7, [r3, #8]
        item_spawn_timer = 0;
    }

    if (enemy_fire_timer > 100)
    {
        for (i = 0; i < ENEMY_MAX; i++)
 8007c9e:	d1b0      	bne.n	8007c02 <Game_Update+0x19a>
 8007ca0:	e7c5      	b.n	8007c2e <Game_Update+0x1c6>

    move_speed = (speed_item > 0) ? (PLAYER_SPEED + 2) : PLAYER_SPEED;

    if (Jog_key_in)
    {
        Jog_key_in = 0;
 8007ca2:	2700      	movs	r7, #0
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007ca4:	2210      	movs	r2, #16
 8007ca6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007caa:	9700      	str	r7, [sp, #0]
 8007cac:	4613      	mov	r3, r2

    move_speed = (speed_item > 0) ? (PLAYER_SPEED + 2) : PLAYER_SPEED;

    if (Jog_key_in)
    {
        Jog_key_in = 0;
 8007cae:	602f      	str	r7, [r5, #0]
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007cb0:	f7fc ff3a 	bl	8004b28 <Lcd_Draw_Box>
    if (Jog_key_in)
    {
        Jog_key_in = 0;
        Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 5);

        switch (Jog_key)
 8007cb4:	f240 73dc 	movw	r3, #2012	; 0x7dc
 8007cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b03      	cmp	r3, #3
 8007cc0:	f200 80c4 	bhi.w	8007e4c <Game_Update+0x3e4>
 8007cc4:	e8df f003 	tbb	[pc, r3]
 8007cc8:	8d9ba8b5 	ldchi	8, cr10, [fp, #724]	; 0x2d4

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (!items[i].active)
 8007ccc:	f8d6 21d4 	ldr.w	r2, [r6, #468]	; 0x1d4
 8007cd0:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007cd8:	2a00      	cmp	r2, #0
 8007cda:	f000 80f4 	beq.w	8007ec6 <Game_Update+0x45e>
 8007cde:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	f000 80c5 	beq.w	8007e72 <Game_Update+0x40a>
 8007ce8:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
    }
}

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 8007cec:	2402      	movs	r4, #2
    {
        if (!items[i].active)
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f000 80c0 	beq.w	8007e74 <Game_Update+0x40c>
    }

    if (item_spawn_timer > 300)
    {
        Spawn_Item();
        item_spawn_timer = 0;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	f8c6 321c 	str.w	r3, [r6, #540]	; 0x21c
 8007cfa:	e77a      	b.n	8007bf2 <Game_Update+0x18a>
    item_spawn_timer++;
    enemy_fire_timer++;

    if (spawn_timer > SPAWN_INTERVAL)
    {
        Spawn_Enemy();
 8007cfc:	f7ff f8ea 	bl	8006ed4 <Spawn_Enemy>
        spawn_timer = 0;
 8007d00:	2300      	movs	r3, #0
 8007d02:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
 8007d06:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 8007d0a:	e76f      	b.n	8007bec <Game_Update+0x184>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007d0c:	2500      	movs	r5, #0
 8007d0e:	220a      	movs	r2, #10
 8007d10:	f8d4 01ec 	ldr.w	r0, [r4, #492]	; 0x1ec
 8007d14:	f8d4 11f0 	ldr.w	r1, [r4, #496]	; 0x1f0
 8007d18:	4613      	mov	r3, r2
 8007d1a:	9500      	str	r5, [sp, #0]
 8007d1c:	f7fc ff04 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d20:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 8007d24:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 8007d26:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d28:	f8c4 31f0 	str.w	r3, [r4, #496]	; 0x1f0
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 8007d2c:	bfc8      	it	gt
 8007d2e:	f8c4 51f4 	strgt.w	r5, [r4, #500]	; 0x1f4
 8007d32:	e743      	b.n	8007bbc <Game_Update+0x154>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007d34:	2500      	movs	r5, #0
 8007d36:	220a      	movs	r2, #10
 8007d38:	f8d4 01dc 	ldr.w	r0, [r4, #476]	; 0x1dc
 8007d3c:	f8d4 11e0 	ldr.w	r1, [r4, #480]	; 0x1e0
 8007d40:	4613      	mov	r3, r2
 8007d42:	9500      	str	r5, [sp, #0]
 8007d44:	f7fc fef0 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d48:	f8d4 31e0 	ldr.w	r3, [r4, #480]	; 0x1e0
 8007d4c:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 8007d4e:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d50:	f8c4 31e0 	str.w	r3, [r4, #480]	; 0x1e0
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 8007d54:	bfc8      	it	gt
 8007d56:	f8c4 51e4 	strgt.w	r5, [r4, #484]	; 0x1e4
 8007d5a:	e726      	b.n	8007baa <Game_Update+0x142>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007d5c:	2500      	movs	r5, #0
 8007d5e:	220a      	movs	r2, #10
 8007d60:	f8d4 01cc 	ldr.w	r0, [r4, #460]	; 0x1cc
 8007d64:	f8d4 11d0 	ldr.w	r1, [r4, #464]	; 0x1d0
 8007d68:	4613      	mov	r3, r2
 8007d6a:	9500      	str	r5, [sp, #0]
 8007d6c:	f7fc fedc 	bl	8004b28 <Lcd_Draw_Box>
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d70:	f8d4 31d0 	ldr.w	r3, [r4, #464]	; 0x1d0
 8007d74:	3302      	adds	r3, #2
            if (items[i].y > Y_MAX)
 8007d76:	2bef      	cmp	r3, #239	; 0xef
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
        {
            Draw_Object(items[i].x, items[i].y, 10, 10, 5);
            items[i].y += ITEM_SPEED;
 8007d78:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
            if (items[i].y > Y_MAX)
                items[i].active = 0;
 8007d7c:	bfc8      	it	gt
 8007d7e:	f8c4 51d4 	strgt.w	r5, [r4, #468]	; 0x1d4
 8007d82:	e709      	b.n	8007b98 <Game_Update+0x130>
}


void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    
 8007d84:	6820      	ldr	r0, [r4, #0]
 8007d86:	f240 0104 	movw	r1, #4

    for (int i = 0; i < cnt; i++)
 8007d8a:	2a00      	cmp	r2, #0
}


void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    
 8007d8c:	f100 0006 	add.w	r0, r0, #6
 8007d90:	f2c2 0100 	movt	r1, #8192	; 0x2000

    for (int i = 0; i < cnt; i++)
 8007d94:	dd22      	ble.n	8007ddc <Game_Update+0x374>
 8007d96:	1e53      	subs	r3, r2, #1
 8007d98:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8007d9c:	105b      	asrs	r3, r3, #1
 8007d9e:	425b      	negs	r3, r3
 8007da0:	441a      	add	r2, r3
 8007da2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007da6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
                bullets[j].x = bullet_x;
                bullets[j].y = player_y;
 8007daa:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8007dae:	eb00 0442 	add.w	r4, r0, r2, lsl #1
                bullets[j].active = 1;
 8007db2:	2701      	movs	r7, #1
 8007db4:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    for (int i = 0; i < cnt; i++)
    {
        int offset = (i - (cnt - 1) / 2) * 10;  //    (-20, -10, 0, +10, +20 )
        int bullet_x = center_x + offset;  //  

        if (bullet_x < X_MIN || bullet_x > X_MAX - 4)   //    
 8007db8:	f5b0 7f9e 	cmp.w	r0, #316	; 0x13c
 8007dbc:	d20b      	bcs.n	8007dd6 <Game_Update+0x36e>
 8007dbe:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007dc6:	2200      	movs	r2, #0
        continue;

        for (int j = 0; j < BULLET_MAX; j++)
        {
            if (!bullets[j].active)
 8007dc8:	6899      	ldr	r1, [r3, #8]
 8007dca:	3310      	adds	r3, #16
 8007dcc:	2900      	cmp	r1, #0
 8007dce:	d045      	beq.n	8007e5c <Game_Update+0x3f4>
        int bullet_x = center_x + offset;  //  

        if (bullet_x < X_MIN || bullet_x > X_MAX - 4)   //    
        continue;

        for (int j = 0; j < BULLET_MAX; j++)
 8007dd0:	3201      	adds	r2, #1
 8007dd2:	2a14      	cmp	r2, #20
 8007dd4:	d1f8      	bne.n	8007dc8 <Game_Update+0x360>
 8007dd6:	300a      	adds	r0, #10

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 8007dd8:	42a0      	cmp	r0, r4
 8007dda:	d1ed      	bne.n	8007db8 <Game_Update+0x350>

    if ((GPIOA->IDR & (1 << SW0_PIN)) == 0 && fire_delay == 0)
    {
        Bullet_Update(bullets_to_fire);

        fire_delay = fire_interval;
 8007ddc:	f8c6 5210 	str.w	r5, [r6, #528]	; 0x210
 8007de0:	e690      	b.n	8007b04 <Game_Update+0x9c>
        switch (Jog_key)
        {
            case 0: if (player_y > Y_MIN) player_y -= move_speed; break;
            case 1: if (player_y + PLAYER_SIZE_Y < Y_MAX) player_y += move_speed; break;
            case 2: if (player_x > X_MIN) player_x -= move_speed; break;
            case 3: if (player_x + PLAYER_SIZE_X < X_MAX) player_x += move_speed; break;
 8007de2:	6822      	ldr	r2, [r4, #0]
 8007de4:	f240 0304 	movw	r3, #4
 8007de8:	f5b2 7f97 	cmp.w	r2, #302	; 0x12e
 8007dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007df0:	dc2c      	bgt.n	8007e4c <Game_Update+0x3e4>
 8007df2:	68d9      	ldr	r1, [r3, #12]
 8007df4:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 8007df8:	440a      	add	r2, r1
 8007dfa:	601a      	str	r2, [r3, #0]
 8007dfc:	e658      	b.n	8007ab0 <Game_Update+0x48>

        switch (Jog_key)
        {
            case 0: if (player_y > Y_MIN) player_y -= move_speed; break;
            case 1: if (player_y + PLAYER_SIZE_Y < Y_MAX) player_y += move_speed; break;
            case 2: if (player_x > X_MIN) player_x -= move_speed; break;
 8007dfe:	6822      	ldr	r2, [r4, #0]
 8007e00:	f240 0304 	movw	r3, #4
 8007e04:	2a00      	cmp	r2, #0
 8007e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e0a:	dd1f      	ble.n	8007e4c <Game_Update+0x3e4>
 8007e0c:	68d9      	ldr	r1, [r3, #12]
 8007e0e:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 8007e12:	1a52      	subs	r2, r2, r1
 8007e14:	601a      	str	r2, [r3, #0]
 8007e16:	e64b      	b.n	8007ab0 <Game_Update+0x48>
        Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 5);

        switch (Jog_key)
        {
            case 0: if (player_y > Y_MIN) player_y -= move_speed; break;
            case 1: if (player_y + PLAYER_SIZE_Y < Y_MAX) player_y += move_speed; break;
 8007e18:	6862      	ldr	r2, [r4, #4]
 8007e1a:	f240 0304 	movw	r3, #4
 8007e1e:	2ade      	cmp	r2, #222	; 0xde
 8007e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e24:	dc12      	bgt.n	8007e4c <Game_Update+0x3e4>
 8007e26:	68d9      	ldr	r1, [r3, #12]
 8007e28:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 8007e2c:	440a      	add	r2, r1
 8007e2e:	605a      	str	r2, [r3, #4]
 8007e30:	e63e      	b.n	8007ab0 <Game_Update+0x48>
        Jog_key_in = 0;
        Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 5);

        switch (Jog_key)
        {
            case 0: if (player_y > Y_MIN) player_y -= move_speed; break;
 8007e32:	6862      	ldr	r2, [r4, #4]
 8007e34:	f240 0304 	movw	r3, #4
 8007e38:	2a00      	cmp	r2, #0
 8007e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e3e:	dd05      	ble.n	8007e4c <Game_Update+0x3e4>
 8007e40:	68d9      	ldr	r1, [r3, #12]
 8007e42:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 8007e46:	1a52      	subs	r2, r2, r1
 8007e48:	605a      	str	r2, [r3, #4]
 8007e4a:	e631      	b.n	8007ab0 <Game_Update+0x48>
 8007e4c:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 8007e50:	e62e      	b.n	8007ab0 <Game_Update+0x48>
 8007e52:	bf00      	nop
 8007e54:	200005b0 			; <UNDEFINED> instruction: 0x200005b0
 8007e58:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>

        for (int j = 0; j < BULLET_MAX; j++)
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
 8007e5c:	0112      	lsls	r2, r2, #4
 8007e5e:	18b3      	adds	r3, r6, r2
 8007e60:	60d9      	str	r1, [r3, #12]
                bullets[j].x = bullet_x;
 8007e62:	50b0      	str	r0, [r6, r2]
 8007e64:	300a      	adds	r0, #10

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 8007e66:	42a0      	cmp	r0, r4
        {
            if (!bullets[j].active)
            {
                bullets[j].owner = OWNER_PLAYER;
                bullets[j].x = bullet_x;
                bullets[j].y = player_y;
 8007e68:	f8c3 e004 	str.w	lr, [r3, #4]
                bullets[j].active = 1;
 8007e6c:	609f      	str	r7, [r3, #8]

void Bullet_Update(int cnt)
{
    int center_x = player_x + PLAYER_SIZE_X / 2 - 2;  //    

    for (int i = 0; i < cnt; i++)
 8007e6e:	d1a3      	bne.n	8007db8 <Game_Update+0x350>
 8007e70:	e7b4      	b.n	8007ddc <Game_Update+0x374>
    }
}

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
 8007e72:	2401      	movs	r4, #1
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
 8007e74:	f001 f9be 	bl	80091f4 <rand>
 8007e78:	f240 13a7 	movw	r3, #423	; 0x1a7
 8007e7c:	f6c1 236d 	movt	r3, #6765	; 0x1a6d
 8007e80:	fb83 2300 	smull	r2, r3, r3, r0
 8007e84:	17c2      	asrs	r2, r0, #31
 8007e86:	ebc2 1363 	rsb	r3, r2, r3, asr #5
 8007e8a:	f44f 729b 	mov.w	r2, #310	; 0x136
 8007e8e:	fb02 0013 	mls	r0, r2, r3, r0
 8007e92:	eb06 1404 	add.w	r4, r6, r4, lsl #4
            items[i].y = 0;
 8007e96:	2300      	movs	r3, #0
 8007e98:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
 8007e9c:	f8c4 01cc 	str.w	r0, [r4, #460]	; 0x1cc
            items[i].y = 0;
            items[i].type = (ITEM_TYPE)(rand() % 3);
 8007ea0:	f001 f9a8 	bl	80091f4 <rand>
 8007ea4:	f245 5356 	movw	r3, #21846	; 0x5556
 8007ea8:	f2c5 5355 	movt	r3, #21845	; 0x5555
 8007eac:	fb83 2300 	smull	r2, r3, r3, r0
 8007eb0:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8007eb4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007eb8:	1ac0      	subs	r0, r0, r3
            items[i].active = 1;
 8007eba:	2301      	movs	r3, #1
    {
        if (!items[i].active)
        {
            items[i].x = (rand() % (LCDW - 10));
            items[i].y = 0;
            items[i].type = (ITEM_TYPE)(rand() % 3);
 8007ebc:	f884 01d8 	strb.w	r0, [r4, #472]	; 0x1d8
            items[i].active = 1;
 8007ec0:	f8c4 31d4 	str.w	r3, [r4, #468]	; 0x1d4
 8007ec4:	e716      	b.n	8007cf4 <Game_Update+0x28c>

void Spawn_Item(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        if (!items[i].active)
 8007ec6:	4614      	mov	r4, r2
 8007ec8:	e7d4      	b.n	8007e74 <Game_Update+0x40c>
 8007eca:	bf00      	nop

08007ecc <Play_Screen>:
        enemy_fire_timer = 0;
    }
}

void Play_Screen(void)
{
 8007ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 2);
 8007ed0:	f240 0904 	movw	r9, #4
        enemy_fire_timer = 0;
    }
}

void Play_Screen(void)
{
 8007ed4:	b087      	sub	sp, #28
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007ed6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8007eda:	2210      	movs	r2, #16
    }
}

void Play_Screen(void)
{
    Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 2);
 8007edc:	f2c2 0900 	movt	r9, #8192	; 0x2000
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	e899 0003 	ldmia.w	r9, {r0, r1}
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	f7fc fe1e 	bl	8004b28 <Lcd_Draw_Box>
 8007eec:	4c76      	ldr	r4, [pc, #472]	; (80080c8 <Play_Screen+0x1fc>)
 8007eee:	f240 5780 	movw	r7, #1408	; 0x580
 8007ef2:	f1a4 0808 	sub.w	r8, r4, #8
 8007ef6:	4645      	mov	r5, r8
 8007ef8:	f508 76a4 	add.w	r6, r8, #328	; 0x148
 8007efc:	f6c0 0701 	movt	r7, #2049	; 0x801
    Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 2);

    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active)
 8007f00:	68a9      	ldr	r1, [r5, #8]
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007f02:	2204      	movs	r2, #4
 8007f04:	2308      	movs	r3, #8
    Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 2);

    int i;
    for (i = 0; i < BULLET_MAX; i++)
    {
        if (bullets[i].active)
 8007f06:	b179      	cbz	r1, 8007f28 <Play_Screen+0x5c>
        {
            int color_index = (bullets[i].owner == OWNER_PLAYER) ? 3 : 1;
 8007f08:	68e9      	ldr	r1, [r5, #12]
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007f0a:	f854 0c08 	ldr.w	r0, [r4, #-8]
 8007f0e:	2900      	cmp	r1, #0
 8007f10:	bf14      	ite	ne
 8007f12:	2102      	movne	r1, #2
 8007f14:	2106      	moveq	r1, #6
 8007f16:	4439      	add	r1, r7
 8007f18:	f8b1 e020 	ldrh.w	lr, [r1, #32]
 8007f1c:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8007f20:	f8cd e000 	str.w	lr, [sp]
 8007f24:	f7fc fe00 	bl	8004b28 <Lcd_Draw_Box>
 8007f28:	3410      	adds	r4, #16
void Play_Screen(void)
{
    Draw_Object(player_x, player_y, PLAYER_SIZE_X, PLAYER_SIZE_Y, 2);

    int i;
    for (i = 0; i < BULLET_MAX; i++)
 8007f2a:	42b4      	cmp	r4, r6
 8007f2c:	f105 0510 	add.w	r5, r5, #16
 8007f30:	d1e6      	bne.n	8007f00 <Play_Screen+0x34>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 8007f32:	f8d8 2148 	ldr.w	r2, [r8, #328]	; 0x148
 8007f36:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	d167      	bne.n	8008012 <Play_Screen+0x146>
 8007f42:	f8d8 2164 	ldr.w	r2, [r8, #356]	; 0x164
 8007f46:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f4e:	2a00      	cmp	r2, #0
 8007f50:	d172      	bne.n	8008038 <Play_Screen+0x16c>
 8007f52:	f8d8 2180 	ldr.w	r2, [r8, #384]	; 0x180
 8007f56:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f5e:	2a00      	cmp	r2, #0
 8007f60:	d17d      	bne.n	800805e <Play_Screen+0x192>
 8007f62:	f8d8 219c 	ldr.w	r2, [r8, #412]	; 0x19c
 8007f66:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f6e:	2a00      	cmp	r2, #0
 8007f70:	f040 8089 	bne.w	8008086 <Play_Screen+0x1ba>
 8007f74:	f8d8 21b8 	ldr.w	r2, [r8, #440]	; 0x1b8
 8007f78:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8007f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007f80:	2a00      	cmp	r2, #0
 8007f82:	f040 8094 	bne.w	80080ae <Play_Screen+0x1e2>
 8007f86:	4c51      	ldr	r4, [pc, #324]	; (80080cc <Play_Screen+0x200>)
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007f88:	f240 5580 	movw	r5, #1408	; 0x580
 8007f8c:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007f90:	f6c0 0501 	movt	r5, #2049	; 0x801
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
    {
        if (items[i].active)
 8007f94:	6823      	ldr	r3, [r4, #0]
 8007f96:	b183      	cbz	r3, 8007fba <Play_Screen+0xee>
        {
            unsigned short item_color_index = (items[i].type == ITEM_BOMB) ? 2 : (items[i].type == ITEM_UP) ? 3 : 4;
 8007f98:	7922      	ldrb	r2, [r4, #4]
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	b11a      	cbz	r2, 8007fa6 <Play_Screen+0xda>
 8007f9e:	2a01      	cmp	r2, #1
 8007fa0:	bf14      	ite	ne
 8007fa2:	2304      	movne	r3, #4
 8007fa4:	2303      	moveq	r3, #3
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8007fa6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007faa:	8c1b      	ldrh	r3, [r3, #32]
 8007fac:	220a      	movs	r2, #10
 8007fae:	e914 0003 	ldmdb	r4, {r0, r1}
 8007fb2:	9300      	str	r3, [sp, #0]
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	f7fc fdb7 	bl	8004b28 <Lcd_Draw_Box>
 8007fba:	3410      	adds	r4, #16
        {
            Draw_Object(enemies[i].x, enemies[i].y, 16, 16, 0);
        }
    }

    for (i = 0; i < ITEM_MAX; i++)
 8007fbc:	42b4      	cmp	r4, r6
 8007fbe:	d1e9      	bne.n	8007f94 <Play_Screen+0xc8>

//--------------------------------------  ----------------------------------------------//

void HUD_Draw(void)
{
    Lcd_Printf(200, 220, WHITE, BLACK, 1, 1, "B:%d U:%d S:%d", bomb_item, up_item, speed_item);
 8007fc0:	f640 0370 	movw	r3, #2160	; 0x870
 8007fc4:	2401      	movs	r4, #1
 8007fc6:	f508 7000 	add.w	r0, r8, #512	; 0x200
 8007fca:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007fce:	c807      	ldmia	r0, {r0, r1, r2}
 8007fd0:	9302      	str	r3, [sp, #8]
 8007fd2:	9003      	str	r0, [sp, #12]
 8007fd4:	9104      	str	r1, [sp, #16]
 8007fd6:	9205      	str	r2, [sp, #20]
 8007fd8:	9400      	str	r4, [sp, #0]
 8007fda:	9401      	str	r4, [sp, #4]
 8007fdc:	20c8      	movs	r0, #200	; 0xc8
 8007fde:	21dc      	movs	r1, #220	; 0xdc
 8007fe0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f7fb fb9f 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(0, 220, WHITE, BLACK, 1, 1, "LIFE:%d", player_life);
 8007fea:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8007fee:	f640 0380 	movw	r3, #2176	; 0x880
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007ff8:	9203      	str	r2, [sp, #12]
 8007ffa:	9302      	str	r3, [sp, #8]
 8007ffc:	9400      	str	r4, [sp, #0]
 8007ffe:	9401      	str	r4, [sp, #4]
 8008000:	4603      	mov	r3, r0
 8008002:	21dc      	movs	r1, #220	; 0xdc
 8008004:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008008:	f7fb fb8e 	bl	8003728 <Lcd_Printf>
            Draw_Object(items[i].x, items[i].y, 10, 10, item_color_index);
        }
    }

    HUD_Draw();
}
 800800c:	b007      	add	sp, #28
 800800e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8008012:	f8d3 0140 	ldr.w	r0, [r3, #320]	; 0x140
 8008016:	f8d3 1144 	ldr.w	r1, [r3, #324]	; 0x144
 800801a:	2210      	movs	r2, #16
 800801c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	4613      	mov	r3, r2
 8008024:	f7fc fd80 	bl	8004b28 <Lcd_Draw_Box>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 8008028:	f8d8 2164 	ldr.w	r2, [r8, #356]	; 0x164
 800802c:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8008030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008034:	2a00      	cmp	r2, #0
 8008036:	d08c      	beq.n	8007f52 <Play_Screen+0x86>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8008038:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800803c:	f8d3 1160 	ldr.w	r1, [r3, #352]	; 0x160
 8008040:	2210      	movs	r2, #16
 8008042:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8008046:	9300      	str	r3, [sp, #0]
 8008048:	4613      	mov	r3, r2
 800804a:	f7fc fd6d 	bl	8004b28 <Lcd_Draw_Box>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 800804e:	f8d8 2180 	ldr.w	r2, [r8, #384]	; 0x180
 8008052:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8008056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800805a:	2a00      	cmp	r2, #0
 800805c:	d081      	beq.n	8007f62 <Play_Screen+0x96>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 800805e:	f8d3 0178 	ldr.w	r0, [r3, #376]	; 0x178
 8008062:	f8d3 117c 	ldr.w	r1, [r3, #380]	; 0x17c
 8008066:	2210      	movs	r2, #16
 8008068:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800806c:	9300      	str	r3, [sp, #0]
 800806e:	4613      	mov	r3, r2
 8008070:	f7fc fd5a 	bl	8004b28 <Lcd_Draw_Box>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 8008074:	f8d8 219c 	ldr.w	r2, [r8, #412]	; 0x19c
 8008078:	f240 53a8 	movw	r3, #1448	; 0x5a8
 800807c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008080:	2a00      	cmp	r2, #0
 8008082:	f43f af77 	beq.w	8007f74 <Play_Screen+0xa8>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 8008086:	f8d3 0194 	ldr.w	r0, [r3, #404]	; 0x194
 800808a:	f8d3 1198 	ldr.w	r1, [r3, #408]	; 0x198
 800808e:	2210      	movs	r2, #16
 8008090:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	4613      	mov	r3, r2
 8008098:	f7fc fd46 	bl	8004b28 <Lcd_Draw_Box>
        }
    }

    for (i = 0; i < ENEMY_MAX; i++)
    {
        if (enemies[i].active)
 800809c:	f8d8 21b8 	ldr.w	r2, [r8, #440]	; 0x1b8
 80080a0:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80080a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80080a8:	2a00      	cmp	r2, #0
 80080aa:	f43f af6c 	beq.w	8007f86 <Play_Screen+0xba>
}

// ----------------------------------------Draw_Object------------------------------------//
static void Draw_Object(int x, int y, int w, int h, int ci)
{
    Lcd_Draw_Box(x, y, w, h, color[ci]);
 80080ae:	f8d3 01b0 	ldr.w	r0, [r3, #432]	; 0x1b0
 80080b2:	f8d3 11b4 	ldr.w	r1, [r3, #436]	; 0x1b4
 80080b6:	2210      	movs	r2, #16
 80080b8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80080bc:	9300      	str	r3, [sp, #0]
 80080be:	4613      	mov	r3, r2
 80080c0:	f7fc fd32 	bl	8004b28 <Lcd_Draw_Box>
 80080c4:	e75f      	b.n	8007f86 <Play_Screen+0xba>
 80080c6:	bf00      	nop
 80080c8:	200005b0 			; <UNDEFINED> instruction: 0x200005b0
 80080cc:	2000077c 	andcs	r0, r0, ip, ror r7

080080d0 <Start_Screen>:
    HUD_Draw();
}

// ------------------------------------- Start, Game_Over_Screen-------------------------------//
void Start_Screen(void)
{
 80080d0:	b500      	push	{lr}
    
    Lcd_Printf(65, 90, WHITE, BLACK, 2, 2, "Pixel_Wing");
 80080d2:	f640 0388 	movw	r3, #2184	; 0x888
    HUD_Draw();
}

// ------------------------------------- Start, Game_Over_Screen-------------------------------//
void Start_Screen(void)
{
 80080d6:	b085      	sub	sp, #20
    
    Lcd_Printf(65, 90, WHITE, BLACK, 2, 2, "Pixel_Wing");
 80080d8:	2202      	movs	r2, #2
 80080da:	f6c0 0301 	movt	r3, #2049	; 0x801
 80080de:	9302      	str	r3, [sp, #8]
 80080e0:	9200      	str	r2, [sp, #0]
 80080e2:	9201      	str	r2, [sp, #4]
 80080e4:	2041      	movs	r0, #65	; 0x41
 80080e6:	215a      	movs	r1, #90	; 0x5a
 80080e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80080ec:	2300      	movs	r3, #0
 80080ee:	f7fb fb1b 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(70, 160, GREEN, BLACK, 1, 1, "Press any key to start");
 80080f2:	f640 0394 	movw	r3, #2196	; 0x894
 80080f6:	2201      	movs	r2, #1
 80080f8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80080fc:	9302      	str	r3, [sp, #8]
 80080fe:	9200      	str	r2, [sp, #0]
 8008100:	9201      	str	r2, [sp, #4]
 8008102:	2046      	movs	r0, #70	; 0x46
 8008104:	21a0      	movs	r1, #160	; 0xa0
 8008106:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800810a:	2300      	movs	r3, #0
 800810c:	f7fb fb0c 	bl	8003728 <Lcd_Printf>
}
 8008110:	b005      	add	sp, #20
 8008112:	f85d fb04 	ldr.w	pc, [sp], #4
 8008116:	bf00      	nop

08008118 <Game_Over_Screen>:

void Game_Over_Screen(void)
{
 8008118:	b530      	push	{r4, r5, lr}
    char buf[32];
    sprintf(buf, "score: %d", score);
 800811a:	f240 53a8 	movw	r3, #1448	; 0x5a8
    Lcd_Printf(65, 90, WHITE, BLACK, 2, 2, "Pixel_Wing");
    Lcd_Printf(70, 160, GREEN, BLACK, 1, 1, "Press any key to start");
}

void Game_Over_Screen(void)
{
 800811e:	b08d      	sub	sp, #52	; 0x34
    char buf[32];
    sprintf(buf, "score: %d", score);
 8008120:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008124:	ad04      	add	r5, sp, #16
 8008126:	f640 01ac 	movw	r1, #2220	; 0x8ac
 800812a:	f8d3 21fc 	ldr.w	r2, [r3, #508]	; 0x1fc
 800812e:	4628      	mov	r0, r5
 8008130:	f6c0 0101 	movt	r1, #2049	; 0x801
 8008134:	f001 f8ce 	bl	80092d4 <sprintf>
    Lcd_Printf(80, 90, RED, BLACK, 2, 2, "GAME OVER");
 8008138:	f640 03b8 	movw	r3, #2232	; 0x8b8
 800813c:	2202      	movs	r2, #2
 800813e:	f6c0 0301 	movt	r3, #2049	; 0x801
    Lcd_Printf(120, 130, YELLOW, BLACK, 1, 1, buf);
 8008142:	2401      	movs	r4, #1

void Game_Over_Screen(void)
{
    char buf[32];
    sprintf(buf, "score: %d", score);
    Lcd_Printf(80, 90, RED, BLACK, 2, 2, "GAME OVER");
 8008144:	9302      	str	r3, [sp, #8]
 8008146:	9200      	str	r2, [sp, #0]
 8008148:	9201      	str	r2, [sp, #4]
 800814a:	2050      	movs	r0, #80	; 0x50
 800814c:	215a      	movs	r1, #90	; 0x5a
 800814e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8008152:	2300      	movs	r3, #0
 8008154:	f7fb fae8 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(120, 130, YELLOW, BLACK, 1, 1, buf);
 8008158:	9502      	str	r5, [sp, #8]
 800815a:	9400      	str	r4, [sp, #0]
 800815c:	9401      	str	r4, [sp, #4]
 800815e:	2078      	movs	r0, #120	; 0x78
 8008160:	2182      	movs	r1, #130	; 0x82
 8008162:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8008166:	2300      	movs	r3, #0
 8008168:	f7fb fade 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(65, 160, BLUE, BLACK, 1, 1, "Press any key to retry");
 800816c:	f640 03c4 	movw	r3, #2244	; 0x8c4
 8008170:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008174:	9302      	str	r3, [sp, #8]
 8008176:	9400      	str	r4, [sp, #0]
 8008178:	9401      	str	r4, [sp, #4]
 800817a:	2041      	movs	r0, #65	; 0x41
 800817c:	21a0      	movs	r1, #160	; 0xa0
 800817e:	221f      	movs	r2, #31
 8008180:	2300      	movs	r3, #0
 8008182:	f7fb fad1 	bl	8003728 <Lcd_Printf>
}
 8008186:	b00d      	add	sp, #52	; 0x34
 8008188:	bd30      	pop	{r4, r5, pc}
 800818a:	bf00      	nop

0800818c <Main>:

// ----------------------------------------Main--------------------------------------------//
void Main(void)
{
 800818c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008190:	b093      	sub	sp, #76	; 0x4c
    System_Init();
 8008192:	f7fe fe51 	bl	8006e38 <System_Init>
    Uart_Printf("Pixel_Wing Start!\n");
 8008196:	f640 00dc 	movw	r0, #2268	; 0x8dc
 800819a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800819e:	f000 fedb 	bl	8008f58 <Uart1_Printf>

    Lcd_Init(3);
 80081a2:	2003      	movs	r0, #3
 80081a4:	f7fc fd1a 	bl	8004bdc <Lcd_Init>
    Jog_Poll_Init();
 80081a8:	f7fb fbea 	bl	8003980 <Jog_Poll_Init>
    Jog_ISR_Enable(1);
 80081ac:	2001      	movs	r0, #1
 80081ae:	f7fb fcaf 	bl	8003b10 <Jog_ISR_Enable>
    Uart1_RX_Interrupt_Enable(1);
 80081b2:	2001      	movs	r0, #1
 80081b4:	f000 ffc4 	bl	8009140 <Uart1_RX_Interrupt_Enable>
 80081b8:	f640 0188 	movw	r1, #2184	; 0x888
 80081bc:	f640 0294 	movw	r2, #2196	; 0x894
 80081c0:	f640 03b8 	movw	r3, #2232	; 0x8b8
    SysTick_Run(1);
 80081c4:	2001      	movs	r0, #1
 80081c6:	9106      	str	r1, [sp, #24]
 80081c8:	f640 01c4 	movw	r1, #2244	; 0x8c4
 80081cc:	9207      	str	r2, [sp, #28]
 80081ce:	9308      	str	r3, [sp, #32]
 80081d0:	9109      	str	r1, [sp, #36]	; 0x24
 80081d2:	f000 fb41 	bl	8008858 <SysTick_Run>
 80081d6:	9a06      	ldr	r2, [sp, #24]
 80081d8:	9807      	ldr	r0, [sp, #28]
 80081da:	f6c0 0201 	movt	r2, #2049	; 0x801
 80081de:	9908      	ldr	r1, [sp, #32]
 80081e0:	f240 5ba8 	movw	fp, #1448	; 0x5a8
 80081e4:	9206      	str	r2, [sp, #24]
 80081e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081e8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 80081ec:	f240 78d8 	movw	r8, #2008	; 0x7d8
 80081f0:	f240 0a04 	movw	sl, #4
 80081f4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80081f8:	f6c0 0101 	movt	r1, #2049	; 0x801
 80081fc:	f6c0 0201 	movt	r2, #2049	; 0x801
 8008200:	f89b 320c 	ldrb.w	r3, [fp, #524]	; 0x20c
 8008204:	f2c2 0800 	movt	r8, #8192	; 0x2000
    while (1)
    {
        switch (game_state)
        {
            case STATE_START:
                if (!screen_clr) {
 8008208:	465e      	mov	r6, fp
 800820a:	f50b 74a0 	add.w	r4, fp, #320	; 0x140
 800820e:	9007      	str	r0, [sp, #28]
 8008210:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008214:	9108      	str	r1, [sp, #32]
 8008216:	9209      	str	r2, [sp, #36]	; 0x24
 8008218:	f10d 0928 	add.w	r9, sp, #40	; 0x28

// ------------------------------------- Start, Game_Over_Screen-------------------------------//
void Start_Screen(void)
{
    
    Lcd_Printf(65, 90, WHITE, BLACK, 2, 2, "Pixel_Wing");
 800821c:	2702      	movs	r7, #2

    static int screen_clr = 0;

    while (1)
    {
        switch (game_state)
 800821e:	2b01      	cmp	r3, #1
 8008220:	d039      	beq.n	8008296 <Main+0x10a>
 8008222:	d33f      	bcc.n	80082a4 <Main+0x118>
 8008224:	2b02      	cmp	r3, #2
 8008226:	d1fa      	bne.n	800821e <Main+0x92>
                Game_Update();
                Play_Screen();
                break;
    
            case STATE_GAMEOVER:
                if (!screen_clr) {
 8008228:	f8db 3224 	ldr.w	r3, [fp, #548]	; 0x224
void Game_Over_Screen(void)
{
    char buf[32];
    sprintf(buf, "score: %d", score);
    Lcd_Printf(80, 90, RED, BLACK, 2, 2, "GAME OVER");
    Lcd_Printf(120, 130, YELLOW, BLACK, 1, 1, buf);
 800822c:	2501      	movs	r5, #1
                Game_Update();
                Play_Screen();
                break;
    
            case STATE_GAMEOVER:
                if (!screen_clr) {
 800822e:	2b00      	cmp	r3, #0
 8008230:	d064      	beq.n	80082fc <Main+0x170>
}

void Game_Over_Screen(void)
{
    char buf[32];
    sprintf(buf, "score: %d", score);
 8008232:	f640 01ac 	movw	r1, #2220	; 0x8ac
 8008236:	f6c0 0101 	movt	r1, #2049	; 0x801
 800823a:	f8db 21fc 	ldr.w	r2, [fp, #508]	; 0x1fc
 800823e:	4648      	mov	r0, r9
 8008240:	f001 f848 	bl	80092d4 <sprintf>
    Lcd_Printf(80, 90, RED, BLACK, 2, 2, "GAME OVER");
 8008244:	9908      	ldr	r1, [sp, #32]
 8008246:	2050      	movs	r0, #80	; 0x50
 8008248:	9102      	str	r1, [sp, #8]
 800824a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800824e:	215a      	movs	r1, #90	; 0x5a
 8008250:	2300      	movs	r3, #0
 8008252:	9700      	str	r7, [sp, #0]
 8008254:	9701      	str	r7, [sp, #4]
 8008256:	f7fb fa67 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(120, 130, YELLOW, BLACK, 1, 1, buf);
 800825a:	2078      	movs	r0, #120	; 0x78
 800825c:	2182      	movs	r1, #130	; 0x82
 800825e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8008262:	2300      	movs	r3, #0
 8008264:	9500      	str	r5, [sp, #0]
 8008266:	9501      	str	r5, [sp, #4]
 8008268:	f8cd 9008 	str.w	r9, [sp, #8]
 800826c:	f7fb fa5c 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(65, 160, BLUE, BLACK, 1, 1, "Press any key to retry");
 8008270:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008272:	21a0      	movs	r1, #160	; 0xa0
 8008274:	9202      	str	r2, [sp, #8]
 8008276:	2300      	movs	r3, #0
 8008278:	221f      	movs	r2, #31
 800827a:	9500      	str	r5, [sp, #0]
 800827c:	9501      	str	r5, [sp, #4]
 800827e:	2041      	movs	r0, #65	; 0x41
 8008280:	f7fb fa52 	bl	8003728 <Lcd_Printf>
                if (!screen_clr) {
                    Lcd_Clr_Screen();
                    screen_clr = 1;
                }
                Game_Over_Screen();
                if (Jog_key_in)
 8008284:	f8d8 1000 	ldr.w	r1, [r8]
                {
                    Jog_key_in = 0;
 8008288:	2200      	movs	r2, #0
                    game_state = STATE_START;
                    screen_clr = 0;
 800828a:	4613      	mov	r3, r2
                if (!screen_clr) {
                    Lcd_Clr_Screen();
                    screen_clr = 1;
                }
                Game_Over_Screen();
                if (Jog_key_in)
 800828c:	bb59      	cbnz	r1, 80082e6 <Main+0x15a>
 800828e:	f896 320c 	ldrb.w	r3, [r6, #524]	; 0x20c

    static int screen_clr = 0;

    while (1)
    {
        switch (game_state)
 8008292:	2b01      	cmp	r3, #1
 8008294:	d1c5      	bne.n	8008222 <Main+0x96>
                    /* TIM4_Repeat_Interrupt_Enable(1, TIMER_PERIOD*10); */
                }
                break;
    
            case STATE_PLAY:
                Game_Update();
 8008296:	f7ff fbe7 	bl	8007a68 <Game_Update>
                Play_Screen();
 800829a:	f7ff fe17 	bl	8007ecc <Play_Screen>
 800829e:	f89b 320c 	ldrb.w	r3, [fp, #524]	; 0x20c
                break;
 80082a2:	e7bc      	b.n	800821e <Main+0x92>
    while (1)
    {
        switch (game_state)
        {
            case STATE_START:
                if (!screen_clr) {
 80082a4:	f8db 3224 	ldr.w	r3, [fp, #548]	; 0x224
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d067      	beq.n	800837c <Main+0x1f0>

// ------------------------------------- Start, Game_Over_Screen-------------------------------//
void Start_Screen(void)
{
    
    Lcd_Printf(65, 90, WHITE, BLACK, 2, 2, "Pixel_Wing");
 80082ac:	9b06      	ldr	r3, [sp, #24]
 80082ae:	2041      	movs	r0, #65	; 0x41
 80082b0:	9302      	str	r3, [sp, #8]
 80082b2:	215a      	movs	r1, #90	; 0x5a
 80082b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082b8:	2300      	movs	r3, #0
 80082ba:	9700      	str	r7, [sp, #0]
 80082bc:	9701      	str	r7, [sp, #4]
 80082be:	f7fb fa33 	bl	8003728 <Lcd_Printf>
    Lcd_Printf(70, 160, GREEN, BLACK, 1, 1, "Press any key to start");
 80082c2:	9807      	ldr	r0, [sp, #28]
 80082c4:	2501      	movs	r5, #1
 80082c6:	9002      	str	r0, [sp, #8]
 80082c8:	2300      	movs	r3, #0
 80082ca:	9500      	str	r5, [sp, #0]
 80082cc:	9501      	str	r5, [sp, #4]
 80082ce:	2046      	movs	r0, #70	; 0x46
 80082d0:	21a0      	movs	r1, #160	; 0xa0
 80082d2:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80082d6:	f7fb fa27 	bl	8003728 <Lcd_Printf>
                if (!screen_clr) {
                    Lcd_Clr_Screen();
                    screen_clr = 1;
                }
                Start_Screen();
                if (Jog_key_in)
 80082da:	f8d8 3000 	ldr.w	r3, [r8]
 80082de:	b993      	cbnz	r3, 8008306 <Main+0x17a>
 80082e0:	f89b 320c 	ldrb.w	r3, [fp, #524]	; 0x20c
 80082e4:	e79b      	b.n	800821e <Main+0x92>
                    screen_clr = 1;
                }
                Game_Over_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
 80082e6:	f240 70d8 	movw	r0, #2008	; 0x7d8
 80082ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80082ee:	6002      	str	r2, [r0, #0]
                    game_state = STATE_START;
 80082f0:	f886 220c 	strb.w	r2, [r6, #524]	; 0x20c
                    screen_clr = 0;
 80082f4:	f8c6 2224 	str.w	r2, [r6, #548]	; 0x224
 80082f8:	2a01      	cmp	r2, #1
 80082fa:	e792      	b.n	8008222 <Main+0x96>
                Play_Screen();
                break;
    
            case STATE_GAMEOVER:
                if (!screen_clr) {
                    Lcd_Clr_Screen();
 80082fc:	f7fc fc10 	bl	8004b20 <Lcd_Clr_Screen>
                    screen_clr = 1;
 8008300:	f8c6 5224 	str.w	r5, [r6, #548]	; 0x224
 8008304:	e795      	b.n	8008232 <Main+0xa6>
                    screen_clr = 1;
                }
                Start_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
 8008306:	2100      	movs	r1, #0
}

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
 8008308:	2303      	movs	r3, #3
                    screen_clr = 1;
                }
                Start_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
 800830a:	f240 70d8 	movw	r0, #2008	; 0x7d8
                    game_state = STATE_PLAY;
                    screen_clr = 0;  
 800830e:	f8cb 1224 	str.w	r1, [fp, #548]	; 0x224

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
    bomb_item = 0;
 8008312:	f8cb 1200 	str.w	r1, [fp, #512]	; 0x200
    up_item = 0;
 8008316:	f8cb 1204 	str.w	r1, [fp, #516]	; 0x204
    speed_item = 0;
 800831a:	f8cb 1208 	str.w	r1, [fp, #520]	; 0x208
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
    player_y = LCDH - PLAYER_SIZE_Y - 10;
    score = 0;
 800831e:	f8cb 11fc 	str.w	r1, [fp, #508]	; 0x1fc
                }
                Start_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
                    game_state = STATE_PLAY;
 8008322:	f88b 520c 	strb.w	r5, [fp, #524]	; 0x20c
{
    player_life = 3;
    bomb_item = 0;
    up_item = 0;
    speed_item = 0;
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
 8008326:	2298      	movs	r2, #152	; 0x98
                    screen_clr = 1;
                }
                Start_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
 8008328:	f2c2 0000 	movt	r0, #8192	; 0x2000
}

//------------------------------------Game_Init---------------------------------------------//
void Game_Init(void)
{
    player_life = 3;
 800832c:	f8ca 3008 	str.w	r3, [sl, #8]
 8008330:	f240 5ba8 	movw	fp, #1448	; 0x5a8
    bomb_item = 0;
    up_item = 0;
    speed_item = 0;
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
    player_y = LCDH - PLAYER_SIZE_Y - 10;
 8008334:	23d6      	movs	r3, #214	; 0xd6
                    screen_clr = 1;
                }
                Start_Screen();
                if (Jog_key_in)
                {
                    Jog_key_in = 0;
 8008336:	6001      	str	r1, [r0, #0]
    player_life = 3;
    bomb_item = 0;
    up_item = 0;
    speed_item = 0;
    player_x = LCDW/2 - PLAYER_SIZE_X/2;
    player_y = LCDH - PLAYER_SIZE_Y - 10;
 8008338:	e88a 000c 	stmia.w	sl, {r2, r3}
    score = 0;
    Lcd_Clr_Screen();
 800833c:	9105      	str	r1, [sp, #20]
 800833e:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 8008342:	f7fc fbed 	bl	8004b20 <Lcd_Clr_Screen>
// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
    {
        bullets[i].active = 0;
 8008346:	9905      	ldr	r1, [sp, #20]
 8008348:	465b      	mov	r3, fp
 800834a:	6099      	str	r1, [r3, #8]
 800834c:	3310      	adds	r3, #16
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 800834e:	42a3      	cmp	r3, r4
    {
        bullets[i].active = 0;
 8008350:	f04f 0200 	mov.w	r2, #0
}

// ----------------------------------------Init-------------------------------------------//
void Bullet_Init(void)
{
    for (int i = 0; i < BULLET_MAX; i++)
 8008354:	d1f9      	bne.n	800834a <Main+0x1be>

void Enemy_Init(void)
{
    for (int i = 0; i < ENEMY_MAX; i++)
    {
        enemies[i].active = 0;
 8008356:	f8c6 2148 	str.w	r2, [r6, #328]	; 0x148
 800835a:	f8c6 2164 	str.w	r2, [r6, #356]	; 0x164
 800835e:	f8c6 2180 	str.w	r2, [r6, #384]	; 0x180
 8008362:	f8c6 219c 	str.w	r2, [r6, #412]	; 0x19c
 8008366:	f8c6 21b8 	str.w	r2, [r6, #440]	; 0x1b8

void Item_Init(void)
{
    for (int i = 0; i < ITEM_MAX; i++)
    {
        items[i].active = 0;
 800836a:	f8c6 21d4 	str.w	r2, [r6, #468]	; 0x1d4
 800836e:	f8c6 21e4 	str.w	r2, [r6, #484]	; 0x1e4
 8008372:	f8c6 21f4 	str.w	r2, [r6, #500]	; 0x1f4
 8008376:	f896 320c 	ldrb.w	r3, [r6, #524]	; 0x20c
 800837a:	e750      	b.n	800821e <Main+0x92>
    {
        switch (game_state)
        {
            case STATE_START:
                if (!screen_clr) {
                    Lcd_Clr_Screen();
 800837c:	f7fc fbd0 	bl	8004b20 <Lcd_Clr_Screen>
                    screen_clr = 1;
 8008380:	2301      	movs	r3, #1
 8008382:	f8c6 3224 	str.w	r3, [r6, #548]	; 0x224
 8008386:	e791      	b.n	80082ac <Main+0x120>

08008388 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8008388:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 800838a:	f240 73d0 	movw	r3, #2000	; 0x7d0
 800838e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008392:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 8008394:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8008396:	b181      	cbz	r1, 80083ba <_sbrk+0x32>
 8008398:	4c0b      	ldr	r4, [pc, #44]	; (80083c8 <_sbrk+0x40>)
 800839a:	4608      	mov	r0, r1
 800839c:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80083a0:	3207      	adds	r2, #7
 80083a2:	4402      	add	r2, r0
 80083a4:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80083a8:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80083ac:	428a      	cmp	r2, r1

	heap = nextHeap;
 80083ae:	bf34      	ite	cc
 80083b0:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80083b2:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80083b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083b8:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80083ba:	4903      	ldr	r1, [pc, #12]	; (80083c8 <_sbrk+0x40>)
 80083bc:	f021 0107 	bic.w	r1, r1, #7
 80083c0:	6019      	str	r1, [r3, #0]
 80083c2:	4608      	mov	r0, r1
 80083c4:	e7ec      	b.n	80083a0 <_sbrk+0x18>
 80083c6:	bf00      	nop
 80083c8:	20000833 	andcs	r0, r0, r3, lsr r8

080083cc <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80083cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80083ce:	2300      	movs	r3, #0
 80083d0:	4d0b      	ldr	r5, [pc, #44]	; (8008400 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80083d2:	b083      	sub	sp, #12
 80083d4:	4606      	mov	r6, r0
 80083d6:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80083d8:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80083da:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80083de:	f640 00f0 	movw	r0, #2288	; 0x8f0
 80083e2:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80083e6:	9200      	str	r2, [sp, #0]
 80083e8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80083ec:	4622      	mov	r2, r4
 80083ee:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80083f0:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80083f2:	f000 fdb1 	bl	8008f58 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80083f6:	2c08      	cmp	r4, #8
 80083f8:	4623      	mov	r3, r4
 80083fa:	d1ee      	bne.n	80083da <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 80083fc:	b003      	add	sp, #12
 80083fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008400:	080105a8 	stmdaeq	r1, {r3, r5, r7, r8, sl}

08008404 <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 8008404:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 8008406:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 800840a:	f2ce 0400 	movt	r4, #57344	; 0xe000
 800840e:	6861      	ldr	r1, [r4, #4]
 8008410:	f640 1004 	movw	r0, #2308	; 0x904
 8008414:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8008418:	f6c0 0001 	movt	r0, #2049	; 0x801
 800841c:	f000 fd9c 	bl	8008f58 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8008420:	6861      	ldr	r1, [r4, #4]
 8008422:	f640 101c 	movw	r0, #2332	; 0x91c
 8008426:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800842a:	3910      	subs	r1, #16
 800842c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008430:	f000 fd92 	bl	8008f58 <Uart1_Printf>
 8008434:	e7fe      	b.n	8008434 <Invalid_ISR+0x30>
 8008436:	bf00      	nop

08008438 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8008438:	f640 1030 	movw	r0, #2352	; 0x930
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 800843c:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 800843e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008442:	f000 fd89 	bl	8008f58 <Uart1_Printf>
 8008446:	e7fe      	b.n	8008446 <NMI_Handler+0xe>

08008448 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8008448:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 800844a:	f640 1038 	movw	r0, #2360	; 0x938
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 800844e:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8008450:	f6c0 0001 	movt	r0, #2049	; 0x801
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8008454:	4616      	mov	r6, r2
 8008456:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8008458:	f000 fd7e 	bl	8008f58 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 800845c:	f640 1048 	movw	r0, #2376	; 0x948
 8008460:	4629      	mov	r1, r5
 8008462:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008466:	f000 fd77 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 800846a:	f640 1060 	movw	r0, #2400	; 0x960
 800846e:	4621      	mov	r1, r4
 8008470:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008474:	f000 fd70 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8008478:	f640 106c 	movw	r0, #2412	; 0x96c
 800847c:	4631      	mov	r1, r6
 800847e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008482:	f000 fd69 	bl	8008f58 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 8008486:	230f      	movs	r3, #15
 8008488:	f2cf 0300 	movt	r3, #61440	; 0xf000
 800848c:	2209      	movs	r2, #9
 800848e:	402b      	ands	r3, r5
 8008490:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8008494:	4293      	cmp	r3, r2
 8008496:	d050      	beq.n	800853a <HardFault_Handler+0xf2>
 8008498:	220d      	movs	r2, #13
 800849a:	f2cf 0200 	movt	r2, #61440	; 0xf000
 800849e:	4293      	cmp	r3, r2
 80084a0:	d059      	beq.n	8008556 <HardFault_Handler+0x10e>
 80084a2:	2201      	movs	r2, #1
 80084a4:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80084a8:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 80084aa:	bf04      	itt	eq
 80084ac:	f640 1078 	movweq	r0, #2424	; 0x978
 80084b0:	f6c0 0001 	movteq	r0, #2049	; 0x801
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 80084b4:	d045      	beq.n	8008542 <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 80084b6:	f640 10fc 	movw	r0, #2556	; 0x9fc
 80084ba:	f005 010f 	and.w	r1, r5, #15
 80084be:	f6c0 0001 	movt	r0, #2049	; 0x801
 80084c2:	f000 fd49 	bl	8008f58 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 80084c6:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 80084ca:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80084ce:	f640 2028 	movw	r0, #2600	; 0xa28
 80084d2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80084d4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80084d8:	f000 fd3e 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 80084dc:	f640 2038 	movw	r0, #2616	; 0xa38
 80084e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80084e2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80084e6:	f000 fd37 	bl	8008f58 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 80084ea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80084ec:	f640 2058 	movw	r0, #2648	; 0xa58
 80084f0:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80084f4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80084f8:	f000 fd2e 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 80084fc:	f640 206c 	movw	r0, #2668	; 0xa6c
 8008500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008502:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008506:	f000 fd27 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 800850a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800850c:	f640 207c 	movw	r0, #2684	; 0xa7c
 8008510:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 8008514:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008518:	f000 fd1e 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 800851c:	f640 2090 	movw	r0, #2704	; 0xa90
 8008520:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008522:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008526:	f000 fd17 	bl	8008f58 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 800852a:	f640 20a0 	movw	r0, #2720	; 0xaa0
 800852e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008530:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008534:	f000 fd10 	bl	8008f58 <Uart1_Printf>
 8008538:	e7fe      	b.n	8008538 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 800853a:	f640 10a0 	movw	r0, #2464	; 0x9a0
 800853e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008542:	f000 fd09 	bl	8008f58 <Uart1_Printf>
 8008546:	f640 109c 	movw	r0, #2460	; 0x99c
 800854a:	4621      	mov	r1, r4
 800854c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008550:	f7ff ff3c 	bl	80083cc <Stack_Dump>
 8008554:	e7b7      	b.n	80084c6 <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 8008556:	f640 10cc 	movw	r0, #2508	; 0x9cc
 800855a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800855e:	f000 fcfb 	bl	8008f58 <Uart1_Printf>
 8008562:	f640 10f8 	movw	r0, #2552	; 0x9f8
 8008566:	4631      	mov	r1, r6
 8008568:	f6c0 0001 	movt	r0, #2049	; 0x801
 800856c:	f7ff ff2e 	bl	80083cc <Stack_Dump>
 8008570:	e7a9      	b.n	80084c6 <HardFault_Handler+0x7e>
 8008572:	bf00      	nop

08008574 <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 8008574:	f640 20c4 	movw	r0, #2756	; 0xac4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8008578:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 800857a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800857e:	f000 fceb 	bl	8008f58 <Uart1_Printf>
 8008582:	e7fe      	b.n	8008582 <MemManage_Handler+0xe>

08008584 <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 8008584:	f640 20e0 	movw	r0, #2784	; 0xae0
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8008588:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 800858a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800858e:	f000 fce3 	bl	8008f58 <Uart1_Printf>
 8008592:	e7fe      	b.n	8008592 <BusFault_Handler+0xe>

08008594 <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 8008594:	f640 20ec 	movw	r0, #2796	; 0xaec
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8008598:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 800859a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800859e:	f000 fcdb 	bl	8008f58 <Uart1_Printf>
 80085a2:	e7fe      	b.n	80085a2 <UsageFault_Handler+0xe>

080085a4 <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 80085a4:	f640 20fc 	movw	r0, #2812	; 0xafc
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 80085a8:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 80085aa:	f6c0 0001 	movt	r0, #2049	; 0x801
 80085ae:	f000 fcd3 	bl	8008f58 <Uart1_Printf>
 80085b2:	e7fe      	b.n	80085b2 <SVC_Handler+0xe>

080085b4 <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 80085b4:	f640 3008 	movw	r0, #2824	; 0xb08
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 80085b8:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 80085ba:	f6c0 0001 	movt	r0, #2049	; 0x801
 80085be:	f000 fccb 	bl	8008f58 <Uart1_Printf>
 80085c2:	e7fe      	b.n	80085c2 <DebugMon_Handler+0xe>

080085c4 <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 80085c4:	f640 3018 	movw	r0, #2840	; 0xb18
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 80085c8:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 80085ca:	f6c0 0001 	movt	r0, #2049	; 0x801
 80085ce:	f000 fcc3 	bl	8008f58 <Uart1_Printf>
 80085d2:	e7fe      	b.n	80085d2 <PendSV_Handler+0xe>

080085d4 <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 80085d4:	f240 73d4 	movw	r3, #2004	; 0x7d4
 80085d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80085dc:	2201      	movs	r2, #1
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop

080085e4 <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 80085e4:	b508      	push	{r3, lr}
  Invalid_ISR();
 80085e6:	f7ff ff0d 	bl	8008404 <Invalid_ISR>
 80085ea:	bf00      	nop

080085ec <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 80085ec:	b508      	push	{r3, lr}
  Invalid_ISR();
 80085ee:	f7ff ff09 	bl	8008404 <Invalid_ISR>
 80085f2:	bf00      	nop

080085f4 <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 80085f4:	b508      	push	{r3, lr}
  Invalid_ISR();
 80085f6:	f7ff ff05 	bl	8008404 <Invalid_ISR>
 80085fa:	bf00      	nop

080085fc <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 80085fc:	b508      	push	{r3, lr}
  Invalid_ISR();
 80085fe:	f7ff ff01 	bl	8008404 <Invalid_ISR>
 8008602:	bf00      	nop

08008604 <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 8008604:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008606:	f7ff fefd 	bl	8008404 <Invalid_ISR>
 800860a:	bf00      	nop

0800860c <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 800860c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800860e:	f7ff fef9 	bl	8008404 <Invalid_ISR>
 8008612:	bf00      	nop

08008614 <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8008614:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008616:	f7ff fef5 	bl	8008404 <Invalid_ISR>
 800861a:	bf00      	nop

0800861c <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 800861c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800861e:	f7ff fef1 	bl	8008404 <Invalid_ISR>
 8008622:	bf00      	nop

08008624 <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8008624:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008626:	f7ff feed 	bl	8008404 <Invalid_ISR>
 800862a:	bf00      	nop

0800862c <EXTI3_IRQHandler>:
 *******************************************************************************/
 volatile int Jog_key_in = 0;
 volatile int Jog_key = 0;
 
 void EXTI3_IRQHandler(void)
 {
 800862c:	b470      	push	{r4, r5, r6}
   // UP
   Jog_key_in = 1;
 800862e:	f240 73d4 	movw	r3, #2004	; 0x7d4
   Jog_key = 0;
   EXTI->PR = 0x1<<3;
 8008632:	f44f 6180 	mov.w	r1, #1024	; 0x400
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8008636:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 volatile int Jog_key = 0;
 
 void EXTI3_IRQHandler(void)
 {
   // UP
   Jog_key_in = 1;
 800863a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800863e:	2601      	movs	r6, #1
   Jog_key = 0;
 8008640:	2500      	movs	r5, #0
   EXTI->PR = 0x1<<3;
 8008642:	2408      	movs	r4, #8
 8008644:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8008648:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800864c:	f44f 7000 	mov.w	r0, #512	; 0x200
 volatile int Jog_key = 0;
 
 void EXTI3_IRQHandler(void)
 {
   // UP
   Jog_key_in = 1;
 8008650:	605e      	str	r6, [r3, #4]
   Jog_key = 0;
 8008652:	609d      	str	r5, [r3, #8]
   EXTI->PR = 0x1<<3;
 8008654:	614c      	str	r4, [r1, #20]
 8008656:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
   NVIC_ClearPendingIRQ(EXTI3_IRQn);
 }
 800865a:	bc70      	pop	{r4, r5, r6}
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop

08008660 <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8008660:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008662:	f7ff fecf 	bl	8008404 <Invalid_ISR>
 8008666:	bf00      	nop

08008668 <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8008668:	b508      	push	{r3, lr}
  Invalid_ISR();
 800866a:	f7ff fecb 	bl	8008404 <Invalid_ISR>
 800866e:	bf00      	nop

08008670 <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8008670:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008672:	f7ff fec7 	bl	8008404 <Invalid_ISR>
 8008676:	bf00      	nop

08008678 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8008678:	b508      	push	{r3, lr}
  Invalid_ISR();
 800867a:	f7ff fec3 	bl	8008404 <Invalid_ISR>
 800867e:	bf00      	nop

08008680 <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8008680:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008682:	f7ff febf 	bl	8008404 <Invalid_ISR>
 8008686:	bf00      	nop

08008688 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8008688:	b508      	push	{r3, lr}
  Invalid_ISR();
 800868a:	f7ff febb 	bl	8008404 <Invalid_ISR>
 800868e:	bf00      	nop

08008690 <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8008690:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008692:	f7ff feb7 	bl	8008404 <Invalid_ISR>
 8008696:	bf00      	nop

08008698 <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8008698:	b508      	push	{r3, lr}
  Invalid_ISR();
 800869a:	f7ff feb3 	bl	8008404 <Invalid_ISR>
 800869e:	bf00      	nop

080086a0 <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 80086a0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80086a2:	f7ff feaf 	bl	8008404 <Invalid_ISR>
 80086a6:	bf00      	nop

080086a8 <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 80086a8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80086aa:	f7ff feab 	bl	8008404 <Invalid_ISR>
 80086ae:	bf00      	nop

080086b0 <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80086b0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80086b2:	f7ff fea7 	bl	8008404 <Invalid_ISR>
 80086b6:	bf00      	nop

080086b8 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 80086b8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80086ba:	f7ff fea3 	bl	8008404 <Invalid_ISR>
 80086be:	bf00      	nop

080086c0 <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 80086c0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80086c2:	f7ff fe9f 	bl	8008404 <Invalid_ISR>
 80086c6:	bf00      	nop

080086c8 <EXTI9_5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
 void EXTI9_5_IRQHandler(void)
 {
 80086c8:	b470      	push	{r4, r5, r6}
   // RLD
   static int EXTI9_5_LUT[8] = {0,1,2,0,3,0,0,0};
   Jog_key = EXTI9_5_LUT[Macro_Extract_Area(EXTI->PR,0x7,5)];
 80086ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80086ce:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80086d2:	6951      	ldr	r1, [r2, #20]
 80086d4:	f240 53ac 	movw	r3, #1452	; 0x5ac
 80086d8:	f3c1 1142 	ubfx	r1, r1, #5, #3
 80086dc:	f6c0 0301 	movt	r3, #2049	; 0x801
 80086e0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80086e4:	6a1e      	ldr	r6, [r3, #32]
 80086e6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80086ea:	f240 73d4 	movw	r3, #2004	; 0x7d4
 80086ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   Jog_key_in = 1;
 80086f2:	2501      	movs	r5, #1
   EXTI->PR = 0x7<<5;
 80086f4:	24e0      	movs	r4, #224	; 0xe0
 80086f6:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80086fa:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 *******************************************************************************/
 void EXTI9_5_IRQHandler(void)
 {
   // RLD
   static int EXTI9_5_LUT[8] = {0,1,2,0,3,0,0,0};
   Jog_key = EXTI9_5_LUT[Macro_Extract_Area(EXTI->PR,0x7,5)];
 80086fe:	609e      	str	r6, [r3, #8]
   Jog_key_in = 1;
 8008700:	605d      	str	r5, [r3, #4]
   EXTI->PR = 0x7<<5;
 8008702:	6154      	str	r4, [r2, #20]
 8008704:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
   NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 }
 8008708:	bc70      	pop	{r4, r5, r6}
 800870a:	4770      	bx	lr

0800870c <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800870c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800870e:	f7ff fe79 	bl	8008404 <Invalid_ISR>
 8008712:	bf00      	nop

08008714 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8008714:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008716:	f7ff fe75 	bl	8008404 <Invalid_ISR>
 800871a:	bf00      	nop

0800871c <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 800871c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800871e:	f7ff fe71 	bl	8008404 <Invalid_ISR>
 8008722:	bf00      	nop

08008724 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8008724:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008726:	f7ff fe6d 	bl	8008404 <Invalid_ISR>
 800872a:	bf00      	nop

0800872c <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 800872c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800872e:	f7ff fe69 	bl	8008404 <Invalid_ISR>
 8008732:	bf00      	nop

08008734 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8008734:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008736:	f7ff fe65 	bl	8008404 <Invalid_ISR>
 800873a:	bf00      	nop

0800873c <TIM4_IRQHandler>:
 *******************************************************************************/
 volatile int TIM4_expired = 0;

 void TIM4_IRQHandler(void)
 {
   TIM4_expired = 1;
 800873c:	f240 73d4 	movw	r3, #2004	; 0x7d4
 8008740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008744:	2101      	movs	r1, #1
   Macro_Clear_Bit(TIM4->SR, 0);
 8008746:	f44f 6200 	mov.w	r2, #2048	; 0x800
 *******************************************************************************/
 volatile int TIM4_expired = 0;

 void TIM4_IRQHandler(void)
 {
   TIM4_expired = 1;
 800874a:	60d9      	str	r1, [r3, #12]
   Macro_Clear_Bit(TIM4->SR, 0);
 800874c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008750:	8a13      	ldrh	r3, [r2, #16]
 8008752:	f023 0301 	bic.w	r3, r3, #1
 8008756:	041b      	lsls	r3, r3, #16
 8008758:	0c1b      	lsrs	r3, r3, #16
 800875a:	8213      	strh	r3, [r2, #16]
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop

08008760 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8008760:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008762:	f7ff fe4f 	bl	8008404 <Invalid_ISR>
 8008766:	bf00      	nop

08008768 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8008768:	b508      	push	{r3, lr}
  Invalid_ISR();
 800876a:	f7ff fe4b 	bl	8008404 <Invalid_ISR>
 800876e:	bf00      	nop

08008770 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8008770:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008772:	f7ff fe47 	bl	8008404 <Invalid_ISR>
 8008776:	bf00      	nop

08008778 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8008778:	b508      	push	{r3, lr}
  Invalid_ISR();
 800877a:	f7ff fe43 	bl	8008404 <Invalid_ISR>
 800877e:	bf00      	nop

08008780 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8008780:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008782:	f7ff fe3f 	bl	8008404 <Invalid_ISR>
 8008786:	bf00      	nop

08008788 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8008788:	b508      	push	{r3, lr}
  Invalid_ISR();
 800878a:	f7ff fe3b 	bl	8008404 <Invalid_ISR>
 800878e:	bf00      	nop

08008790 <USART1_IRQHandler>:
 *******************************************************************************/
 volatile int USART1_rx_ready = 0;
 volatile int USART1_rx_data;
 
 void USART1_IRQHandler(void)
 {
 8008790:	b510      	push	{r4, lr}
   USART1_rx_ready = 1;
 8008792:	f240 74d4 	movw	r4, #2004	; 0x7d4
 8008796:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800879a:	2301      	movs	r3, #1
 800879c:	6123      	str	r3, [r4, #16]
   USART1_rx_data = Uart1_Get_Pressed();
 800879e:	f000 fc0b 	bl	8008fb8 <Uart1_Get_Pressed>
 80087a2:	6160      	str	r0, [r4, #20]
 80087a4:	bd10      	pop	{r4, pc}
 80087a6:	bf00      	nop

080087a8 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 80087a8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80087aa:	f7ff fe2b 	bl	8008404 <Invalid_ISR>
 80087ae:	bf00      	nop

080087b0 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 80087b0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80087b2:	f7ff fe27 	bl	8008404 <Invalid_ISR>
 80087b6:	bf00      	nop

080087b8 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
 void EXTI15_10_IRQHandler(void)
 {
 80087b8:	b470      	push	{r4, r5, r6}
   // 10
   static int EXTI15_10_LUT[4] = {0,4,5,0};
   Jog_key = EXTI15_10_LUT[Macro_Extract_Area(EXTI->PR, 0x3, 13)];
 80087ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80087be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80087c2:	6951      	ldr	r1, [r2, #20]
 80087c4:	f240 53ac 	movw	r3, #1452	; 0x5ac
 80087c8:	f3c1 3141 	ubfx	r1, r1, #13, #2
 80087cc:	f6c0 0301 	movt	r3, #2049	; 0x801
 80087d0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80087d4:	6c1e      	ldr	r6, [r3, #64]	; 0x40
 80087d6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80087da:	f240 73d4 	movw	r3, #2004	; 0x7d4
 80087de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   Jog_key_in = 1;	
 80087e2:	2501      	movs	r5, #1
   EXTI->PR = 0x3<<13;
 80087e4:	f44f 44c0 	mov.w	r4, #24576	; 0x6000
 80087e8:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80087ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 *******************************************************************************/
 void EXTI15_10_IRQHandler(void)
 {
   // 10
   static int EXTI15_10_LUT[4] = {0,4,5,0};
   Jog_key = EXTI15_10_LUT[Macro_Extract_Area(EXTI->PR, 0x3, 13)];
 80087f0:	609e      	str	r6, [r3, #8]
   Jog_key_in = 1;	
 80087f2:	605d      	str	r5, [r3, #4]
   EXTI->PR = 0x3<<13;
 80087f4:	6154      	str	r4, [r2, #20]
 80087f6:	f8c1 0184 	str.w	r0, [r1, #388]	; 0x184
   NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 }
 80087fa:	bc70      	pop	{r4, r5, r6}
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop

08008800 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8008800:	b508      	push	{r3, lr}
  Invalid_ISR();
 8008802:	f7ff fdff 	bl	8008404 <Invalid_ISR>
 8008806:	bf00      	nop

08008808 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8008808:	b508      	push	{r3, lr}
  Invalid_ISR();
 800880a:	f7ff fdfb 	bl	8008404 <Invalid_ISR>
 800880e:	bf00      	nop

08008810 <SysTick_OS_Tick>:
#include "device_driver.h"

void SysTick_OS_Tick(unsigned int msec)
{
 8008810:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8008812:	f24e 0410 	movw	r4, #57360	; 0xe010
 8008816:	f2ce 0400 	movt	r4, #57344	; 0xe000
 800881a:	2302      	movs	r3, #2
 800881c:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 800881e:	f005 ffdf 	bl	800e7e0 <__aeabi_ui2d>
 8008822:	a30b      	add	r3, pc, #44	; (adr r3, 8008850 <SysTick_OS_Tick+0x40>)
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	f006 f850 	bl	800e8cc <__aeabi_dmul>
 800882c:	2300      	movs	r3, #0
 800882e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008832:	2200      	movs	r2, #0
 8008834:	f005 fe98 	bl	800e568 <__adddf3>
 8008838:	f006 fb0a 	bl	800ee50 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 800883c:	2300      	movs	r3, #0
#include "device_driver.h"

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 800883e:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8008840:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	f043 0301 	orr.w	r3, r3, #1
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	bd10      	pop	{r4, pc}
 800884c:	f3af 8000 	nop.w
 8008850:	00000000 	andeq	r0, r0, r0
 8008854:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08008858 <SysTick_Run>:
}

void SysTick_Run(unsigned int msec)
{
	SysTick->LOAD = (int)(HCLK/8000. + 0.5) * msec;
 8008858:	f242 3328 	movw	r3, #9000	; 0x2328
 800885c:	fb03 f000 	mul.w	r0, r3, r0
 8008860:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008864:	f2ce 0300 	movt	r3, #57344	; 0xe000
	SysTick->VAL = 0;
 8008868:	2100      	movs	r1, #0
	SysTick->CTRL = (0<<2)|(0<<1)|(1<<0);
 800886a:	2201      	movs	r2, #1
  Macro_Set_Bit(SysTick->CTRL, 0);
}

void SysTick_Run(unsigned int msec)
{
	SysTick->LOAD = (int)(HCLK/8000. + 0.5) * msec;
 800886c:	6058      	str	r0, [r3, #4]
	SysTick->VAL = 0;
 800886e:	6099      	str	r1, [r3, #8]
	SysTick->CTRL = (0<<2)|(0<<1)|(1<<0);
 8008870:	601a      	str	r2, [r3, #0]
 8008872:	4770      	bx	lr

08008874 <SysTick_Stop>:
}

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8008874:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008878:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800887c:	2200      	movs	r2, #0
 800887e:	601a      	str	r2, [r3, #0]
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop

08008884 <SysTick_Get_Time>:
}

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8008884:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008888:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800888c:	6898      	ldr	r0, [r3, #8]
}
 800888e:	4770      	bx	lr

08008890 <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8008890:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008894:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008898:	6858      	ldr	r0, [r3, #4]
}
 800889a:	4770      	bx	lr

0800889c <SysTick_Check_Timeout>:

int SysTick_Check_Timeout(void)
{
	return Macro_Check_Bit_Set(SysTick->CTRL, 16);
 800889c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80088a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80088a4:	6818      	ldr	r0, [r3, #0]
}
 80088a6:	f3c0 4000 	ubfx	r0, r0, #16, #1
 80088aa:	4770      	bx	lr
 80088ac:	f3af 8000 	nop.w

080088b0 <TIM2_Delay>:
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)


void TIM2_Delay(int time)
{
 80088b0:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 80088b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80088b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80088ba:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80088bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 80088c0:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 80088c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 80088c6:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80088ca:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 80088ce:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80088d0:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 80088d2:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 80088d4:	8591      	strh	r1, [r2, #44]	; 0x2c


void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 80088d6:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80088d8:	8a93      	ldrh	r3, [r2, #20]


void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 80088da:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80088de:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80088e0:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80088e4:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80088e8:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80088ec:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80088ee:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 80088f2:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffff); i++)
 80088f4:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	f043 0301 	orr.w	r3, r3, #1
 80088fc:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffff); i++)
 80088fe:	bf18      	it	ne
 8008900:	2100      	movne	r1, #0
 8008902:	d015      	beq.n	8008930 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8008904:	8a93      	ldrh	r3, [r2, #20]
 8008906:	b29b      	uxth	r3, r3
 8008908:	f043 0301 	orr.w	r3, r3, #1
 800890c:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 800890e:	8a13      	ldrh	r3, [r2, #16]
 8008910:	f023 0301 	bic.w	r3, r3, #1
 8008914:	041b      	lsls	r3, r3, #16
 8008916:	0c1b      	lsrs	r3, r3, #16
 8008918:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 800891a:	8813      	ldrh	r3, [r2, #0]
 800891c:	b29b      	uxth	r3, r3
 800891e:	f043 0301 	orr.w	r3, r3, #1
 8008922:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8008924:	8a13      	ldrh	r3, [r2, #16]
 8008926:	07dd      	lsls	r5, r3, #31
 8008928:	d5fc      	bpl.n	8008924 <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 800892a:	3101      	adds	r1, #1
 800892c:	42a1      	cmp	r1, r4
 800892e:	d1e9      	bne.n	8008904 <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffff;
 8008930:	f248 0301 	movw	r3, #32769	; 0x8001
 8008934:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8008938:	fba3 2300 	umull	r2, r3, r3, r0
 800893c:	0bdb      	lsrs	r3, r3, #15
 800893e:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8008942:	1ac2      	subs	r2, r0, r3
 8008944:	b292      	uxth	r2, r2
 8008946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800894a:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 800894c:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 800894e:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8008950:	b292      	uxth	r2, r2
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8008958:	8a1a      	ldrh	r2, [r3, #16]
 800895a:	f022 0201 	bic.w	r2, r2, #1
 800895e:	0412      	lsls	r2, r2, #16
 8008960:	0c12      	lsrs	r2, r2, #16
 8008962:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8008964:	881a      	ldrh	r2, [r3, #0]
 8008966:	b292      	uxth	r2, r2
 8008968:	f042 0201 	orr.w	r2, r2, #1
 800896c:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 800896e:	8a0b      	ldrh	r3, [r1, #16]
 8008970:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008974:	07db      	lsls	r3, r3, #31
 8008976:	d5fa      	bpl.n	800896e <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8008978:	8813      	ldrh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 800897a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));

	Macro_Clear_Bit(TIM2->CR1, 0);
 800897e:	f023 0301 	bic.w	r3, r3, #1
 8008982:	041b      	lsls	r3, r3, #16
 8008984:	0c1b      	lsrs	r3, r3, #16
 8008986:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8008988:	8993      	ldrh	r3, [r2, #12]
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 800898a:	f2c4 0102 	movt	r1, #16386	; 0x4002
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));

	Macro_Clear_Bit(TIM2->CR1, 0);
	Macro_Clear_Bit(TIM2->DIER, 0);
 800898e:	f023 0301 	bic.w	r3, r3, #1
 8008992:	041b      	lsls	r3, r3, #16
 8008994:	0c1b      	lsrs	r3, r3, #16
 8008996:	8193      	strh	r3, [r2, #12]
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 8008998:	69cb      	ldr	r3, [r1, #28]
 800899a:	f023 0301 	bic.w	r3, r3, #1
 800899e:	61cb      	str	r3, [r1, #28]
}
 80089a0:	bc70      	pop	{r4, r5, r6}
 80089a2:	4770      	bx	lr

080089a4 <TIM2_Stopwatch_Start>:

void TIM2_Stopwatch_Start(void)
{
 80089a4:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 80089a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80089aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80089ae:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 80089b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	Macro_Clear_Bit(RCC->APB1ENR, 0);
}

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 80089b4:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 80089b8:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 80089ba:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 80089be:	f64f 71ff 	movw	r1, #65535	; 0xffff
	Macro_Clear_Bit(RCC->APB1ENR, 0);
}

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 80089c2:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 80089c4:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 80089c6:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 80089c8:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 80089ca:	8a9a      	ldrh	r2, [r3, #20]
 80089cc:	b292      	uxth	r2, r2
 80089ce:	f042 0201 	orr.w	r2, r2, #1
 80089d2:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 80089d4:	881a      	ldrh	r2, [r3, #0]
 80089d6:	b292      	uxth	r2, r2
 80089d8:	f042 0201 	orr.w	r2, r2, #1
 80089dc:	801a      	strh	r2, [r3, #0]
}
 80089de:	bc30      	pop	{r4, r5}
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop

080089e4 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 80089e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80089e8:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 80089ea:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 80089ee:	f023 0301 	bic.w	r3, r3, #1
 80089f2:	041b      	lsls	r3, r3, #16
 80089f4:	0c1b      	lsrs	r3, r3, #16
 80089f6:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 80089f8:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 80089fa:	f2c0 0113 	movt	r1, #19
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8008a04:	fb00 1003 	mla	r0, r0, r3, r1
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop

08008a0c <TIM4_Repeat_Interrupt_Enable>:



void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 8008a0c:	b430      	push	{r4, r5}
  if(en)
 8008a0e:	bb08      	cbnz	r0, 8008a54 <TIM4_Repeat_Interrupt_Enable+0x48>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8008a10:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8008a14:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8008a18:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  }

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
 8008a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a20:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8008a24:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008a28:	881a      	ldrh	r2, [r3, #0]
    Macro_Clear_Bit(TIM4->DIER, 0);
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 8008a2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  }

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
 8008a2e:	f022 0201 	bic.w	r2, r2, #1
 8008a32:	0412      	lsls	r2, r2, #16
 8008a34:	0c12      	lsrs	r2, r2, #16
 8008a36:	801a      	strh	r2, [r3, #0]
    Macro_Clear_Bit(TIM4->DIER, 0);
 8008a38:	899a      	ldrh	r2, [r3, #12]
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 8008a3a:	f2c4 0102 	movt	r1, #16386	; 0x4002

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
    Macro_Clear_Bit(TIM4->DIER, 0);
 8008a3e:	f022 0201 	bic.w	r2, r2, #1
 8008a42:	0412      	lsls	r2, r2, #16
 8008a44:	0c12      	lsrs	r2, r2, #16
 8008a46:	819a      	strh	r2, [r3, #12]
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 8008a48:	69cb      	ldr	r3, [r1, #28]
 8008a4a:	f023 0304 	bic.w	r3, r3, #4
 8008a4e:	61cb      	str	r3, [r1, #28]
  }
}
 8008a50:	bc30      	pop	{r4, r5}
 8008a52:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 8008a54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a58:	f2c4 0202 	movt	r2, #16386	; 0x4002

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8008a5c:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 8008a60:	69d5      	ldr	r5, [r2, #28]

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8008a62:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008a66:	0049      	lsls	r1, r1, #1
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 8008a68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8008a70:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 8008a72:	f045 0504 	orr.w	r5, r5, #4

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 8008a76:	2410      	movs	r4, #16
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008a78:	f240 509f 	movw	r0, #1439	; 0x59f

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 8008a7c:	61d5      	str	r5, [r2, #28]

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 8008a7e:	801c      	strh	r4, [r3, #0]
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008a80:	8518      	strh	r0, [r3, #40]	; 0x28
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8008a82:	8599      	strh	r1, [r3, #44]	; 0x2c

    Macro_Set_Bit(TIM4->EGR,0);
 8008a84:	8a99      	ldrh	r1, [r3, #20]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8008a86:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8008a8a:	b289      	uxth	r1, r1
 8008a8c:	f041 0101 	orr.w	r1, r1, #1
 8008a90:	8299      	strh	r1, [r3, #20]
    Macro_Set_Bit(TIM4->SR, 0);
 8008a92:	8a18      	ldrh	r0, [r3, #16]
 8008a94:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8008a98:	b280      	uxth	r0, r0
 8008a9a:	f040 0001 	orr.w	r0, r0, #1
 8008a9e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008aa2:	8218      	strh	r0, [r3, #16]
 8008aa4:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC_ClearPendingIRQ((IRQn_Type)30);
    Macro_Set_Bit(TIM4->DIER, 0);
 8008aa8:	8998      	ldrh	r0, [r3, #12]
 8008aaa:	b280      	uxth	r0, r0
 8008aac:	f040 0001 	orr.w	r0, r0, #1
 8008ab0:	8198      	strh	r0, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8008ab2:	6011      	str	r1, [r2, #0]
    NVIC_EnableIRQ((IRQn_Type)30);
    Macro_Set_Bit(TIM4->CR1, 0);
 8008ab4:	881a      	ldrh	r2, [r3, #0]
 8008ab6:	b292      	uxth	r2, r2
 8008ab8:	f042 0201 	orr.w	r2, r2, #1
 8008abc:	801a      	strh	r2, [r3, #0]
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
    Macro_Clear_Bit(TIM4->DIER, 0);
    Macro_Clear_Bit(RCC->APB1ENR, 2);
  }
}
 8008abe:	bc30      	pop	{r4, r5}
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop

08008ac4 <TIM4_Repeat>:

void TIM4_Repeat(int time)
{
 8008ac4:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8008ac6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  }
}

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008aca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ace:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8008ad2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  }
}

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008ad6:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8008ad8:	0040      	lsls	r0, r0, #1
 8008ada:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8008adc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ae0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008ae4:	2410      	movs	r4, #16
  }
}

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008ae6:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8008aea:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008aec:	f240 519f 	movw	r1, #1439	; 0x59f
  }
}

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008af0:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8008af2:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008af4:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8008af6:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8008af8:	8a9a      	ldrh	r2, [r3, #20]
 8008afa:	b292      	uxth	r2, r2
 8008afc:	f042 0201 	orr.w	r2, r2, #1
 8008b00:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8008b02:	8a1a      	ldrh	r2, [r3, #16]
 8008b04:	f022 0201 	bic.w	r2, r2, #1
 8008b08:	40a2      	lsls	r2, r4
 8008b0a:	40e2      	lsrs	r2, r4
 8008b0c:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8008b0e:	899a      	ldrh	r2, [r3, #12]
 8008b10:	b292      	uxth	r2, r2
 8008b12:	f042 0201 	orr.w	r2, r2, #1
 8008b16:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8008b18:	881a      	ldrh	r2, [r3, #0]
 8008b1a:	b292      	uxth	r2, r2
 8008b1c:	f042 0201 	orr.w	r2, r2, #1
 8008b20:	801a      	strh	r2, [r3, #0]
}
 8008b22:	bc30      	pop	{r4, r5}
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop

08008b28 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8008b28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b30:	8a18      	ldrh	r0, [r3, #16]
 8008b32:	f010 0001 	ands.w	r0, r0, #1
 8008b36:	d006      	beq.n	8008b46 <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8008b38:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8008b3a:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8008b3c:	f022 0201 	bic.w	r2, r2, #1
 8008b40:	0412      	lsls	r2, r2, #16
 8008b42:	0c12      	lsrs	r2, r2, #16
 8008b44:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8008b46:	4770      	bx	lr

08008b48 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8008b48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b4c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b50:	881a      	ldrh	r2, [r3, #0]
 8008b52:	f022 0201 	bic.w	r2, r2, #1
 8008b56:	0412      	lsls	r2, r2, #16
 8008b58:	0c12      	lsrs	r2, r2, #16
 8008b5a:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8008b5c:	899a      	ldrh	r2, [r3, #12]
 8008b5e:	f022 0201 	bic.w	r2, r2, #1
 8008b62:	0412      	lsls	r2, r2, #16
 8008b64:	0c12      	lsrs	r2, r2, #16
 8008b66:	819a      	strh	r2, [r3, #12]
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop

08008b6c <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8008b6c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008b70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008b74:	0040      	lsls	r0, r0, #1
 8008b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b7a:	b280      	uxth	r0, r0
 8008b7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008b80:	8598      	strh	r0, [r3, #44]	; 0x2c
 8008b82:	4770      	bx	lr

08008b84 <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8008b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b88:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b8c:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8008b8e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8008b92:	f042 0202 	orr.w	r2, r2, #2
 8008b96:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8008b98:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8008b9a:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8008b9e:	f042 0208 	orr.w	r2, r2, #8
 8008ba2:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8008ba4:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8008ba6:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8008baa:	f023 030f 	bic.w	r3, r3, #15
 8008bae:	f043 030b 	orr.w	r3, r3, #11
 8008bb2:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8008bb4:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008bb8:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8008bba:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8008bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bc2:	041b      	lsls	r3, r3, #16
 8008bc4:	0c1b      	lsrs	r3, r3, #16
 8008bc6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008bca:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8008bcc:	8411      	strh	r1, [r2, #32]
 8008bce:	4770      	bx	lr

08008bd0 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 8008bd0:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 8008bd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008bd6:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8008bda:	2308      	movs	r3, #8
 8008bdc:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 8008bde:	f005 fe0f 	bl	800e800 <__aeabi_i2d>
 8008be2:	4602      	mov	r2, r0
 8008be4:	460b      	mov	r3, r1
 8008be6:	a10e      	add	r1, pc, #56	; (adr r1, 8008c20 <TIM3_Out_Freq_Generation+0x50>)
 8008be8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bec:	f005 ff98 	bl	800eb20 <__aeabi_ddiv>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8008bf8:	f005 fcb4 	bl	800e564 <__aeabi_dsub>
 8008bfc:	f006 f928 	bl	800ee50 <__aeabi_d2uiz>
 8008c00:	b280      	uxth	r0, r0
 8008c02:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 8008c04:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8008c06:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8008c08:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8008c0c:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8008c0e:	8aa2      	ldrh	r2, [r4, #20]
 8008c10:	b292      	uxth	r2, r2
 8008c12:	f042 0201 	orr.w	r2, r2, #1
 8008c16:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8008c18:	8023      	strh	r3, [r4, #0]
 8008c1a:	bd10      	pop	{r4, pc}
 8008c1c:	f3af 8000 	nop.w
 8008c20:	00000000 	andeq	r0, r0, r0
 8008c24:	415e8480 	cmpmi	lr, r0, lsl #9

08008c28 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8008c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008c30:	881a      	ldrh	r2, [r3, #0]
 8008c32:	f022 0201 	bic.w	r2, r2, #1
 8008c36:	0412      	lsls	r2, r2, #16
 8008c38:	0c12      	lsrs	r2, r2, #16
 8008c3a:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8008c3c:	899a      	ldrh	r2, [r3, #12]
 8008c3e:	f022 0201 	bic.w	r2, r2, #1
 8008c42:	0412      	lsls	r2, r2, #16
 8008c44:	0c12      	lsrs	r2, r2, #16
 8008c46:	819a      	strh	r2, [r3, #12]
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop

08008c4c <TIM4_Out_Init>:
}

void TIM4_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c54:	69d9      	ldr	r1, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRH,0xf,0xe,0);
 8008c56:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	Macro_Clear_Bit(TIM3->DIER, 0);
}

void TIM4_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8008c5a:	f041 0104 	orr.w	r1, r1, #4
 8008c5e:	61d9      	str	r1, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8008c60:	6999      	ldr	r1, [r3, #24]
	Macro_Write_Block(GPIOB->CRH,0xf,0xe,0);
 8008c62:	f2c4 0201 	movt	r2, #16385	; 0x4001
}

void TIM4_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8008c66:	f041 0108 	orr.w	r1, r1, #8
 8008c6a:	6199      	str	r1, [r3, #24]
	Macro_Write_Block(GPIOB->CRH,0xf,0xe,0);
 8008c6c:	6851      	ldr	r1, [r2, #4]
	Macro_Write_Block(TIM4->CCMR2,0xFF,0x68,0);
 8008c6e:	f44f 6300 	mov.w	r3, #2048	; 0x800

void TIM4_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRH,0xf,0xe,0);
 8008c72:	f021 010f 	bic.w	r1, r1, #15
 8008c76:	f041 010e 	orr.w	r1, r1, #14
 8008c7a:	6051      	str	r1, [r2, #4]
	Macro_Write_Block(TIM4->CCMR2,0xFF,0x68,0);
 8008c7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008c80:	8b99      	ldrh	r1, [r3, #28]
	TIM4->CCER = (0<<9)|(1<<8);
 8008c82:	f44f 7280 	mov.w	r2, #256	; 0x100
void TIM4_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRH,0xf,0xe,0);
	Macro_Write_Block(TIM4->CCMR2,0xFF,0x68,0);
 8008c86:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
 8008c8a:	f041 0168 	orr.w	r1, r1, #104	; 0x68
 8008c8e:	8399      	strh	r1, [r3, #28]
	TIM4->CCER = (0<<9)|(1<<8);
 8008c90:	841a      	strh	r2, [r3, #32]
 8008c92:	4770      	bx	lr

08008c94 <TIM4_Out_PWM_Generation>:
}

void TIM4_Out_PWM_Generation(unsigned int freq, unsigned int duty)
{
 8008c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// Down Counter, Repeat Mode
	TIM4->CR1 = (1<<4)|(0<<3);
 8008c96:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8008c9a:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8008c9e:	2210      	movs	r2, #16
	// Timer  TIM4_FREQ  PSC 
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008ca0:	f240 539f 	movw	r3, #1439	; 0x59f
}

void TIM4_Out_PWM_Generation(unsigned int freq, unsigned int duty)
{
	// Down Counter, Repeat Mode
	TIM4->CR1 = (1<<4)|(0<<3);
 8008ca4:	8032      	strh	r2, [r6, #0]
	// Timer  TIM4_FREQ  PSC 
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8008ca6:	8533      	strh	r3, [r6, #40]	; 0x28
	Macro_Write_Block(TIM4->CCMR2,0xFF,0x68,0);
	TIM4->CCER = (0<<9)|(1<<8);
}

void TIM4_Out_PWM_Generation(unsigned int freq, unsigned int duty)
{
 8008ca8:	460f      	mov	r7, r1
	// Down Counter, Repeat Mode
	TIM4->CR1 = (1<<4)|(0<<3);
	// Timer  TIM4_FREQ  PSC 
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	//    ARR 
	TIM4->ARR = (unsigned int)((double)TIM4_FREQ/freq + 0.5)-1;
 8008caa:	f005 fd99 	bl	800e7e0 <__aeabi_ui2d>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	a11d      	add	r1, pc, #116	; (adr r1, 8008d28 <TIM4_Out_PWM_Generation+0x94>)
 8008cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cb8:	f005 ff32 	bl	800eb20 <__aeabi_ddiv>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008cc4:	f005 fc50 	bl	800e568 <__adddf3>
 8008cc8:	f006 f8c2 	bl	800ee50 <__aeabi_d2uiz>
 8008ccc:	3801      	subs	r0, #1
 8008cce:	b280      	uxth	r0, r0
 8008cd0:	85b0      	strh	r0, [r6, #44]	; 0x2c
	// Duty Rate 10%  CCR3 
	TIM4->CCR3 = (unsigned int)(TIM4->ARR*(duty/10.) + 0.5)-1;
 8008cd2:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
 8008cd4:	b280      	uxth	r0, r0
 8008cd6:	f005 fd93 	bl	800e800 <__aeabi_i2d>
 8008cda:	4604      	mov	r4, r0
 8008cdc:	4638      	mov	r0, r7
 8008cde:	460d      	mov	r5, r1
 8008ce0:	f005 fd7e 	bl	800e7e0 <__aeabi_ui2d>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008cec:	f005 ff18 	bl	800eb20 <__aeabi_ddiv>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	4629      	mov	r1, r5
 8008cf8:	f005 fde8 	bl	800e8cc <__aeabi_dmul>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008d02:	2200      	movs	r2, #0
 8008d04:	f005 fc30 	bl	800e568 <__adddf3>
 8008d08:	f006 f8a2 	bl	800ee50 <__aeabi_d2uiz>
 8008d0c:	3801      	subs	r0, #1
	// Manual Update(UG )
	TIM4->EGR = 1<<0;
 8008d0e:	2301      	movs	r3, #1
	// Timer  TIM4_FREQ  PSC 
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	//    ARR 
	TIM4->ARR = (unsigned int)((double)TIM4_FREQ/freq + 0.5)-1;
	// Duty Rate 10%  CCR3 
	TIM4->CCR3 = (unsigned int)(TIM4->ARR*(duty/10.) + 0.5)-1;
 8008d10:	b280      	uxth	r0, r0
 8008d12:	87b0      	strh	r0, [r6, #60]	; 0x3c
	// Manual Update(UG )
	TIM4->EGR = 1<<0;
 8008d14:	82b3      	strh	r3, [r6, #20]
	// Timer Start
	Macro_Set_Bit(TIM4->CR1, 0);
 8008d16:	8833      	ldrh	r3, [r6, #0]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	f043 0301 	orr.w	r3, r3, #1
 8008d1e:	8033      	strh	r3, [r6, #0]
 8008d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d22:	bf00      	nop
 8008d24:	f3af 8000 	nop.w
 8008d28:	00000000 	andeq	r0, r0, r0
 8008d2c:	40e86a00 	rscmi	r6, r8, r0, lsl #20

08008d30 <TIM4_Out_Stop>:
}

void TIM4_Out_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8008d30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d34:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8008d38:	8813      	ldrh	r3, [r2, #0]
 8008d3a:	f023 0301 	bic.w	r3, r3, #1
 8008d3e:	041b      	lsls	r3, r3, #16
 8008d40:	0c1b      	lsrs	r3, r3, #16
 8008d42:	8013      	strh	r3, [r2, #0]
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop

08008d48 <TIM4_Change_Duty>:
}

void TIM4_Change_Duty(unsigned int duty)
{
 8008d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TIM4->CCR3 = (unsigned int)(TIM4->ARR*(duty/10.) + 0.5)-1;
 8008d4a:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8008d4e:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8008d52:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
{
	Macro_Clear_Bit(TIM4->CR1, 0);
}

void TIM4_Change_Duty(unsigned int duty)
{
 8008d54:	4607      	mov	r7, r0
	TIM4->CCR3 = (unsigned int)(TIM4->ARR*(duty/10.) + 0.5)-1;
 8008d56:	b298      	uxth	r0, r3
 8008d58:	f005 fd52 	bl	800e800 <__aeabi_i2d>
 8008d5c:	4604      	mov	r4, r0
 8008d5e:	4638      	mov	r0, r7
 8008d60:	460d      	mov	r5, r1
 8008d62:	f005 fd3d 	bl	800e7e0 <__aeabi_ui2d>
 8008d66:	2300      	movs	r3, #0
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008d6e:	f005 fed7 	bl	800eb20 <__aeabi_ddiv>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	4620      	mov	r0, r4
 8008d78:	4629      	mov	r1, r5
 8008d7a:	f005 fda7 	bl	800e8cc <__aeabi_dmul>
 8008d7e:	2300      	movs	r3, #0
 8008d80:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008d84:	2200      	movs	r2, #0
 8008d86:	f005 fbef 	bl	800e568 <__adddf3>
 8008d8a:	f006 f861 	bl	800ee50 <__aeabi_d2uiz>
 8008d8e:	3801      	subs	r0, #1
	TIM4->EGR = 1<<0;
 8008d90:	2301      	movs	r3, #1
	Macro_Clear_Bit(TIM4->CR1, 0);
}

void TIM4_Change_Duty(unsigned int duty)
{
	TIM4->CCR3 = (unsigned int)(TIM4->ARR*(duty/10.) + 0.5)-1;
 8008d92:	b280      	uxth	r0, r0
 8008d94:	87b0      	strh	r0, [r6, #60]	; 0x3c
	TIM4->EGR = 1<<0;
 8008d96:	82b3      	strh	r3, [r6, #20]
	Macro_Set_Bit(TIM4->CR1, 0);
 8008d98:	8833      	ldrh	r3, [r6, #0]
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	f043 0301 	orr.w	r3, r3, #1
 8008da0:	8033      	strh	r3, [r6, #0]
 8008da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008da4 <TIM2_Delay2>:
}

void TIM2_Delay2(int time)
{
 8008da4:	b538      	push	{r3, r4, r5, lr}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8008da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008daa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008dae:	69dd      	ldr	r5, [r3, #28]

	// TIM2 CR1 : down count, one pulse
	TIM2->CR1 = (1<<4)|(1<<3);
 8008db0:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	// PSC   => 20usec tick   (50KHz)
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8008db4:	f240 529f 	movw	r2, #1439	; 0x59f
void TIM2_Delay2(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);

	// TIM2 CR1 : down count, one pulse
	TIM2->CR1 = (1<<4)|(1<<3);
 8008db8:	2118      	movs	r1, #24
	Macro_Set_Bit(TIM4->CR1, 0);
}

void TIM2_Delay2(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8008dba:	f045 0501 	orr.w	r5, r5, #1
 8008dbe:	61dd      	str	r5, [r3, #28]

	// TIM2 CR1 : down count, one pulse
	TIM2->CR1 = (1<<4)|(1<<3);
 8008dc0:	8021      	strh	r1, [r4, #0]
	// PSC   => 20usec tick   (50KHz)
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8008dc2:	8522      	strh	r2, [r4, #40]	; 0x28
	// ARR   =>  time msec   
	TIM2->ARR = (unsigned int)(time*50000.0/1000.0 + 0.5)-1;
 8008dc4:	f005 fd1c 	bl	800e800 <__aeabi_i2d>
 8008dc8:	a313      	add	r3, pc, #76	; (adr r3, 8008e18 <TIM2_Delay2+0x74>)
 8008dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dce:	f005 fd7d 	bl	800e8cc <__aeabi_dmul>
 8008dd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f2c4 038f 	movt	r3, #16527	; 0x408f
 8008ddc:	f005 fea0 	bl	800eb20 <__aeabi_ddiv>
 8008de0:	2300      	movs	r3, #0
 8008de2:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008de6:	2200      	movs	r2, #0
 8008de8:	f005 fbbe 	bl	800e568 <__adddf3>
 8008dec:	f006 f830 	bl	800ee50 <__aeabi_d2uiz>
 8008df0:	3801      	subs	r0, #1
	// UG  
	TIM2->EGR = 1<<0;
 8008df2:	2301      	movs	r3, #1
	// TIM2 CR1 : down count, one pulse
	TIM2->CR1 = (1<<4)|(1<<3);
	// PSC   => 20usec tick   (50KHz)
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
	// ARR   =>  time msec   
	TIM2->ARR = (unsigned int)(time*50000.0/1000.0 + 0.5)-1;
 8008df4:	b280      	uxth	r0, r0
 8008df6:	85a0      	strh	r0, [r4, #44]	; 0x2c
	// UG  
	TIM2->EGR = 1<<0;
 8008df8:	82a3      	strh	r3, [r4, #20]
	// Update Interrupt Pending Clear(pending: flag )
	Macro_Clear_Bit(TIM2->SR, 0);
 8008dfa:	8a23      	ldrh	r3, [r4, #16]
 8008dfc:	f023 0301 	bic.w	r3, r3, #1
 8008e00:	041b      	lsls	r3, r3, #16
 8008e02:	0c1b      	lsrs	r3, r3, #16
 8008e04:	8223      	strh	r3, [r4, #16]
	// Update Interrupt Enable()

	// TIM2 start
	Macro_Set_Bit(TIM2->CR1, 0);
 8008e06:	8823      	ldrh	r3, [r4, #0]
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	f043 0301 	orr.w	r3, r3, #1
 8008e0e:	8023      	strh	r3, [r4, #0]
 8008e10:	bd38      	pop	{r3, r4, r5, pc}
 8008e12:	bf00      	nop
 8008e14:	f3af 8000 	nop.w
 8008e18:	00000000 	andeq	r0, r0, r0
 8008e1c:	40e86a00 	rscmi	r6, r8, r0, lsl #20

08008e20 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8008e20:	b570      	push	{r4, r5, r6, lr}
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
 8008e22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008e26:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008e2a:	6991      	ldr	r1, [r2, #24]
  Macro_Set_Bit(RCC->APB2ENR, 14);
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8008e2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
 8008e30:	f041 0104 	orr.w	r1, r1, #4
 8008e34:	6191      	str	r1, [r2, #24]
  Macro_Set_Bit(RCC->APB2ENR, 14);
 8008e36:	6991      	ldr	r1, [r2, #24]
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8008e38:	f2c4 0301 	movt	r3, #16385	; 0x4001
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
  Macro_Set_Bit(RCC->APB2ENR, 14);
 8008e3c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8008e40:	6191      	str	r1, [r2, #24]
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8008e48:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8008e4c:	605a      	str	r2, [r3, #4]
  Macro_Set_Bit(GPIOA->ODR, 10);
 8008e4e:	68da      	ldr	r2, [r3, #12]
 8008e50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e54:	60da      	str	r2, [r3, #12]
  
  div = PCLK2/(16. * baud);
 8008e56:	f005 fcd3 	bl	800e800 <__aeabi_i2d>
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8008e62:	f005 fd33 	bl	800e8cc <__aeabi_dmul>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	a119      	add	r1, pc, #100	; (adr r1, 8008ed0 <Uart1_Init+0xb0>)
 8008e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e70:	f005 fe56 	bl	800eb20 <__aeabi_ddiv>
 8008e74:	460d      	mov	r5, r1
 8008e76:	4604      	mov	r4, r0
  mant = (int)div;
 8008e78:	f005 ffc2 	bl	800ee00 <__aeabi_d2iz>
 8008e7c:	4606      	mov	r6, r0
  frac = (int)((div - mant) * 16. + 0.5);
 8008e7e:	f005 fcaf 	bl	800e7e0 <__aeabi_ui2d>
 8008e82:	4602      	mov	r2, r0
 8008e84:	460b      	mov	r3, r1
 8008e86:	4620      	mov	r0, r4
 8008e88:	4629      	mov	r1, r5
 8008e8a:	f005 fb6b 	bl	800e564 <__aeabi_dsub>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	2200      	movs	r2, #0
 8008e92:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8008e96:	f005 fd19 	bl	800e8cc <__aeabi_dmul>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008ea2:	f005 fb61 	bl	800e568 <__adddf3>
 8008ea6:	f005 ffab 	bl	800ee00 <__aeabi_d2iz>
  mant += frac >> 4;
 8008eaa:	eb06 1610 	add.w	r6, r6, r0, lsr #4
  frac &= 0xf;
 8008eae:	f000 000f 	and.w	r0, r0, #15

  USART1->BRR = (mant<<4)+(frac<<0);
 8008eb2:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8008eb6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008eba:	f2c4 0301 	movt	r3, #16385	; 0x4001
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
  USART1->CR2 = 0<<12;
 8008ebe:	2200      	movs	r2, #0
  mant = (int)div;
  frac = (int)((div - mant) * 16. + 0.5);
  mant += frac >> 4;
  frac &= 0xf;

  USART1->BRR = (mant<<4)+(frac<<0);
 8008ec0:	b280      	uxth	r0, r0
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8008ec2:	f242 010c 	movw	r1, #8204	; 0x200c
  mant = (int)div;
  frac = (int)((div - mant) * 16. + 0.5);
  mant += frac >> 4;
  frac &= 0xf;

  USART1->BRR = (mant<<4)+(frac<<0);
 8008ec6:	8118      	strh	r0, [r3, #8]
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8008ec8:	8199      	strh	r1, [r3, #12]
  USART1->CR2 = 0<<12;
 8008eca:	821a      	strh	r2, [r3, #16]
  USART1->CR3 = 0;
 8008ecc:	829a      	strh	r2, [r3, #20]
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
 8008ed0:	00000000 	andeq	r0, r0, r0
 8008ed4:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08008ed8 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8008ed8:	280a      	cmp	r0, #10
 8008eda:	d00c      	beq.n	8008ef6 <Uart1_Send_Byte+0x1e>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008edc:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8008ee0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8008ee4:	880a      	ldrh	r2, [r1, #0]
 8008ee6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008eea:	0612      	lsls	r2, r2, #24
 8008eec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008ef0:	d5f8      	bpl.n	8008ee4 <Uart1_Send_Byte+0xc>
  USART1->DR = data;
 8008ef2:	8098      	strh	r0, [r3, #4]
 8008ef4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008ef6:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8008efa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8008efe:	880a      	ldrh	r2, [r1, #0]
 8008f00:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f04:	0612      	lsls	r2, r2, #24
 8008f06:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008f0a:	d5f8      	bpl.n	8008efe <Uart1_Send_Byte+0x26>
    USART1->DR = 0x0d;
 8008f0c:	220d      	movs	r2, #13
 8008f0e:	809a      	strh	r2, [r3, #4]
 8008f10:	e7e4      	b.n	8008edc <Uart1_Send_Byte+0x4>
 8008f12:	bf00      	nop

08008f14 <Uart1_Send_String>:
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
  USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8008f14:	b430      	push	{r4, r5}
  while(*pt!=0)
 8008f16:	7804      	ldrb	r4, [r0, #0]
 8008f18:	b194      	cbz	r4, 8008f40 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008f1a:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8008f1e:	f2c4 0101 	movt	r1, #16385	; 0x4001
    USART1->DR = 0x0d;
 8008f22:	250d      	movs	r5, #13
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8008f24:	2c0a      	cmp	r4, #10
 8008f26:	d00d      	beq.n	8008f44 <Uart1_Send_String+0x30>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008f28:	880a      	ldrh	r2, [r1, #0]
 8008f2a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f2e:	0612      	lsls	r2, r2, #24
 8008f30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008f34:	d5f8      	bpl.n	8008f28 <Uart1_Send_String+0x14>
  USART1->DR = data;
 8008f36:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 8008f38:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8008f3c:	2c00      	cmp	r4, #0
 8008f3e:	d1f1      	bne.n	8008f24 <Uart1_Send_String+0x10>
  {
    Uart1_Send_Byte(*pt++);
  }
}
 8008f40:	bc30      	pop	{r4, r5}
 8008f42:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008f44:	880a      	ldrh	r2, [r1, #0]
 8008f46:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f4a:	0612      	lsls	r2, r2, #24
 8008f4c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008f50:	d5f8      	bpl.n	8008f44 <Uart1_Send_String+0x30>
    USART1->DR = 0x0d;
 8008f52:	809d      	strh	r5, [r3, #4]
 8008f54:	e7e8      	b.n	8008f28 <Uart1_Send_String+0x14>
 8008f56:	bf00      	nop

08008f58 <Uart1_Printf>:
    Uart1_Send_Byte(*pt++);
  }
}

void Uart1_Printf(char *fmt,...)
{
 8008f58:	b40f      	push	{r0, r1, r2, r3}
 8008f5a:	b530      	push	{r4, r5, lr}
 8008f5c:	b0c3      	sub	sp, #268	; 0x10c
 8008f5e:	ab46      	add	r3, sp, #280	; 0x118
 8008f60:	f853 1b04 	ldr.w	r1, [r3], #4
  va_list ap;
  char string[256];
  
  va_start(ap,fmt);
  vsprintf(string,fmt,ap);
 8008f64:	a802      	add	r0, sp, #8
 8008f66:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
  va_list ap;
  char string[256];
  
  va_start(ap,fmt);
 8008f68:	9301      	str	r3, [sp, #4]
  vsprintf(string,fmt,ap);
 8008f6a:	f001 fd2b 	bl	800a9c4 <vsprintf>
  USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 8008f6e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8008f72:	b198      	cbz	r0, 8008f9c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008f74:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8008f78:	ac02      	add	r4, sp, #8
 8008f7a:	f2c4 0101 	movt	r1, #16385	; 0x4001
    USART1->DR = 0x0d;
 8008f7e:	250d      	movs	r5, #13
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8008f80:	280a      	cmp	r0, #10
 8008f82:	d010      	beq.n	8008fa6 <Uart1_Printf+0x4e>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008f84:	880a      	ldrh	r2, [r1, #0]
 8008f86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f8a:	0612      	lsls	r2, r2, #24
 8008f8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008f90:	d5f8      	bpl.n	8008f84 <Uart1_Printf+0x2c>
  USART1->DR = data;
 8008f92:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 8008f94:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	d1f1      	bne.n	8008f80 <Uart1_Printf+0x28>
  
  va_start(ap,fmt);
  vsprintf(string,fmt,ap);
  Uart1_Send_String(string);
  va_end(ap);
}
 8008f9c:	b043      	add	sp, #268	; 0x10c
 8008f9e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fa2:	b004      	add	sp, #16
 8008fa4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8008fa6:	880a      	ldrh	r2, [r1, #0]
 8008fa8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008fac:	0612      	lsls	r2, r2, #24
 8008fae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008fb2:	d5f8      	bpl.n	8008fa6 <Uart1_Printf+0x4e>
    USART1->DR = 0x0d;
 8008fb4:	809d      	strh	r5, [r3, #4]
 8008fb6:	e7e5      	b.n	8008f84 <Uart1_Printf+0x2c>

08008fb8 <Uart1_Get_Pressed>:
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8008fb8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008fbc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008fc0:	8818      	ldrh	r0, [r3, #0]
 8008fc2:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8008fc6:	b108      	cbz	r0, 8008fcc <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8008fc8:	8898      	ldrh	r0, [r3, #4]
 8008fca:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return (char)0;
	}
}
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop

08008fd0 <Uart1_Get_Char>:
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8008fd0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008fd4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008fd8:	8813      	ldrh	r3, [r2, #0]
 8008fda:	0699      	lsls	r1, r3, #26
 8008fdc:	d5fc      	bpl.n	8008fd8 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8008fde:	8890      	ldrh	r0, [r2, #4]
 8008fe0:	b2c0      	uxtb	r0, r0
	char rx;

	do
	{
		rx = Uart1_Get_Pressed();
	}while(!rx);
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	d0f8      	beq.n	8008fd8 <Uart1_Get_Char+0x8>

	return rx;
}
 8008fe6:	4770      	bx	lr

08008fe8 <Uart1_Get_String>:

void Uart1_Get_String(char *string)
{
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8008fea:	f44f 5460 	mov.w	r4, #14336	; 0x3800

	return rx;
}

void Uart1_Get_String(char *string)
{
 8008fee:	4607      	mov	r7, r0
	char *string2 = string;
	char c;

	while((c = Uart1_Get_Char())!='\r')
 8008ff0:	4606      	mov	r6, r0
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8008ff2:	f2c4 0401 	movt	r4, #16385	; 0x4001
void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
 8008ff6:	250d      	movs	r5, #13
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8008ff8:	8823      	ldrh	r3, [r4, #0]
 8008ffa:	069b      	lsls	r3, r3, #26
 8008ffc:	d5fc      	bpl.n	8008ff8 <Uart1_Get_String+0x10>
	{
		return (char)USART1->DR;
 8008ffe:	88a3      	ldrh	r3, [r4, #4]
 8009000:	b2db      	uxtb	r3, r3
	char rx;

	do
	{
		rx = Uart1_Get_Pressed();
	}while(!rx);
 8009002:	2b00      	cmp	r3, #0
 8009004:	d0f8      	beq.n	8008ff8 <Uart1_Get_String+0x10>
void Uart1_Get_String(char *string)
{
	char *string2 = string;
	char c;

	while((c = Uart1_Get_Char())!='\r')
 8009006:	2b0d      	cmp	r3, #13
 8009008:	d023      	beq.n	8009052 <Uart1_Get_String+0x6a>
	{
		if(c=='\b')
 800900a:	2b08      	cmp	r3, #8
 800900c:	d109      	bne.n	8009022 <Uart1_Get_String+0x3a>
		{
			if((int)string2 < (int)string)
 800900e:	42b7      	cmp	r7, r6
 8009010:	daf2      	bge.n	8008ff8 <Uart1_Get_String+0x10>
			{
				Uart1_Printf("\b \b");
 8009012:	f640 304c 	movw	r0, #2892	; 0xb4c
 8009016:	f6c0 0001 	movt	r0, #2049	; 0x801
				string--;
 800901a:	3e01      	subs	r6, #1
	{
		if(c=='\b')
		{
			if((int)string2 < (int)string)
			{
				Uart1_Printf("\b \b");
 800901c:	f7ff ff9c 	bl	8008f58 <Uart1_Printf>
 8009020:	e7ea      	b.n	8008ff8 <Uart1_Get_String+0x10>
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8009022:	2b0a      	cmp	r3, #10
			}
		}

		else
		{
			*string++ = c;
 8009024:	7033      	strb	r3, [r6, #0]
 8009026:	f106 0601 	add.w	r6, r6, #1
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 800902a:	d009      	beq.n	8009040 <Uart1_Get_String+0x58>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800902c:	8821      	ldrh	r1, [r4, #0]
 800902e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009032:	0609      	lsls	r1, r1, #24
 8009034:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8009038:	d5f8      	bpl.n	800902c <Uart1_Get_String+0x44>
  USART1->DR = data;
 800903a:	b29b      	uxth	r3, r3
 800903c:	8093      	strh	r3, [r2, #4]
 800903e:	e7db      	b.n	8008ff8 <Uart1_Get_String+0x10>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8009040:	8821      	ldrh	r1, [r4, #0]
 8009042:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009046:	0608      	lsls	r0, r1, #24
 8009048:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800904c:	d5f8      	bpl.n	8009040 <Uart1_Get_String+0x58>
    USART1->DR = 0x0d;
 800904e:	8095      	strh	r5, [r2, #4]
 8009050:	e7ec      	b.n	800902c <Uart1_Get_String+0x44>
			*string++ = c;
			Uart1_Send_Byte(c);
		}
	}

	*string='\0';
 8009052:	2300      	movs	r3, #0

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8009054:	f44f 5160 	mov.w	r1, #14336	; 0x3800
			*string++ = c;
			Uart1_Send_Byte(c);
		}
	}

	*string='\0';
 8009058:	7033      	strb	r3, [r6, #0]

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800905a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800905e:	880a      	ldrh	r2, [r1, #0]
 8009060:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009064:	0614      	lsls	r4, r2, #24
 8009066:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800906a:	d5f8      	bpl.n	800905e <Uart1_Get_String+0x76>
    USART1->DR = 0x0d;
 800906c:	220d      	movs	r2, #13
 800906e:	809a      	strh	r2, [r3, #4]
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8009070:	8819      	ldrh	r1, [r3, #0]
 8009072:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009076:	0608      	lsls	r0, r1, #24
 8009078:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800907c:	d5f8      	bpl.n	8009070 <Uart1_Get_String+0x88>
  USART1->DR = data;
 800907e:	230a      	movs	r3, #10
 8009080:	8093      	strh	r3, [r2, #4]
 8009082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009084 <Uart1_Get_Int_Num>:
	*string='\0';
	Uart1_Send_Byte('\n');
}

int Uart1_Get_Int_Num(void)
{
 8009084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009086:	b089      	sub	sp, #36	; 0x24
	int minus    = 0;
	int result   = 0;
	int lastIndex;
	int i;

	Uart1_Get_String(string);
 8009088:	4668      	mov	r0, sp
 800908a:	f7ff ffad 	bl	8008fe8 <Uart1_Get_String>

	if(string[0]=='-')
 800908e:	f89d 3000 	ldrb.w	r3, [sp]
 8009092:	2b2d      	cmp	r3, #45	; 0x2d
	{
		minus = 1;
		string++;
 8009094:	bf03      	ittte	eq
 8009096:	ad08      	addeq	r5, sp, #32
 8009098:	f815 3d1f 	ldrbeq.w	r3, [r5, #-31]!

	Uart1_Get_String(string);

	if(string[0]=='-')
	{
		minus = 1;
 800909c:	2601      	moveq	r6, #1
}

int Uart1_Get_Int_Num(void)
{
	char str[30];
	char *string = str;
 800909e:	466d      	movne	r5, sp
	int base     = 10;
	int minus    = 0;
 80090a0:	bf18      	it	ne
 80090a2:	2600      	movne	r6, #0
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 80090a4:	2b30      	cmp	r3, #48	; 0x30
 80090a6:	d037      	beq.n	8009118 <Uart1_Get_Int_Num+0x94>

int Uart1_Get_Int_Num(void)
{
	char str[30];
	char *string = str;
	int base     = 10;
 80090a8:	240a      	movs	r4, #10
	{
		base    = 16;
		string += 2;
	}

	lastIndex = strlen(string) - 1;
 80090aa:	4628      	mov	r0, r5
 80090ac:	f000 f93a 	bl	8009324 <strlen>
 80090b0:	3801      	subs	r0, #1

	if(lastIndex<0) return -1;
 80090b2:	2800      	cmp	r0, #0
	{
		base    = 16;
		string += 2;
	}

	lastIndex = strlen(string) - 1;
 80090b4:	4607      	mov	r7, r0

	if(lastIndex<0) return -1;
 80090b6:	db3f      	blt.n	8009138 <Uart1_Get_Int_Num+0xb4>

	if(string[lastIndex]=='h' || string[lastIndex]=='H' )
 80090b8:	5c2b      	ldrb	r3, [r5, r0]
 80090ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090be:	2b48      	cmp	r3, #72	; 0x48
 80090c0:	d024      	beq.n	800910c <Uart1_Get_Int_Num+0x88>
		base = 16;
		string[lastIndex] = 0;
		lastIndex--;
	}

	if(base==10)
 80090c2:	2c0a      	cmp	r4, #10
 80090c4:	d031      	beq.n	800912a <Uart1_Get_Int_Num+0xa6>
 80090c6:	f240 0214 	movw	r2, #20
 80090ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
	{
		base    = 16;
 80090ce:	2300      	movs	r3, #0
 80090d0:	f8d2 c000 	ldr.w	ip, [r2]
 80090d4:	461c      	mov	r4, r3

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 80090d6:	5cea      	ldrb	r2, [r5, r3]
 80090d8:	eb0c 0102 	add.w	r1, ip, r2
 80090dc:	7849      	ldrb	r1, [r1, #1]
				else result = (result<<4) + string[i] - 'a' + 10;
			}

			else
			{
				result = (result<<4) + string[i] - '0';
 80090de:	eb02 1004 	add.w	r0, r2, r4, lsl #4

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 80090e2:	f011 0103 	ands.w	r1, r1, #3
				else result = (result<<4) + string[i] - 'a' + 10;
			}

			else
			{
				result = (result<<4) + string[i] - '0';
 80090e6:	bf08      	it	eq
 80090e8:	f1a0 0430 	subeq.w	r4, r0, #48	; 0x30

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 80090ec:	d006      	beq.n	80090fc <Uart1_Get_Int_Num+0x78>
			{
				if(isupper((int)string[i])) result = (result<<4) + string[i] - 'A' + 10;
 80090ee:	2901      	cmp	r1, #1
 80090f0:	bf0b      	itete	eq
 80090f2:	4604      	moveq	r4, r0
				else result = (result<<4) + string[i] - 'a' + 10;
 80090f4:	eb02 1404 	addne.w	r4, r2, r4, lsl #4
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
			{
				if(isupper((int)string[i])) result = (result<<4) + string[i] - 'A' + 10;
 80090f8:	3c37      	subeq	r4, #55	; 0x37
				else result = (result<<4) + string[i] - 'a' + 10;
 80090fa:	3c57      	subne	r4, #87	; 0x57
		result = minus ? (-1*result):result;
	}

	else
	{
		for(i=0;i<=lastIndex;i++)
 80090fc:	3301      	adds	r3, #1
 80090fe:	429f      	cmp	r7, r3
 8009100:	dae9      	bge.n	80090d6 <Uart1_Get_Int_Num+0x52>
			{
				result = (result<<4) + string[i] - '0';
			}
		}

		result = minus ? (-1*result):result;
 8009102:	4260      	negs	r0, r4
 8009104:	b906      	cbnz	r6, 8009108 <Uart1_Get_Int_Num+0x84>
 8009106:	4620      	mov	r0, r4
	}

	return result;
}
 8009108:	b009      	add	sp, #36	; 0x24
 800910a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(lastIndex<0) return -1;

	if(string[lastIndex]=='h' || string[lastIndex]=='H' )
	{
		base = 16;
		string[lastIndex] = 0;
 800910c:	2400      	movs	r4, #0
 800910e:	542c      	strb	r4, [r5, r0]
		result = minus ? (-1*result):result;
	}

	else
	{
		for(i=0;i<=lastIndex;i++)
 8009110:	1e47      	subs	r7, r0, #1
 8009112:	2800      	cmp	r0, #0
 8009114:	d1d7      	bne.n	80090c6 <Uart1_Get_Int_Num+0x42>
 8009116:	e7f4      	b.n	8009102 <Uart1_Get_Int_Num+0x7e>
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 8009118:	786b      	ldrb	r3, [r5, #1]
 800911a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800911e:	2b58      	cmp	r3, #88	; 0x58
	{
		base    = 16;
		string += 2;
 8009120:	bf04      	itt	eq
 8009122:	3502      	addeq	r5, #2
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
	{
		base    = 16;
 8009124:	2410      	moveq	r4, #16
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 8009126:	d0c0      	beq.n	80090aa <Uart1_Get_Int_Num+0x26>
 8009128:	e7be      	b.n	80090a8 <Uart1_Get_Int_Num+0x24>
		lastIndex--;
	}

	if(base==10)
	{
		result = atoi(string);
 800912a:	4628      	mov	r0, r5
 800912c:	f000 f82c 	bl	8009188 <atoi>
		result = minus ? (-1*result):result;
 8009130:	2e00      	cmp	r6, #0
 8009132:	d0e9      	beq.n	8009108 <Uart1_Get_Int_Num+0x84>
 8009134:	4240      	negs	r0, r0
 8009136:	e7e7      	b.n	8009108 <Uart1_Get_Int_Num+0x84>
		string += 2;
	}

	lastIndex = strlen(string) - 1;

	if(lastIndex<0) return -1;
 8009138:	f04f 30ff 	mov.w	r0, #4294967295
 800913c:	e7e4      	b.n	8009108 <Uart1_Get_Int_Num+0x84>
 800913e:	bf00      	nop

08009140 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8009140:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009144:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return result;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 8009148:	b968      	cbnz	r0, 8009166 <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ((IRQn_Type)37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 800914a:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800914c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8009150:	f023 0320 	bic.w	r3, r3, #32
 8009154:	041b      	lsls	r3, r3, #16
 8009156:	0c1b      	lsrs	r3, r3, #16
 8009158:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800915c:	2020      	movs	r0, #32
 800915e:	8193      	strh	r3, [r2, #12]
 8009160:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 8009164:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8009166:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8009168:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800916c:	b280      	uxth	r0, r0
 800916e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8009172:	2120      	movs	r1, #32
 8009174:	f040 0020 	orr.w	r0, r0, #32
 8009178:	8190      	strh	r0, [r2, #12]
 800917a:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800917e:	6059      	str	r1, [r3, #4]
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	f3af 8000 	nop.w

08009188 <atoi>:
 8009188:	2100      	movs	r1, #0
 800918a:	220a      	movs	r2, #10
 800918c:	f000 b998 	b.w	80094c0 <strtol>

08009190 <_atoi_r>:
 8009190:	2200      	movs	r2, #0
 8009192:	230a      	movs	r3, #10
 8009194:	f000 b8f6 	b.w	8009384 <_strtol_r>

08009198 <srand>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	f240 0318 	movw	r3, #24
 800919e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80091a2:	4605      	mov	r5, r0
 80091a4:	681c      	ldr	r4, [r3, #0]
 80091a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80091a8:	b119      	cbz	r1, 80091b2 <srand+0x1a>
 80091aa:	2300      	movs	r3, #0
 80091ac:	610d      	str	r5, [r1, #16]
 80091ae:	614b      	str	r3, [r1, #20]
 80091b0:	bd38      	pop	{r3, r4, r5, pc}
 80091b2:	2018      	movs	r0, #24
 80091b4:	f002 fcce 	bl	800bb54 <malloc>
 80091b8:	f243 320e 	movw	r2, #13070	; 0x330e
 80091bc:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 80091c0:	4601      	mov	r1, r0
 80091c2:	63a0      	str	r0, [r4, #56]	; 0x38
 80091c4:	8002      	strh	r2, [r0, #0]
 80091c6:	240b      	movs	r4, #11
 80091c8:	8043      	strh	r3, [r0, #2]
 80091ca:	f241 2234 	movw	r2, #4660	; 0x1234
 80091ce:	f24e 636d 	movw	r3, #58989	; 0xe66d
 80091d2:	8082      	strh	r2, [r0, #4]
 80091d4:	80c3      	strh	r3, [r0, #6]
 80091d6:	f64d 62ec 	movw	r2, #57068	; 0xdeec
 80091da:	2305      	movs	r3, #5
 80091dc:	8102      	strh	r2, [r0, #8]
 80091de:	8143      	strh	r3, [r0, #10]
 80091e0:	2201      	movs	r2, #1
 80091e2:	2300      	movs	r3, #0
 80091e4:	8184      	strh	r4, [r0, #12]
 80091e6:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80091ea:	2300      	movs	r3, #0
 80091ec:	610d      	str	r5, [r1, #16]
 80091ee:	614b      	str	r3, [r1, #20]
 80091f0:	bd38      	pop	{r3, r4, r5, pc}
 80091f2:	bf00      	nop

080091f4 <rand>:
 80091f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f6:	f240 0318 	movw	r3, #24
 80091fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80091fe:	681c      	ldr	r4, [r3, #0]
 8009200:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009202:	b1c1      	cbz	r1, 8009236 <rand+0x42>
 8009204:	690a      	ldr	r2, [r1, #16]
 8009206:	f24f 402d 	movw	r0, #62509	; 0xf42d
 800920a:	694c      	ldr	r4, [r1, #20]
 800920c:	f6c5 0051 	movt	r0, #22609	; 0x5851
 8009210:	f647 732d 	movw	r3, #32557	; 0x7f2d
 8009214:	f6c4 4395 	movt	r3, #19605	; 0x4c95
 8009218:	fb00 f002 	mul.w	r0, r0, r2
 800921c:	fb03 0404 	mla	r4, r3, r4, r0
 8009220:	fba2 2303 	umull	r2, r3, r2, r3
 8009224:	3201      	adds	r2, #1
 8009226:	4423      	add	r3, r4
 8009228:	f143 0300 	adc.w	r3, r3, #0
 800922c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8009230:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8009234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009236:	2018      	movs	r0, #24
 8009238:	f243 350e 	movw	r5, #13070	; 0x330e
 800923c:	f002 fc8a 	bl	800bb54 <malloc>
 8009240:	a311      	add	r3, pc, #68	; (adr r3, 8009288 <rand+0x94>)
 8009242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009246:	270b      	movs	r7, #11
 8009248:	4606      	mov	r6, r0
 800924a:	f24f 402d 	movw	r0, #62509	; 0xf42d
 800924e:	4631      	mov	r1, r6
 8009250:	63a6      	str	r6, [r4, #56]	; 0x38
 8009252:	f6c5 0051 	movt	r0, #22609	; 0x5851
 8009256:	8035      	strh	r5, [r6, #0]
 8009258:	f64a 34cd 	movw	r4, #43981	; 0xabcd
 800925c:	f241 2534 	movw	r5, #4660	; 0x1234
 8009260:	8074      	strh	r4, [r6, #2]
 8009262:	f24e 646d 	movw	r4, #58989	; 0xe66d
 8009266:	80b5      	strh	r5, [r6, #4]
 8009268:	f64d 65ec 	movw	r5, #57068	; 0xdeec
 800926c:	80f4      	strh	r4, [r6, #6]
 800926e:	2405      	movs	r4, #5
 8009270:	8135      	strh	r5, [r6, #8]
 8009272:	2500      	movs	r5, #0
 8009274:	8174      	strh	r4, [r6, #10]
 8009276:	2401      	movs	r4, #1
 8009278:	81b7      	strh	r7, [r6, #12]
 800927a:	e9c6 4504 	strd	r4, r5, [r6, #16]
 800927e:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8009282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009284:	f3af 8000 	nop.w
 8009288:	4c957f2e 	ldcmi	15, cr7, [r5], {46}	; 0x2e
 800928c:	5851f42d 	ldmdapl	r1, {r0, r2, r3, r5, sl, ip, sp, lr, pc}^

08009290 <_sprintf_r>:
 8009290:	b40c      	push	{r2, r3}
 8009292:	460b      	mov	r3, r1
 8009294:	b570      	push	{r4, r5, r6, lr}
 8009296:	b09c      	sub	sp, #112	; 0x70
 8009298:	ac20      	add	r4, sp, #128	; 0x80
 800929a:	a902      	add	r1, sp, #8
 800929c:	9302      	str	r3, [sp, #8]
 800929e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80092a2:	f854 2b04 	ldr.w	r2, [r4], #4
 80092a6:	f44f 7602 	mov.w	r6, #520	; 0x208
 80092aa:	9306      	str	r3, [sp, #24]
 80092ac:	4623      	mov	r3, r4
 80092ae:	f8ad 6014 	strh.w	r6, [sp, #20]
 80092b2:	9401      	str	r4, [sp, #4]
 80092b4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80092b8:	9504      	str	r5, [sp, #16]
 80092ba:	9507      	str	r5, [sp, #28]
 80092bc:	f8ad 4016 	strh.w	r4, [sp, #22]
 80092c0:	f000 f90c 	bl	80094dc <_svfprintf_r>
 80092c4:	9b02      	ldr	r3, [sp, #8]
 80092c6:	2200      	movs	r2, #0
 80092c8:	701a      	strb	r2, [r3, #0]
 80092ca:	b01c      	add	sp, #112	; 0x70
 80092cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092d0:	b002      	add	sp, #8
 80092d2:	4770      	bx	lr

080092d4 <sprintf>:
 80092d4:	b40e      	push	{r1, r2, r3}
 80092d6:	f240 0318 	movw	r3, #24
 80092da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092dc:	b09c      	sub	sp, #112	; 0x70
 80092de:	ac21      	add	r4, sp, #132	; 0x84
 80092e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80092e4:	4606      	mov	r6, r0
 80092e6:	a902      	add	r1, sp, #8
 80092e8:	f854 2b04 	ldr.w	r2, [r4], #4
 80092ec:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80092f0:	6818      	ldr	r0, [r3, #0]
 80092f2:	f44f 7702 	mov.w	r7, #520	; 0x208
 80092f6:	4623      	mov	r3, r4
 80092f8:	9602      	str	r6, [sp, #8]
 80092fa:	9606      	str	r6, [sp, #24]
 80092fc:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8009300:	9401      	str	r4, [sp, #4]
 8009302:	f8ad 7014 	strh.w	r7, [sp, #20]
 8009306:	9504      	str	r5, [sp, #16]
 8009308:	9507      	str	r5, [sp, #28]
 800930a:	f8ad 6016 	strh.w	r6, [sp, #22]
 800930e:	f000 f8e5 	bl	80094dc <_svfprintf_r>
 8009312:	9b02      	ldr	r3, [sp, #8]
 8009314:	2200      	movs	r2, #0
 8009316:	701a      	strb	r2, [r3, #0]
 8009318:	b01c      	add	sp, #112	; 0x70
 800931a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800931e:	b003      	add	sp, #12
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop

08009324 <strlen>:
 8009324:	f020 0103 	bic.w	r1, r0, #3
 8009328:	f010 0003 	ands.w	r0, r0, #3
 800932c:	f1c0 0000 	rsb	r0, r0, #0
 8009330:	f851 3b04 	ldr.w	r3, [r1], #4
 8009334:	f100 0c04 	add.w	ip, r0, #4
 8009338:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800933c:	f06f 0200 	mvn.w	r2, #0
 8009340:	bf1c      	itt	ne
 8009342:	fa22 f20c 	lsrne.w	r2, r2, ip
 8009346:	4313      	orrne	r3, r2
 8009348:	f04f 0c01 	mov.w	ip, #1
 800934c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8009350:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8009354:	eba3 020c 	sub.w	r2, r3, ip
 8009358:	ea22 0203 	bic.w	r2, r2, r3
 800935c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8009360:	bf04      	itt	eq
 8009362:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009366:	3004      	addeq	r0, #4
 8009368:	d0f4      	beq.n	8009354 <strlen+0x30>
 800936a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800936e:	bf1f      	itttt	ne
 8009370:	3001      	addne	r0, #1
 8009372:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8009376:	3001      	addne	r0, #1
 8009378:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800937c:	bf18      	it	ne
 800937e:	3001      	addne	r0, #1
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop

08009384 <_strtol_r>:
 8009384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009388:	f240 0414 	movw	r4, #20
 800938c:	b085      	sub	sp, #20
 800938e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8009392:	468c      	mov	ip, r1
 8009394:	4699      	mov	r9, r3
 8009396:	9003      	str	r0, [sp, #12]
 8009398:	4608      	mov	r0, r1
 800939a:	f8d4 8000 	ldr.w	r8, [r4]
 800939e:	e000      	b.n	80093a2 <_strtol_r+0x1e>
 80093a0:	4620      	mov	r0, r4
 80093a2:	4604      	mov	r4, r0
 80093a4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80093a8:	eb08 0305 	add.w	r3, r8, r5
 80093ac:	7859      	ldrb	r1, [r3, #1]
 80093ae:	f001 0108 	and.w	r1, r1, #8
 80093b2:	f001 03ff 	and.w	r3, r1, #255	; 0xff
 80093b6:	2900      	cmp	r1, #0
 80093b8:	d1f2      	bne.n	80093a0 <_strtol_r+0x1c>
 80093ba:	2d2d      	cmp	r5, #45	; 0x2d
 80093bc:	d076      	beq.n	80094ac <_strtol_r+0x128>
 80093be:	2d2b      	cmp	r5, #43	; 0x2b
 80093c0:	bf04      	itt	eq
 80093c2:	1c84      	addeq	r4, r0, #2
 80093c4:	7845      	ldrbeq	r5, [r0, #1]
 80093c6:	f039 0110 	bics.w	r1, r9, #16
 80093ca:	d112      	bne.n	80093f2 <_strtol_r+0x6e>
 80093cc:	f1d9 0101 	rsbs	r1, r9, #1
 80093d0:	bf38      	it	cc
 80093d2:	2100      	movcc	r1, #0
 80093d4:	2d30      	cmp	r5, #48	; 0x30
 80093d6:	d004      	beq.n	80093e2 <_strtol_r+0x5e>
 80093d8:	b159      	cbz	r1, 80093f2 <_strtol_r+0x6e>
 80093da:	f04f 090a 	mov.w	r9, #10
 80093de:	46cb      	mov	fp, r9
 80093e0:	e008      	b.n	80093f4 <_strtol_r+0x70>
 80093e2:	7820      	ldrb	r0, [r4, #0]
 80093e4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80093e8:	2858      	cmp	r0, #88	; 0x58
 80093ea:	d063      	beq.n	80094b4 <_strtol_r+0x130>
 80093ec:	b109      	cbz	r1, 80093f2 <_strtol_r+0x6e>
 80093ee:	f04f 0908 	mov.w	r9, #8
 80093f2:	46cb      	mov	fp, r9
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	4659      	mov	r1, fp
 80093f8:	bf0c      	ite	eq
 80093fa:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000
 80093fe:	f04f 4600 	movne.w	r6, #2147483648	; 0x80000000
 8009402:	9200      	str	r2, [sp, #0]
 8009404:	4630      	mov	r0, r6
 8009406:	9302      	str	r3, [sp, #8]
 8009408:	f8cd c004 	str.w	ip, [sp, #4]
 800940c:	f005 f896 	bl	800e53c <__aeabi_uidivmod>
 8009410:	2700      	movs	r7, #0
 8009412:	4630      	mov	r0, r6
 8009414:	468a      	mov	sl, r1
 8009416:	4659      	mov	r1, fp
 8009418:	f004 ff62 	bl	800e2e0 <__aeabi_uidiv>
 800941c:	4639      	mov	r1, r7
 800941e:	9b02      	ldr	r3, [sp, #8]
 8009420:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8009424:	e00c      	b.n	8009440 <_strtol_r+0xbc>
 8009426:	4555      	cmp	r5, sl
 8009428:	bfd4      	ite	le
 800942a:	2600      	movle	r6, #0
 800942c:	2601      	movgt	r6, #1
 800942e:	4281      	cmp	r1, r0
 8009430:	bf18      	it	ne
 8009432:	2600      	movne	r6, #0
 8009434:	b9ee      	cbnz	r6, 8009472 <_strtol_r+0xee>
 8009436:	fb0b 5101 	mla	r1, fp, r1, r5
 800943a:	2701      	movs	r7, #1
 800943c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009440:	eb08 0605 	add.w	r6, r8, r5
 8009444:	7876      	ldrb	r6, [r6, #1]
 8009446:	f016 0f04 	tst.w	r6, #4
 800944a:	bf18      	it	ne
 800944c:	3d30      	subne	r5, #48	; 0x30
 800944e:	d107      	bne.n	8009460 <_strtol_r+0xdc>
 8009450:	f016 0603 	ands.w	r6, r6, #3
 8009454:	d010      	beq.n	8009478 <_strtol_r+0xf4>
 8009456:	2e01      	cmp	r6, #1
 8009458:	bf14      	ite	ne
 800945a:	2657      	movne	r6, #87	; 0x57
 800945c:	2637      	moveq	r6, #55	; 0x37
 800945e:	1bad      	subs	r5, r5, r6
 8009460:	45a9      	cmp	r9, r5
 8009462:	dd09      	ble.n	8009478 <_strtol_r+0xf4>
 8009464:	4281      	cmp	r1, r0
 8009466:	bf94      	ite	ls
 8009468:	2600      	movls	r6, #0
 800946a:	2601      	movhi	r6, #1
 800946c:	ea56 77d7 	orrs.w	r7, r6, r7, lsr #31
 8009470:	d0d9      	beq.n	8009426 <_strtol_r+0xa2>
 8009472:	f04f 37ff 	mov.w	r7, #4294967295
 8009476:	e7e1      	b.n	800943c <_strtol_r+0xb8>
 8009478:	1c78      	adds	r0, r7, #1
 800947a:	d008      	beq.n	800948e <_strtol_r+0x10a>
 800947c:	b9a3      	cbnz	r3, 80094a8 <_strtol_r+0x124>
 800947e:	4608      	mov	r0, r1
 8009480:	b112      	cbz	r2, 8009488 <_strtol_r+0x104>
 8009482:	b97f      	cbnz	r7, 80094a4 <_strtol_r+0x120>
 8009484:	4664      	mov	r4, ip
 8009486:	6014      	str	r4, [r2, #0]
 8009488:	b005      	add	sp, #20
 800948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948e:	9903      	ldr	r1, [sp, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	bf0c      	ite	eq
 8009494:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009498:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 800949c:	2322      	movs	r3, #34	; 0x22
 800949e:	600b      	str	r3, [r1, #0]
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	d0f1      	beq.n	8009488 <_strtol_r+0x104>
 80094a4:	3c01      	subs	r4, #1
 80094a6:	e7ee      	b.n	8009486 <_strtol_r+0x102>
 80094a8:	4249      	negs	r1, r1
 80094aa:	e7e8      	b.n	800947e <_strtol_r+0xfa>
 80094ac:	1c84      	adds	r4, r0, #2
 80094ae:	7845      	ldrb	r5, [r0, #1]
 80094b0:	2301      	movs	r3, #1
 80094b2:	e788      	b.n	80093c6 <_strtol_r+0x42>
 80094b4:	f04f 0910 	mov.w	r9, #16
 80094b8:	7865      	ldrb	r5, [r4, #1]
 80094ba:	46cb      	mov	fp, r9
 80094bc:	3402      	adds	r4, #2
 80094be:	e799      	b.n	80093f4 <_strtol_r+0x70>

080094c0 <strtol>:
 80094c0:	b430      	push	{r4, r5}
 80094c2:	f240 0418 	movw	r4, #24
 80094c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80094ca:	460d      	mov	r5, r1
 80094cc:	4613      	mov	r3, r2
 80094ce:	4601      	mov	r1, r0
 80094d0:	462a      	mov	r2, r5
 80094d2:	6820      	ldr	r0, [r4, #0]
 80094d4:	bc30      	pop	{r4, r5}
 80094d6:	f7ff bf55 	b.w	8009384 <_strtol_r>
 80094da:	bf00      	nop

080094dc <_svfprintf_r>:
 80094dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e0:	b0c9      	sub	sp, #292	; 0x124
 80094e2:	4691      	mov	r9, r2
 80094e4:	9314      	str	r3, [sp, #80]	; 0x50
 80094e6:	910b      	str	r1, [sp, #44]	; 0x2c
 80094e8:	900e      	str	r0, [sp, #56]	; 0x38
 80094ea:	f002 fb21 	bl	800bb30 <_localeconv_r>
 80094ee:	6800      	ldr	r0, [r0, #0]
 80094f0:	901a      	str	r0, [sp, #104]	; 0x68
 80094f2:	f7ff ff17 	bl	8009324 <strlen>
 80094f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	901d      	str	r0, [sp, #116]	; 0x74
 80094fc:	0618      	lsls	r0, r3, #24
 80094fe:	d503      	bpl.n	8009508 <_svfprintf_r+0x2c>
 8009500:	6923      	ldr	r3, [r4, #16]
 8009502:	2b00      	cmp	r3, #0
 8009504:	f001 8079 	beq.w	800a5fa <_svfprintf_r+0x111e>
 8009508:	f240 7500 	movw	r5, #1792	; 0x700
 800950c:	ac38      	add	r4, sp, #224	; 0xe0
 800950e:	f6c0 0501 	movt	r5, #2049	; 0x801
 8009512:	9515      	str	r5, [sp, #84]	; 0x54
 8009514:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8009518:	9508      	str	r5, [sp, #32]
 800951a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800951c:	af38      	add	r7, sp, #224	; 0xe0
 800951e:	9409      	str	r4, [sp, #36]	; 0x24
 8009520:	f640 3490 	movw	r4, #2960	; 0xb90
 8009524:	f105 0610 	add.w	r6, r5, #16
 8009528:	9d08      	ldr	r5, [sp, #32]
 800952a:	2300      	movs	r3, #0
 800952c:	f6c0 0401 	movt	r4, #2049	; 0x801
 8009530:	9311      	str	r3, [sp, #68]	; 0x44
 8009532:	9417      	str	r4, [sp, #92]	; 0x5c
 8009534:	1b7c      	subs	r4, r7, r5
 8009536:	931b      	str	r3, [sp, #108]	; 0x6c
 8009538:	931c      	str	r3, [sp, #112]	; 0x70
 800953a:	9319      	str	r3, [sp, #100]	; 0x64
 800953c:	931e      	str	r3, [sp, #120]	; 0x78
 800953e:	9312      	str	r3, [sp, #72]	; 0x48
 8009540:	9421      	str	r4, [sp, #132]	; 0x84
 8009542:	932d      	str	r3, [sp, #180]	; 0xb4
 8009544:	932c      	str	r3, [sp, #176]	; 0xb0
 8009546:	972b      	str	r7, [sp, #172]	; 0xac
 8009548:	f899 3000 	ldrb.w	r3, [r9]
 800954c:	2b25      	cmp	r3, #37	; 0x25
 800954e:	bf18      	it	ne
 8009550:	2b00      	cmpne	r3, #0
 8009552:	f000 80b3 	beq.w	80096bc <_svfprintf_r+0x1e0>
 8009556:	f109 0201 	add.w	r2, r9, #1
 800955a:	4614      	mov	r4, r2
 800955c:	3201      	adds	r2, #1
 800955e:	7823      	ldrb	r3, [r4, #0]
 8009560:	2b25      	cmp	r3, #37	; 0x25
 8009562:	bf18      	it	ne
 8009564:	2b00      	cmpne	r3, #0
 8009566:	d1f8      	bne.n	800955a <_svfprintf_r+0x7e>
 8009568:	ebb4 0509 	subs.w	r5, r4, r9
 800956c:	d00f      	beq.n	800958e <_svfprintf_r+0xb2>
 800956e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009570:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8009572:	3301      	adds	r3, #1
 8009574:	f8c7 9000 	str.w	r9, [r7]
 8009578:	2b07      	cmp	r3, #7
 800957a:	607d      	str	r5, [r7, #4]
 800957c:	442a      	add	r2, r5
 800957e:	932c      	str	r3, [sp, #176]	; 0xb0
 8009580:	922d      	str	r2, [sp, #180]	; 0xb4
 8009582:	bfd8      	it	le
 8009584:	3708      	addle	r7, #8
 8009586:	dc7f      	bgt.n	8009688 <_svfprintf_r+0x1ac>
 8009588:	9812      	ldr	r0, [sp, #72]	; 0x48
 800958a:	4428      	add	r0, r5
 800958c:	9012      	str	r0, [sp, #72]	; 0x48
 800958e:	7823      	ldrb	r3, [r4, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	f000 8081 	beq.w	8009698 <_svfprintf_r+0x1bc>
 8009596:	2300      	movs	r3, #0
 8009598:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 800959c:	461a      	mov	r2, r3
 800959e:	9313      	str	r3, [sp, #76]	; 0x4c
 80095a0:	930a      	str	r3, [sp, #40]	; 0x28
 80095a2:	f104 0901 	add.w	r9, r4, #1
 80095a6:	7863      	ldrb	r3, [r4, #1]
 80095a8:	f04f 34ff 	mov.w	r4, #4294967295
 80095ac:	940c      	str	r4, [sp, #48]	; 0x30
 80095ae:	f109 0901 	add.w	r9, r9, #1
 80095b2:	f1a3 0120 	sub.w	r1, r3, #32
 80095b6:	2958      	cmp	r1, #88	; 0x58
 80095b8:	f200 840a 	bhi.w	8009dd0 <_svfprintf_r+0x8f4>
 80095bc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80095c0:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 80095c4:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 80095c8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80095cc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80095d0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80095d4:	0348039c 	movteq	r0, #33692	; 0x839c
 80095d8:	005d0408 	subseq	r0, sp, r8, lsl #8
 80095dc:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 80095e0:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 80095e4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80095e8:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80095ec:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80095f0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80095f4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80095f8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80095fc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009600:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009604:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009608:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 800960c:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 8009610:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009614:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009618:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 800961c:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 8009620:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009624:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009628:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 800962c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009630:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8009634:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009638:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800963c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009640:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009644:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8009648:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 800964c:	02900290 	addseq	r0, r0, #144, 4
 8009650:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8009654:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009658:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 800965c:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 8009660:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8009664:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8009668:	00800408 	addeq	r0, r0, r8, lsl #8
 800966c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8009670:	9c130320 	ldcls	3, cr0, [r3], {32}
 8009674:	9314      	str	r3, [sp, #80]	; 0x50
 8009676:	4264      	negs	r4, r4
 8009678:	9413      	str	r4, [sp, #76]	; 0x4c
 800967a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800967c:	f045 0504 	orr.w	r5, r5, #4
 8009680:	950a      	str	r5, [sp, #40]	; 0x28
 8009682:	f899 3000 	ldrb.w	r3, [r9]
 8009686:	e792      	b.n	80095ae <_svfprintf_r+0xd2>
 8009688:	980e      	ldr	r0, [sp, #56]	; 0x38
 800968a:	aa2b      	add	r2, sp, #172	; 0xac
 800968c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800968e:	f003 fbbf 	bl	800ce10 <__ssprint_r>
 8009692:	b940      	cbnz	r0, 80096a6 <_svfprintf_r+0x1ca>
 8009694:	af38      	add	r7, sp, #224	; 0xe0
 8009696:	e777      	b.n	8009588 <_svfprintf_r+0xac>
 8009698:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800969a:	b123      	cbz	r3, 80096a6 <_svfprintf_r+0x1ca>
 800969c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800969e:	aa2b      	add	r2, sp, #172	; 0xac
 80096a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80096a2:	f003 fbb5 	bl	800ce10 <__ssprint_r>
 80096a6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80096a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80096aa:	89a3      	ldrh	r3, [r4, #12]
 80096ac:	f013 0f40 	tst.w	r3, #64	; 0x40
 80096b0:	bf18      	it	ne
 80096b2:	f04f 30ff 	movne.w	r0, #4294967295
 80096b6:	b049      	add	sp, #292	; 0x124
 80096b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096bc:	464c      	mov	r4, r9
 80096be:	e766      	b.n	800958e <_svfprintf_r+0xb2>
 80096c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096c2:	9316      	str	r3, [sp, #88]	; 0x58
 80096c4:	06a3      	lsls	r3, r4, #26
 80096c6:	f140 81d9 	bpl.w	8009a7c <_svfprintf_r+0x5a0>
 80096ca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80096cc:	2301      	movs	r3, #1
 80096ce:	1dea      	adds	r2, r5, #7
 80096d0:	f022 0207 	bic.w	r2, r2, #7
 80096d4:	f102 0408 	add.w	r4, r2, #8
 80096d8:	9414      	str	r4, [sp, #80]	; 0x50
 80096da:	e9d2 4500 	ldrd	r4, r5, [r2]
 80096de:	f04f 0a00 	mov.w	sl, #0
 80096e2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80096e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80096e8:	2800      	cmp	r0, #0
 80096ea:	980c      	ldr	r0, [sp, #48]	; 0x30
 80096ec:	bfa2      	ittt	ge
 80096ee:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80096f0:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80096f4:	910a      	strge	r1, [sp, #40]	; 0x28
 80096f6:	ea54 0205 	orrs.w	r2, r4, r5
 80096fa:	bf0c      	ite	eq
 80096fc:	2200      	moveq	r2, #0
 80096fe:	2201      	movne	r2, #1
 8009700:	2800      	cmp	r0, #0
 8009702:	bf18      	it	ne
 8009704:	f042 0201 	orrne.w	r2, r2, #1
 8009708:	2a00      	cmp	r2, #0
 800970a:	f000 83e5 	beq.w	8009ed8 <_svfprintf_r+0x9fc>
 800970e:	2b01      	cmp	r3, #1
 8009710:	f000 8509 	beq.w	800a126 <_svfprintf_r+0xc4a>
 8009714:	2b02      	cmp	r3, #2
 8009716:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 800971a:	f040 8159 	bne.w	80099d0 <_svfprintf_r+0x4f4>
 800971e:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 8009722:	f004 010f 	and.w	r1, r4, #15
 8009726:	0923      	lsrs	r3, r4, #4
 8009728:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800972c:	0928      	lsrs	r0, r5, #4
 800972e:	f81c 1001 	ldrb.w	r1, [ip, r1]
 8009732:	461c      	mov	r4, r3
 8009734:	4605      	mov	r5, r0
 8009736:	4690      	mov	r8, r2
 8009738:	ea54 0005 	orrs.w	r0, r4, r5
 800973c:	f102 32ff 	add.w	r2, r2, #4294967295
 8009740:	f888 1000 	strb.w	r1, [r8]
 8009744:	d1ed      	bne.n	8009722 <_svfprintf_r+0x246>
 8009746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009748:	ebc8 0303 	rsb	r3, r8, r3
 800974c:	9310      	str	r3, [sp, #64]	; 0x40
 800974e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009750:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009752:	42a5      	cmp	r5, r4
 8009754:	bfb8      	it	lt
 8009756:	4625      	movlt	r5, r4
 8009758:	2400      	movs	r4, #0
 800975a:	950d      	str	r5, [sp, #52]	; 0x34
 800975c:	9418      	str	r4, [sp, #96]	; 0x60
 800975e:	f1ba 0f00 	cmp.w	sl, #0
 8009762:	d002      	beq.n	800976a <_svfprintf_r+0x28e>
 8009764:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009766:	3501      	adds	r5, #1
 8009768:	950d      	str	r5, [sp, #52]	; 0x34
 800976a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800976c:	f013 0302 	ands.w	r3, r3, #2
 8009770:	930f      	str	r3, [sp, #60]	; 0x3c
 8009772:	bf1e      	ittt	ne
 8009774:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8009776:	3402      	addne	r4, #2
 8009778:	940d      	strne	r4, [sp, #52]	; 0x34
 800977a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800977c:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 8009780:	f040 8346 	bne.w	8009e10 <_svfprintf_r+0x934>
 8009784:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8009786:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009788:	ebc0 0b04 	rsb	fp, r0, r4
 800978c:	f1bb 0f00 	cmp.w	fp, #0
 8009790:	f340 833e 	ble.w	8009e10 <_svfprintf_r+0x934>
 8009794:	f1bb 0f10 	cmp.w	fp, #16
 8009798:	f240 7a00 	movw	sl, #1792	; 0x700
 800979c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800979e:	bfdc      	itt	le
 80097a0:	f6c0 0a01 	movtle	sl, #2049	; 0x801
 80097a4:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 80097a6:	dd32      	ble.n	800980e <_svfprintf_r+0x332>
 80097a8:	f6c0 0a01 	movt	sl, #2049	; 0x801
 80097ac:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 80097b0:	9520      	str	r5, [sp, #128]	; 0x80
 80097b2:	46d8      	mov	r8, fp
 80097b4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80097b6:	46d3      	mov	fp, sl
 80097b8:	2410      	movs	r4, #16
 80097ba:	46ca      	mov	sl, r9
 80097bc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80097be:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80097c2:	e004      	b.n	80097ce <_svfprintf_r+0x2f2>
 80097c4:	f1a8 0810 	sub.w	r8, r8, #16
 80097c8:	f1b8 0f10 	cmp.w	r8, #16
 80097cc:	dd19      	ble.n	8009802 <_svfprintf_r+0x326>
 80097ce:	3201      	adds	r2, #1
 80097d0:	3110      	adds	r1, #16
 80097d2:	2a07      	cmp	r2, #7
 80097d4:	603d      	str	r5, [r7, #0]
 80097d6:	607c      	str	r4, [r7, #4]
 80097d8:	f107 0708 	add.w	r7, r7, #8
 80097dc:	922c      	str	r2, [sp, #176]	; 0xb0
 80097de:	912d      	str	r1, [sp, #180]	; 0xb4
 80097e0:	ddf0      	ble.n	80097c4 <_svfprintf_r+0x2e8>
 80097e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80097e4:	4649      	mov	r1, r9
 80097e6:	aa2b      	add	r2, sp, #172	; 0xac
 80097e8:	af38      	add	r7, sp, #224	; 0xe0
 80097ea:	f003 fb11 	bl	800ce10 <__ssprint_r>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	f47f af59 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 80097f4:	f1a8 0810 	sub.w	r8, r8, #16
 80097f8:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80097fa:	f1b8 0f10 	cmp.w	r8, #16
 80097fe:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8009800:	dce5      	bgt.n	80097ce <_svfprintf_r+0x2f2>
 8009802:	46d1      	mov	r9, sl
 8009804:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009806:	46da      	mov	sl, fp
 8009808:	46c3      	mov	fp, r8
 800980a:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800980e:	3201      	adds	r2, #1
 8009810:	eb0b 0401 	add.w	r4, fp, r1
 8009814:	2a07      	cmp	r2, #7
 8009816:	922c      	str	r2, [sp, #176]	; 0xb0
 8009818:	942d      	str	r4, [sp, #180]	; 0xb4
 800981a:	e887 0c00 	stmia.w	r7, {sl, fp}
 800981e:	f300 82ec 	bgt.w	8009dfa <_svfprintf_r+0x91e>
 8009822:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8009826:	3708      	adds	r7, #8
 8009828:	f1ba 0f00 	cmp.w	sl, #0
 800982c:	d00e      	beq.n	800984c <_svfprintf_r+0x370>
 800982e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009830:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8009834:	3401      	adds	r4, #1
 8009836:	603a      	str	r2, [r7, #0]
 8009838:	3301      	adds	r3, #1
 800983a:	2201      	movs	r2, #1
 800983c:	2b07      	cmp	r3, #7
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	942d      	str	r4, [sp, #180]	; 0xb4
 8009842:	bfd8      	it	le
 8009844:	3708      	addle	r7, #8
 8009846:	932c      	str	r3, [sp, #176]	; 0xb0
 8009848:	f300 8402 	bgt.w	800a050 <_svfprintf_r+0xb74>
 800984c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800984e:	b16b      	cbz	r3, 800986c <_svfprintf_r+0x390>
 8009850:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009852:	aa24      	add	r2, sp, #144	; 0x90
 8009854:	3402      	adds	r4, #2
 8009856:	603a      	str	r2, [r7, #0]
 8009858:	3301      	adds	r3, #1
 800985a:	2202      	movs	r2, #2
 800985c:	2b07      	cmp	r3, #7
 800985e:	607a      	str	r2, [r7, #4]
 8009860:	942d      	str	r4, [sp, #180]	; 0xb4
 8009862:	bfd8      	it	le
 8009864:	3708      	addle	r7, #8
 8009866:	932c      	str	r3, [sp, #176]	; 0xb0
 8009868:	f300 83fe 	bgt.w	800a068 <_svfprintf_r+0xb8c>
 800986c:	2d80      	cmp	r5, #128	; 0x80
 800986e:	f000 8346 	beq.w	8009efe <_svfprintf_r+0xa22>
 8009872:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009874:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009876:	ebc3 0a05 	rsb	sl, r3, r5
 800987a:	f1ba 0f00 	cmp.w	sl, #0
 800987e:	dd43      	ble.n	8009908 <_svfprintf_r+0x42c>
 8009880:	f1ba 0f10 	cmp.w	sl, #16
 8009884:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009886:	bfdc      	itt	le
 8009888:	4d94      	ldrle	r5, [pc, #592]	; (8009adc <_svfprintf_r+0x600>)
 800988a:	950f      	strle	r5, [sp, #60]	; 0x3c
 800988c:	dd27      	ble.n	80098de <_svfprintf_r+0x402>
 800988e:	4893      	ldr	r0, [pc, #588]	; (8009adc <_svfprintf_r+0x600>)
 8009890:	4622      	mov	r2, r4
 8009892:	2510      	movs	r5, #16
 8009894:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8009898:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800989a:	900f      	str	r0, [sp, #60]	; 0x3c
 800989c:	e004      	b.n	80098a8 <_svfprintf_r+0x3cc>
 800989e:	f1aa 0a10 	sub.w	sl, sl, #16
 80098a2:	f1ba 0f10 	cmp.w	sl, #16
 80098a6:	dd19      	ble.n	80098dc <_svfprintf_r+0x400>
 80098a8:	3301      	adds	r3, #1
 80098aa:	3210      	adds	r2, #16
 80098ac:	2b07      	cmp	r3, #7
 80098ae:	603e      	str	r6, [r7, #0]
 80098b0:	607d      	str	r5, [r7, #4]
 80098b2:	f107 0708 	add.w	r7, r7, #8
 80098b6:	932c      	str	r3, [sp, #176]	; 0xb0
 80098b8:	922d      	str	r2, [sp, #180]	; 0xb4
 80098ba:	ddf0      	ble.n	800989e <_svfprintf_r+0x3c2>
 80098bc:	4658      	mov	r0, fp
 80098be:	4621      	mov	r1, r4
 80098c0:	aa2b      	add	r2, sp, #172	; 0xac
 80098c2:	af38      	add	r7, sp, #224	; 0xe0
 80098c4:	f003 faa4 	bl	800ce10 <__ssprint_r>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	f47f aeec 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 80098ce:	f1aa 0a10 	sub.w	sl, sl, #16
 80098d2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80098d4:	f1ba 0f10 	cmp.w	sl, #16
 80098d8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80098da:	dce5      	bgt.n	80098a8 <_svfprintf_r+0x3cc>
 80098dc:	4614      	mov	r4, r2
 80098de:	3301      	adds	r3, #1
 80098e0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80098e2:	2b07      	cmp	r3, #7
 80098e4:	4454      	add	r4, sl
 80098e6:	932c      	str	r3, [sp, #176]	; 0xb0
 80098e8:	e887 0420 	stmia.w	r7, {r5, sl}
 80098ec:	bfd8      	it	le
 80098ee:	3708      	addle	r7, #8
 80098f0:	942d      	str	r4, [sp, #180]	; 0xb4
 80098f2:	dd09      	ble.n	8009908 <_svfprintf_r+0x42c>
 80098f4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80098f6:	aa2b      	add	r2, sp, #172	; 0xac
 80098f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098fa:	f003 fa89 	bl	800ce10 <__ssprint_r>
 80098fe:	2800      	cmp	r0, #0
 8009900:	f47f aed1 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009904:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8009906:	af38      	add	r7, sp, #224	; 0xe0
 8009908:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800990a:	05eb      	lsls	r3, r5, #23
 800990c:	f100 8282 	bmi.w	8009e14 <_svfprintf_r+0x938>
 8009910:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009912:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009914:	3301      	adds	r3, #1
 8009916:	f8c7 8000 	str.w	r8, [r7]
 800991a:	2b07      	cmp	r3, #7
 800991c:	442c      	add	r4, r5
 800991e:	607d      	str	r5, [r7, #4]
 8009920:	942d      	str	r4, [sp, #180]	; 0xb4
 8009922:	932c      	str	r3, [sp, #176]	; 0xb0
 8009924:	f300 837a 	bgt.w	800a01c <_svfprintf_r+0xb40>
 8009928:	3708      	adds	r7, #8
 800992a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800992c:	076b      	lsls	r3, r5, #29
 800992e:	d540      	bpl.n	80099b2 <_svfprintf_r+0x4d6>
 8009930:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009932:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009934:	1a45      	subs	r5, r0, r1
 8009936:	2d00      	cmp	r5, #0
 8009938:	dd3b      	ble.n	80099b2 <_svfprintf_r+0x4d6>
 800993a:	2d10      	cmp	r5, #16
 800993c:	f240 7a00 	movw	sl, #1792	; 0x700
 8009940:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009942:	f6c0 0a01 	movt	sl, #2049	; 0x801
 8009946:	dd22      	ble.n	800998e <_svfprintf_r+0x4b2>
 8009948:	4622      	mov	r2, r4
 800994a:	f04f 0810 	mov.w	r8, #16
 800994e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8009952:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8009954:	e002      	b.n	800995c <_svfprintf_r+0x480>
 8009956:	3d10      	subs	r5, #16
 8009958:	2d10      	cmp	r5, #16
 800995a:	dd17      	ble.n	800998c <_svfprintf_r+0x4b0>
 800995c:	3301      	adds	r3, #1
 800995e:	3210      	adds	r2, #16
 8009960:	2b07      	cmp	r3, #7
 8009962:	e887 0110 	stmia.w	r7, {r4, r8}
 8009966:	932c      	str	r3, [sp, #176]	; 0xb0
 8009968:	f107 0708 	add.w	r7, r7, #8
 800996c:	922d      	str	r2, [sp, #180]	; 0xb4
 800996e:	ddf2      	ble.n	8009956 <_svfprintf_r+0x47a>
 8009970:	4658      	mov	r0, fp
 8009972:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009974:	aa2b      	add	r2, sp, #172	; 0xac
 8009976:	af38      	add	r7, sp, #224	; 0xe0
 8009978:	f003 fa4a 	bl	800ce10 <__ssprint_r>
 800997c:	2800      	cmp	r0, #0
 800997e:	f47f ae92 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009982:	3d10      	subs	r5, #16
 8009984:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8009986:	2d10      	cmp	r5, #16
 8009988:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800998a:	dce7      	bgt.n	800995c <_svfprintf_r+0x480>
 800998c:	4614      	mov	r4, r2
 800998e:	3301      	adds	r3, #1
 8009990:	442c      	add	r4, r5
 8009992:	2b07      	cmp	r3, #7
 8009994:	932c      	str	r3, [sp, #176]	; 0xb0
 8009996:	942d      	str	r4, [sp, #180]	; 0xb4
 8009998:	f8c7 a000 	str.w	sl, [r7]
 800999c:	607d      	str	r5, [r7, #4]
 800999e:	dd08      	ble.n	80099b2 <_svfprintf_r+0x4d6>
 80099a0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80099a2:	aa2b      	add	r2, sp, #172	; 0xac
 80099a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099a6:	f003 fa33 	bl	800ce10 <__ssprint_r>
 80099aa:	2800      	cmp	r0, #0
 80099ac:	f47f ae7b 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 80099b0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80099b2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80099b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80099b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80099b8:	4281      	cmp	r1, r0
 80099ba:	bfac      	ite	ge
 80099bc:	186d      	addge	r5, r5, r1
 80099be:	182d      	addlt	r5, r5, r0
 80099c0:	9512      	str	r5, [sp, #72]	; 0x48
 80099c2:	2c00      	cmp	r4, #0
 80099c4:	f040 8335 	bne.w	800a032 <_svfprintf_r+0xb56>
 80099c8:	2300      	movs	r3, #0
 80099ca:	af38      	add	r7, sp, #224	; 0xe0
 80099cc:	932c      	str	r3, [sp, #176]	; 0xb0
 80099ce:	e5bb      	b.n	8009548 <_svfprintf_r+0x6c>
 80099d0:	08e3      	lsrs	r3, r4, #3
 80099d2:	08e9      	lsrs	r1, r5, #3
 80099d4:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80099d8:	4690      	mov	r8, r2
 80099da:	460d      	mov	r5, r1
 80099dc:	f004 0207 	and.w	r2, r4, #7
 80099e0:	461c      	mov	r4, r3
 80099e2:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80099e6:	ea54 0105 	orrs.w	r1, r4, r5
 80099ea:	f108 32ff 	add.w	r2, r8, #4294967295
 80099ee:	f888 3000 	strb.w	r3, [r8]
 80099f2:	d1ed      	bne.n	80099d0 <_svfprintf_r+0x4f4>
 80099f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80099f6:	4641      	mov	r1, r8
 80099f8:	07e0      	lsls	r0, r4, #31
 80099fa:	f100 84f5 	bmi.w	800a3e8 <_svfprintf_r+0xf0c>
 80099fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009a00:	ebc8 0505 	rsb	r5, r8, r5
 8009a04:	9510      	str	r5, [sp, #64]	; 0x40
 8009a06:	e6a2      	b.n	800974e <_svfprintf_r+0x272>
 8009a08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a0a:	9316      	str	r3, [sp, #88]	; 0x58
 8009a0c:	f015 0320 	ands.w	r3, r5, #32
 8009a10:	f000 80b4 	beq.w	8009b7c <_svfprintf_r+0x6a0>
 8009a14:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009a16:	2300      	movs	r3, #0
 8009a18:	1de2      	adds	r2, r4, #7
 8009a1a:	f022 0207 	bic.w	r2, r2, #7
 8009a1e:	f102 0508 	add.w	r5, r2, #8
 8009a22:	9514      	str	r5, [sp, #80]	; 0x50
 8009a24:	e9d2 4500 	ldrd	r4, r5, [r2]
 8009a28:	e659      	b.n	80096de <_svfprintf_r+0x202>
 8009a2a:	f899 3000 	ldrb.w	r3, [r9]
 8009a2e:	f109 0401 	add.w	r4, r9, #1
 8009a32:	2b2a      	cmp	r3, #42	; 0x2a
 8009a34:	f000 8791 	beq.w	800a95a <_svfprintf_r+0x147e>
 8009a38:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009a3c:	2909      	cmp	r1, #9
 8009a3e:	bf82      	ittt	hi
 8009a40:	46a1      	movhi	r9, r4
 8009a42:	2400      	movhi	r4, #0
 8009a44:	940c      	strhi	r4, [sp, #48]	; 0x30
 8009a46:	f63f adb4 	bhi.w	80095b2 <_svfprintf_r+0xd6>
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009a50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a54:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8009a58:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009a5c:	2909      	cmp	r1, #9
 8009a5e:	d9f5      	bls.n	8009a4c <_svfprintf_r+0x570>
 8009a60:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8009a64:	46a1      	mov	r9, r4
 8009a66:	900c      	str	r0, [sp, #48]	; 0x30
 8009a68:	e5a3      	b.n	80095b2 <_svfprintf_r+0xd6>
 8009a6a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a6c:	9316      	str	r3, [sp, #88]	; 0x58
 8009a6e:	f045 0510 	orr.w	r5, r5, #16
 8009a72:	950a      	str	r5, [sp, #40]	; 0x28
 8009a74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a76:	06a3      	lsls	r3, r4, #26
 8009a78:	f53f ae27 	bmi.w	80096ca <_svfprintf_r+0x1ee>
 8009a7c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a7e:	06ed      	lsls	r5, r5, #27
 8009a80:	f100 83c4 	bmi.w	800a20c <_svfprintf_r+0xd30>
 8009a84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a86:	0664      	lsls	r4, r4, #25
 8009a88:	f140 83c0 	bpl.w	800a20c <_svfprintf_r+0xd30>
 8009a8c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009a8e:	2500      	movs	r5, #0
 8009a90:	2301      	movs	r3, #1
 8009a92:	3004      	adds	r0, #4
 8009a94:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8009a98:	9014      	str	r0, [sp, #80]	; 0x50
 8009a9a:	e620      	b.n	80096de <_svfprintf_r+0x202>
 8009a9c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009a9e:	9316      	str	r3, [sp, #88]	; 0x58
 8009aa0:	f044 0410 	orr.w	r4, r4, #16
 8009aa4:	940a      	str	r4, [sp, #40]	; 0x28
 8009aa6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009aa8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009aac:	06a9      	lsls	r1, r5, #26
 8009aae:	f140 8165 	bpl.w	8009d7c <_svfprintf_r+0x8a0>
 8009ab2:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009ab4:	1de3      	adds	r3, r4, #7
 8009ab6:	f023 0307 	bic.w	r3, r3, #7
 8009aba:	f103 0508 	add.w	r5, r3, #8
 8009abe:	9514      	str	r5, [sp, #80]	; 0x50
 8009ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac4:	4614      	mov	r4, r2
 8009ac6:	461d      	mov	r5, r3
 8009ac8:	2a00      	cmp	r2, #0
 8009aca:	f173 0000 	sbcs.w	r0, r3, #0
 8009ace:	f2c0 83bb 	blt.w	800a248 <_svfprintf_r+0xd6c>
 8009ad2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e605      	b.n	80096e6 <_svfprintf_r+0x20a>
 8009ada:	bf00      	nop
 8009adc:	08010710 	stmdaeq	r1, {r4, r8, r9, sl}
 8009ae0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ae2:	9316      	str	r3, [sp, #88]	; 0x58
 8009ae4:	0725      	lsls	r5, r4, #28
 8009ae6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009aea:	f140 84ab 	bpl.w	800a444 <_svfprintf_r+0xf68>
 8009aee:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009af0:	1deb      	adds	r3, r5, #7
 8009af2:	f023 0307 	bic.w	r3, r3, #7
 8009af6:	f103 0408 	add.w	r4, r3, #8
 8009afa:	9414      	str	r4, [sp, #80]	; 0x50
 8009afc:	681d      	ldr	r5, [r3, #0]
 8009afe:	951b      	str	r5, [sp, #108]	; 0x6c
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	931c      	str	r3, [sp, #112]	; 0x70
 8009b04:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009b06:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b08:	f003 f828 	bl	800cb5c <__fpclassifyd>
 8009b0c:	2801      	cmp	r0, #1
 8009b0e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009b10:	f040 8478 	bne.w	800a404 <_svfprintf_r+0xf28>
 8009b14:	2200      	movs	r2, #0
 8009b16:	2300      	movs	r3, #0
 8009b18:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b1a:	f005 f949 	bl	800edb0 <__aeabi_dcmplt>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	f040 864a 	bne.w	800a7b8 <_svfprintf_r+0x12dc>
 8009b24:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8009b28:	2503      	movs	r5, #3
 8009b2a:	2400      	movs	r4, #0
 8009b2c:	f640 3854 	movw	r8, #2900	; 0xb54
 8009b30:	f640 3350 	movw	r3, #2896	; 0xb50
 8009b34:	950d      	str	r5, [sp, #52]	; 0x34
 8009b36:	f6c0 0801 	movt	r8, #2049	; 0x801
 8009b3a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009b3c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8009b40:	940c      	str	r4, [sp, #48]	; 0x30
 8009b42:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8009b44:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8009b48:	950a      	str	r5, [sp, #40]	; 0x28
 8009b4a:	2503      	movs	r5, #3
 8009b4c:	2c47      	cmp	r4, #71	; 0x47
 8009b4e:	bfd8      	it	le
 8009b50:	4698      	movle	r8, r3
 8009b52:	9510      	str	r5, [sp, #64]	; 0x40
 8009b54:	2400      	movs	r4, #0
 8009b56:	9418      	str	r4, [sp, #96]	; 0x60
 8009b58:	e601      	b.n	800975e <_svfprintf_r+0x282>
 8009b5a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009b5c:	f045 0508 	orr.w	r5, r5, #8
 8009b60:	950a      	str	r5, [sp, #40]	; 0x28
 8009b62:	f899 3000 	ldrb.w	r3, [r9]
 8009b66:	e522      	b.n	80095ae <_svfprintf_r+0xd2>
 8009b68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009b6a:	9316      	str	r3, [sp, #88]	; 0x58
 8009b6c:	f044 0410 	orr.w	r4, r4, #16
 8009b70:	940a      	str	r4, [sp, #40]	; 0x28
 8009b72:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009b74:	f015 0320 	ands.w	r3, r5, #32
 8009b78:	f47f af4c 	bne.w	8009a14 <_svfprintf_r+0x538>
 8009b7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009b7e:	f014 0210 	ands.w	r2, r4, #16
 8009b82:	f040 834c 	bne.w	800a21e <_svfprintf_r+0xd42>
 8009b86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009b88:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8009b8c:	f000 8347 	beq.w	800a21e <_svfprintf_r+0xd42>
 8009b90:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009b92:	4613      	mov	r3, r2
 8009b94:	2500      	movs	r5, #0
 8009b96:	3004      	adds	r0, #4
 8009b98:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8009b9c:	9014      	str	r0, [sp, #80]	; 0x50
 8009b9e:	e59e      	b.n	80096de <_svfprintf_r+0x202>
 8009ba0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009ba2:	f045 0520 	orr.w	r5, r5, #32
 8009ba6:	950a      	str	r5, [sp, #40]	; 0x28
 8009ba8:	f899 3000 	ldrb.w	r3, [r9]
 8009bac:	e4ff      	b.n	80095ae <_svfprintf_r+0xd2>
 8009bae:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009bb0:	2500      	movs	r5, #0
 8009bb2:	9316      	str	r3, [sp, #88]	; 0x58
 8009bb4:	3404      	adds	r4, #4
 8009bb6:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8009bba:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8009bbe:	f1b8 0f00 	cmp.w	r8, #0
 8009bc2:	f000 85d9 	beq.w	800a778 <_svfprintf_r+0x129c>
 8009bc6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	4640      	mov	r0, r8
 8009bcc:	f2c0 85ab 	blt.w	800a726 <_svfprintf_r+0x124a>
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bd4:	f002 fa86 	bl	800c0e4 <memchr>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	f000 85ff 	beq.w	800a7dc <_svfprintf_r+0x1300>
 8009bde:	9414      	str	r4, [sp, #80]	; 0x50
 8009be0:	ebc8 0000 	rsb	r0, r8, r0
 8009be4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009be6:	950c      	str	r5, [sp, #48]	; 0x30
 8009be8:	42a0      	cmp	r0, r4
 8009bea:	bfb8      	it	lt
 8009bec:	4604      	movlt	r4, r0
 8009bee:	9410      	str	r4, [sp, #64]	; 0x40
 8009bf0:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8009bf4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009bf6:	950d      	str	r5, [sp, #52]	; 0x34
 8009bf8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8009bfc:	9418      	str	r4, [sp, #96]	; 0x60
 8009bfe:	e5ae      	b.n	800975e <_svfprintf_r+0x282>
 8009c00:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009c02:	f640 3474 	movw	r4, #2932	; 0xb74
 8009c06:	f6c0 0401 	movt	r4, #2049	; 0x801
 8009c0a:	9316      	str	r3, [sp, #88]	; 0x58
 8009c0c:	06a8      	lsls	r0, r5, #26
 8009c0e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009c12:	9419      	str	r4, [sp, #100]	; 0x64
 8009c14:	f140 809c 	bpl.w	8009d50 <_svfprintf_r+0x874>
 8009c18:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009c1a:	1de3      	adds	r3, r4, #7
 8009c1c:	f023 0307 	bic.w	r3, r3, #7
 8009c20:	f103 0508 	add.w	r5, r3, #8
 8009c24:	9514      	str	r5, [sp, #80]	; 0x50
 8009c26:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009c2a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c2c:	07c3      	lsls	r3, r0, #31
 8009c2e:	f140 8227 	bpl.w	800a080 <_svfprintf_r+0xba4>
 8009c32:	ea54 0105 	orrs.w	r1, r4, r5
 8009c36:	f000 8223 	beq.w	800a080 <_svfprintf_r+0xba4>
 8009c3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009c3c:	2330      	movs	r3, #48	; 0x30
 8009c3e:	f040 0002 	orr.w	r0, r0, #2
 8009c42:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8009c46:	900a      	str	r0, [sp, #40]	; 0x28
 8009c48:	2302      	movs	r3, #2
 8009c4a:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8009c4e:	e546      	b.n	80096de <_svfprintf_r+0x202>
 8009c50:	f899 3000 	ldrb.w	r3, [r9]
 8009c54:	222b      	movs	r2, #43	; 0x2b
 8009c56:	e4aa      	b.n	80095ae <_svfprintf_r+0xd2>
 8009c58:	f899 3000 	ldrb.w	r3, [r9]
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	2b6c      	cmp	r3, #108	; 0x6c
 8009c60:	bf05      	ittet	eq
 8009c62:	f109 0901 	addeq.w	r9, r9, #1
 8009c66:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8009c68:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8009c6a:	f045 0520 	orreq.w	r5, r5, #32
 8009c6e:	bf0b      	itete	eq
 8009c70:	784b      	ldrbeq	r3, [r1, #1]
 8009c72:	f044 0410 	orrne.w	r4, r4, #16
 8009c76:	950a      	streq	r5, [sp, #40]	; 0x28
 8009c78:	940a      	strne	r4, [sp, #40]	; 0x28
 8009c7a:	e498      	b.n	80095ae <_svfprintf_r+0xd2>
 8009c7c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009c7e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009c82:	06a9      	lsls	r1, r5, #26
 8009c84:	f140 83eb 	bpl.w	800a45e <_svfprintf_r+0xf82>
 8009c88:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009c8a:	6821      	ldr	r1, [r4, #0]
 8009c8c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009c8e:	4622      	mov	r2, r4
 8009c90:	17e5      	asrs	r5, r4, #31
 8009c92:	462b      	mov	r3, r5
 8009c94:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009c96:	e9c1 2300 	strd	r2, r3, [r1]
 8009c9a:	3504      	adds	r5, #4
 8009c9c:	9514      	str	r5, [sp, #80]	; 0x50
 8009c9e:	e453      	b.n	8009548 <_svfprintf_r+0x6c>
 8009ca0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ca2:	f640 3074 	movw	r0, #2932	; 0xb74
 8009ca6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009ca8:	2378      	movs	r3, #120	; 0x78
 8009caa:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cae:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8009cb2:	f045 0502 	orr.w	r5, r5, #2
 8009cb6:	9316      	str	r3, [sp, #88]	; 0x58
 8009cb8:	950a      	str	r5, [sp, #40]	; 0x28
 8009cba:	2330      	movs	r3, #48	; 0x30
 8009cbc:	1d15      	adds	r5, r2, #4
 8009cbe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8009cc2:	9514      	str	r5, [sp, #80]	; 0x50
 8009cc4:	2302      	movs	r3, #2
 8009cc6:	6814      	ldr	r4, [r2, #0]
 8009cc8:	2500      	movs	r5, #0
 8009cca:	9019      	str	r0, [sp, #100]	; 0x64
 8009ccc:	e507      	b.n	80096de <_svfprintf_r+0x202>
 8009cce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009cd0:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8009cd4:	940a      	str	r4, [sp, #40]	; 0x28
 8009cd6:	f899 3000 	ldrb.w	r3, [r9]
 8009cda:	e468      	b.n	80095ae <_svfprintf_r+0xd2>
 8009cdc:	f899 3000 	ldrb.w	r3, [r9]
 8009ce0:	2a00      	cmp	r2, #0
 8009ce2:	f47f ac64 	bne.w	80095ae <_svfprintf_r+0xd2>
 8009ce6:	2220      	movs	r2, #32
 8009ce8:	e461      	b.n	80095ae <_svfprintf_r+0xd2>
 8009cea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009cec:	f045 0501 	orr.w	r5, r5, #1
 8009cf0:	950a      	str	r5, [sp, #40]	; 0x28
 8009cf2:	f899 3000 	ldrb.w	r3, [r9]
 8009cf6:	e45a      	b.n	80095ae <_svfprintf_r+0xd2>
 8009cf8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009cfa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009cfc:	6824      	ldr	r4, [r4, #0]
 8009cfe:	1d2b      	adds	r3, r5, #4
 8009d00:	2c00      	cmp	r4, #0
 8009d02:	9413      	str	r4, [sp, #76]	; 0x4c
 8009d04:	f6ff acb5 	blt.w	8009672 <_svfprintf_r+0x196>
 8009d08:	9314      	str	r3, [sp, #80]	; 0x50
 8009d0a:	f899 3000 	ldrb.w	r3, [r9]
 8009d0e:	e44e      	b.n	80095ae <_svfprintf_r+0xd2>
 8009d10:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d12:	2401      	movs	r4, #1
 8009d14:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009d16:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8009d1a:	9316      	str	r3, [sp, #88]	; 0x58
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	6812      	ldr	r2, [r2, #0]
 8009d20:	3504      	adds	r5, #4
 8009d22:	469a      	mov	sl, r3
 8009d24:	940d      	str	r4, [sp, #52]	; 0x34
 8009d26:	9514      	str	r5, [sp, #80]	; 0x50
 8009d28:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8009d2c:	930c      	str	r3, [sp, #48]	; 0x30
 8009d2e:	9318      	str	r3, [sp, #96]	; 0x60
 8009d30:	9410      	str	r4, [sp, #64]	; 0x40
 8009d32:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8009d36:	e518      	b.n	800976a <_svfprintf_r+0x28e>
 8009d38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009d3a:	f640 3460 	movw	r4, #2912	; 0xb60
 8009d3e:	f6c0 0401 	movt	r4, #2049	; 0x801
 8009d42:	9316      	str	r3, [sp, #88]	; 0x58
 8009d44:	06a8      	lsls	r0, r5, #26
 8009d46:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009d4a:	9419      	str	r4, [sp, #100]	; 0x64
 8009d4c:	f53f af64 	bmi.w	8009c18 <_svfprintf_r+0x73c>
 8009d50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d52:	06e1      	lsls	r1, r4, #27
 8009d54:	f100 8253 	bmi.w	800a1fe <_svfprintf_r+0xd22>
 8009d58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d5a:	0662      	lsls	r2, r4, #25
 8009d5c:	f140 824f 	bpl.w	800a1fe <_svfprintf_r+0xd22>
 8009d60:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009d62:	2500      	movs	r5, #0
 8009d64:	3004      	adds	r0, #4
 8009d66:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8009d6a:	9014      	str	r0, [sp, #80]	; 0x50
 8009d6c:	e75d      	b.n	8009c2a <_svfprintf_r+0x74e>
 8009d6e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009d70:	9316      	str	r3, [sp, #88]	; 0x58
 8009d72:	06a9      	lsls	r1, r5, #26
 8009d74:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009d78:	f53f ae9b 	bmi.w	8009ab2 <_svfprintf_r+0x5d6>
 8009d7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d7e:	06e2      	lsls	r2, r4, #27
 8009d80:	f100 8255 	bmi.w	800a22e <_svfprintf_r+0xd52>
 8009d84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d86:	0663      	lsls	r3, r4, #25
 8009d88:	f140 8251 	bpl.w	800a22e <_svfprintf_r+0xd52>
 8009d8c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009d8e:	3004      	adds	r0, #4
 8009d90:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8009d94:	9014      	str	r0, [sp, #80]	; 0x50
 8009d96:	4622      	mov	r2, r4
 8009d98:	17e5      	asrs	r5, r4, #31
 8009d9a:	462b      	mov	r3, r5
 8009d9c:	e694      	b.n	8009ac8 <_svfprintf_r+0x5ec>
 8009d9e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009da0:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8009da4:	950a      	str	r5, [sp, #40]	; 0x28
 8009da6:	f899 3000 	ldrb.w	r3, [r9]
 8009daa:	e400      	b.n	80095ae <_svfprintf_r+0xd2>
 8009dac:	2400      	movs	r4, #0
 8009dae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009db2:	4620      	mov	r0, r4
 8009db4:	9413      	str	r4, [sp, #76]	; 0x4c
 8009db6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009dba:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009dbe:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8009dc2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009dc6:	2909      	cmp	r1, #9
 8009dc8:	d9f5      	bls.n	8009db6 <_svfprintf_r+0x8da>
 8009dca:	9013      	str	r0, [sp, #76]	; 0x4c
 8009dcc:	f7ff bbf1 	b.w	80095b2 <_svfprintf_r+0xd6>
 8009dd0:	9316      	str	r3, [sp, #88]	; 0x58
 8009dd2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f43f ac5e 	beq.w	8009698 <_svfprintf_r+0x1bc>
 8009ddc:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8009dde:	2300      	movs	r3, #0
 8009de0:	2501      	movs	r5, #1
 8009de2:	469a      	mov	sl, r3
 8009de4:	950d      	str	r5, [sp, #52]	; 0x34
 8009de6:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8009dea:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8009dee:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8009df2:	930c      	str	r3, [sp, #48]	; 0x30
 8009df4:	9318      	str	r3, [sp, #96]	; 0x60
 8009df6:	9510      	str	r5, [sp, #64]	; 0x40
 8009df8:	e4b7      	b.n	800976a <_svfprintf_r+0x28e>
 8009dfa:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009dfc:	aa2b      	add	r2, sp, #172	; 0xac
 8009dfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e00:	f003 f806 	bl	800ce10 <__ssprint_r>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	f47f ac4e 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009e0a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8009e0e:	af38      	add	r7, sp, #224	; 0xe0
 8009e10:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8009e12:	e509      	b.n	8009828 <_svfprintf_r+0x34c>
 8009e14:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8009e16:	2d65      	cmp	r5, #101	; 0x65
 8009e18:	f340 80b9 	ble.w	8009f8e <_svfprintf_r+0xab2>
 8009e1c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009e1e:	2200      	movs	r2, #0
 8009e20:	2300      	movs	r3, #0
 8009e22:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009e24:	f004 ffba 	bl	800ed9c <__aeabi_dcmpeq>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	f000 812c 	beq.w	800a086 <_svfprintf_r+0xbaa>
 8009e2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009e30:	2201      	movs	r2, #1
 8009e32:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8009e34:	3401      	adds	r4, #1
 8009e36:	4413      	add	r3, r2
 8009e38:	607a      	str	r2, [r7, #4]
 8009e3a:	2b07      	cmp	r3, #7
 8009e3c:	942d      	str	r4, [sp, #180]	; 0xb4
 8009e3e:	603d      	str	r5, [r7, #0]
 8009e40:	bfd8      	it	le
 8009e42:	3708      	addle	r7, #8
 8009e44:	932c      	str	r3, [sp, #176]	; 0xb0
 8009e46:	f300 8316 	bgt.w	800a476 <_svfprintf_r+0xf9a>
 8009e4a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009e4c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009e4e:	42ab      	cmp	r3, r5
 8009e50:	db03      	blt.n	8009e5a <_svfprintf_r+0x97e>
 8009e52:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009e54:	07ed      	lsls	r5, r5, #31
 8009e56:	f57f ad68 	bpl.w	800992a <_svfprintf_r+0x44e>
 8009e5a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009e5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009e5e:	442c      	add	r4, r5
 8009e60:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009e62:	3301      	adds	r3, #1
 8009e64:	942d      	str	r4, [sp, #180]	; 0xb4
 8009e66:	2b07      	cmp	r3, #7
 8009e68:	932c      	str	r3, [sp, #176]	; 0xb0
 8009e6a:	603d      	str	r5, [r7, #0]
 8009e6c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009e6e:	607d      	str	r5, [r7, #4]
 8009e70:	bfd8      	it	le
 8009e72:	3708      	addle	r7, #8
 8009e74:	f300 835e 	bgt.w	800a534 <_svfprintf_r+0x1058>
 8009e78:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8009e7e:	f1b8 0f00 	cmp.w	r8, #0
 8009e82:	f77f ad52 	ble.w	800992a <_svfprintf_r+0x44e>
 8009e86:	f1b8 0f10 	cmp.w	r8, #16
 8009e8a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009e8c:	f340 81aa 	ble.w	800a1e4 <_svfprintf_r+0xd08>
 8009e90:	4dac      	ldr	r5, [pc, #688]	; (800a144 <_svfprintf_r+0xc68>)
 8009e92:	f04f 0a10 	mov.w	sl, #16
 8009e96:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8009e9a:	950f      	str	r5, [sp, #60]	; 0x3c
 8009e9c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009e9e:	e005      	b.n	8009eac <_svfprintf_r+0x9d0>
 8009ea0:	f1a8 0810 	sub.w	r8, r8, #16
 8009ea4:	f1b8 0f10 	cmp.w	r8, #16
 8009ea8:	f340 819e 	ble.w	800a1e8 <_svfprintf_r+0xd0c>
 8009eac:	3301      	adds	r3, #1
 8009eae:	3410      	adds	r4, #16
 8009eb0:	2b07      	cmp	r3, #7
 8009eb2:	e887 0440 	stmia.w	r7, {r6, sl}
 8009eb6:	932c      	str	r3, [sp, #176]	; 0xb0
 8009eb8:	f107 0708 	add.w	r7, r7, #8
 8009ebc:	942d      	str	r4, [sp, #180]	; 0xb4
 8009ebe:	ddef      	ble.n	8009ea0 <_svfprintf_r+0x9c4>
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	4659      	mov	r1, fp
 8009ec4:	aa2b      	add	r2, sp, #172	; 0xac
 8009ec6:	af38      	add	r7, sp, #224	; 0xe0
 8009ec8:	f002 ffa2 	bl	800ce10 <__ssprint_r>
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	f47f abea 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009ed2:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8009ed4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009ed6:	e7e3      	b.n	8009ea0 <_svfprintf_r+0x9c4>
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f040 80b4 	bne.w	800a046 <_svfprintf_r+0xb6a>
 8009ede:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009ee0:	07e2      	lsls	r2, r4, #31
 8009ee2:	bf5c      	itt	pl
 8009ee4:	9310      	strpl	r3, [sp, #64]	; 0x40
 8009ee6:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8009eea:	f57f ac30 	bpl.w	800974e <_svfprintf_r+0x272>
 8009eee:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8009ef0:	2330      	movs	r3, #48	; 0x30
 8009ef2:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8009ef6:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8009efa:	9510      	str	r5, [sp, #64]	; 0x40
 8009efc:	e427      	b.n	800974e <_svfprintf_r+0x272>
 8009efe:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009f00:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009f02:	1a45      	subs	r5, r0, r1
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	f77f acb4 	ble.w	8009872 <_svfprintf_r+0x396>
 8009f0a:	2d10      	cmp	r5, #16
 8009f0c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009f0e:	bfdc      	itt	le
 8009f10:	4a8c      	ldrle	r2, [pc, #560]	; (800a144 <_svfprintf_r+0xc68>)
 8009f12:	920f      	strle	r2, [sp, #60]	; 0x3c
 8009f14:	dd24      	ble.n	8009f60 <_svfprintf_r+0xa84>
 8009f16:	488b      	ldr	r0, [pc, #556]	; (800a144 <_svfprintf_r+0xc68>)
 8009f18:	4622      	mov	r2, r4
 8009f1a:	f04f 0b10 	mov.w	fp, #16
 8009f1e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8009f22:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009f24:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f26:	e002      	b.n	8009f2e <_svfprintf_r+0xa52>
 8009f28:	3d10      	subs	r5, #16
 8009f2a:	2d10      	cmp	r5, #16
 8009f2c:	dd17      	ble.n	8009f5e <_svfprintf_r+0xa82>
 8009f2e:	3301      	adds	r3, #1
 8009f30:	3210      	adds	r2, #16
 8009f32:	2b07      	cmp	r3, #7
 8009f34:	e887 0840 	stmia.w	r7, {r6, fp}
 8009f38:	932c      	str	r3, [sp, #176]	; 0xb0
 8009f3a:	f107 0708 	add.w	r7, r7, #8
 8009f3e:	922d      	str	r2, [sp, #180]	; 0xb4
 8009f40:	ddf2      	ble.n	8009f28 <_svfprintf_r+0xa4c>
 8009f42:	4650      	mov	r0, sl
 8009f44:	4621      	mov	r1, r4
 8009f46:	aa2b      	add	r2, sp, #172	; 0xac
 8009f48:	af38      	add	r7, sp, #224	; 0xe0
 8009f4a:	f002 ff61 	bl	800ce10 <__ssprint_r>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	f47f aba9 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009f54:	3d10      	subs	r5, #16
 8009f56:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8009f58:	2d10      	cmp	r5, #16
 8009f5a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009f5c:	dce7      	bgt.n	8009f2e <_svfprintf_r+0xa52>
 8009f5e:	4614      	mov	r4, r2
 8009f60:	3301      	adds	r3, #1
 8009f62:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009f64:	2b07      	cmp	r3, #7
 8009f66:	442c      	add	r4, r5
 8009f68:	932c      	str	r3, [sp, #176]	; 0xb0
 8009f6a:	e887 0022 	stmia.w	r7, {r1, r5}
 8009f6e:	bfd8      	it	le
 8009f70:	3708      	addle	r7, #8
 8009f72:	942d      	str	r4, [sp, #180]	; 0xb4
 8009f74:	f77f ac7d 	ble.w	8009872 <_svfprintf_r+0x396>
 8009f78:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009f7a:	aa2b      	add	r2, sp, #172	; 0xac
 8009f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f7e:	f002 ff47 	bl	800ce10 <__ssprint_r>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	f47f ab8f 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 8009f88:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8009f8a:	af38      	add	r7, sp, #224	; 0xe0
 8009f8c:	e471      	b.n	8009872 <_svfprintf_r+0x396>
 8009f8e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009f90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009f92:	2d01      	cmp	r5, #1
 8009f94:	f340 81e2 	ble.w	800a35c <_svfprintf_r+0xe80>
 8009f98:	2101      	movs	r1, #1
 8009f9a:	1c62      	adds	r2, r4, #1
 8009f9c:	440b      	add	r3, r1
 8009f9e:	f8c7 8000 	str.w	r8, [r7]
 8009fa2:	2b07      	cmp	r3, #7
 8009fa4:	6079      	str	r1, [r7, #4]
 8009fa6:	922d      	str	r2, [sp, #180]	; 0xb4
 8009fa8:	bfd8      	it	le
 8009faa:	3708      	addle	r7, #8
 8009fac:	932c      	str	r3, [sp, #176]	; 0xb0
 8009fae:	f300 81f4 	bgt.w	800a39a <_svfprintf_r+0xebe>
 8009fb2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009fb4:	1c5c      	adds	r4, r3, #1
 8009fb6:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8009fba:	2c07      	cmp	r4, #7
 8009fbc:	942c      	str	r4, [sp, #176]	; 0xb0
 8009fbe:	603d      	str	r5, [r7, #0]
 8009fc0:	4492      	add	sl, r2
 8009fc2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009fc4:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8009fc8:	607d      	str	r5, [r7, #4]
 8009fca:	bfd8      	it	le
 8009fcc:	3708      	addle	r7, #8
 8009fce:	f300 81d7 	bgt.w	800a380 <_svfprintf_r+0xea4>
 8009fd2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009fda:	f004 fedf 	bl	800ed9c <__aeabi_dcmpeq>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	f040 80b2 	bne.w	800a148 <_svfprintf_r+0xc6c>
 8009fe4:	3401      	adds	r4, #1
 8009fe6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009fe8:	2c07      	cmp	r4, #7
 8009fea:	f108 0201 	add.w	r2, r8, #1
 8009fee:	f105 33ff 	add.w	r3, r5, #4294967295
 8009ff2:	942c      	str	r4, [sp, #176]	; 0xb0
 8009ff4:	449a      	add	sl, r3
 8009ff6:	603a      	str	r2, [r7, #0]
 8009ff8:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8009ffc:	607b      	str	r3, [r7, #4]
 8009ffe:	f300 80e4 	bgt.w	800a1ca <_svfprintf_r+0xcee>
 800a002:	3708      	adds	r7, #8
 800a004:	1c63      	adds	r3, r4, #1
 800a006:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800a008:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a00a:	2b07      	cmp	r3, #7
 800a00c:	aa27      	add	r2, sp, #156	; 0x9c
 800a00e:	932c      	str	r3, [sp, #176]	; 0xb0
 800a010:	4454      	add	r4, sl
 800a012:	e887 0024 	stmia.w	r7, {r2, r5}
 800a016:	942d      	str	r4, [sp, #180]	; 0xb4
 800a018:	f77f ac86 	ble.w	8009928 <_svfprintf_r+0x44c>
 800a01c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a01e:	aa2b      	add	r2, sp, #172	; 0xac
 800a020:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a022:	f002 fef5 	bl	800ce10 <__ssprint_r>
 800a026:	2800      	cmp	r0, #0
 800a028:	f47f ab3d 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a02c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a02e:	af38      	add	r7, sp, #224	; 0xe0
 800a030:	e47b      	b.n	800992a <_svfprintf_r+0x44e>
 800a032:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a034:	aa2b      	add	r2, sp, #172	; 0xac
 800a036:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a038:	f002 feea 	bl	800ce10 <__ssprint_r>
 800a03c:	2800      	cmp	r0, #0
 800a03e:	f43f acc3 	beq.w	80099c8 <_svfprintf_r+0x4ec>
 800a042:	f7ff bb30 	b.w	80096a6 <_svfprintf_r+0x1ca>
 800a046:	9210      	str	r2, [sp, #64]	; 0x40
 800a048:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800a04c:	f7ff bb7f 	b.w	800974e <_svfprintf_r+0x272>
 800a050:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a052:	aa2b      	add	r2, sp, #172	; 0xac
 800a054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a056:	f002 fedb 	bl	800ce10 <__ssprint_r>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f47f ab23 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a060:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a062:	af38      	add	r7, sp, #224	; 0xe0
 800a064:	f7ff bbf2 	b.w	800984c <_svfprintf_r+0x370>
 800a068:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a06a:	aa2b      	add	r2, sp, #172	; 0xac
 800a06c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a06e:	f002 fecf 	bl	800ce10 <__ssprint_r>
 800a072:	2800      	cmp	r0, #0
 800a074:	f47f ab17 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a078:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a07a:	af38      	add	r7, sp, #224	; 0xe0
 800a07c:	f7ff bbf6 	b.w	800986c <_svfprintf_r+0x390>
 800a080:	2302      	movs	r3, #2
 800a082:	f7ff bb2c 	b.w	80096de <_svfprintf_r+0x202>
 800a086:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a088:	2b00      	cmp	r3, #0
 800a08a:	f340 81ff 	ble.w	800a48c <_svfprintf_r+0xfb0>
 800a08e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a090:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a092:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a094:	4285      	cmp	r5, r0
 800a096:	bfa8      	it	ge
 800a098:	4605      	movge	r5, r0
 800a09a:	2d00      	cmp	r5, #0
 800a09c:	4441      	add	r1, r8
 800a09e:	910c      	str	r1, [sp, #48]	; 0x30
 800a0a0:	dd0c      	ble.n	800a0bc <_svfprintf_r+0xbe0>
 800a0a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a0a4:	442c      	add	r4, r5
 800a0a6:	f8c7 8000 	str.w	r8, [r7]
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	607d      	str	r5, [r7, #4]
 800a0ae:	2b07      	cmp	r3, #7
 800a0b0:	942d      	str	r4, [sp, #180]	; 0xb4
 800a0b2:	932c      	str	r3, [sp, #176]	; 0xb0
 800a0b4:	bfd8      	it	le
 800a0b6:	3708      	addle	r7, #8
 800a0b8:	f300 8343 	bgt.w	800a742 <_svfprintf_r+0x1266>
 800a0bc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a0be:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a0c2:	ebc5 0a02 	rsb	sl, r5, r2
 800a0c6:	f1ba 0f00 	cmp.w	sl, #0
 800a0ca:	f340 80dd 	ble.w	800a288 <_svfprintf_r+0xdac>
 800a0ce:	f1ba 0f10 	cmp.w	sl, #16
 800a0d2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a0d4:	bfdc      	itt	le
 800a0d6:	4d1b      	ldrle	r5, [pc, #108]	; (800a144 <_svfprintf_r+0xc68>)
 800a0d8:	950f      	strle	r5, [sp, #60]	; 0x3c
 800a0da:	f340 80c0 	ble.w	800a25e <_svfprintf_r+0xd82>
 800a0de:	4d19      	ldr	r5, [pc, #100]	; (800a144 <_svfprintf_r+0xc68>)
 800a0e0:	4622      	mov	r2, r4
 800a0e2:	f04f 0b10 	mov.w	fp, #16
 800a0e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a0e8:	950f      	str	r5, [sp, #60]	; 0x3c
 800a0ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a0ec:	e005      	b.n	800a0fa <_svfprintf_r+0xc1e>
 800a0ee:	f1aa 0a10 	sub.w	sl, sl, #16
 800a0f2:	f1ba 0f10 	cmp.w	sl, #16
 800a0f6:	f340 80b1 	ble.w	800a25c <_svfprintf_r+0xd80>
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	3210      	adds	r2, #16
 800a0fe:	2b07      	cmp	r3, #7
 800a100:	e887 0840 	stmia.w	r7, {r6, fp}
 800a104:	932c      	str	r3, [sp, #176]	; 0xb0
 800a106:	f107 0708 	add.w	r7, r7, #8
 800a10a:	922d      	str	r2, [sp, #180]	; 0xb4
 800a10c:	ddef      	ble.n	800a0ee <_svfprintf_r+0xc12>
 800a10e:	4628      	mov	r0, r5
 800a110:	4621      	mov	r1, r4
 800a112:	aa2b      	add	r2, sp, #172	; 0xac
 800a114:	af38      	add	r7, sp, #224	; 0xe0
 800a116:	f002 fe7b 	bl	800ce10 <__ssprint_r>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	f47f aac3 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a120:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a122:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a124:	e7e3      	b.n	800a0ee <_svfprintf_r+0xc12>
 800a126:	2d00      	cmp	r5, #0
 800a128:	bf08      	it	eq
 800a12a:	2c0a      	cmpeq	r4, #10
 800a12c:	f080 8141 	bcs.w	800a3b2 <_svfprintf_r+0xed6>
 800a130:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800a132:	3430      	adds	r4, #48	; 0x30
 800a134:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 800a138:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800a13c:	9510      	str	r5, [sp, #64]	; 0x40
 800a13e:	f7ff bb06 	b.w	800974e <_svfprintf_r+0x272>
 800a142:	bf00      	nop
 800a144:	08010710 	stmdaeq	r1, {r4, r8, r9, sl}
 800a148:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a14a:	f105 38ff 	add.w	r8, r5, #4294967295
 800a14e:	f1b8 0f00 	cmp.w	r8, #0
 800a152:	f77f af57 	ble.w	800a004 <_svfprintf_r+0xb28>
 800a156:	f1b8 0f10 	cmp.w	r8, #16
 800a15a:	bfdc      	itt	le
 800a15c:	4ba8      	ldrle	r3, [pc, #672]	; (800a400 <_svfprintf_r+0xf24>)
 800a15e:	930f      	strle	r3, [sp, #60]	; 0x3c
 800a160:	dd28      	ble.n	800a1b4 <_svfprintf_r+0xcd8>
 800a162:	4da7      	ldr	r5, [pc, #668]	; (800a400 <_svfprintf_r+0xf24>)
 800a164:	4653      	mov	r3, sl
 800a166:	f04f 0b10 	mov.w	fp, #16
 800a16a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800a16e:	950f      	str	r5, [sp, #60]	; 0x3c
 800a170:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a172:	e004      	b.n	800a17e <_svfprintf_r+0xca2>
 800a174:	f1a8 0810 	sub.w	r8, r8, #16
 800a178:	f1b8 0f10 	cmp.w	r8, #16
 800a17c:	dd19      	ble.n	800a1b2 <_svfprintf_r+0xcd6>
 800a17e:	3401      	adds	r4, #1
 800a180:	3310      	adds	r3, #16
 800a182:	2c07      	cmp	r4, #7
 800a184:	e887 0840 	stmia.w	r7, {r6, fp}
 800a188:	942c      	str	r4, [sp, #176]	; 0xb0
 800a18a:	f107 0708 	add.w	r7, r7, #8
 800a18e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a190:	ddf0      	ble.n	800a174 <_svfprintf_r+0xc98>
 800a192:	4628      	mov	r0, r5
 800a194:	4651      	mov	r1, sl
 800a196:	aa2b      	add	r2, sp, #172	; 0xac
 800a198:	af38      	add	r7, sp, #224	; 0xe0
 800a19a:	f002 fe39 	bl	800ce10 <__ssprint_r>
 800a19e:	2800      	cmp	r0, #0
 800a1a0:	f47f aa81 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a1a4:	f1a8 0810 	sub.w	r8, r8, #16
 800a1a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a1aa:	f1b8 0f10 	cmp.w	r8, #16
 800a1ae:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a1b0:	dce5      	bgt.n	800a17e <_svfprintf_r+0xca2>
 800a1b2:	469a      	mov	sl, r3
 800a1b4:	3401      	adds	r4, #1
 800a1b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1b8:	2c07      	cmp	r4, #7
 800a1ba:	44c2      	add	sl, r8
 800a1bc:	942c      	str	r4, [sp, #176]	; 0xb0
 800a1be:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 800a1c2:	e887 0108 	stmia.w	r7, {r3, r8}
 800a1c6:	f77f af1c 	ble.w	800a002 <_svfprintf_r+0xb26>
 800a1ca:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a1cc:	aa2b      	add	r2, sp, #172	; 0xac
 800a1ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1d0:	f002 fe1e 	bl	800ce10 <__ssprint_r>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	f47f aa66 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a1da:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 800a1de:	af38      	add	r7, sp, #224	; 0xe0
 800a1e0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a1e2:	e70f      	b.n	800a004 <_svfprintf_r+0xb28>
 800a1e4:	4d86      	ldr	r5, [pc, #536]	; (800a400 <_svfprintf_r+0xf24>)
 800a1e6:	950f      	str	r5, [sp, #60]	; 0x3c
 800a1e8:	3301      	adds	r3, #1
 800a1ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a1ec:	2b07      	cmp	r3, #7
 800a1ee:	4444      	add	r4, r8
 800a1f0:	932c      	str	r3, [sp, #176]	; 0xb0
 800a1f2:	942d      	str	r4, [sp, #180]	; 0xb4
 800a1f4:	e887 0120 	stmia.w	r7, {r5, r8}
 800a1f8:	f77f ab96 	ble.w	8009928 <_svfprintf_r+0x44c>
 800a1fc:	e70e      	b.n	800a01c <_svfprintf_r+0xb40>
 800a1fe:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a200:	3504      	adds	r5, #4
 800a202:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a206:	9514      	str	r5, [sp, #80]	; 0x50
 800a208:	2500      	movs	r5, #0
 800a20a:	e50e      	b.n	8009c2a <_svfprintf_r+0x74e>
 800a20c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a20e:	2301      	movs	r3, #1
 800a210:	3504      	adds	r5, #4
 800a212:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a216:	9514      	str	r5, [sp, #80]	; 0x50
 800a218:	2500      	movs	r5, #0
 800a21a:	f7ff ba60 	b.w	80096de <_svfprintf_r+0x202>
 800a21e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a220:	3504      	adds	r5, #4
 800a222:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a226:	9514      	str	r5, [sp, #80]	; 0x50
 800a228:	2500      	movs	r5, #0
 800a22a:	f7ff ba58 	b.w	80096de <_svfprintf_r+0x202>
 800a22e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a230:	3504      	adds	r5, #4
 800a232:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a236:	9514      	str	r5, [sp, #80]	; 0x50
 800a238:	4622      	mov	r2, r4
 800a23a:	17e5      	asrs	r5, r4, #31
 800a23c:	462b      	mov	r3, r5
 800a23e:	2a00      	cmp	r2, #0
 800a240:	f173 0000 	sbcs.w	r0, r3, #0
 800a244:	f6bf ac45 	bge.w	8009ad2 <_svfprintf_r+0x5f6>
 800a248:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800a24c:	4264      	negs	r4, r4
 800a24e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a252:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800a256:	2301      	movs	r3, #1
 800a258:	f7ff ba45 	b.w	80096e6 <_svfprintf_r+0x20a>
 800a25c:	4614      	mov	r4, r2
 800a25e:	3301      	adds	r3, #1
 800a260:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a262:	2b07      	cmp	r3, #7
 800a264:	4454      	add	r4, sl
 800a266:	932c      	str	r3, [sp, #176]	; 0xb0
 800a268:	e887 0420 	stmia.w	r7, {r5, sl}
 800a26c:	bfd8      	it	le
 800a26e:	3708      	addle	r7, #8
 800a270:	942d      	str	r4, [sp, #180]	; 0xb4
 800a272:	dd09      	ble.n	800a288 <_svfprintf_r+0xdac>
 800a274:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a276:	aa2b      	add	r2, sp, #172	; 0xac
 800a278:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a27a:	f002 fdc9 	bl	800ce10 <__ssprint_r>
 800a27e:	2800      	cmp	r0, #0
 800a280:	f47f aa11 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a284:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a286:	af38      	add	r7, sp, #224	; 0xe0
 800a288:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a28a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a28c:	44a8      	add	r8, r5
 800a28e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a290:	42ab      	cmp	r3, r5
 800a292:	db49      	blt.n	800a328 <_svfprintf_r+0xe4c>
 800a294:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a296:	07e9      	lsls	r1, r5, #31
 800a298:	d446      	bmi.n	800a328 <_svfprintf_r+0xe4c>
 800a29a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a29c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a29e:	ebc8 0500 	rsb	r5, r8, r0
 800a2a2:	1acb      	subs	r3, r1, r3
 800a2a4:	42ab      	cmp	r3, r5
 800a2a6:	bfb8      	it	lt
 800a2a8:	461d      	movlt	r5, r3
 800a2aa:	2d00      	cmp	r5, #0
 800a2ac:	dd0c      	ble.n	800a2c8 <_svfprintf_r+0xdec>
 800a2ae:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800a2b0:	442c      	add	r4, r5
 800a2b2:	f8c7 8000 	str.w	r8, [r7]
 800a2b6:	3201      	adds	r2, #1
 800a2b8:	607d      	str	r5, [r7, #4]
 800a2ba:	2a07      	cmp	r2, #7
 800a2bc:	942d      	str	r4, [sp, #180]	; 0xb4
 800a2be:	922c      	str	r2, [sp, #176]	; 0xb0
 800a2c0:	bfd8      	it	le
 800a2c2:	3708      	addle	r7, #8
 800a2c4:	f300 824a 	bgt.w	800a75c <_svfprintf_r+0x1280>
 800a2c8:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a2cc:	ebc5 0803 	rsb	r8, r5, r3
 800a2d0:	f1b8 0f00 	cmp.w	r8, #0
 800a2d4:	f77f ab29 	ble.w	800992a <_svfprintf_r+0x44e>
 800a2d8:	f1b8 0f10 	cmp.w	r8, #16
 800a2dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a2de:	dd81      	ble.n	800a1e4 <_svfprintf_r+0xd08>
 800a2e0:	4d47      	ldr	r5, [pc, #284]	; (800a400 <_svfprintf_r+0xf24>)
 800a2e2:	f04f 0a10 	mov.w	sl, #16
 800a2e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800a2ea:	950f      	str	r5, [sp, #60]	; 0x3c
 800a2ec:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a2ee:	e005      	b.n	800a2fc <_svfprintf_r+0xe20>
 800a2f0:	f1a8 0810 	sub.w	r8, r8, #16
 800a2f4:	f1b8 0f10 	cmp.w	r8, #16
 800a2f8:	f77f af76 	ble.w	800a1e8 <_svfprintf_r+0xd0c>
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	3410      	adds	r4, #16
 800a300:	2b07      	cmp	r3, #7
 800a302:	e887 0440 	stmia.w	r7, {r6, sl}
 800a306:	932c      	str	r3, [sp, #176]	; 0xb0
 800a308:	f107 0708 	add.w	r7, r7, #8
 800a30c:	942d      	str	r4, [sp, #180]	; 0xb4
 800a30e:	ddef      	ble.n	800a2f0 <_svfprintf_r+0xe14>
 800a310:	4628      	mov	r0, r5
 800a312:	4659      	mov	r1, fp
 800a314:	aa2b      	add	r2, sp, #172	; 0xac
 800a316:	af38      	add	r7, sp, #224	; 0xe0
 800a318:	f002 fd7a 	bl	800ce10 <__ssprint_r>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	f47f a9c2 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a322:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a324:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a326:	e7e3      	b.n	800a2f0 <_svfprintf_r+0xe14>
 800a328:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a32a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800a32c:	442c      	add	r4, r5
 800a32e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800a330:	3201      	adds	r2, #1
 800a332:	942d      	str	r4, [sp, #180]	; 0xb4
 800a334:	2a07      	cmp	r2, #7
 800a336:	922c      	str	r2, [sp, #176]	; 0xb0
 800a338:	603d      	str	r5, [r7, #0]
 800a33a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a33c:	607d      	str	r5, [r7, #4]
 800a33e:	bfd8      	it	le
 800a340:	3708      	addle	r7, #8
 800a342:	ddaa      	ble.n	800a29a <_svfprintf_r+0xdbe>
 800a344:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a346:	aa2b      	add	r2, sp, #172	; 0xac
 800a348:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a34a:	f002 fd61 	bl	800ce10 <__ssprint_r>
 800a34e:	2800      	cmp	r0, #0
 800a350:	f47f a9a9 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a354:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a356:	af38      	add	r7, sp, #224	; 0xe0
 800a358:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a35a:	e79e      	b.n	800a29a <_svfprintf_r+0xdbe>
 800a35c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a35e:	07ea      	lsls	r2, r5, #31
 800a360:	f53f ae1a 	bmi.w	8009f98 <_svfprintf_r+0xabc>
 800a364:	2201      	movs	r2, #1
 800a366:	f104 0a01 	add.w	sl, r4, #1
 800a36a:	189c      	adds	r4, r3, r2
 800a36c:	f8c7 8000 	str.w	r8, [r7]
 800a370:	2c07      	cmp	r4, #7
 800a372:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 800a376:	942c      	str	r4, [sp, #176]	; 0xb0
 800a378:	607a      	str	r2, [r7, #4]
 800a37a:	f77f ae42 	ble.w	800a002 <_svfprintf_r+0xb26>
 800a37e:	e724      	b.n	800a1ca <_svfprintf_r+0xcee>
 800a380:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a382:	aa2b      	add	r2, sp, #172	; 0xac
 800a384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a386:	f002 fd43 	bl	800ce10 <__ssprint_r>
 800a38a:	2800      	cmp	r0, #0
 800a38c:	f47f a98b 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a390:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 800a394:	af38      	add	r7, sp, #224	; 0xe0
 800a396:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a398:	e61b      	b.n	8009fd2 <_svfprintf_r+0xaf6>
 800a39a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a39c:	aa2b      	add	r2, sp, #172	; 0xac
 800a39e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3a0:	f002 fd36 	bl	800ce10 <__ssprint_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	f47f a97e 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a3aa:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a3ac:	af38      	add	r7, sp, #224	; 0xe0
 800a3ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a3b0:	e5ff      	b.n	8009fb2 <_svfprintf_r+0xad6>
 800a3b2:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	4629      	mov	r1, r5
 800a3ba:	220a      	movs	r2, #10
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f004 fd67 	bl	800ee90 <__aeabi_uldivmod>
 800a3c2:	46d8      	mov	r8, fp
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3ce:	3230      	adds	r2, #48	; 0x30
 800a3d0:	f888 2000 	strb.w	r2, [r8]
 800a3d4:	220a      	movs	r2, #10
 800a3d6:	f004 fd5b 	bl	800ee90 <__aeabi_uldivmod>
 800a3da:	4604      	mov	r4, r0
 800a3dc:	460d      	mov	r5, r1
 800a3de:	ea54 0005 	orrs.w	r0, r4, r5
 800a3e2:	d1e8      	bne.n	800a3b6 <_svfprintf_r+0xeda>
 800a3e4:	f7ff b9af 	b.w	8009746 <_svfprintf_r+0x26a>
 800a3e8:	2b30      	cmp	r3, #48	; 0x30
 800a3ea:	f43f a9ac 	beq.w	8009746 <_svfprintf_r+0x26a>
 800a3ee:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a3f0:	2330      	movs	r3, #48	; 0x30
 800a3f2:	4690      	mov	r8, r2
 800a3f4:	f801 3c01 	strb.w	r3, [r1, #-1]
 800a3f8:	1aa4      	subs	r4, r4, r2
 800a3fa:	9410      	str	r4, [sp, #64]	; 0x40
 800a3fc:	f7ff b9a7 	b.w	800974e <_svfprintf_r+0x272>
 800a400:	08010710 	stmdaeq	r1, {r4, r8, r9, sl}
 800a404:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a406:	f002 fba9 	bl	800cb5c <__fpclassifyd>
 800a40a:	2800      	cmp	r0, #0
 800a40c:	f040 80ab 	bne.w	800a566 <_svfprintf_r+0x108a>
 800a410:	2503      	movs	r5, #3
 800a412:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a414:	f640 385c 	movw	r8, #2908	; 0xb5c
 800a418:	f640 3358 	movw	r3, #2904	; 0xb58
 800a41c:	950d      	str	r5, [sp, #52]	; 0x34
 800a41e:	f6c0 0801 	movt	r8, #2049	; 0x801
 800a422:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800a424:	f6c0 0301 	movt	r3, #2049	; 0x801
 800a428:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 800a42c:	900c      	str	r0, [sp, #48]	; 0x30
 800a42e:	940a      	str	r4, [sp, #40]	; 0x28
 800a430:	2d47      	cmp	r5, #71	; 0x47
 800a432:	bfd8      	it	le
 800a434:	4698      	movle	r8, r3
 800a436:	2403      	movs	r4, #3
 800a438:	9018      	str	r0, [sp, #96]	; 0x60
 800a43a:	9410      	str	r4, [sp, #64]	; 0x40
 800a43c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800a440:	f7ff b98d 	b.w	800975e <_svfprintf_r+0x282>
 800a444:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800a446:	1de3      	adds	r3, r4, #7
 800a448:	f023 0307 	bic.w	r3, r3, #7
 800a44c:	f103 0508 	add.w	r5, r3, #8
 800a450:	9514      	str	r5, [sp, #80]	; 0x50
 800a452:	681c      	ldr	r4, [r3, #0]
 800a454:	941b      	str	r4, [sp, #108]	; 0x6c
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	931c      	str	r3, [sp, #112]	; 0x70
 800a45a:	f7ff bb53 	b.w	8009b04 <_svfprintf_r+0x628>
 800a45e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a460:	06e2      	lsls	r2, r4, #27
 800a462:	d572      	bpl.n	800a54a <_svfprintf_r+0x106e>
 800a464:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a466:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a468:	3504      	adds	r5, #4
 800a46a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800a46e:	9514      	str	r5, [sp, #80]	; 0x50
 800a470:	601c      	str	r4, [r3, #0]
 800a472:	f7ff b869 	b.w	8009548 <_svfprintf_r+0x6c>
 800a476:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a478:	aa2b      	add	r2, sp, #172	; 0xac
 800a47a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a47c:	f002 fcc8 	bl	800ce10 <__ssprint_r>
 800a480:	2800      	cmp	r0, #0
 800a482:	f47f a910 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a486:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a488:	af38      	add	r7, sp, #224	; 0xe0
 800a48a:	e4de      	b.n	8009e4a <_svfprintf_r+0x96e>
 800a48c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800a48e:	2101      	movs	r1, #1
 800a490:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800a492:	3401      	adds	r4, #1
 800a494:	440a      	add	r2, r1
 800a496:	942d      	str	r4, [sp, #180]	; 0xb4
 800a498:	2a07      	cmp	r2, #7
 800a49a:	922c      	str	r2, [sp, #176]	; 0xb0
 800a49c:	603d      	str	r5, [r7, #0]
 800a49e:	6079      	str	r1, [r7, #4]
 800a4a0:	f300 8112 	bgt.w	800a6c8 <_svfprintf_r+0x11ec>
 800a4a4:	3708      	adds	r7, #8
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	b929      	cbnz	r1, 800a4b6 <_svfprintf_r+0xfda>
 800a4aa:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a4ac:	b91d      	cbnz	r5, 800a4b6 <_svfprintf_r+0xfda>
 800a4ae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a4b0:	07e8      	lsls	r0, r5, #31
 800a4b2:	f57f aa3a 	bpl.w	800992a <_svfprintf_r+0x44e>
 800a4b6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a4b8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a4be:	4422      	add	r2, r4
 800a4c0:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	922d      	str	r2, [sp, #180]	; 0xb4
 800a4c6:	607d      	str	r5, [r7, #4]
 800a4c8:	603c      	str	r4, [r7, #0]
 800a4ca:	bfd8      	it	le
 800a4cc:	3708      	addle	r7, #8
 800a4ce:	932c      	str	r3, [sp, #176]	; 0xb0
 800a4d0:	f300 81ba 	bgt.w	800a848 <_svfprintf_r+0x136c>
 800a4d4:	f1c1 0a00 	rsb	sl, r1, #0
 800a4d8:	f1ba 0f00 	cmp.w	sl, #0
 800a4dc:	f340 8116 	ble.w	800a70c <_svfprintf_r+0x1230>
 800a4e0:	f1ba 0f10 	cmp.w	sl, #16
 800a4e4:	bfdc      	itt	le
 800a4e6:	4c9c      	ldrle	r4, [pc, #624]	; (800a758 <_svfprintf_r+0x127c>)
 800a4e8:	940f      	strle	r4, [sp, #60]	; 0x3c
 800a4ea:	f340 80f9 	ble.w	800a6e0 <_svfprintf_r+0x1204>
 800a4ee:	4d9a      	ldr	r5, [pc, #616]	; (800a758 <_svfprintf_r+0x127c>)
 800a4f0:	2410      	movs	r4, #16
 800a4f2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800a4f6:	950f      	str	r5, [sp, #60]	; 0x3c
 800a4f8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a4fa:	e005      	b.n	800a508 <_svfprintf_r+0x102c>
 800a4fc:	f1aa 0a10 	sub.w	sl, sl, #16
 800a500:	f1ba 0f10 	cmp.w	sl, #16
 800a504:	f340 80ec 	ble.w	800a6e0 <_svfprintf_r+0x1204>
 800a508:	3301      	adds	r3, #1
 800a50a:	3210      	adds	r2, #16
 800a50c:	2b07      	cmp	r3, #7
 800a50e:	603e      	str	r6, [r7, #0]
 800a510:	607c      	str	r4, [r7, #4]
 800a512:	f107 0708 	add.w	r7, r7, #8
 800a516:	932c      	str	r3, [sp, #176]	; 0xb0
 800a518:	922d      	str	r2, [sp, #180]	; 0xb4
 800a51a:	ddef      	ble.n	800a4fc <_svfprintf_r+0x1020>
 800a51c:	4628      	mov	r0, r5
 800a51e:	4659      	mov	r1, fp
 800a520:	aa2b      	add	r2, sp, #172	; 0xac
 800a522:	af38      	add	r7, sp, #224	; 0xe0
 800a524:	f002 fc74 	bl	800ce10 <__ssprint_r>
 800a528:	2800      	cmp	r0, #0
 800a52a:	f47f a8bc 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a52e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a530:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a532:	e7e3      	b.n	800a4fc <_svfprintf_r+0x1020>
 800a534:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a536:	aa2b      	add	r2, sp, #172	; 0xac
 800a538:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a53a:	f002 fc69 	bl	800ce10 <__ssprint_r>
 800a53e:	2800      	cmp	r0, #0
 800a540:	f47f a8b1 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a544:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a546:	af38      	add	r7, sp, #224	; 0xe0
 800a548:	e496      	b.n	8009e78 <_svfprintf_r+0x99c>
 800a54a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800a54c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a54e:	3404      	adds	r4, #4
 800a550:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a554:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a558:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800a55a:	9414      	str	r4, [sp, #80]	; 0x50
 800a55c:	bf14      	ite	ne
 800a55e:	801d      	strhne	r5, [r3, #0]
 800a560:	601d      	streq	r5, [r3, #0]
 800a562:	f7fe bff1 	b.w	8009548 <_svfprintf_r+0x6c>
 800a566:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a568:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800a56a:	3501      	adds	r5, #1
 800a56c:	f024 0520 	bic.w	r5, r4, #32
 800a570:	bf04      	itt	eq
 800a572:	2406      	moveq	r4, #6
 800a574:	940c      	streq	r4, [sp, #48]	; 0x30
 800a576:	d006      	beq.n	800a586 <_svfprintf_r+0x10aa>
 800a578:	2d47      	cmp	r5, #71	; 0x47
 800a57a:	d104      	bne.n	800a586 <_svfprintf_r+0x10aa>
 800a57c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a57e:	2c00      	cmp	r4, #0
 800a580:	bf08      	it	eq
 800a582:	2401      	moveq	r4, #1
 800a584:	940c      	str	r4, [sp, #48]	; 0x30
 800a586:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a588:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800a590:	940f      	str	r4, [sp, #60]	; 0x3c
 800a592:	bfbd      	ittte	lt
 800a594:	461c      	movlt	r4, r3
 800a596:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 800a59a:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 800a59e:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 800a5a2:	bfa8      	it	ge
 800a5a4:	f04f 0b00 	movge.w	fp, #0
 800a5a8:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 800a5ac:	4261      	negs	r1, r4
 800a5ae:	4161      	adcs	r1, r4
 800a5b0:	2900      	cmp	r1, #0
 800a5b2:	d030      	beq.n	800a616 <_svfprintf_r+0x113a>
 800a5b4:	2003      	movs	r0, #3
 800a5b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a5b8:	4653      	mov	r3, sl
 800a5ba:	9000      	str	r0, [sp, #0]
 800a5bc:	a825      	add	r0, sp, #148	; 0x94
 800a5be:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a5c0:	9002      	str	r0, [sp, #8]
 800a5c2:	a826      	add	r0, sp, #152	; 0x98
 800a5c4:	9401      	str	r4, [sp, #4]
 800a5c6:	9003      	str	r0, [sp, #12]
 800a5c8:	a829      	add	r0, sp, #164	; 0xa4
 800a5ca:	9004      	str	r0, [sp, #16]
 800a5cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a5ce:	9107      	str	r1, [sp, #28]
 800a5d0:	f000 faac 	bl	800ab2c <_dtoa_r>
 800a5d4:	2d47      	cmp	r5, #71	; 0x47
 800a5d6:	9907      	ldr	r1, [sp, #28]
 800a5d8:	4680      	mov	r8, r0
 800a5da:	d103      	bne.n	800a5e4 <_svfprintf_r+0x1108>
 800a5dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a5de:	07e0      	lsls	r0, r4, #31
 800a5e0:	f140 80f0 	bpl.w	800a7c4 <_svfprintf_r+0x12e8>
 800a5e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a5e6:	4444      	add	r4, r8
 800a5e8:	b351      	cbz	r1, 800a640 <_svfprintf_r+0x1164>
 800a5ea:	f898 3000 	ldrb.w	r3, [r8]
 800a5ee:	2b30      	cmp	r3, #48	; 0x30
 800a5f0:	f000 8184 	beq.w	800a8fc <_svfprintf_r+0x1420>
 800a5f4:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a5f6:	441c      	add	r4, r3
 800a5f8:	e022      	b.n	800a640 <_svfprintf_r+0x1164>
 800a5fa:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a5fc:	2140      	movs	r1, #64	; 0x40
 800a5fe:	f001 fab9 	bl	800bb74 <_malloc_r>
 800a602:	6020      	str	r0, [r4, #0]
 800a604:	6120      	str	r0, [r4, #16]
 800a606:	2800      	cmp	r0, #0
 800a608:	f000 81b6 	beq.w	800a978 <_svfprintf_r+0x149c>
 800a60c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a60e:	2340      	movs	r3, #64	; 0x40
 800a610:	6163      	str	r3, [r4, #20]
 800a612:	f7fe bf79 	b.w	8009508 <_svfprintf_r+0x2c>
 800a616:	2d45      	cmp	r5, #69	; 0x45
 800a618:	f040 8131 	bne.w	800a87e <_svfprintf_r+0x13a2>
 800a61c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a61e:	2102      	movs	r1, #2
 800a620:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a622:	4653      	mov	r3, sl
 800a624:	1c44      	adds	r4, r0, #1
 800a626:	9100      	str	r1, [sp, #0]
 800a628:	9401      	str	r4, [sp, #4]
 800a62a:	a925      	add	r1, sp, #148	; 0x94
 800a62c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a62e:	9102      	str	r1, [sp, #8]
 800a630:	a926      	add	r1, sp, #152	; 0x98
 800a632:	9103      	str	r1, [sp, #12]
 800a634:	a929      	add	r1, sp, #164	; 0xa4
 800a636:	9104      	str	r1, [sp, #16]
 800a638:	f000 fa78 	bl	800ab2c <_dtoa_r>
 800a63c:	4680      	mov	r8, r0
 800a63e:	4404      	add	r4, r0
 800a640:	2300      	movs	r3, #0
 800a642:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a644:	2200      	movs	r2, #0
 800a646:	4651      	mov	r1, sl
 800a648:	f004 fba8 	bl	800ed9c <__aeabi_dcmpeq>
 800a64c:	4623      	mov	r3, r4
 800a64e:	b948      	cbnz	r0, 800a664 <_svfprintf_r+0x1188>
 800a650:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a652:	429c      	cmp	r4, r3
 800a654:	d906      	bls.n	800a664 <_svfprintf_r+0x1188>
 800a656:	2130      	movs	r1, #48	; 0x30
 800a658:	1c5a      	adds	r2, r3, #1
 800a65a:	9229      	str	r2, [sp, #164]	; 0xa4
 800a65c:	7019      	strb	r1, [r3, #0]
 800a65e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a660:	429c      	cmp	r4, r3
 800a662:	d8f9      	bhi.n	800a658 <_svfprintf_r+0x117c>
 800a664:	2d47      	cmp	r5, #71	; 0x47
 800a666:	ebc8 0303 	rsb	r3, r8, r3
 800a66a:	9311      	str	r3, [sp, #68]	; 0x44
 800a66c:	f000 80ae 	beq.w	800a7cc <_svfprintf_r+0x12f0>
 800a670:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800a672:	2c65      	cmp	r4, #101	; 0x65
 800a674:	f340 818a 	ble.w	800a98c <_svfprintf_r+0x14b0>
 800a678:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800a67a:	2d66      	cmp	r5, #102	; 0x66
 800a67c:	f000 8101 	beq.w	800a882 <_svfprintf_r+0x13a6>
 800a680:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a682:	9418      	str	r4, [sp, #96]	; 0x60
 800a684:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a686:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a688:	42ac      	cmp	r4, r5
 800a68a:	f2c0 80ea 	blt.w	800a862 <_svfprintf_r+0x1386>
 800a68e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a690:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a692:	07e0      	lsls	r0, r4, #31
 800a694:	bf4b      	itete	mi
 800a696:	3501      	addmi	r5, #1
 800a698:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 800a69c:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 800a6a0:	2467      	movpl	r4, #103	; 0x67
 800a6a2:	bf4d      	iteet	mi
 800a6a4:	2467      	movmi	r4, #103	; 0x67
 800a6a6:	9510      	strpl	r5, [sp, #64]	; 0x40
 800a6a8:	9416      	strpl	r4, [sp, #88]	; 0x58
 800a6aa:	9510      	strmi	r5, [sp, #64]	; 0x40
 800a6ac:	bf48      	it	mi
 800a6ae:	9416      	strmi	r4, [sp, #88]	; 0x58
 800a6b0:	f1bb 0f00 	cmp.w	fp, #0
 800a6b4:	d175      	bne.n	800a7a2 <_svfprintf_r+0x12c6>
 800a6b6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800a6b8:	930d      	str	r3, [sp, #52]	; 0x34
 800a6ba:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800a6be:	940a      	str	r4, [sp, #40]	; 0x28
 800a6c0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800a6c4:	f7ff b84b 	b.w	800975e <_svfprintf_r+0x282>
 800a6c8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a6ca:	aa2b      	add	r2, sp, #172	; 0xac
 800a6cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6ce:	f002 fb9f 	bl	800ce10 <__ssprint_r>
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	f47e afe7 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a6d8:	9925      	ldr	r1, [sp, #148]	; 0x94
 800a6da:	af38      	add	r7, sp, #224	; 0xe0
 800a6dc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a6de:	e6e3      	b.n	800a4a8 <_svfprintf_r+0xfcc>
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800a6e4:	2b07      	cmp	r3, #7
 800a6e6:	4452      	add	r2, sl
 800a6e8:	932c      	str	r3, [sp, #176]	; 0xb0
 800a6ea:	e887 0410 	stmia.w	r7, {r4, sl}
 800a6ee:	bfd8      	it	le
 800a6f0:	3708      	addle	r7, #8
 800a6f2:	922d      	str	r2, [sp, #180]	; 0xb4
 800a6f4:	dd0a      	ble.n	800a70c <_svfprintf_r+0x1230>
 800a6f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a6f8:	aa2b      	add	r2, sp, #172	; 0xac
 800a6fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6fc:	f002 fb88 	bl	800ce10 <__ssprint_r>
 800a700:	2800      	cmp	r0, #0
 800a702:	f47e afd0 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a706:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a708:	af38      	add	r7, sp, #224	; 0xe0
 800a70a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a70c:	3301      	adds	r3, #1
 800a70e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a710:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a712:	2b07      	cmp	r3, #7
 800a714:	932c      	str	r3, [sp, #176]	; 0xb0
 800a716:	4414      	add	r4, r2
 800a718:	f8c7 8000 	str.w	r8, [r7]
 800a71c:	942d      	str	r4, [sp, #180]	; 0xb4
 800a71e:	607d      	str	r5, [r7, #4]
 800a720:	f77f a902 	ble.w	8009928 <_svfprintf_r+0x44c>
 800a724:	e47a      	b.n	800a01c <_svfprintf_r+0xb40>
 800a726:	950c      	str	r5, [sp, #48]	; 0x30
 800a728:	f7fe fdfc 	bl	8009324 <strlen>
 800a72c:	9414      	str	r4, [sp, #80]	; 0x50
 800a72e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a730:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800a734:	9418      	str	r4, [sp, #96]	; 0x60
 800a736:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 800a73a:	9010      	str	r0, [sp, #64]	; 0x40
 800a73c:	950d      	str	r5, [sp, #52]	; 0x34
 800a73e:	f7ff b80e 	b.w	800975e <_svfprintf_r+0x282>
 800a742:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a744:	aa2b      	add	r2, sp, #172	; 0xac
 800a746:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a748:	f002 fb62 	bl	800ce10 <__ssprint_r>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	f47e afaa 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a752:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a754:	af38      	add	r7, sp, #224	; 0xe0
 800a756:	e4b1      	b.n	800a0bc <_svfprintf_r+0xbe0>
 800a758:	08010710 	stmdaeq	r1, {r4, r8, r9, sl}
 800a75c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a75e:	aa2b      	add	r2, sp, #172	; 0xac
 800a760:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a762:	f002 fb55 	bl	800ce10 <__ssprint_r>
 800a766:	2800      	cmp	r0, #0
 800a768:	f47e af9d 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a76c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a76e:	af38      	add	r7, sp, #224	; 0xe0
 800a770:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a772:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	e5a7      	b.n	800a2c8 <_svfprintf_r+0xdec>
 800a778:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a77a:	46c2      	mov	sl, r8
 800a77c:	f640 3888 	movw	r8, #2952	; 0xb88
 800a780:	9414      	str	r4, [sp, #80]	; 0x50
 800a782:	2d06      	cmp	r5, #6
 800a784:	bf28      	it	cs
 800a786:	2506      	movcs	r5, #6
 800a788:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a78c:	9510      	str	r5, [sp, #64]	; 0x40
 800a78e:	4654      	mov	r4, sl
 800a790:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a794:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 800a798:	950d      	str	r5, [sp, #52]	; 0x34
 800a79a:	f6c0 0801 	movt	r8, #2049	; 0x801
 800a79e:	f7fe bfde 	b.w	800975e <_svfprintf_r+0x282>
 800a7a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a7a4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800a7a8:	2400      	movs	r4, #0
 800a7aa:	930d      	str	r3, [sp, #52]	; 0x34
 800a7ac:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800a7b0:	950a      	str	r5, [sp, #40]	; 0x28
 800a7b2:	940c      	str	r4, [sp, #48]	; 0x30
 800a7b4:	f7fe bfd6 	b.w	8009764 <_svfprintf_r+0x288>
 800a7b8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800a7bc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800a7c0:	f7ff b9b2 	b.w	8009b28 <_svfprintf_r+0x64c>
 800a7c4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a7c6:	ebc8 0303 	rsb	r3, r8, r3
 800a7ca:	9311      	str	r3, [sp, #68]	; 0x44
 800a7cc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a7ce:	1cda      	adds	r2, r3, #3
 800a7d0:	db11      	blt.n	800a7f6 <_svfprintf_r+0x131a>
 800a7d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a7d4:	429c      	cmp	r4, r3
 800a7d6:	db0e      	blt.n	800a7f6 <_svfprintf_r+0x131a>
 800a7d8:	9318      	str	r3, [sp, #96]	; 0x60
 800a7da:	e753      	b.n	800a684 <_svfprintf_r+0x11a8>
 800a7dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7de:	9414      	str	r4, [sp, #80]	; 0x50
 800a7e0:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a7e4:	950d      	str	r5, [sp, #52]	; 0x34
 800a7e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7e8:	9018      	str	r0, [sp, #96]	; 0x60
 800a7ea:	900c      	str	r0, [sp, #48]	; 0x30
 800a7ec:	9510      	str	r5, [sp, #64]	; 0x40
 800a7ee:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800a7f2:	f7fe bfb4 	b.w	800975e <_svfprintf_r+0x282>
 800a7f6:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800a7f8:	3d02      	subs	r5, #2
 800a7fa:	9516      	str	r5, [sp, #88]	; 0x58
 800a7fc:	3b01      	subs	r3, #1
 800a7fe:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800a800:	2b00      	cmp	r3, #0
 800a802:	9325      	str	r3, [sp, #148]	; 0x94
 800a804:	bfba      	itte	lt
 800a806:	425b      	neglt	r3, r3
 800a808:	222d      	movlt	r2, #45	; 0x2d
 800a80a:	222b      	movge	r2, #43	; 0x2b
 800a80c:	2b09      	cmp	r3, #9
 800a80e:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 800a812:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 800a816:	dc43      	bgt.n	800a8a0 <_svfprintf_r+0x13c4>
 800a818:	3330      	adds	r3, #48	; 0x30
 800a81a:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800a81e:	2330      	movs	r3, #48	; 0x30
 800a820:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 800a824:	ab28      	add	r3, sp, #160	; 0xa0
 800a826:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a828:	aa27      	add	r2, sp, #156	; 0x9c
 800a82a:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a82c:	1a9a      	subs	r2, r3, r2
 800a82e:	2d01      	cmp	r5, #1
 800a830:	921e      	str	r2, [sp, #120]	; 0x78
 800a832:	4414      	add	r4, r2
 800a834:	9410      	str	r4, [sp, #64]	; 0x40
 800a836:	dd78      	ble.n	800a92a <_svfprintf_r+0x144e>
 800a838:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a83a:	2400      	movs	r4, #0
 800a83c:	9418      	str	r4, [sp, #96]	; 0x60
 800a83e:	3301      	adds	r3, #1
 800a840:	9310      	str	r3, [sp, #64]	; 0x40
 800a842:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a846:	e733      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a848:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a84a:	aa2b      	add	r2, sp, #172	; 0xac
 800a84c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a84e:	f002 fadf 	bl	800ce10 <__ssprint_r>
 800a852:	2800      	cmp	r0, #0
 800a854:	f47e af27 	bne.w	80096a6 <_svfprintf_r+0x1ca>
 800a858:	9925      	ldr	r1, [sp, #148]	; 0x94
 800a85a:	af38      	add	r7, sp, #224	; 0xe0
 800a85c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a85e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a860:	e638      	b.n	800a4d4 <_svfprintf_r+0xff8>
 800a862:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a864:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a866:	2d00      	cmp	r5, #0
 800a868:	bfd4      	ite	le
 800a86a:	f1c5 0302 	rsble	r3, r5, #2
 800a86e:	2301      	movgt	r3, #1
 800a870:	441c      	add	r4, r3
 800a872:	2567      	movs	r5, #103	; 0x67
 800a874:	9410      	str	r4, [sp, #64]	; 0x40
 800a876:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800a87a:	9516      	str	r5, [sp, #88]	; 0x58
 800a87c:	e718      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a87e:	2002      	movs	r0, #2
 800a880:	e699      	b.n	800a5b6 <_svfprintf_r+0x10da>
 800a882:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a884:	2d00      	cmp	r5, #0
 800a886:	9518      	str	r5, [sp, #96]	; 0x60
 800a888:	dd58      	ble.n	800a93c <_svfprintf_r+0x1460>
 800a88a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a88c:	2c00      	cmp	r4, #0
 800a88e:	d144      	bne.n	800a91a <_svfprintf_r+0x143e>
 800a890:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a892:	07ed      	lsls	r5, r5, #31
 800a894:	d441      	bmi.n	800a91a <_svfprintf_r+0x143e>
 800a896:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a898:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800a89c:	9410      	str	r4, [sp, #64]	; 0x40
 800a89e:	e707      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a8a0:	f246 6167 	movw	r1, #26215	; 0x6667
 800a8a4:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 800a8a8:	f2c6 6166 	movt	r1, #26214	; 0x6666
 800a8ac:	fb81 2003 	smull	r2, r0, r1, r3
 800a8b0:	17da      	asrs	r2, r3, #31
 800a8b2:	462c      	mov	r4, r5
 800a8b4:	3d01      	subs	r5, #1
 800a8b6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 800a8ba:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800a8be:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 800a8c2:	4613      	mov	r3, r2
 800a8c4:	2b09      	cmp	r3, #9
 800a8c6:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800a8ca:	7022      	strb	r2, [r4, #0]
 800a8cc:	dcee      	bgt.n	800a8ac <_svfprintf_r+0x13d0>
 800a8ce:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 800a8d2:	3330      	adds	r3, #48	; 0x30
 800a8d4:	42a8      	cmp	r0, r5
 800a8d6:	b2da      	uxtb	r2, r3
 800a8d8:	f804 2c01 	strb.w	r2, [r4, #-1]
 800a8dc:	d953      	bls.n	800a986 <_svfprintf_r+0x14aa>
 800a8de:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 800a8e2:	4623      	mov	r3, r4
 800a8e4:	e001      	b.n	800a8ea <_svfprintf_r+0x140e>
 800a8e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8ea:	4283      	cmp	r3, r0
 800a8ec:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a8f0:	d1f9      	bne.n	800a8e6 <_svfprintf_r+0x140a>
 800a8f2:	ad48      	add	r5, sp, #288	; 0x120
 800a8f4:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 800a8f8:	3bf6      	subs	r3, #246	; 0xf6
 800a8fa:	e794      	b.n	800a826 <_svfprintf_r+0x134a>
 800a8fc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a8fe:	2200      	movs	r2, #0
 800a900:	2300      	movs	r3, #0
 800a902:	4651      	mov	r1, sl
 800a904:	f004 fa4a 	bl	800ed9c <__aeabi_dcmpeq>
 800a908:	2800      	cmp	r0, #0
 800a90a:	f47f ae73 	bne.w	800a5f4 <_svfprintf_r+0x1118>
 800a90e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a910:	f1c0 0301 	rsb	r3, r0, #1
 800a914:	9325      	str	r3, [sp, #148]	; 0x94
 800a916:	441c      	add	r4, r3
 800a918:	e692      	b.n	800a640 <_svfprintf_r+0x1164>
 800a91a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a91c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a91e:	1c6b      	adds	r3, r5, #1
 800a920:	441c      	add	r4, r3
 800a922:	9410      	str	r4, [sp, #64]	; 0x40
 800a924:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800a928:	e6c2      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a92a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a92c:	f014 0301 	ands.w	r3, r4, #1
 800a930:	d182      	bne.n	800a838 <_svfprintf_r+0x135c>
 800a932:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a934:	9318      	str	r3, [sp, #96]	; 0x60
 800a936:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800a93a:	e6b9      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a93c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a93e:	b935      	cbnz	r5, 800a94e <_svfprintf_r+0x1472>
 800a940:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a942:	07e4      	lsls	r4, r4, #31
 800a944:	bf5c      	itt	pl
 800a946:	2301      	movpl	r3, #1
 800a948:	9310      	strpl	r3, [sp, #64]	; 0x40
 800a94a:	f57f aeb1 	bpl.w	800a6b0 <_svfprintf_r+0x11d4>
 800a94e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a950:	3502      	adds	r5, #2
 800a952:	9510      	str	r5, [sp, #64]	; 0x40
 800a954:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800a958:	e6aa      	b.n	800a6b0 <_svfprintf_r+0x11d4>
 800a95a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a95c:	f899 3001 	ldrb.w	r3, [r9, #1]
 800a960:	46a1      	mov	r9, r4
 800a962:	682d      	ldr	r5, [r5, #0]
 800a964:	950c      	str	r5, [sp, #48]	; 0x30
 800a966:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a968:	1d29      	adds	r1, r5, #4
 800a96a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a96c:	9114      	str	r1, [sp, #80]	; 0x50
 800a96e:	2d00      	cmp	r5, #0
 800a970:	f6be ae1d 	bge.w	80095ae <_svfprintf_r+0xd2>
 800a974:	f7fe be18 	b.w	80095a8 <_svfprintf_r+0xcc>
 800a978:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a97a:	230c      	movs	r3, #12
 800a97c:	f04f 30ff 	mov.w	r0, #4294967295
 800a980:	602b      	str	r3, [r5, #0]
 800a982:	f7fe be98 	b.w	80096b6 <_svfprintf_r+0x1da>
 800a986:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 800a98a:	e74c      	b.n	800a826 <_svfprintf_r+0x134a>
 800a98c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a98e:	e735      	b.n	800a7fc <_svfprintf_r+0x1320>

0800a990 <_vsprintf_r>:
 800a990:	b530      	push	{r4, r5, lr}
 800a992:	b09b      	sub	sp, #108	; 0x6c
 800a994:	460c      	mov	r4, r1
 800a996:	4669      	mov	r1, sp
 800a998:	9400      	str	r4, [sp, #0]
 800a99a:	f44f 7502 	mov.w	r5, #520	; 0x208
 800a99e:	9404      	str	r4, [sp, #16]
 800a9a0:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800a9a4:	f8ad 500c 	strh.w	r5, [sp, #12]
 800a9a8:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800a9ac:	9402      	str	r4, [sp, #8]
 800a9ae:	9405      	str	r4, [sp, #20]
 800a9b0:	f8ad 500e 	strh.w	r5, [sp, #14]
 800a9b4:	f7fe fd92 	bl	80094dc <_svfprintf_r>
 800a9b8:	9b00      	ldr	r3, [sp, #0]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	701a      	strb	r2, [r3, #0]
 800a9be:	b01b      	add	sp, #108	; 0x6c
 800a9c0:	bd30      	pop	{r4, r5, pc}
 800a9c2:	bf00      	nop

0800a9c4 <vsprintf>:
 800a9c4:	b430      	push	{r4, r5}
 800a9c6:	f240 0418 	movw	r4, #24
 800a9ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a9ce:	460d      	mov	r5, r1
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	4601      	mov	r1, r0
 800a9d4:	462a      	mov	r2, r5
 800a9d6:	6820      	ldr	r0, [r4, #0]
 800a9d8:	bc30      	pop	{r4, r5}
 800a9da:	f7ff bfd9 	b.w	800a990 <_vsprintf_r>
 800a9de:	bf00      	nop

0800a9e0 <quorem>:
 800a9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e4:	468c      	mov	ip, r1
 800a9e6:	6903      	ldr	r3, [r0, #16]
 800a9e8:	4683      	mov	fp, r0
 800a9ea:	690d      	ldr	r5, [r1, #16]
 800a9ec:	b085      	sub	sp, #20
 800a9ee:	429d      	cmp	r5, r3
 800a9f0:	bfc8      	it	gt
 800a9f2:	2000      	movgt	r0, #0
 800a9f4:	f300 8096 	bgt.w	800ab24 <quorem+0x144>
 800a9f8:	3d01      	subs	r5, #1
 800a9fa:	f101 0414 	add.w	r4, r1, #20
 800a9fe:	f10b 0a14 	add.w	sl, fp, #20
 800aa02:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800aa06:	00aa      	lsls	r2, r5, #2
 800aa08:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800aa0c:	4691      	mov	r9, r2
 800aa0e:	3101      	adds	r1, #1
 800aa10:	9202      	str	r2, [sp, #8]
 800aa12:	f8cd c004 	str.w	ip, [sp, #4]
 800aa16:	4452      	add	r2, sl
 800aa18:	9203      	str	r2, [sp, #12]
 800aa1a:	f003 fc61 	bl	800e2e0 <__aeabi_uidiv>
 800aa1e:	44a1      	add	r9, r4
 800aa20:	f8dd c004 	ldr.w	ip, [sp, #4]
 800aa24:	4680      	mov	r8, r0
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d041      	beq.n	800aaae <quorem+0xce>
 800aa2a:	2100      	movs	r1, #0
 800aa2c:	4622      	mov	r2, r4
 800aa2e:	4608      	mov	r0, r1
 800aa30:	4653      	mov	r3, sl
 800aa32:	460f      	mov	r7, r1
 800aa34:	f852 1b04 	ldr.w	r1, [r2], #4
 800aa38:	681e      	ldr	r6, [r3, #0]
 800aa3a:	4591      	cmp	r9, r2
 800aa3c:	fa1f fe81 	uxth.w	lr, r1
 800aa40:	ea4f 4111 	mov.w	r1, r1, lsr #16
 800aa44:	fb0e 7708 	mla	r7, lr, r8, r7
 800aa48:	fa1f fe86 	uxth.w	lr, r6
 800aa4c:	fb01 f108 	mul.w	r1, r1, r8
 800aa50:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800aa54:	b2bf      	uxth	r7, r7
 800aa56:	ebc7 0000 	rsb	r0, r7, r0
 800aa5a:	4486      	add	lr, r0
 800aa5c:	b288      	uxth	r0, r1
 800aa5e:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 800aa62:	ea4f 4711 	mov.w	r7, r1, lsr #16
 800aa66:	eb00 402e 	add.w	r0, r0, lr, asr #16
 800aa6a:	fa1f fe8e 	uxth.w	lr, lr
 800aa6e:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 800aa72:	ea4f 4020 	mov.w	r0, r0, asr #16
 800aa76:	f843 1b04 	str.w	r1, [r3], #4
 800aa7a:	d2db      	bcs.n	800aa34 <quorem+0x54>
 800aa7c:	9a02      	ldr	r2, [sp, #8]
 800aa7e:	f85a 3002 	ldr.w	r3, [sl, r2]
 800aa82:	b9a3      	cbnz	r3, 800aaae <quorem+0xce>
 800aa84:	9a03      	ldr	r2, [sp, #12]
 800aa86:	1f13      	subs	r3, r2, #4
 800aa88:	459a      	cmp	sl, r3
 800aa8a:	d20e      	bcs.n	800aaaa <quorem+0xca>
 800aa8c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800aa90:	b95b      	cbnz	r3, 800aaaa <quorem+0xca>
 800aa92:	f1a2 0308 	sub.w	r3, r2, #8
 800aa96:	e001      	b.n	800aa9c <quorem+0xbc>
 800aa98:	6812      	ldr	r2, [r2, #0]
 800aa9a:	b932      	cbnz	r2, 800aaaa <quorem+0xca>
 800aa9c:	459a      	cmp	sl, r3
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	f105 35ff 	add.w	r5, r5, #4294967295
 800aaa4:	f1a3 0304 	sub.w	r3, r3, #4
 800aaa8:	d3f6      	bcc.n	800aa98 <quorem+0xb8>
 800aaaa:	f8cb 5010 	str.w	r5, [fp, #16]
 800aaae:	4661      	mov	r1, ip
 800aab0:	4658      	mov	r0, fp
 800aab2:	f001 fe47 	bl	800c744 <__mcmp>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	db33      	blt.n	800ab22 <quorem+0x142>
 800aaba:	f108 0801 	add.w	r8, r8, #1
 800aabe:	4653      	mov	r3, sl
 800aac0:	2200      	movs	r2, #0
 800aac2:	f854 6b04 	ldr.w	r6, [r4], #4
 800aac6:	6818      	ldr	r0, [r3, #0]
 800aac8:	45a1      	cmp	r9, r4
 800aaca:	b2b1      	uxth	r1, r6
 800aacc:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800aad0:	ebc1 0202 	rsb	r2, r1, r2
 800aad4:	b287      	uxth	r7, r0
 800aad6:	eb02 0107 	add.w	r1, r2, r7
 800aada:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 800aade:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800aae2:	b289      	uxth	r1, r1
 800aae4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aae8:	ea4f 4222 	mov.w	r2, r2, asr #16
 800aaec:	f843 1b04 	str.w	r1, [r3], #4
 800aaf0:	d2e7      	bcs.n	800aac2 <quorem+0xe2>
 800aaf2:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 800aaf6:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 800aafa:	b992      	cbnz	r2, 800ab22 <quorem+0x142>
 800aafc:	1f1a      	subs	r2, r3, #4
 800aafe:	4592      	cmp	sl, r2
 800ab00:	d20d      	bcs.n	800ab1e <quorem+0x13e>
 800ab02:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800ab06:	b952      	cbnz	r2, 800ab1e <quorem+0x13e>
 800ab08:	3b08      	subs	r3, #8
 800ab0a:	e001      	b.n	800ab10 <quorem+0x130>
 800ab0c:	6812      	ldr	r2, [r2, #0]
 800ab0e:	b932      	cbnz	r2, 800ab1e <quorem+0x13e>
 800ab10:	459a      	cmp	sl, r3
 800ab12:	461a      	mov	r2, r3
 800ab14:	f105 35ff 	add.w	r5, r5, #4294967295
 800ab18:	f1a3 0304 	sub.w	r3, r3, #4
 800ab1c:	d3f6      	bcc.n	800ab0c <quorem+0x12c>
 800ab1e:	f8cb 5010 	str.w	r5, [fp, #16]
 800ab22:	4640      	mov	r0, r8
 800ab24:	b005      	add	sp, #20
 800ab26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab2a:	bf00      	nop

0800ab2c <_dtoa_r>:
 800ab2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab30:	b09b      	sub	sp, #108	; 0x6c
 800ab32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab34:	4604      	mov	r4, r0
 800ab36:	4692      	mov	sl, r2
 800ab38:	469b      	mov	fp, r3
 800ab3a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800ab3c:	2e00      	cmp	r6, #0
 800ab3e:	f000 82bb 	beq.w	800b0b8 <_dtoa_r+0x58c>
 800ab42:	6833      	ldr	r3, [r6, #0]
 800ab44:	b153      	cbz	r3, 800ab5c <_dtoa_r+0x30>
 800ab46:	6872      	ldr	r2, [r6, #4]
 800ab48:	2601      	movs	r6, #1
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4096      	lsls	r6, r2
 800ab4e:	609e      	str	r6, [r3, #8]
 800ab50:	605a      	str	r2, [r3, #4]
 800ab52:	f001 fb9d 	bl	800c290 <_Bfree>
 800ab56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab58:	2200      	movs	r2, #0
 800ab5a:	601a      	str	r2, [r3, #0]
 800ab5c:	f1bb 0f00 	cmp.w	fp, #0
 800ab60:	bfb4      	ite	lt
 800ab62:	2301      	movlt	r3, #1
 800ab64:	2300      	movge	r3, #0
 800ab66:	602b      	str	r3, [r5, #0]
 800ab68:	f04f 0300 	mov.w	r3, #0
 800ab6c:	bfb4      	ite	lt
 800ab6e:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 800ab72:	46d9      	movge	r9, fp
 800ab74:	461a      	mov	r2, r3
 800ab76:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800ab7a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800ab7e:	ea09 0303 	and.w	r3, r9, r3
 800ab82:	bfb8      	it	lt
 800ab84:	46cb      	movlt	fp, r9
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d014      	beq.n	800abb4 <_dtoa_r+0x88>
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	4650      	mov	r0, sl
 800ab90:	4659      	mov	r1, fp
 800ab92:	f004 f903 	bl	800ed9c <__aeabi_dcmpeq>
 800ab96:	4680      	mov	r8, r0
 800ab98:	b328      	cbz	r0, 800abe6 <_dtoa_r+0xba>
 800ab9a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	6033      	str	r3, [r6, #0]
 800aba0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800aba2:	2e00      	cmp	r6, #0
 800aba4:	f000 80dc 	beq.w	800ad60 <_dtoa_r+0x234>
 800aba8:	4baf      	ldr	r3, [pc, #700]	; (800ae68 <_dtoa_r+0x33c>)
 800abaa:	1e58      	subs	r0, r3, #1
 800abac:	6033      	str	r3, [r6, #0]
 800abae:	b01b      	add	sp, #108	; 0x6c
 800abb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abb4:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800abb6:	f640 30a0 	movw	r0, #2976	; 0xba0
 800abba:	f242 730f 	movw	r3, #9999	; 0x270f
 800abbe:	f6c0 0001 	movt	r0, #2049	; 0x801
 800abc2:	6033      	str	r3, [r6, #0]
 800abc4:	f1ba 0f00 	cmp.w	sl, #0
 800abc8:	f000 80aa 	beq.w	800ad20 <_dtoa_r+0x1f4>
 800abcc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800abce:	2e00      	cmp	r6, #0
 800abd0:	d0ed      	beq.n	800abae <_dtoa_r+0x82>
 800abd2:	78c3      	ldrb	r3, [r0, #3]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	f040 80b2 	bne.w	800ad3e <_dtoa_r+0x212>
 800abda:	1cc3      	adds	r3, r0, #3
 800abdc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800abde:	6033      	str	r3, [r6, #0]
 800abe0:	b01b      	add	sp, #108	; 0x6c
 800abe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe6:	aa19      	add	r2, sp, #100	; 0x64
 800abe8:	ab18      	add	r3, sp, #96	; 0x60
 800abea:	9200      	str	r2, [sp, #0]
 800abec:	4620      	mov	r0, r4
 800abee:	9301      	str	r3, [sp, #4]
 800abf0:	4652      	mov	r2, sl
 800abf2:	465b      	mov	r3, fp
 800abf4:	f001 feb6 	bl	800c964 <__d2b>
 800abf8:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800abfc:	900b      	str	r0, [sp, #44]	; 0x2c
 800abfe:	f040 80a1 	bne.w	800ad44 <_dtoa_r+0x218>
 800ac02:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800ac04:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800ac08:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ac0a:	443d      	add	r5, r7
 800ac0c:	429d      	cmp	r5, r3
 800ac0e:	f2c0 8278 	blt.w	800b102 <_dtoa_r+0x5d6>
 800ac12:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 800ac16:	f205 4212 	addw	r2, r5, #1042	; 0x412
 800ac1a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800ac1e:	fa2a f202 	lsr.w	r2, sl, r2
 800ac22:	1b5b      	subs	r3, r3, r5
 800ac24:	fa09 f003 	lsl.w	r0, r9, r3
 800ac28:	4310      	orrs	r0, r2
 800ac2a:	f003 fdd9 	bl	800e7e0 <__aeabi_ui2d>
 800ac2e:	3d01      	subs	r5, #1
 800ac30:	46b8      	mov	r8, r7
 800ac32:	2601      	movs	r6, #1
 800ac34:	9615      	str	r6, [sp, #84]	; 0x54
 800ac36:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800ac42:	f003 fc8f 	bl	800e564 <__aeabi_dsub>
 800ac46:	a382      	add	r3, pc, #520	; (adr r3, 800ae50 <_dtoa_r+0x324>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	f003 fe3e 	bl	800e8cc <__aeabi_dmul>
 800ac50:	a381      	add	r3, pc, #516	; (adr r3, 800ae58 <_dtoa_r+0x32c>)
 800ac52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac56:	f003 fc87 	bl	800e568 <__adddf3>
 800ac5a:	4606      	mov	r6, r0
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	460f      	mov	r7, r1
 800ac60:	f003 fdce 	bl	800e800 <__aeabi_i2d>
 800ac64:	a37e      	add	r3, pc, #504	; (adr r3, 800ae60 <_dtoa_r+0x334>)
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f003 fe2f 	bl	800e8cc <__aeabi_dmul>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	4630      	mov	r0, r6
 800ac74:	4639      	mov	r1, r7
 800ac76:	f003 fc77 	bl	800e568 <__adddf3>
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	460f      	mov	r7, r1
 800ac7e:	f004 f8bf 	bl	800ee00 <__aeabi_d2iz>
 800ac82:	4639      	mov	r1, r7
 800ac84:	2200      	movs	r2, #0
 800ac86:	2300      	movs	r3, #0
 800ac88:	9004      	str	r0, [sp, #16]
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	f004 f890 	bl	800edb0 <__aeabi_dcmplt>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	f040 8226 	bne.w	800b0e2 <_dtoa_r+0x5b6>
 800ac96:	9e04      	ldr	r6, [sp, #16]
 800ac98:	2e16      	cmp	r6, #22
 800ac9a:	bf84      	itt	hi
 800ac9c:	2601      	movhi	r6, #1
 800ac9e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 800aca0:	d812      	bhi.n	800acc8 <_dtoa_r+0x19c>
 800aca2:	f240 7138 	movw	r1, #1848	; 0x738
 800aca6:	4652      	mov	r2, sl
 800aca8:	f6c0 0101 	movt	r1, #2049	; 0x801
 800acac:	465b      	mov	r3, fp
 800acae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800acb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acb6:	f004 f899 	bl	800edec <__aeabi_dcmpgt>
 800acba:	2800      	cmp	r0, #0
 800acbc:	f000 821f 	beq.w	800b0fe <_dtoa_r+0x5d2>
 800acc0:	3e01      	subs	r6, #1
 800acc2:	9604      	str	r6, [sp, #16]
 800acc4:	2600      	movs	r6, #0
 800acc6:	960f      	str	r6, [sp, #60]	; 0x3c
 800acc8:	ebc5 0508 	rsb	r5, r5, r8
 800accc:	3d01      	subs	r5, #1
 800acce:	9506      	str	r5, [sp, #24]
 800acd0:	bf49      	itett	mi
 800acd2:	426e      	negmi	r6, r5
 800acd4:	2600      	movpl	r6, #0
 800acd6:	960a      	strmi	r6, [sp, #40]	; 0x28
 800acd8:	2600      	movmi	r6, #0
 800acda:	bf54      	ite	pl
 800acdc:	960a      	strpl	r6, [sp, #40]	; 0x28
 800acde:	9606      	strmi	r6, [sp, #24]
 800ace0:	9e04      	ldr	r6, [sp, #16]
 800ace2:	2e00      	cmp	r6, #0
 800ace4:	f2c0 81f1 	blt.w	800b0ca <_dtoa_r+0x59e>
 800ace8:	f8dd e018 	ldr.w	lr, [sp, #24]
 800acec:	960e      	str	r6, [sp, #56]	; 0x38
 800acee:	44b6      	add	lr, r6
 800acf0:	2600      	movs	r6, #0
 800acf2:	f8cd e018 	str.w	lr, [sp, #24]
 800acf6:	960c      	str	r6, [sp, #48]	; 0x30
 800acf8:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800acfa:	2e09      	cmp	r6, #9
 800acfc:	d835      	bhi.n	800ad6a <_dtoa_r+0x23e>
 800acfe:	2e05      	cmp	r6, #5
 800ad00:	bfc4      	itt	gt
 800ad02:	3e04      	subgt	r6, #4
 800ad04:	9624      	strgt	r6, [sp, #144]	; 0x90
 800ad06:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800ad08:	bfcc      	ite	gt
 800ad0a:	2500      	movgt	r5, #0
 800ad0c:	2501      	movle	r5, #1
 800ad0e:	1eb3      	subs	r3, r6, #2
 800ad10:	2b03      	cmp	r3, #3
 800ad12:	d82c      	bhi.n	800ad6e <_dtoa_r+0x242>
 800ad14:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ad18:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 800ad1c:	058d0370 	streq	r0, [sp, #880]	; 0x370
 800ad20:	f640 3294 	movw	r2, #2964	; 0xb94
 800ad24:	f640 33a0 	movw	r3, #2976	; 0xba0
 800ad28:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800ad2c:	f6c0 0201 	movt	r2, #2049	; 0x801
 800ad30:	f6c0 0301 	movt	r3, #2049	; 0x801
 800ad34:	2800      	cmp	r0, #0
 800ad36:	bf0c      	ite	eq
 800ad38:	4610      	moveq	r0, r2
 800ad3a:	4618      	movne	r0, r3
 800ad3c:	e746      	b.n	800abcc <_dtoa_r+0xa0>
 800ad3e:	f100 0308 	add.w	r3, r0, #8
 800ad42:	e74b      	b.n	800abdc <_dtoa_r+0xb0>
 800ad44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad48:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800ad4c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ad50:	4650      	mov	r0, sl
 800ad52:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ad56:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ad5a:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 800ad5e:	e76c      	b.n	800ac3a <_dtoa_r+0x10e>
 800ad60:	f640 3090 	movw	r0, #2960	; 0xb90
 800ad64:	f6c0 0001 	movt	r0, #2049	; 0x801
 800ad68:	e721      	b.n	800abae <_dtoa_r+0x82>
 800ad6a:	2600      	movs	r6, #0
 800ad6c:	9624      	str	r6, [sp, #144]	; 0x90
 800ad6e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ad70:	2300      	movs	r3, #0
 800ad72:	4619      	mov	r1, r3
 800ad74:	4620      	mov	r0, r4
 800ad76:	f04f 36ff 	mov.w	r6, #4294967295
 800ad7a:	9325      	str	r3, [sp, #148]	; 0x94
 800ad7c:	606b      	str	r3, [r5, #4]
 800ad7e:	9609      	str	r6, [sp, #36]	; 0x24
 800ad80:	9614      	str	r6, [sp, #80]	; 0x50
 800ad82:	f001 fa4f 	bl	800c224 <_Balloc>
 800ad86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad88:	2601      	movs	r6, #1
 800ad8a:	960d      	str	r6, [sp, #52]	; 0x34
 800ad8c:	6028      	str	r0, [r5, #0]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	9308      	str	r3, [sp, #32]
 800ad92:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f2c0 80c7 	blt.w	800af28 <_dtoa_r+0x3fc>
 800ad9a:	9e04      	ldr	r6, [sp, #16]
 800ad9c:	2e0e      	cmp	r6, #14
 800ad9e:	f300 80c3 	bgt.w	800af28 <_dtoa_r+0x3fc>
 800ada2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 800ada6:	f240 7338 	movw	r3, #1848	; 0x738
 800adaa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800adac:	f6c0 0301 	movt	r3, #2049	; 0x801
 800adb0:	ea4f 72de 	mov.w	r2, lr, lsr #31
 800adb4:	2e00      	cmp	r6, #0
 800adb6:	bfcc      	ite	gt
 800adb8:	2200      	movgt	r2, #0
 800adba:	f002 0201 	andle.w	r2, r2, #1
 800adbe:	9e04      	ldr	r6, [sp, #16]
 800adc0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800adc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800adc8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800adcc:	2a00      	cmp	r2, #0
 800adce:	f040 846e 	bne.w	800b6ae <_dtoa_r+0xb82>
 800add2:	4602      	mov	r2, r0
 800add4:	460b      	mov	r3, r1
 800add6:	4650      	mov	r0, sl
 800add8:	4659      	mov	r1, fp
 800adda:	f003 fea1 	bl	800eb20 <__aeabi_ddiv>
 800adde:	9e08      	ldr	r6, [sp, #32]
 800ade0:	f004 f80e 	bl	800ee00 <__aeabi_d2iz>
 800ade4:	1c75      	adds	r5, r6, #1
 800ade6:	4680      	mov	r8, r0
 800ade8:	f003 fd0a 	bl	800e800 <__aeabi_i2d>
 800adec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adf0:	f003 fd6c 	bl	800e8cc <__aeabi_dmul>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	4650      	mov	r0, sl
 800adfa:	4659      	mov	r1, fp
 800adfc:	f003 fbb2 	bl	800e564 <__aeabi_dsub>
 800ae00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae02:	f8dd e020 	ldr.w	lr, [sp, #32]
 800ae06:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800ae0a:	2a01      	cmp	r2, #1
 800ae0c:	f88e 3000 	strb.w	r3, [lr]
 800ae10:	4606      	mov	r6, r0
 800ae12:	460f      	mov	r7, r1
 800ae14:	d05b      	beq.n	800aece <_dtoa_r+0x3a2>
 800ae16:	2300      	movs	r3, #0
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ae1e:	f003 fd55 	bl	800e8cc <__aeabi_dmul>
 800ae22:	2200      	movs	r2, #0
 800ae24:	2300      	movs	r3, #0
 800ae26:	4606      	mov	r6, r0
 800ae28:	460f      	mov	r7, r1
 800ae2a:	f003 ffb7 	bl	800ed9c <__aeabi_dcmpeq>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	f040 8519 	bne.w	800b866 <_dtoa_r+0xd3a>
 800ae34:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ae38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae3a:	9908      	ldr	r1, [sp, #32]
 800ae3c:	4482      	add	sl, r0
 800ae3e:	f8cd a00c 	str.w	sl, [sp, #12]
 800ae42:	f101 0902 	add.w	r9, r1, #2
 800ae46:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800ae4a:	e01a      	b.n	800ae82 <_dtoa_r+0x356>
 800ae4c:	f3af 8000 	nop.w
 800ae50:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 800ae54:	3fd287a7 	svccc	0x00d287a7
 800ae58:	8b60c8b3 	blhi	983d12c <__RW_LOAD_ADDR__+0x182c574>
 800ae5c:	3fc68a28 	svccc	0x00c68a28
 800ae60:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 800ae64:	3fd34413 	svccc	0x00d34413
 800ae68:	08010b91 	stmdaeq	r1, {r0, r4, r7, r8, r9, fp}
 800ae6c:	f003 fd2e 	bl	800e8cc <__aeabi_dmul>
 800ae70:	2200      	movs	r2, #0
 800ae72:	2300      	movs	r3, #0
 800ae74:	4606      	mov	r6, r0
 800ae76:	460f      	mov	r7, r1
 800ae78:	f003 ff90 	bl	800ed9c <__aeabi_dcmpeq>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	f040 84f2 	bne.w	800b866 <_dtoa_r+0xd3a>
 800ae82:	4652      	mov	r2, sl
 800ae84:	465b      	mov	r3, fp
 800ae86:	4630      	mov	r0, r6
 800ae88:	4639      	mov	r1, r7
 800ae8a:	f003 fe49 	bl	800eb20 <__aeabi_ddiv>
 800ae8e:	464d      	mov	r5, r9
 800ae90:	f003 ffb6 	bl	800ee00 <__aeabi_d2iz>
 800ae94:	4680      	mov	r8, r0
 800ae96:	f003 fcb3 	bl	800e800 <__aeabi_i2d>
 800ae9a:	4652      	mov	r2, sl
 800ae9c:	465b      	mov	r3, fp
 800ae9e:	f003 fd15 	bl	800e8cc <__aeabi_dmul>
 800aea2:	4602      	mov	r2, r0
 800aea4:	460b      	mov	r3, r1
 800aea6:	4630      	mov	r0, r6
 800aea8:	4639      	mov	r1, r7
 800aeaa:	f003 fb5b 	bl	800e564 <__aeabi_dsub>
 800aeae:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 800aeb2:	f809 ec01 	strb.w	lr, [r9, #-1]
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800aec2:	45f1      	cmp	r9, lr
 800aec4:	f109 0901 	add.w	r9, r9, #1
 800aec8:	4606      	mov	r6, r0
 800aeca:	460f      	mov	r7, r1
 800aecc:	d1ce      	bne.n	800ae6c <_dtoa_r+0x340>
 800aece:	4632      	mov	r2, r6
 800aed0:	463b      	mov	r3, r7
 800aed2:	4630      	mov	r0, r6
 800aed4:	4639      	mov	r1, r7
 800aed6:	f003 fb47 	bl	800e568 <__adddf3>
 800aeda:	4606      	mov	r6, r0
 800aedc:	460f      	mov	r7, r1
 800aede:	4632      	mov	r2, r6
 800aee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aee4:	463b      	mov	r3, r7
 800aee6:	f003 ff63 	bl	800edb0 <__aeabi_dcmplt>
 800aeea:	2800      	cmp	r0, #0
 800aeec:	f000 8570 	beq.w	800b9d0 <_dtoa_r+0xea4>
 800aef0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aef4:	9e04      	ldr	r6, [sp, #16]
 800aef6:	462a      	mov	r2, r5
 800aef8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 800aefc:	9508      	str	r5, [sp, #32]
 800aefe:	9616      	str	r6, [sp, #88]	; 0x58
 800af00:	e005      	b.n	800af0e <_dtoa_r+0x3e2>
 800af02:	454b      	cmp	r3, r9
 800af04:	f000 84b8 	beq.w	800b878 <_dtoa_r+0xd4c>
 800af08:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 800af0c:	461a      	mov	r2, r3
 800af0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af12:	f102 33ff 	add.w	r3, r2, #4294967295
 800af16:	d0f4      	beq.n	800af02 <_dtoa_r+0x3d6>
 800af18:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800af1a:	9208      	str	r2, [sp, #32]
 800af1c:	f108 0201 	add.w	r2, r8, #1
 800af20:	9604      	str	r6, [sp, #16]
 800af22:	b2d2      	uxtb	r2, r2
 800af24:	701a      	strb	r2, [r3, #0]
 800af26:	e0b1      	b.n	800b08c <_dtoa_r+0x560>
 800af28:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800af2a:	2e00      	cmp	r6, #0
 800af2c:	f040 80f1 	bne.w	800b112 <_dtoa_r+0x5e6>
 800af30:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800af32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800af34:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800af38:	9806      	ldr	r0, [sp, #24]
 800af3a:	2800      	cmp	r0, #0
 800af3c:	bfc8      	it	gt
 800af3e:	2d00      	cmpgt	r5, #0
 800af40:	dd09      	ble.n	800af56 <_dtoa_r+0x42a>
 800af42:	4603      	mov	r3, r0
 800af44:	990a      	ldr	r1, [sp, #40]	; 0x28
 800af46:	42ab      	cmp	r3, r5
 800af48:	bfa8      	it	ge
 800af4a:	462b      	movge	r3, r5
 800af4c:	1aed      	subs	r5, r5, r3
 800af4e:	1ac9      	subs	r1, r1, r3
 800af50:	1ac0      	subs	r0, r0, r3
 800af52:	910a      	str	r1, [sp, #40]	; 0x28
 800af54:	9006      	str	r0, [sp, #24]
 800af56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af58:	2a00      	cmp	r2, #0
 800af5a:	dd1c      	ble.n	800af96 <_dtoa_r+0x46a>
 800af5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af5e:	2b00      	cmp	r3, #0
 800af60:	f000 8479 	beq.w	800b856 <_dtoa_r+0xd2a>
 800af64:	2e00      	cmp	r6, #0
 800af66:	dd10      	ble.n	800af8a <_dtoa_r+0x45e>
 800af68:	4641      	mov	r1, r8
 800af6a:	4632      	mov	r2, r6
 800af6c:	4620      	mov	r0, r4
 800af6e:	f001 fb31 	bl	800c5d4 <__pow5mult>
 800af72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af74:	4680      	mov	r8, r0
 800af76:	4620      	mov	r0, r4
 800af78:	4641      	mov	r1, r8
 800af7a:	f001 fa8b 	bl	800c494 <__multiply>
 800af7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af80:	4607      	mov	r7, r0
 800af82:	4620      	mov	r0, r4
 800af84:	f001 f984 	bl	800c290 <_Bfree>
 800af88:	970b      	str	r7, [sp, #44]	; 0x2c
 800af8a:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 800af8e:	ebbe 0206 	subs.w	r2, lr, r6
 800af92:	f040 84a7 	bne.w	800b8e4 <_dtoa_r+0xdb8>
 800af96:	4620      	mov	r0, r4
 800af98:	2101      	movs	r1, #1
 800af9a:	f001 fa71 	bl	800c480 <__i2b>
 800af9e:	4606      	mov	r6, r0
 800afa0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800afa2:	2800      	cmp	r0, #0
 800afa4:	dd05      	ble.n	800afb2 <_dtoa_r+0x486>
 800afa6:	4631      	mov	r1, r6
 800afa8:	4620      	mov	r0, r4
 800afaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800afac:	f001 fb12 	bl	800c5d4 <__pow5mult>
 800afb0:	4606      	mov	r6, r0
 800afb2:	9924      	ldr	r1, [sp, #144]	; 0x90
 800afb4:	2901      	cmp	r1, #1
 800afb6:	f340 8390 	ble.w	800b6da <_dtoa_r+0xbae>
 800afba:	2700      	movs	r7, #0
 800afbc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f040 836c 	bne.w	800b69c <_dtoa_r+0xb70>
 800afc4:	2001      	movs	r0, #1
 800afc6:	9b06      	ldr	r3, [sp, #24]
 800afc8:	4403      	add	r3, r0
 800afca:	f013 031f 	ands.w	r3, r3, #31
 800afce:	f000 8293 	beq.w	800b4f8 <_dtoa_r+0x9cc>
 800afd2:	f1c3 0220 	rsb	r2, r3, #32
 800afd6:	2a04      	cmp	r2, #4
 800afd8:	f340 8568 	ble.w	800baac <_dtoa_r+0xf80>
 800afdc:	f1c3 031c 	rsb	r3, r3, #28
 800afe0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800afe2:	9a06      	ldr	r2, [sp, #24]
 800afe4:	441d      	add	r5, r3
 800afe6:	4419      	add	r1, r3
 800afe8:	910a      	str	r1, [sp, #40]	; 0x28
 800afea:	441a      	add	r2, r3
 800afec:	9206      	str	r2, [sp, #24]
 800afee:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aff0:	2900      	cmp	r1, #0
 800aff2:	dd05      	ble.n	800b000 <_dtoa_r+0x4d4>
 800aff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aff6:	4620      	mov	r0, r4
 800aff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800affa:	f001 fb47 	bl	800c68c <__lshift>
 800affe:	900b      	str	r0, [sp, #44]	; 0x2c
 800b000:	9a06      	ldr	r2, [sp, #24]
 800b002:	2a00      	cmp	r2, #0
 800b004:	dd04      	ble.n	800b010 <_dtoa_r+0x4e4>
 800b006:	4631      	mov	r1, r6
 800b008:	4620      	mov	r0, r4
 800b00a:	f001 fb3f 	bl	800c68c <__lshift>
 800b00e:	4606      	mov	r6, r0
 800b010:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b012:	2b00      	cmp	r3, #0
 800b014:	f040 8321 	bne.w	800b65a <_dtoa_r+0xb2e>
 800b018:	9824      	ldr	r0, [sp, #144]	; 0x90
 800b01a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b01c:	2802      	cmp	r0, #2
 800b01e:	bfd4      	ite	le
 800b020:	2300      	movle	r3, #0
 800b022:	2301      	movgt	r3, #1
 800b024:	2900      	cmp	r1, #0
 800b026:	bfc8      	it	gt
 800b028:	2300      	movgt	r3, #0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 821a 	beq.w	800b464 <_dtoa_r+0x938>
 800b030:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b032:	2800      	cmp	r0, #0
 800b034:	f040 820f 	bne.w	800b456 <_dtoa_r+0x92a>
 800b038:	4631      	mov	r1, r6
 800b03a:	4603      	mov	r3, r0
 800b03c:	2205      	movs	r2, #5
 800b03e:	4620      	mov	r0, r4
 800b040:	f001 f942 	bl	800c2c8 <__multadd>
 800b044:	4606      	mov	r6, r0
 800b046:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b048:	4631      	mov	r1, r6
 800b04a:	f001 fb7b 	bl	800c744 <__mcmp>
 800b04e:	2800      	cmp	r0, #0
 800b050:	f340 8201 	ble.w	800b456 <_dtoa_r+0x92a>
 800b054:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b058:	2500      	movs	r5, #0
 800b05a:	9a04      	ldr	r2, [sp, #16]
 800b05c:	2331      	movs	r3, #49	; 0x31
 800b05e:	3201      	adds	r2, #1
 800b060:	f889 3000 	strb.w	r3, [r9]
 800b064:	9204      	str	r2, [sp, #16]
 800b066:	f109 0301 	add.w	r3, r9, #1
 800b06a:	9308      	str	r3, [sp, #32]
 800b06c:	4631      	mov	r1, r6
 800b06e:	4620      	mov	r0, r4
 800b070:	f001 f90e 	bl	800c290 <_Bfree>
 800b074:	f1b8 0f00 	cmp.w	r8, #0
 800b078:	d008      	beq.n	800b08c <_dtoa_r+0x560>
 800b07a:	4545      	cmp	r5, r8
 800b07c:	bf18      	it	ne
 800b07e:	2d00      	cmpne	r5, #0
 800b080:	f040 824a 	bne.w	800b518 <_dtoa_r+0x9ec>
 800b084:	4641      	mov	r1, r8
 800b086:	4620      	mov	r0, r4
 800b088:	f001 f902 	bl	800c290 <_Bfree>
 800b08c:	4620      	mov	r0, r4
 800b08e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b090:	f001 f8fe 	bl	800c290 <_Bfree>
 800b094:	9e04      	ldr	r6, [sp, #16]
 800b096:	2200      	movs	r2, #0
 800b098:	4648      	mov	r0, r9
 800b09a:	1c73      	adds	r3, r6, #1
 800b09c:	9e08      	ldr	r6, [sp, #32]
 800b09e:	7032      	strb	r2, [r6, #0]
 800b0a0:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800b0a2:	6033      	str	r3, [r6, #0]
 800b0a4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800b0a6:	2e00      	cmp	r6, #0
 800b0a8:	f43f ad81 	beq.w	800abae <_dtoa_r+0x82>
 800b0ac:	9808      	ldr	r0, [sp, #32]
 800b0ae:	6030      	str	r0, [r6, #0]
 800b0b0:	4648      	mov	r0, r9
 800b0b2:	b01b      	add	sp, #108	; 0x6c
 800b0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b8:	2010      	movs	r0, #16
 800b0ba:	f000 fd4b 	bl	800bb54 <malloc>
 800b0be:	6260      	str	r0, [r4, #36]	; 0x24
 800b0c0:	6046      	str	r6, [r0, #4]
 800b0c2:	6086      	str	r6, [r0, #8]
 800b0c4:	6006      	str	r6, [r0, #0]
 800b0c6:	60c6      	str	r6, [r0, #12]
 800b0c8:	e548      	b.n	800ab5c <_dtoa_r+0x30>
 800b0ca:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b0cc:	f8dd e010 	ldr.w	lr, [sp, #16]
 800b0d0:	ebce 0606 	rsb	r6, lr, r6
 800b0d4:	960a      	str	r6, [sp, #40]	; 0x28
 800b0d6:	f1ce 0600 	rsb	r6, lr, #0
 800b0da:	960c      	str	r6, [sp, #48]	; 0x30
 800b0dc:	2600      	movs	r6, #0
 800b0de:	960e      	str	r6, [sp, #56]	; 0x38
 800b0e0:	e60a      	b.n	800acf8 <_dtoa_r+0x1cc>
 800b0e2:	9804      	ldr	r0, [sp, #16]
 800b0e4:	f003 fb8c 	bl	800e800 <__aeabi_i2d>
 800b0e8:	4632      	mov	r2, r6
 800b0ea:	463b      	mov	r3, r7
 800b0ec:	f003 fe56 	bl	800ed9c <__aeabi_dcmpeq>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	f47f add0 	bne.w	800ac96 <_dtoa_r+0x16a>
 800b0f6:	9e04      	ldr	r6, [sp, #16]
 800b0f8:	3e01      	subs	r6, #1
 800b0fa:	9604      	str	r6, [sp, #16]
 800b0fc:	e5cb      	b.n	800ac96 <_dtoa_r+0x16a>
 800b0fe:	900f      	str	r0, [sp, #60]	; 0x3c
 800b100:	e5e2      	b.n	800acc8 <_dtoa_r+0x19c>
 800b102:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800b106:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800b10a:	1b40      	subs	r0, r0, r5
 800b10c:	fa0a f000 	lsl.w	r0, sl, r0
 800b110:	e58b      	b.n	800ac2a <_dtoa_r+0xfe>
 800b112:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800b114:	2e01      	cmp	r6, #1
 800b116:	f340 8415 	ble.w	800b944 <_dtoa_r+0xe18>
 800b11a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b11c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b11e:	1e46      	subs	r6, r0, #1
 800b120:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b122:	42b1      	cmp	r1, r6
 800b124:	bfaf      	iteee	ge
 800b126:	ebc6 0601 	rsbge	r6, r6, r1
 800b12a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800b12c:	960c      	strlt	r6, [sp, #48]	; 0x30
 800b12e:	ebc2 0306 	rsblt	r3, r2, r6
 800b132:	bfbf      	itttt	lt
 800b134:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800b136:	18f6      	addlt	r6, r6, r3
 800b138:	960e      	strlt	r6, [sp, #56]	; 0x38
 800b13a:	2600      	movlt	r6, #0
 800b13c:	2800      	cmp	r0, #0
 800b13e:	bfb9      	ittee	lt
 800b140:	2300      	movlt	r3, #0
 800b142:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 800b144:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 800b146:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 800b148:	bfb8      	it	lt
 800b14a:	ebc0 0501 	rsblt	r5, r0, r1
 800b14e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b150:	4620      	mov	r0, r4
 800b152:	f8dd e018 	ldr.w	lr, [sp, #24]
 800b156:	2101      	movs	r1, #1
 800b158:	441a      	add	r2, r3
 800b15a:	920a      	str	r2, [sp, #40]	; 0x28
 800b15c:	449e      	add	lr, r3
 800b15e:	f8cd e018 	str.w	lr, [sp, #24]
 800b162:	f001 f98d 	bl	800c480 <__i2b>
 800b166:	4680      	mov	r8, r0
 800b168:	e6e6      	b.n	800af38 <_dtoa_r+0x40c>
 800b16a:	2600      	movs	r6, #0
 800b16c:	960d      	str	r6, [sp, #52]	; 0x34
 800b16e:	9e04      	ldr	r6, [sp, #16]
 800b170:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 800b174:	44b6      	add	lr, r6
 800b176:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 800b17a:	f10e 0601 	add.w	r6, lr, #1
 800b17e:	9609      	str	r6, [sp, #36]	; 0x24
 800b180:	2e00      	cmp	r6, #0
 800b182:	f340 8359 	ble.w	800b838 <_dtoa_r+0xd0c>
 800b186:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b188:	2e0e      	cmp	r6, #14
 800b18a:	bf8c      	ite	hi
 800b18c:	2500      	movhi	r5, #0
 800b18e:	f005 0501 	andls.w	r5, r5, #1
 800b192:	4637      	mov	r7, r6
 800b194:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b196:	2f17      	cmp	r7, #23
 800b198:	f04f 0100 	mov.w	r1, #0
 800b19c:	6071      	str	r1, [r6, #4]
 800b19e:	d909      	bls.n	800b1b4 <_dtoa_r+0x688>
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	2304      	movs	r3, #4
 800b1a4:	005b      	lsls	r3, r3, #1
 800b1a6:	4611      	mov	r1, r2
 800b1a8:	f103 0014 	add.w	r0, r3, #20
 800b1ac:	3201      	adds	r2, #1
 800b1ae:	42b8      	cmp	r0, r7
 800b1b0:	d9f8      	bls.n	800b1a4 <_dtoa_r+0x678>
 800b1b2:	6071      	str	r1, [r6, #4]
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f001 f835 	bl	800c224 <_Balloc>
 800b1ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1bc:	6030      	str	r0, [r6, #0]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	9308      	str	r3, [sp, #32]
 800b1c2:	2d00      	cmp	r5, #0
 800b1c4:	f43f ade5 	beq.w	800ad92 <_dtoa_r+0x266>
 800b1c8:	9e04      	ldr	r6, [sp, #16]
 800b1ca:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 800b1ce:	2e00      	cmp	r6, #0
 800b1d0:	f340 81ab 	ble.w	800b52a <_dtoa_r+0x9fe>
 800b1d4:	f006 020f 	and.w	r2, r6, #15
 800b1d8:	f240 7338 	movw	r3, #1848	; 0x738
 800b1dc:	1135      	asrs	r5, r6, #4
 800b1de:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b1e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1e6:	06e9      	lsls	r1, r5, #27
 800b1e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b1ec:	f140 818f 	bpl.w	800b50e <_dtoa_r+0x9e2>
 800b1f0:	f640 0328 	movw	r3, #2088	; 0x828
 800b1f4:	4650      	mov	r0, sl
 800b1f6:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b1fa:	4659      	mov	r1, fp
 800b1fc:	f005 050f 	and.w	r5, r5, #15
 800b200:	f04f 0803 	mov.w	r8, #3
 800b204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b208:	f003 fc8a 	bl	800eb20 <__aeabi_ddiv>
 800b20c:	4682      	mov	sl, r0
 800b20e:	468b      	mov	fp, r1
 800b210:	b19d      	cbz	r5, 800b23a <_dtoa_r+0x70e>
 800b212:	f640 0928 	movw	r9, #2088	; 0x828
 800b216:	f6c0 0901 	movt	r9, #2049	; 0x801
 800b21a:	07ea      	lsls	r2, r5, #31
 800b21c:	4630      	mov	r0, r6
 800b21e:	4639      	mov	r1, r7
 800b220:	d507      	bpl.n	800b232 <_dtoa_r+0x706>
 800b222:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b226:	f108 0801 	add.w	r8, r8, #1
 800b22a:	f003 fb4f 	bl	800e8cc <__aeabi_dmul>
 800b22e:	4606      	mov	r6, r0
 800b230:	460f      	mov	r7, r1
 800b232:	106d      	asrs	r5, r5, #1
 800b234:	f109 0908 	add.w	r9, r9, #8
 800b238:	d1ef      	bne.n	800b21a <_dtoa_r+0x6ee>
 800b23a:	4632      	mov	r2, r6
 800b23c:	463b      	mov	r3, r7
 800b23e:	4650      	mov	r0, sl
 800b240:	4659      	mov	r1, fp
 800b242:	f003 fc6d 	bl	800eb20 <__aeabi_ddiv>
 800b246:	4606      	mov	r6, r0
 800b248:	460f      	mov	r7, r1
 800b24a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800b24c:	b150      	cbz	r0, 800b264 <_dtoa_r+0x738>
 800b24e:	2300      	movs	r3, #0
 800b250:	4630      	mov	r0, r6
 800b252:	4639      	mov	r1, r7
 800b254:	2200      	movs	r2, #0
 800b256:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800b25a:	f003 fda9 	bl	800edb0 <__aeabi_dcmplt>
 800b25e:	2800      	cmp	r0, #0
 800b260:	f040 8315 	bne.w	800b88e <_dtoa_r+0xd62>
 800b264:	4640      	mov	r0, r8
 800b266:	f003 facb 	bl	800e800 <__aeabi_i2d>
 800b26a:	4632      	mov	r2, r6
 800b26c:	463b      	mov	r3, r7
 800b26e:	f003 fb2d 	bl	800e8cc <__aeabi_dmul>
 800b272:	2300      	movs	r3, #0
 800b274:	2200      	movs	r2, #0
 800b276:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b27a:	f003 f975 	bl	800e568 <__adddf3>
 800b27e:	4680      	mov	r8, r0
 800b280:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b282:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800b286:	2800      	cmp	r0, #0
 800b288:	f000 80c9 	beq.w	800b41e <_dtoa_r+0x8f2>
 800b28c:	9904      	ldr	r1, [sp, #16]
 800b28e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800b292:	9116      	str	r1, [sp, #88]	; 0x58
 800b294:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b296:	2a00      	cmp	r2, #0
 800b298:	f000 8179 	beq.w	800b58e <_dtoa_r+0xa62>
 800b29c:	f240 7338 	movw	r3, #1848	; 0x738
 800b2a0:	9a08      	ldr	r2, [sp, #32]
 800b2a2:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800b2b2:	1c55      	adds	r5, r2, #1
 800b2b4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2b8:	f8cd c008 	str.w	ip, [sp, #8]
 800b2bc:	f003 fc30 	bl	800eb20 <__aeabi_ddiv>
 800b2c0:	4642      	mov	r2, r8
 800b2c2:	464b      	mov	r3, r9
 800b2c4:	f003 f94e 	bl	800e564 <__aeabi_dsub>
 800b2c8:	4682      	mov	sl, r0
 800b2ca:	468b      	mov	fp, r1
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	4639      	mov	r1, r7
 800b2d0:	f003 fd96 	bl	800ee00 <__aeabi_d2iz>
 800b2d4:	4680      	mov	r8, r0
 800b2d6:	f003 fa93 	bl	800e800 <__aeabi_i2d>
 800b2da:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800b2de:	fa5f f888 	uxtb.w	r8, r8
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	4630      	mov	r0, r6
 800b2e8:	4639      	mov	r1, r7
 800b2ea:	f003 f93b 	bl	800e564 <__aeabi_dsub>
 800b2ee:	f8dd e020 	ldr.w	lr, [sp, #32]
 800b2f2:	f88e 8000 	strb.w	r8, [lr]
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	460f      	mov	r7, r1
 800b2fa:	4650      	mov	r0, sl
 800b2fc:	4659      	mov	r1, fp
 800b2fe:	4632      	mov	r2, r6
 800b300:	463b      	mov	r3, r7
 800b302:	f003 fd73 	bl	800edec <__aeabi_dcmpgt>
 800b306:	2800      	cmp	r0, #0
 800b308:	f040 83c2 	bne.w	800ba90 <_dtoa_r+0xf64>
 800b30c:	2100      	movs	r1, #0
 800b30e:	4632      	mov	r2, r6
 800b310:	463b      	mov	r3, r7
 800b312:	2000      	movs	r0, #0
 800b314:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b318:	f003 f924 	bl	800e564 <__aeabi_dsub>
 800b31c:	4602      	mov	r2, r0
 800b31e:	460b      	mov	r3, r1
 800b320:	4650      	mov	r0, sl
 800b322:	4659      	mov	r1, fp
 800b324:	f003 fd62 	bl	800edec <__aeabi_dcmpgt>
 800b328:	f8dd c008 	ldr.w	ip, [sp, #8]
 800b32c:	2800      	cmp	r0, #0
 800b32e:	f040 8314 	bne.w	800b95a <_dtoa_r+0xe2e>
 800b332:	f1bc 0f01 	cmp.w	ip, #1
 800b336:	f340 80f5 	ble.w	800b524 <_dtoa_r+0x9f8>
 800b33a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b33e:	9417      	str	r4, [sp, #92]	; 0x5c
 800b340:	44e1      	add	r9, ip
 800b342:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800b346:	46a9      	mov	r9, r5
 800b348:	e010      	b.n	800b36c <_dtoa_r+0x840>
 800b34a:	2100      	movs	r1, #0
 800b34c:	2000      	movs	r0, #0
 800b34e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b352:	f003 f907 	bl	800e564 <__aeabi_dsub>
 800b356:	4652      	mov	r2, sl
 800b358:	465b      	mov	r3, fp
 800b35a:	f003 fd29 	bl	800edb0 <__aeabi_dcmplt>
 800b35e:	2800      	cmp	r0, #0
 800b360:	f040 82f9 	bne.w	800b956 <_dtoa_r+0xe2a>
 800b364:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b366:	4581      	cmp	r9, r0
 800b368:	f000 80db 	beq.w	800b522 <_dtoa_r+0x9f6>
 800b36c:	2300      	movs	r3, #0
 800b36e:	4650      	mov	r0, sl
 800b370:	4659      	mov	r1, fp
 800b372:	2200      	movs	r2, #0
 800b374:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b378:	f003 faa8 	bl	800e8cc <__aeabi_dmul>
 800b37c:	2300      	movs	r3, #0
 800b37e:	2200      	movs	r2, #0
 800b380:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b384:	4682      	mov	sl, r0
 800b386:	468b      	mov	fp, r1
 800b388:	4630      	mov	r0, r6
 800b38a:	4639      	mov	r1, r7
 800b38c:	f003 fa9e 	bl	800e8cc <__aeabi_dmul>
 800b390:	460d      	mov	r5, r1
 800b392:	4604      	mov	r4, r0
 800b394:	f003 fd34 	bl	800ee00 <__aeabi_d2iz>
 800b398:	4680      	mov	r8, r0
 800b39a:	f003 fa31 	bl	800e800 <__aeabi_i2d>
 800b39e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800b3a2:	fa5f f888 	uxtb.w	r8, r8
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	4629      	mov	r1, r5
 800b3ae:	f003 f8d9 	bl	800e564 <__aeabi_dsub>
 800b3b2:	4652      	mov	r2, sl
 800b3b4:	465b      	mov	r3, fp
 800b3b6:	f809 8b01 	strb.w	r8, [r9], #1
 800b3ba:	4606      	mov	r6, r0
 800b3bc:	460f      	mov	r7, r1
 800b3be:	f003 fcf7 	bl	800edb0 <__aeabi_dcmplt>
 800b3c2:	4632      	mov	r2, r6
 800b3c4:	463b      	mov	r3, r7
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	d0bf      	beq.n	800b34a <_dtoa_r+0x81e>
 800b3ca:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800b3cc:	464d      	mov	r5, r9
 800b3ce:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800b3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3d4:	9604      	str	r6, [sp, #16]
 800b3d6:	9508      	str	r5, [sp, #32]
 800b3d8:	e658      	b.n	800b08c <_dtoa_r+0x560>
 800b3da:	2600      	movs	r6, #0
 800b3dc:	960d      	str	r6, [sp, #52]	; 0x34
 800b3de:	9825      	ldr	r0, [sp, #148]	; 0x94
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	f340 8233 	ble.w	800b84c <_dtoa_r+0xd20>
 800b3e6:	280e      	cmp	r0, #14
 800b3e8:	bf8c      	ite	hi
 800b3ea:	2500      	movhi	r5, #0
 800b3ec:	f005 0501 	andls.w	r5, r5, #1
 800b3f0:	4607      	mov	r7, r0
 800b3f2:	9014      	str	r0, [sp, #80]	; 0x50
 800b3f4:	9009      	str	r0, [sp, #36]	; 0x24
 800b3f6:	e6cd      	b.n	800b194 <_dtoa_r+0x668>
 800b3f8:	2601      	movs	r6, #1
 800b3fa:	960d      	str	r6, [sp, #52]	; 0x34
 800b3fc:	e7ef      	b.n	800b3de <_dtoa_r+0x8b2>
 800b3fe:	4640      	mov	r0, r8
 800b400:	f003 f9fe 	bl	800e800 <__aeabi_i2d>
 800b404:	4632      	mov	r2, r6
 800b406:	463b      	mov	r3, r7
 800b408:	f003 fa60 	bl	800e8cc <__aeabi_dmul>
 800b40c:	2300      	movs	r3, #0
 800b40e:	2200      	movs	r2, #0
 800b410:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b414:	f003 f8a8 	bl	800e568 <__adddf3>
 800b418:	4680      	mov	r8, r0
 800b41a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800b41e:	2300      	movs	r3, #0
 800b420:	4630      	mov	r0, r6
 800b422:	2200      	movs	r2, #0
 800b424:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800b428:	4639      	mov	r1, r7
 800b42a:	f003 f89b 	bl	800e564 <__aeabi_dsub>
 800b42e:	4642      	mov	r2, r8
 800b430:	464b      	mov	r3, r9
 800b432:	4682      	mov	sl, r0
 800b434:	468b      	mov	fp, r1
 800b436:	f003 fcd9 	bl	800edec <__aeabi_dcmpgt>
 800b43a:	4606      	mov	r6, r0
 800b43c:	2800      	cmp	r0, #0
 800b43e:	f040 80a3 	bne.w	800b588 <_dtoa_r+0xa5c>
 800b442:	4642      	mov	r2, r8
 800b444:	4650      	mov	r0, sl
 800b446:	4659      	mov	r1, fp
 800b448:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b44c:	f003 fcb0 	bl	800edb0 <__aeabi_dcmplt>
 800b450:	2800      	cmp	r0, #0
 800b452:	d067      	beq.n	800b524 <_dtoa_r+0x9f8>
 800b454:	46b0      	mov	r8, r6
 800b456:	9925      	ldr	r1, [sp, #148]	; 0x94
 800b458:	2500      	movs	r5, #0
 800b45a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b45e:	43c9      	mvns	r1, r1
 800b460:	9104      	str	r1, [sp, #16]
 800b462:	e603      	b.n	800b06c <_dtoa_r+0x540>
 800b464:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b466:	2800      	cmp	r0, #0
 800b468:	f040 8164 	bne.w	800b734 <_dtoa_r+0xc08>
 800b46c:	2500      	movs	r5, #0
 800b46e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b472:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b476:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800b47a:	e002      	b.n	800b482 <_dtoa_r+0x956>
 800b47c:	f000 ff24 	bl	800c2c8 <__multadd>
 800b480:	4681      	mov	r9, r0
 800b482:	4631      	mov	r1, r6
 800b484:	4648      	mov	r0, r9
 800b486:	f7ff faab 	bl	800a9e0 <quorem>
 800b48a:	4649      	mov	r1, r9
 800b48c:	220a      	movs	r2, #10
 800b48e:	2300      	movs	r3, #0
 800b490:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800b494:	f80b 7005 	strb.w	r7, [fp, r5]
 800b498:	3501      	adds	r5, #1
 800b49a:	4620      	mov	r0, r4
 800b49c:	4555      	cmp	r5, sl
 800b49e:	dbed      	blt.n	800b47c <_dtoa_r+0x950>
 800b4a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b4a4:	461d      	mov	r5, r3
 800b4a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4a8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800b4ac:	2801      	cmp	r0, #1
 800b4ae:	bfac      	ite	ge
 800b4b0:	4483      	addge	fp, r0
 800b4b2:	f10b 0b01 	addlt.w	fp, fp, #1
 800b4b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	f001 f8e6 	bl	800c68c <__lshift>
 800b4c0:	4631      	mov	r1, r6
 800b4c2:	900b      	str	r0, [sp, #44]	; 0x2c
 800b4c4:	f001 f93e 	bl	800c744 <__mcmp>
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	f340 826f 	ble.w	800b9ac <_dtoa_r+0xe80>
 800b4ce:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 800b4d2:	9908      	ldr	r1, [sp, #32]
 800b4d4:	e005      	b.n	800b4e2 <_dtoa_r+0x9b6>
 800b4d6:	428b      	cmp	r3, r1
 800b4d8:	f000 8228 	beq.w	800b92c <_dtoa_r+0xe00>
 800b4dc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800b4e0:	469b      	mov	fp, r3
 800b4e2:	2a39      	cmp	r2, #57	; 0x39
 800b4e4:	f10b 33ff 	add.w	r3, fp, #4294967295
 800b4e8:	d0f5      	beq.n	800b4d6 <_dtoa_r+0x9aa>
 800b4ea:	3201      	adds	r2, #1
 800b4ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4f0:	701a      	strb	r2, [r3, #0]
 800b4f2:	f8cd b020 	str.w	fp, [sp, #32]
 800b4f6:	e5b9      	b.n	800b06c <_dtoa_r+0x540>
 800b4f8:	231c      	movs	r3, #28
 800b4fa:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800b4fe:	441d      	add	r5, r3
 800b500:	9806      	ldr	r0, [sp, #24]
 800b502:	449e      	add	lr, r3
 800b504:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800b508:	4418      	add	r0, r3
 800b50a:	9006      	str	r0, [sp, #24]
 800b50c:	e56f      	b.n	800afee <_dtoa_r+0x4c2>
 800b50e:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800b512:	f04f 0802 	mov.w	r8, #2
 800b516:	e67b      	b.n	800b210 <_dtoa_r+0x6e4>
 800b518:	4629      	mov	r1, r5
 800b51a:	4620      	mov	r0, r4
 800b51c:	f000 feb8 	bl	800c290 <_Bfree>
 800b520:	e5b0      	b.n	800b084 <_dtoa_r+0x558>
 800b522:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800b524:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800b528:	e433      	b.n	800ad92 <_dtoa_r+0x266>
 800b52a:	9e04      	ldr	r6, [sp, #16]
 800b52c:	4275      	negs	r5, r6
 800b52e:	2d00      	cmp	r5, #0
 800b530:	f000 819d 	beq.w	800b86e <_dtoa_r+0xd42>
 800b534:	f005 020f 	and.w	r2, r5, #15
 800b538:	f240 7338 	movw	r3, #1848	; 0x738
 800b53c:	f6c0 0301 	movt	r3, #2049	; 0x801
 800b540:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54c:	f003 f9be 	bl	800e8cc <__aeabi_dmul>
 800b550:	112d      	asrs	r5, r5, #4
 800b552:	4606      	mov	r6, r0
 800b554:	460f      	mov	r7, r1
 800b556:	f000 8297 	beq.w	800ba88 <_dtoa_r+0xf5c>
 800b55a:	f640 0928 	movw	r9, #2088	; 0x828
 800b55e:	f04f 0802 	mov.w	r8, #2
 800b562:	f6c0 0901 	movt	r9, #2049	; 0x801
 800b566:	07eb      	lsls	r3, r5, #31
 800b568:	4630      	mov	r0, r6
 800b56a:	4639      	mov	r1, r7
 800b56c:	d507      	bpl.n	800b57e <_dtoa_r+0xa52>
 800b56e:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b572:	f108 0801 	add.w	r8, r8, #1
 800b576:	f003 f9a9 	bl	800e8cc <__aeabi_dmul>
 800b57a:	4606      	mov	r6, r0
 800b57c:	460f      	mov	r7, r1
 800b57e:	106d      	asrs	r5, r5, #1
 800b580:	f109 0908 	add.w	r9, r9, #8
 800b584:	d1ef      	bne.n	800b566 <_dtoa_r+0xa3a>
 800b586:	e660      	b.n	800b24a <_dtoa_r+0x71e>
 800b588:	2600      	movs	r6, #0
 800b58a:	46b0      	mov	r8, r6
 800b58c:	e562      	b.n	800b054 <_dtoa_r+0x528>
 800b58e:	f10c 3bff 	add.w	fp, ip, #4294967295
 800b592:	f240 7138 	movw	r1, #1848	; 0x738
 800b596:	f6c0 0101 	movt	r1, #2049	; 0x801
 800b59a:	9808      	ldr	r0, [sp, #32]
 800b59c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b5a0:	4642      	mov	r2, r8
 800b5a2:	464b      	mov	r3, r9
 800b5a4:	f100 0a01 	add.w	sl, r0, #1
 800b5a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5ac:	f8cd c008 	str.w	ip, [sp, #8]
 800b5b0:	f003 f98c 	bl	800e8cc <__aeabi_dmul>
 800b5b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b5b8:	4639      	mov	r1, r7
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	f003 fc20 	bl	800ee00 <__aeabi_d2iz>
 800b5c0:	4605      	mov	r5, r0
 800b5c2:	f003 f91d 	bl	800e800 <__aeabi_i2d>
 800b5c6:	3530      	adds	r5, #48	; 0x30
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	4639      	mov	r1, r7
 800b5d0:	f002 ffc8 	bl	800e564 <__aeabi_dsub>
 800b5d4:	460f      	mov	r7, r1
 800b5d6:	9908      	ldr	r1, [sp, #32]
 800b5d8:	4606      	mov	r6, r0
 800b5da:	700d      	strb	r5, [r1, #0]
 800b5dc:	f8dd c008 	ldr.w	ip, [sp, #8]
 800b5e0:	f1bc 0f01 	cmp.w	ip, #1
 800b5e4:	d022      	beq.n	800b62c <_dtoa_r+0xb00>
 800b5e6:	9a08      	ldr	r2, [sp, #32]
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	4639      	mov	r1, r7
 800b5ec:	f102 39ff 	add.w	r9, r2, #4294967295
 800b5f0:	4615      	mov	r5, r2
 800b5f2:	44e1      	add	r9, ip
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b5fc:	f003 f966 	bl	800e8cc <__aeabi_dmul>
 800b600:	460f      	mov	r7, r1
 800b602:	4606      	mov	r6, r0
 800b604:	f003 fbfc 	bl	800ee00 <__aeabi_d2iz>
 800b608:	4680      	mov	r8, r0
 800b60a:	f003 f8f9 	bl	800e800 <__aeabi_i2d>
 800b60e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800b612:	4602      	mov	r2, r0
 800b614:	460b      	mov	r3, r1
 800b616:	4630      	mov	r0, r6
 800b618:	4639      	mov	r1, r7
 800b61a:	f002 ffa3 	bl	800e564 <__aeabi_dsub>
 800b61e:	f805 8f01 	strb.w	r8, [r5, #1]!
 800b622:	454d      	cmp	r5, r9
 800b624:	d1e6      	bne.n	800b5f4 <_dtoa_r+0xac8>
 800b626:	4606      	mov	r6, r0
 800b628:	460f      	mov	r7, r1
 800b62a:	44da      	add	sl, fp
 800b62c:	2300      	movs	r3, #0
 800b62e:	2200      	movs	r2, #0
 800b630:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800b634:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b638:	f002 ff96 	bl	800e568 <__adddf3>
 800b63c:	4632      	mov	r2, r6
 800b63e:	463b      	mov	r3, r7
 800b640:	f003 fbb6 	bl	800edb0 <__aeabi_dcmplt>
 800b644:	2800      	cmp	r0, #0
 800b646:	f000 8154 	beq.w	800b8f2 <_dtoa_r+0xdc6>
 800b64a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b64e:	4652      	mov	r2, sl
 800b650:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 800b654:	f8cd a020 	str.w	sl, [sp, #32]
 800b658:	e459      	b.n	800af0e <_dtoa_r+0x3e2>
 800b65a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b65c:	4631      	mov	r1, r6
 800b65e:	f001 f871 	bl	800c744 <__mcmp>
 800b662:	2800      	cmp	r0, #0
 800b664:	f6bf acd8 	bge.w	800b018 <_dtoa_r+0x4ec>
 800b668:	f8dd e010 	ldr.w	lr, [sp, #16]
 800b66c:	4620      	mov	r0, r4
 800b66e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b670:	220a      	movs	r2, #10
 800b672:	2300      	movs	r3, #0
 800b674:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b678:	f8cd e010 	str.w	lr, [sp, #16]
 800b67c:	f000 fe24 	bl	800c2c8 <__multadd>
 800b680:	900b      	str	r0, [sp, #44]	; 0x2c
 800b682:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b684:	2800      	cmp	r0, #0
 800b686:	d141      	bne.n	800b70c <_dtoa_r+0xbe0>
 800b688:	9914      	ldr	r1, [sp, #80]	; 0x50
 800b68a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b68c:	2900      	cmp	r1, #0
 800b68e:	dc03      	bgt.n	800b698 <_dtoa_r+0xb6c>
 800b690:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b692:	2a02      	cmp	r2, #2
 800b694:	f300 8207 	bgt.w	800baa6 <_dtoa_r+0xf7a>
 800b698:	9309      	str	r3, [sp, #36]	; 0x24
 800b69a:	e6e7      	b.n	800b46c <_dtoa_r+0x940>
 800b69c:	6933      	ldr	r3, [r6, #16]
 800b69e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b6a2:	6918      	ldr	r0, [r3, #16]
 800b6a4:	f000 fea2 	bl	800c3ec <__hi0bits>
 800b6a8:	f1c0 0020 	rsb	r0, r0, #32
 800b6ac:	e48b      	b.n	800afc6 <_dtoa_r+0x49a>
 800b6ae:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b6b0:	2e00      	cmp	r6, #0
 800b6b2:	f040 818b 	bne.w	800b9cc <_dtoa_r+0xea0>
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800b6be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6c2:	f003 f903 	bl	800e8cc <__aeabi_dmul>
 800b6c6:	4652      	mov	r2, sl
 800b6c8:	465b      	mov	r3, fp
 800b6ca:	f003 fb85 	bl	800edd8 <__aeabi_dcmpge>
 800b6ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b6d0:	46b0      	mov	r8, r6
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	f47f aebf 	bne.w	800b456 <_dtoa_r+0x92a>
 800b6d8:	e4bc      	b.n	800b054 <_dtoa_r+0x528>
 800b6da:	f1ba 0f00 	cmp.w	sl, #0
 800b6de:	f47f ac6c 	bne.w	800afba <_dtoa_r+0x48e>
 800b6e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6e6:	4657      	mov	r7, sl
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	f47f ac67 	bne.w	800afbc <_dtoa_r+0x490>
 800b6ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800b6f2:	0d3f      	lsrs	r7, r7, #20
 800b6f4:	053f      	lsls	r7, r7, #20
 800b6f6:	2f00      	cmp	r7, #0
 800b6f8:	f43f ac60 	beq.w	800afbc <_dtoa_r+0x490>
 800b6fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6fe:	2701      	movs	r7, #1
 800b700:	9b06      	ldr	r3, [sp, #24]
 800b702:	3201      	adds	r2, #1
 800b704:	920a      	str	r2, [sp, #40]	; 0x28
 800b706:	3301      	adds	r3, #1
 800b708:	9306      	str	r3, [sp, #24]
 800b70a:	e457      	b.n	800afbc <_dtoa_r+0x490>
 800b70c:	2300      	movs	r3, #0
 800b70e:	4641      	mov	r1, r8
 800b710:	220a      	movs	r2, #10
 800b712:	4620      	mov	r0, r4
 800b714:	f000 fdd8 	bl	800c2c8 <__multadd>
 800b718:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b71a:	9924      	ldr	r1, [sp, #144]	; 0x90
 800b71c:	2a00      	cmp	r2, #0
 800b71e:	bfcc      	ite	gt
 800b720:	2300      	movgt	r3, #0
 800b722:	2301      	movle	r3, #1
 800b724:	2902      	cmp	r1, #2
 800b726:	bfd8      	it	le
 800b728:	2300      	movle	r3, #0
 800b72a:	4680      	mov	r8, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f040 81b6 	bne.w	800ba9e <_dtoa_r+0xf72>
 800b732:	9209      	str	r2, [sp, #36]	; 0x24
 800b734:	2d00      	cmp	r5, #0
 800b736:	dd05      	ble.n	800b744 <_dtoa_r+0xc18>
 800b738:	4641      	mov	r1, r8
 800b73a:	462a      	mov	r2, r5
 800b73c:	4620      	mov	r0, r4
 800b73e:	f000 ffa5 	bl	800c68c <__lshift>
 800b742:	4680      	mov	r8, r0
 800b744:	46c4      	mov	ip, r8
 800b746:	2f00      	cmp	r7, #0
 800b748:	f040 8153 	bne.w	800b9f2 <_dtoa_r+0xec6>
 800b74c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b74e:	f00a 0301 	and.w	r3, sl, #1
 800b752:	9a08      	ldr	r2, [sp, #32]
 800b754:	4637      	mov	r7, r6
 800b756:	9808      	ldr	r0, [sp, #32]
 800b758:	46e1      	mov	r9, ip
 800b75a:	440a      	add	r2, r1
 800b75c:	9309      	str	r3, [sp, #36]	; 0x24
 800b75e:	920a      	str	r2, [sp, #40]	; 0x28
 800b760:	1c45      	adds	r5, r0, #1
 800b762:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b764:	e00a      	b.n	800b77c <_dtoa_r+0xc50>
 800b766:	f000 fdaf 	bl	800c2c8 <__multadd>
 800b76a:	4649      	mov	r1, r9
 800b76c:	220a      	movs	r2, #10
 800b76e:	2300      	movs	r3, #0
 800b770:	4680      	mov	r8, r0
 800b772:	4620      	mov	r0, r4
 800b774:	f000 fda8 	bl	800c2c8 <__multadd>
 800b778:	4681      	mov	r9, r0
 800b77a:	3501      	adds	r5, #1
 800b77c:	4639      	mov	r1, r7
 800b77e:	4630      	mov	r0, r6
 800b780:	f7ff f92e 	bl	800a9e0 <quorem>
 800b784:	4641      	mov	r1, r8
 800b786:	4682      	mov	sl, r0
 800b788:	4630      	mov	r0, r6
 800b78a:	f000 ffdb 	bl	800c744 <__mcmp>
 800b78e:	464a      	mov	r2, r9
 800b790:	4639      	mov	r1, r7
 800b792:	4683      	mov	fp, r0
 800b794:	4620      	mov	r0, r4
 800b796:	f000 fff7 	bl	800c788 <__mdiff>
 800b79a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800b79e:	9205      	str	r2, [sp, #20]
 800b7a0:	f105 3eff 	add.w	lr, r5, #4294967295
 800b7a4:	f8cd e018 	str.w	lr, [sp, #24]
 800b7a8:	68c2      	ldr	r2, [r0, #12]
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	2a00      	cmp	r2, #0
 800b7ae:	d13e      	bne.n	800b82e <_dtoa_r+0xd02>
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	9302      	str	r3, [sp, #8]
 800b7b6:	f000 ffc5 	bl	800c744 <__mcmp>
 800b7ba:	9b02      	ldr	r3, [sp, #8]
 800b7bc:	4602      	mov	r2, r0
 800b7be:	4620      	mov	r0, r4
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	9202      	str	r2, [sp, #8]
 800b7c4:	f000 fd64 	bl	800c290 <_Bfree>
 800b7c8:	9a02      	ldr	r2, [sp, #8]
 800b7ca:	9824      	ldr	r0, [sp, #144]	; 0x90
 800b7cc:	4310      	orrs	r0, r2
 800b7ce:	d103      	bne.n	800b7d8 <_dtoa_r+0xcac>
 800b7d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7d2:	2900      	cmp	r1, #0
 800b7d4:	f000 814a 	beq.w	800ba6c <_dtoa_r+0xf40>
 800b7d8:	f1bb 0f00 	cmp.w	fp, #0
 800b7dc:	f2c0 80c3 	blt.w	800b966 <_dtoa_r+0xe3a>
 800b7e0:	9924      	ldr	r1, [sp, #144]	; 0x90
 800b7e2:	ea5b 0101 	orrs.w	r1, fp, r1
 800b7e6:	d103      	bne.n	800b7f0 <_dtoa_r+0xcc4>
 800b7e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f000 80bb 	beq.w	800b966 <_dtoa_r+0xe3a>
 800b7f0:	2a00      	cmp	r2, #0
 800b7f2:	f300 811b 	bgt.w	800ba2c <_dtoa_r+0xf00>
 800b7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f8:	46ab      	mov	fp, r5
 800b7fa:	9a05      	ldr	r2, [sp, #20]
 800b7fc:	429d      	cmp	r5, r3
 800b7fe:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b802:	f000 8124 	beq.w	800ba4e <_dtoa_r+0xf22>
 800b806:	4631      	mov	r1, r6
 800b808:	220a      	movs	r2, #10
 800b80a:	2300      	movs	r3, #0
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 fd5b 	bl	800c2c8 <__multadd>
 800b812:	45c8      	cmp	r8, r9
 800b814:	4641      	mov	r1, r8
 800b816:	f04f 020a 	mov.w	r2, #10
 800b81a:	f04f 0300 	mov.w	r3, #0
 800b81e:	4606      	mov	r6, r0
 800b820:	4620      	mov	r0, r4
 800b822:	d1a0      	bne.n	800b766 <_dtoa_r+0xc3a>
 800b824:	f000 fd50 	bl	800c2c8 <__multadd>
 800b828:	4680      	mov	r8, r0
 800b82a:	4681      	mov	r9, r0
 800b82c:	e7a5      	b.n	800b77a <_dtoa_r+0xc4e>
 800b82e:	2201      	movs	r2, #1
 800b830:	e7c5      	b.n	800b7be <_dtoa_r+0xc92>
 800b832:	2601      	movs	r6, #1
 800b834:	960d      	str	r6, [sp, #52]	; 0x34
 800b836:	e49a      	b.n	800b16e <_dtoa_r+0x642>
 800b838:	2e0e      	cmp	r6, #14
 800b83a:	bf8c      	ite	hi
 800b83c:	2200      	movhi	r2, #0
 800b83e:	2201      	movls	r2, #1
 800b840:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b842:	2300      	movs	r3, #0
 800b844:	4015      	ands	r5, r2
 800b846:	4619      	mov	r1, r3
 800b848:	6073      	str	r3, [r6, #4]
 800b84a:	e4b3      	b.n	800b1b4 <_dtoa_r+0x688>
 800b84c:	2201      	movs	r2, #1
 800b84e:	9225      	str	r2, [sp, #148]	; 0x94
 800b850:	9214      	str	r2, [sp, #80]	; 0x50
 800b852:	9209      	str	r2, [sp, #36]	; 0x24
 800b854:	e7f4      	b.n	800b840 <_dtoa_r+0xd14>
 800b856:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b858:	4620      	mov	r0, r4
 800b85a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b85c:	f000 feba 	bl	800c5d4 <__pow5mult>
 800b860:	900b      	str	r0, [sp, #44]	; 0x2c
 800b862:	f7ff bb98 	b.w	800af96 <_dtoa_r+0x46a>
 800b866:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b86a:	9508      	str	r5, [sp, #32]
 800b86c:	e40e      	b.n	800b08c <_dtoa_r+0x560>
 800b86e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800b872:	f04f 0802 	mov.w	r8, #2
 800b876:	e4e8      	b.n	800b24a <_dtoa_r+0x71e>
 800b878:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800b87a:	2130      	movs	r1, #48	; 0x30
 800b87c:	9208      	str	r2, [sp, #32]
 800b87e:	2231      	movs	r2, #49	; 0x31
 800b880:	3601      	adds	r6, #1
 800b882:	f889 1000 	strb.w	r1, [r9]
 800b886:	9604      	str	r6, [sp, #16]
 800b888:	701a      	strb	r2, [r3, #0]
 800b88a:	f7ff bbff 	b.w	800b08c <_dtoa_r+0x560>
 800b88e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b890:	2900      	cmp	r1, #0
 800b892:	f43f adb4 	beq.w	800b3fe <_dtoa_r+0x8d2>
 800b896:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b898:	2a00      	cmp	r2, #0
 800b89a:	f77f ae43 	ble.w	800b524 <_dtoa_r+0x9f8>
 800b89e:	2300      	movs	r3, #0
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	4630      	mov	r0, r6
 800b8a4:	4639      	mov	r1, r7
 800b8a6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b8aa:	f003 f80f 	bl	800e8cc <__aeabi_dmul>
 800b8ae:	9b04      	ldr	r3, [sp, #16]
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	9316      	str	r3, [sp, #88]	; 0x58
 800b8b4:	4606      	mov	r6, r0
 800b8b6:	f108 0001 	add.w	r0, r8, #1
 800b8ba:	460f      	mov	r7, r1
 800b8bc:	f002 ffa0 	bl	800e800 <__aeabi_i2d>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	4639      	mov	r1, r7
 800b8c8:	f003 f800 	bl	800e8cc <__aeabi_dmul>
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b8d4:	f002 fe48 	bl	800e568 <__adddf3>
 800b8d8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800b8dc:	4680      	mov	r8, r0
 800b8de:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800b8e2:	e4d7      	b.n	800b294 <_dtoa_r+0x768>
 800b8e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	f000 fe74 	bl	800c5d4 <__pow5mult>
 800b8ec:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8ee:	f7ff bb52 	b.w	800af96 <_dtoa_r+0x46a>
 800b8f2:	2100      	movs	r1, #0
 800b8f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800b8fe:	f002 fe31 	bl	800e564 <__aeabi_dsub>
 800b902:	4632      	mov	r2, r6
 800b904:	463b      	mov	r3, r7
 800b906:	f003 fa71 	bl	800edec <__aeabi_dcmpgt>
 800b90a:	2800      	cmp	r0, #0
 800b90c:	f43f ae0a 	beq.w	800b524 <_dtoa_r+0x9f8>
 800b910:	4653      	mov	r3, sl
 800b912:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b916:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800b91a:	2a30      	cmp	r2, #48	; 0x30
 800b91c:	d0f8      	beq.n	800b910 <_dtoa_r+0xde4>
 800b91e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800b920:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b924:	9308      	str	r3, [sp, #32]
 800b926:	9604      	str	r6, [sp, #16]
 800b928:	f7ff bbb0 	b.w	800b08c <_dtoa_r+0x560>
 800b92c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b930:	2331      	movs	r3, #49	; 0x31
 800b932:	9904      	ldr	r1, [sp, #16]
 800b934:	f8cd b020 	str.w	fp, [sp, #32]
 800b938:	3101      	adds	r1, #1
 800b93a:	f889 3000 	strb.w	r3, [r9]
 800b93e:	9104      	str	r1, [sp, #16]
 800b940:	f7ff bb94 	b.w	800b06c <_dtoa_r+0x540>
 800b944:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b946:	2e00      	cmp	r6, #0
 800b948:	d069      	beq.n	800ba1e <_dtoa_r+0xef2>
 800b94a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b94e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b950:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b952:	f7ff bbfc 	b.w	800b14e <_dtoa_r+0x622>
 800b956:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800b958:	464d      	mov	r5, r9
 800b95a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b95e:	462a      	mov	r2, r5
 800b960:	9508      	str	r5, [sp, #32]
 800b962:	f7ff bad4 	b.w	800af0e <_dtoa_r+0x3e2>
 800b966:	2a00      	cmp	r2, #0
 800b968:	960b      	str	r6, [sp, #44]	; 0x2c
 800b96a:	46cc      	mov	ip, r9
 800b96c:	463e      	mov	r6, r7
 800b96e:	9f05      	ldr	r7, [sp, #20]
 800b970:	dd12      	ble.n	800b998 <_dtoa_r+0xe6c>
 800b972:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b974:	2201      	movs	r2, #1
 800b976:	4620      	mov	r0, r4
 800b978:	f8cd 9008 	str.w	r9, [sp, #8]
 800b97c:	f000 fe86 	bl	800c68c <__lshift>
 800b980:	4631      	mov	r1, r6
 800b982:	900b      	str	r0, [sp, #44]	; 0x2c
 800b984:	f000 fede 	bl	800c744 <__mcmp>
 800b988:	f8dd c008 	ldr.w	ip, [sp, #8]
 800b98c:	2800      	cmp	r0, #0
 800b98e:	dd77      	ble.n	800ba80 <_dtoa_r+0xf54>
 800b990:	2f39      	cmp	r7, #57	; 0x39
 800b992:	d062      	beq.n	800ba5a <_dtoa_r+0xf2e>
 800b994:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 800b998:	9b06      	ldr	r3, [sp, #24]
 800b99a:	4645      	mov	r5, r8
 800b99c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b9a0:	46e0      	mov	r8, ip
 800b9a2:	1c58      	adds	r0, r3, #1
 800b9a4:	701f      	strb	r7, [r3, #0]
 800b9a6:	9008      	str	r0, [sp, #32]
 800b9a8:	f7ff bb60 	b.w	800b06c <_dtoa_r+0x540>
 800b9ac:	d102      	bne.n	800b9b4 <_dtoa_r+0xe88>
 800b9ae:	07fb      	lsls	r3, r7, #31
 800b9b0:	f53f ad8d 	bmi.w	800b4ce <_dtoa_r+0x9a2>
 800b9b4:	465b      	mov	r3, fp
 800b9b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b9ba:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800b9be:	2a30      	cmp	r2, #48	; 0x30
 800b9c0:	d0f8      	beq.n	800b9b4 <_dtoa_r+0xe88>
 800b9c2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b9c6:	9308      	str	r3, [sp, #32]
 800b9c8:	f7ff bb50 	b.w	800b06c <_dtoa_r+0x540>
 800b9cc:	2600      	movs	r6, #0
 800b9ce:	e541      	b.n	800b454 <_dtoa_r+0x928>
 800b9d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9d4:	4632      	mov	r2, r6
 800b9d6:	463b      	mov	r3, r7
 800b9d8:	f003 f9e0 	bl	800ed9c <__aeabi_dcmpeq>
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	f43f af42 	beq.w	800b866 <_dtoa_r+0xd3a>
 800b9e2:	f018 0f01 	tst.w	r8, #1
 800b9e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b9ea:	f43f af3e 	beq.w	800b86a <_dtoa_r+0xd3e>
 800b9ee:	f7ff ba81 	b.w	800aef4 <_dtoa_r+0x3c8>
 800b9f2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b9f6:	4620      	mov	r0, r4
 800b9f8:	f000 fc14 	bl	800c224 <_Balloc>
 800b9fc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ba00:	f108 010c 	add.w	r1, r8, #12
 800ba04:	1c9a      	adds	r2, r3, #2
 800ba06:	0092      	lsls	r2, r2, #2
 800ba08:	4605      	mov	r5, r0
 800ba0a:	300c      	adds	r0, #12
 800ba0c:	f000 fbb2 	bl	800c174 <memcpy>
 800ba10:	4620      	mov	r0, r4
 800ba12:	4629      	mov	r1, r5
 800ba14:	2201      	movs	r2, #1
 800ba16:	f000 fe39 	bl	800c68c <__lshift>
 800ba1a:	4684      	mov	ip, r0
 800ba1c:	e696      	b.n	800b74c <_dtoa_r+0xc20>
 800ba1e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ba20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ba22:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ba24:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba28:	f7ff bb91 	b.w	800b14e <_dtoa_r+0x622>
 800ba2c:	960b      	str	r6, [sp, #44]	; 0x2c
 800ba2e:	463e      	mov	r6, r7
 800ba30:	9f05      	ldr	r7, [sp, #20]
 800ba32:	46cc      	mov	ip, r9
 800ba34:	2f39      	cmp	r7, #57	; 0x39
 800ba36:	d010      	beq.n	800ba5a <_dtoa_r+0xf2e>
 800ba38:	9b06      	ldr	r3, [sp, #24]
 800ba3a:	3701      	adds	r7, #1
 800ba3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba40:	4645      	mov	r5, r8
 800ba42:	1c58      	adds	r0, r3, #1
 800ba44:	46e0      	mov	r8, ip
 800ba46:	701f      	strb	r7, [r3, #0]
 800ba48:	9008      	str	r0, [sp, #32]
 800ba4a:	f7ff bb0f 	b.w	800b06c <_dtoa_r+0x540>
 800ba4e:	960b      	str	r6, [sp, #44]	; 0x2c
 800ba50:	4645      	mov	r5, r8
 800ba52:	463e      	mov	r6, r7
 800ba54:	46c8      	mov	r8, r9
 800ba56:	9f05      	ldr	r7, [sp, #20]
 800ba58:	e52d      	b.n	800b4b6 <_dtoa_r+0x98a>
 800ba5a:	9b06      	ldr	r3, [sp, #24]
 800ba5c:	2239      	movs	r2, #57	; 0x39
 800ba5e:	4645      	mov	r5, r8
 800ba60:	9908      	ldr	r1, [sp, #32]
 800ba62:	46e0      	mov	r8, ip
 800ba64:	f103 0b01 	add.w	fp, r3, #1
 800ba68:	701a      	strb	r2, [r3, #0]
 800ba6a:	e53a      	b.n	800b4e2 <_dtoa_r+0x9b6>
 800ba6c:	960b      	str	r6, [sp, #44]	; 0x2c
 800ba6e:	463e      	mov	r6, r7
 800ba70:	9f05      	ldr	r7, [sp, #20]
 800ba72:	46cc      	mov	ip, r9
 800ba74:	2f39      	cmp	r7, #57	; 0x39
 800ba76:	d0f0      	beq.n	800ba5a <_dtoa_r+0xf2e>
 800ba78:	f1bb 0f00 	cmp.w	fp, #0
 800ba7c:	dc8a      	bgt.n	800b994 <_dtoa_r+0xe68>
 800ba7e:	e78b      	b.n	800b998 <_dtoa_r+0xe6c>
 800ba80:	d18a      	bne.n	800b998 <_dtoa_r+0xe6c>
 800ba82:	07fa      	lsls	r2, r7, #31
 800ba84:	d588      	bpl.n	800b998 <_dtoa_r+0xe6c>
 800ba86:	e783      	b.n	800b990 <_dtoa_r+0xe64>
 800ba88:	f04f 0802 	mov.w	r8, #2
 800ba8c:	f7ff bbdd 	b.w	800b24a <_dtoa_r+0x71e>
 800ba90:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800ba92:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba96:	9508      	str	r5, [sp, #32]
 800ba98:	9604      	str	r6, [sp, #16]
 800ba9a:	f7ff baf7 	b.w	800b08c <_dtoa_r+0x560>
 800ba9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800baa0:	9209      	str	r2, [sp, #36]	; 0x24
 800baa2:	f7ff bac5 	b.w	800b030 <_dtoa_r+0x504>
 800baa6:	9309      	str	r3, [sp, #36]	; 0x24
 800baa8:	f7ff bac2 	b.w	800b030 <_dtoa_r+0x504>
 800baac:	f43f aa9f 	beq.w	800afee <_dtoa_r+0x4c2>
 800bab0:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 800bab4:	e521      	b.n	800b4fa <_dtoa_r+0x9ce>
 800bab6:	bf00      	nop

0800bab8 <_setlocale_r>:
 800bab8:	b510      	push	{r4, lr}
 800baba:	4614      	mov	r4, r2
 800babc:	b13a      	cbz	r2, 800bace <_setlocale_r+0x16>
 800babe:	f640 31a8 	movw	r1, #2984	; 0xba8
 800bac2:	4610      	mov	r0, r2
 800bac4:	f6c0 0101 	movt	r1, #2049	; 0x801
 800bac8:	f001 f884 	bl	800cbd4 <strcmp>
 800bacc:	b920      	cbnz	r0, 800bad8 <_setlocale_r+0x20>
 800bace:	f640 30a4 	movw	r0, #2980	; 0xba4
 800bad2:	f6c0 0001 	movt	r0, #2049	; 0x801
 800bad6:	bd10      	pop	{r4, pc}
 800bad8:	f640 31a4 	movw	r1, #2980	; 0xba4
 800badc:	4620      	mov	r0, r4
 800bade:	f6c0 0101 	movt	r1, #2049	; 0x801
 800bae2:	f001 f877 	bl	800cbd4 <strcmp>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d0f1      	beq.n	800bace <_setlocale_r+0x16>
 800baea:	f640 1144 	movw	r1, #2372	; 0x944
 800baee:	4620      	mov	r0, r4
 800baf0:	f6c0 0101 	movt	r1, #2049	; 0x801
 800baf4:	f001 f86e 	bl	800cbd4 <strcmp>
 800baf8:	f640 33a4 	movw	r3, #2980	; 0xba4
 800bafc:	f6c0 0301 	movt	r3, #2049	; 0x801
 800bb00:	2800      	cmp	r0, #0
 800bb02:	bf0c      	ite	eq
 800bb04:	4618      	moveq	r0, r3
 800bb06:	2000      	movne	r0, #0
 800bb08:	bd10      	pop	{r4, pc}
 800bb0a:	bf00      	nop

0800bb0c <__locale_charset>:
 800bb0c:	f240 100c 	movw	r0, #268	; 0x10c
 800bb10:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop

0800bb18 <__locale_mb_cur_max>:
 800bb18:	f240 130c 	movw	r3, #268	; 0x10c
 800bb1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb20:	6a18      	ldr	r0, [r3, #32]
 800bb22:	4770      	bx	lr

0800bb24 <__locale_msgcharset>:
 800bb24:	4800      	ldr	r0, [pc, #0]	; (800bb28 <__locale_msgcharset+0x4>)
 800bb26:	4770      	bx	lr
 800bb28:	20000130 	andcs	r0, r0, r0, lsr r1

0800bb2c <__locale_cjk_lang>:
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	4770      	bx	lr

0800bb30 <_localeconv_r>:
 800bb30:	4800      	ldr	r0, [pc, #0]	; (800bb34 <_localeconv_r+0x4>)
 800bb32:	4770      	bx	lr
 800bb34:	20000150 	andcs	r0, r0, r0, asr r1

0800bb38 <setlocale>:
 800bb38:	f240 0318 	movw	r3, #24
 800bb3c:	460a      	mov	r2, r1
 800bb3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb42:	4601      	mov	r1, r0
 800bb44:	6818      	ldr	r0, [r3, #0]
 800bb46:	f7ff bfb7 	b.w	800bab8 <_setlocale_r>
 800bb4a:	bf00      	nop

0800bb4c <localeconv>:
 800bb4c:	4800      	ldr	r0, [pc, #0]	; (800bb50 <localeconv+0x4>)
 800bb4e:	4770      	bx	lr
 800bb50:	20000150 	andcs	r0, r0, r0, asr r1

0800bb54 <malloc>:
 800bb54:	f240 0318 	movw	r3, #24
 800bb58:	4601      	mov	r1, r0
 800bb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb5e:	6818      	ldr	r0, [r3, #0]
 800bb60:	f000 b808 	b.w	800bb74 <_malloc_r>

0800bb64 <free>:
 800bb64:	f240 0318 	movw	r3, #24
 800bb68:	4601      	mov	r1, r0
 800bb6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bb6e:	6818      	ldr	r0, [r3, #0]
 800bb70:	f001 bfc2 	b.w	800daf8 <_free_r>

0800bb74 <_malloc_r>:
 800bb74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb78:	f101 040b 	add.w	r4, r1, #11
 800bb7c:	2c16      	cmp	r4, #22
 800bb7e:	b083      	sub	sp, #12
 800bb80:	bf8e      	itee	hi
 800bb82:	f024 0407 	bichi.w	r4, r4, #7
 800bb86:	2300      	movls	r3, #0
 800bb88:	2410      	movls	r4, #16
 800bb8a:	4607      	mov	r7, r0
 800bb8c:	bf88      	it	hi
 800bb8e:	0fe3      	lsrhi	r3, r4, #31
 800bb90:	428c      	cmp	r4, r1
 800bb92:	bf2c      	ite	cs
 800bb94:	4619      	movcs	r1, r3
 800bb96:	f043 0101 	orrcc.w	r1, r3, #1
 800bb9a:	2900      	cmp	r1, #0
 800bb9c:	f040 80ba 	bne.w	800bd14 <_malloc_r+0x1a0>
 800bba0:	f000 fb3c 	bl	800c21c <__malloc_lock>
 800bba4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800bba8:	d220      	bcs.n	800bbec <_malloc_r+0x78>
 800bbaa:	f240 1688 	movw	r6, #392	; 0x188
 800bbae:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 800bbb2:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800bbb6:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 800bbba:	68d3      	ldr	r3, [r2, #12]
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	f000 81f7 	beq.w	800bfb0 <_malloc_r+0x43c>
 800bbc2:	6859      	ldr	r1, [r3, #4]
 800bbc4:	f103 0808 	add.w	r8, r3, #8
 800bbc8:	68da      	ldr	r2, [r3, #12]
 800bbca:	4638      	mov	r0, r7
 800bbcc:	f021 0403 	bic.w	r4, r1, #3
 800bbd0:	6899      	ldr	r1, [r3, #8]
 800bbd2:	4423      	add	r3, r4
 800bbd4:	685c      	ldr	r4, [r3, #4]
 800bbd6:	60ca      	str	r2, [r1, #12]
 800bbd8:	f044 0401 	orr.w	r4, r4, #1
 800bbdc:	6091      	str	r1, [r2, #8]
 800bbde:	605c      	str	r4, [r3, #4]
 800bbe0:	f000 fb1e 	bl	800c220 <__malloc_unlock>
 800bbe4:	4640      	mov	r0, r8
 800bbe6:	b003      	add	sp, #12
 800bbe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbec:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 800bbf0:	bf04      	itt	eq
 800bbf2:	257e      	moveq	r5, #126	; 0x7e
 800bbf4:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 800bbf8:	f040 8094 	bne.w	800bd24 <_malloc_r+0x1b0>
 800bbfc:	f240 1688 	movw	r6, #392	; 0x188
 800bc00:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800bc04:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 800bc08:	68eb      	ldr	r3, [r5, #12]
 800bc0a:	429d      	cmp	r5, r3
 800bc0c:	d106      	bne.n	800bc1c <_malloc_r+0xa8>
 800bc0e:	e00d      	b.n	800bc2c <_malloc_r+0xb8>
 800bc10:	2a00      	cmp	r2, #0
 800bc12:	f280 8164 	bge.w	800bede <_malloc_r+0x36a>
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	429d      	cmp	r5, r3
 800bc1a:	d007      	beq.n	800bc2c <_malloc_r+0xb8>
 800bc1c:	6859      	ldr	r1, [r3, #4]
 800bc1e:	f021 0103 	bic.w	r1, r1, #3
 800bc22:	1b0a      	subs	r2, r1, r4
 800bc24:	2a0f      	cmp	r2, #15
 800bc26:	ddf3      	ble.n	800bc10 <_malloc_r+0x9c>
 800bc28:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bc2c:	f10c 0c01 	add.w	ip, ip, #1
 800bc30:	f240 1288 	movw	r2, #392	; 0x188
 800bc34:	6933      	ldr	r3, [r6, #16]
 800bc36:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800bc3a:	f102 0e08 	add.w	lr, r2, #8
 800bc3e:	4573      	cmp	r3, lr
 800bc40:	bf08      	it	eq
 800bc42:	6851      	ldreq	r1, [r2, #4]
 800bc44:	d023      	beq.n	800bc8e <_malloc_r+0x11a>
 800bc46:	6858      	ldr	r0, [r3, #4]
 800bc48:	f020 0003 	bic.w	r0, r0, #3
 800bc4c:	1b01      	subs	r1, r0, r4
 800bc4e:	290f      	cmp	r1, #15
 800bc50:	f300 8192 	bgt.w	800bf78 <_malloc_r+0x404>
 800bc54:	2900      	cmp	r1, #0
 800bc56:	f8c2 e014 	str.w	lr, [r2, #20]
 800bc5a:	f8c2 e010 	str.w	lr, [r2, #16]
 800bc5e:	da6c      	bge.n	800bd3a <_malloc_r+0x1c6>
 800bc60:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800bc64:	f080 8161 	bcs.w	800bf2a <_malloc_r+0x3b6>
 800bc68:	08c0      	lsrs	r0, r0, #3
 800bc6a:	f04f 0801 	mov.w	r8, #1
 800bc6e:	6851      	ldr	r1, [r2, #4]
 800bc70:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 800bc74:	1080      	asrs	r0, r0, #2
 800bc76:	fa08 f800 	lsl.w	r8, r8, r0
 800bc7a:	ea48 0801 	orr.w	r8, r8, r1
 800bc7e:	68a8      	ldr	r0, [r5, #8]
 800bc80:	4641      	mov	r1, r8
 800bc82:	60dd      	str	r5, [r3, #12]
 800bc84:	f8c2 8004 	str.w	r8, [r2, #4]
 800bc88:	6098      	str	r0, [r3, #8]
 800bc8a:	60ab      	str	r3, [r5, #8]
 800bc8c:	60c3      	str	r3, [r0, #12]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	ea4f 03ac 	mov.w	r3, ip, asr #2
 800bc94:	fa02 f303 	lsl.w	r3, r2, r3
 800bc98:	428b      	cmp	r3, r1
 800bc9a:	d85c      	bhi.n	800bd56 <_malloc_r+0x1e2>
 800bc9c:	4219      	tst	r1, r3
 800bc9e:	d10b      	bne.n	800bcb8 <_malloc_r+0x144>
 800bca0:	4093      	lsls	r3, r2
 800bca2:	f02c 0c03 	bic.w	ip, ip, #3
 800bca6:	4219      	tst	r1, r3
 800bca8:	f10c 0c04 	add.w	ip, ip, #4
 800bcac:	d104      	bne.n	800bcb8 <_malloc_r+0x144>
 800bcae:	005b      	lsls	r3, r3, #1
 800bcb0:	f10c 0c04 	add.w	ip, ip, #4
 800bcb4:	4219      	tst	r1, r3
 800bcb6:	d0fa      	beq.n	800bcae <_malloc_r+0x13a>
 800bcb8:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 800bcbc:	46e1      	mov	r9, ip
 800bcbe:	4640      	mov	r0, r8
 800bcc0:	68c2      	ldr	r2, [r0, #12]
 800bcc2:	4290      	cmp	r0, r2
 800bcc4:	d107      	bne.n	800bcd6 <_malloc_r+0x162>
 800bcc6:	e16b      	b.n	800bfa0 <_malloc_r+0x42c>
 800bcc8:	2900      	cmp	r1, #0
 800bcca:	f280 817b 	bge.w	800bfc4 <_malloc_r+0x450>
 800bcce:	68d2      	ldr	r2, [r2, #12]
 800bcd0:	4290      	cmp	r0, r2
 800bcd2:	f000 8165 	beq.w	800bfa0 <_malloc_r+0x42c>
 800bcd6:	6855      	ldr	r5, [r2, #4]
 800bcd8:	f025 0503 	bic.w	r5, r5, #3
 800bcdc:	1b29      	subs	r1, r5, r4
 800bcde:	290f      	cmp	r1, #15
 800bce0:	ddf2      	ble.n	800bcc8 <_malloc_r+0x154>
 800bce2:	4690      	mov	r8, r2
 800bce4:	68d5      	ldr	r5, [r2, #12]
 800bce6:	4638      	mov	r0, r7
 800bce8:	1913      	adds	r3, r2, r4
 800bcea:	f858 7f08 	ldr.w	r7, [r8, #8]!
 800bcee:	f044 0c01 	orr.w	ip, r4, #1
 800bcf2:	f041 0401 	orr.w	r4, r1, #1
 800bcf6:	f8c2 c004 	str.w	ip, [r2, #4]
 800bcfa:	60fd      	str	r5, [r7, #12]
 800bcfc:	60af      	str	r7, [r5, #8]
 800bcfe:	6173      	str	r3, [r6, #20]
 800bd00:	6133      	str	r3, [r6, #16]
 800bd02:	f8c3 e00c 	str.w	lr, [r3, #12]
 800bd06:	f8c3 e008 	str.w	lr, [r3, #8]
 800bd0a:	605c      	str	r4, [r3, #4]
 800bd0c:	5059      	str	r1, [r3, r1]
 800bd0e:	f000 fa87 	bl	800c220 <__malloc_unlock>
 800bd12:	e767      	b.n	800bbe4 <_malloc_r+0x70>
 800bd14:	f04f 0800 	mov.w	r8, #0
 800bd18:	230c      	movs	r3, #12
 800bd1a:	6003      	str	r3, [r0, #0]
 800bd1c:	4640      	mov	r0, r8
 800bd1e:	b003      	add	sp, #12
 800bd20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd24:	f1bc 0f04 	cmp.w	ip, #4
 800bd28:	f200 80eb 	bhi.w	800bf02 <_malloc_r+0x38e>
 800bd2c:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 800bd30:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800bd34:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800bd38:	e760      	b.n	800bbfc <_malloc_r+0x88>
 800bd3a:	181a      	adds	r2, r3, r0
 800bd3c:	f103 0808 	add.w	r8, r3, #8
 800bd40:	4638      	mov	r0, r7
 800bd42:	6853      	ldr	r3, [r2, #4]
 800bd44:	f043 0301 	orr.w	r3, r3, #1
 800bd48:	6053      	str	r3, [r2, #4]
 800bd4a:	f000 fa69 	bl	800c220 <__malloc_unlock>
 800bd4e:	4640      	mov	r0, r8
 800bd50:	b003      	add	sp, #12
 800bd52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd56:	68b5      	ldr	r5, [r6, #8]
 800bd58:	686b      	ldr	r3, [r5, #4]
 800bd5a:	f023 0a03 	bic.w	sl, r3, #3
 800bd5e:	4554      	cmp	r4, sl
 800bd60:	d804      	bhi.n	800bd6c <_malloc_r+0x1f8>
 800bd62:	ebc4 030a 	rsb	r3, r4, sl
 800bd66:	2b0f      	cmp	r3, #15
 800bd68:	f300 80a8 	bgt.w	800bebc <_malloc_r+0x348>
 800bd6c:	f240 79f8 	movw	r9, #2040	; 0x7f8
 800bd70:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800bd74:	f2c2 0900 	movt	r9, #8192	; 0x2000
 800bd78:	4638      	mov	r0, r7
 800bd7a:	3101      	adds	r1, #1
 800bd7c:	eb05 020a 	add.w	r2, r5, sl
 800bd80:	f8d9 3000 	ldr.w	r3, [r9]
 800bd84:	9201      	str	r2, [sp, #4]
 800bd86:	4423      	add	r3, r4
 800bd88:	bf17      	itett	ne
 800bd8a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 800bd8e:	f103 0b10 	addeq.w	fp, r3, #16
 800bd92:	330f      	addne	r3, #15
 800bd94:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 800bd98:	bf18      	it	ne
 800bd9a:	f023 0b0f 	bicne.w	fp, r3, #15
 800bd9e:	4659      	mov	r1, fp
 800bda0:	f000 ff04 	bl	800cbac <_sbrk_r>
 800bda4:	9a01      	ldr	r2, [sp, #4]
 800bda6:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bdaa:	4680      	mov	r8, r0
 800bdac:	f000 8120 	beq.w	800bff0 <_malloc_r+0x47c>
 800bdb0:	4282      	cmp	r2, r0
 800bdb2:	f200 811a 	bhi.w	800bfea <_malloc_r+0x476>
 800bdb6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bdba:	4542      	cmp	r2, r8
 800bdbc:	445b      	add	r3, fp
 800bdbe:	f8c9 3004 	str.w	r3, [r9, #4]
 800bdc2:	f000 8165 	beq.w	800c090 <_malloc_r+0x51c>
 800bdc6:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800bdca:	f240 1088 	movw	r0, #392	; 0x188
 800bdce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800bdd2:	3101      	adds	r1, #1
 800bdd4:	bf17      	itett	ne
 800bdd6:	ebc2 0208 	rsbne	r2, r2, r8
 800bdda:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 800bdde:	189b      	addne	r3, r3, r2
 800bde0:	f8c9 3004 	strne.w	r3, [r9, #4]
 800bde4:	f018 0307 	ands.w	r3, r8, #7
 800bde8:	4638      	mov	r0, r7
 800bdea:	bf1f      	itttt	ne
 800bdec:	f1c3 0208 	rsbne	r2, r3, #8
 800bdf0:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800bdf4:	4490      	addne	r8, r2
 800bdf6:	f103 0208 	addne.w	r2, r3, #8
 800bdfa:	eb08 030b 	add.w	r3, r8, fp
 800bdfe:	bf08      	it	eq
 800be00:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800be04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be08:	ebc3 0b02 	rsb	fp, r3, r2
 800be0c:	4659      	mov	r1, fp
 800be0e:	f000 fecd 	bl	800cbac <_sbrk_r>
 800be12:	f240 72f8 	movw	r2, #2040	; 0x7f8
 800be16:	f8c6 8008 	str.w	r8, [r6, #8]
 800be1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800be1e:	1c43      	adds	r3, r0, #1
 800be20:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800be24:	bf15      	itete	ne
 800be26:	ebc8 0100 	rsbne	r1, r8, r0
 800be2a:	2101      	moveq	r1, #1
 800be2c:	4459      	addne	r1, fp
 800be2e:	f04f 0b00 	moveq.w	fp, #0
 800be32:	bf18      	it	ne
 800be34:	f041 0101 	orrne.w	r1, r1, #1
 800be38:	42b5      	cmp	r5, r6
 800be3a:	445b      	add	r3, fp
 800be3c:	f8c8 1004 	str.w	r1, [r8, #4]
 800be40:	f8c9 3004 	str.w	r3, [r9, #4]
 800be44:	d018      	beq.n	800be78 <_malloc_r+0x304>
 800be46:	f1ba 0f0f 	cmp.w	sl, #15
 800be4a:	f240 8100 	bls.w	800c04e <_malloc_r+0x4da>
 800be4e:	f1aa 000c 	sub.w	r0, sl, #12
 800be52:	6869      	ldr	r1, [r5, #4]
 800be54:	f020 0007 	bic.w	r0, r0, #7
 800be58:	f04f 0c05 	mov.w	ip, #5
 800be5c:	eb05 0e00 	add.w	lr, r5, r0
 800be60:	280f      	cmp	r0, #15
 800be62:	f001 0101 	and.w	r1, r1, #1
 800be66:	ea40 0101 	orr.w	r1, r0, r1
 800be6a:	6069      	str	r1, [r5, #4]
 800be6c:	f8ce c004 	str.w	ip, [lr, #4]
 800be70:	f8ce c008 	str.w	ip, [lr, #8]
 800be74:	f200 8118 	bhi.w	800c0a8 <_malloc_r+0x534>
 800be78:	f240 72f8 	movw	r2, #2040	; 0x7f8
 800be7c:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800be80:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800be84:	68b5      	ldr	r5, [r6, #8]
 800be86:	428b      	cmp	r3, r1
 800be88:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 800be8c:	bf88      	it	hi
 800be8e:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 800be90:	f240 72f8 	movw	r2, #2040	; 0x7f8
 800be94:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800be98:	428b      	cmp	r3, r1
 800be9a:	bf88      	it	hi
 800be9c:	6313      	strhi	r3, [r2, #48]	; 0x30
 800be9e:	686a      	ldr	r2, [r5, #4]
 800bea0:	f022 0203 	bic.w	r2, r2, #3
 800bea4:	4294      	cmp	r4, r2
 800bea6:	ebc4 0302 	rsb	r3, r4, r2
 800beaa:	d801      	bhi.n	800beb0 <_malloc_r+0x33c>
 800beac:	2b0f      	cmp	r3, #15
 800beae:	dc05      	bgt.n	800bebc <_malloc_r+0x348>
 800beb0:	4638      	mov	r0, r7
 800beb2:	f04f 0800 	mov.w	r8, #0
 800beb6:	f000 f9b3 	bl	800c220 <__malloc_unlock>
 800beba:	e693      	b.n	800bbe4 <_malloc_r+0x70>
 800bebc:	192a      	adds	r2, r5, r4
 800bebe:	f043 0301 	orr.w	r3, r3, #1
 800bec2:	4638      	mov	r0, r7
 800bec4:	f044 0401 	orr.w	r4, r4, #1
 800bec8:	606c      	str	r4, [r5, #4]
 800beca:	f105 0808 	add.w	r8, r5, #8
 800bece:	60b2      	str	r2, [r6, #8]
 800bed0:	6053      	str	r3, [r2, #4]
 800bed2:	f000 f9a5 	bl	800c220 <__malloc_unlock>
 800bed6:	4640      	mov	r0, r8
 800bed8:	b003      	add	sp, #12
 800beda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bede:	4419      	add	r1, r3
 800bee0:	68da      	ldr	r2, [r3, #12]
 800bee2:	689c      	ldr	r4, [r3, #8]
 800bee4:	4638      	mov	r0, r7
 800bee6:	684d      	ldr	r5, [r1, #4]
 800bee8:	f103 0808 	add.w	r8, r3, #8
 800beec:	60e2      	str	r2, [r4, #12]
 800beee:	f045 0501 	orr.w	r5, r5, #1
 800bef2:	6094      	str	r4, [r2, #8]
 800bef4:	604d      	str	r5, [r1, #4]
 800bef6:	f000 f993 	bl	800c220 <__malloc_unlock>
 800befa:	4640      	mov	r0, r8
 800befc:	b003      	add	sp, #12
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	f1bc 0f14 	cmp.w	ip, #20
 800bf06:	bf9c      	itt	ls
 800bf08:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 800bf0c:	ea4f 054c 	movls.w	r5, ip, lsl #1
 800bf10:	f67f ae74 	bls.w	800bbfc <_malloc_r+0x88>
 800bf14:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800bf18:	f200 808f 	bhi.w	800c03a <_malloc_r+0x4c6>
 800bf1c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 800bf20:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800bf24:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800bf28:	e668      	b.n	800bbfc <_malloc_r+0x88>
 800bf2a:	0a42      	lsrs	r2, r0, #9
 800bf2c:	2a04      	cmp	r2, #4
 800bf2e:	d958      	bls.n	800bfe2 <_malloc_r+0x46e>
 800bf30:	2a14      	cmp	r2, #20
 800bf32:	bf9c      	itt	ls
 800bf34:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 800bf38:	004d      	lslls	r5, r1, #1
 800bf3a:	d905      	bls.n	800bf48 <_malloc_r+0x3d4>
 800bf3c:	2a54      	cmp	r2, #84	; 0x54
 800bf3e:	f200 80bc 	bhi.w	800c0ba <_malloc_r+0x546>
 800bf42:	0b01      	lsrs	r1, r0, #12
 800bf44:	316e      	adds	r1, #110	; 0x6e
 800bf46:	004d      	lsls	r5, r1, #1
 800bf48:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 800bf4c:	f240 1888 	movw	r8, #392	; 0x188
 800bf50:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800bf54:	68aa      	ldr	r2, [r5, #8]
 800bf56:	42aa      	cmp	r2, r5
 800bf58:	d07f      	beq.n	800c05a <_malloc_r+0x4e6>
 800bf5a:	6851      	ldr	r1, [r2, #4]
 800bf5c:	f021 0103 	bic.w	r1, r1, #3
 800bf60:	4288      	cmp	r0, r1
 800bf62:	d202      	bcs.n	800bf6a <_malloc_r+0x3f6>
 800bf64:	6892      	ldr	r2, [r2, #8]
 800bf66:	4295      	cmp	r5, r2
 800bf68:	d1f7      	bne.n	800bf5a <_malloc_r+0x3e6>
 800bf6a:	68d0      	ldr	r0, [r2, #12]
 800bf6c:	6871      	ldr	r1, [r6, #4]
 800bf6e:	60d8      	str	r0, [r3, #12]
 800bf70:	609a      	str	r2, [r3, #8]
 800bf72:	6083      	str	r3, [r0, #8]
 800bf74:	60d3      	str	r3, [r2, #12]
 800bf76:	e68a      	b.n	800bc8e <_malloc_r+0x11a>
 800bf78:	191d      	adds	r5, r3, r4
 800bf7a:	f041 0601 	orr.w	r6, r1, #1
 800bf7e:	f044 0401 	orr.w	r4, r4, #1
 800bf82:	4638      	mov	r0, r7
 800bf84:	605c      	str	r4, [r3, #4]
 800bf86:	f103 0808 	add.w	r8, r3, #8
 800bf8a:	6155      	str	r5, [r2, #20]
 800bf8c:	6115      	str	r5, [r2, #16]
 800bf8e:	f8c5 e00c 	str.w	lr, [r5, #12]
 800bf92:	f8c5 e008 	str.w	lr, [r5, #8]
 800bf96:	606e      	str	r6, [r5, #4]
 800bf98:	5069      	str	r1, [r5, r1]
 800bf9a:	f000 f941 	bl	800c220 <__malloc_unlock>
 800bf9e:	e621      	b.n	800bbe4 <_malloc_r+0x70>
 800bfa0:	f109 0901 	add.w	r9, r9, #1
 800bfa4:	3008      	adds	r0, #8
 800bfa6:	f019 0f03 	tst.w	r9, #3
 800bfaa:	f47f ae89 	bne.w	800bcc0 <_malloc_r+0x14c>
 800bfae:	e028      	b.n	800c002 <_malloc_r+0x48e>
 800bfb0:	f103 0208 	add.w	r2, r3, #8
 800bfb4:	695b      	ldr	r3, [r3, #20]
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	bf08      	it	eq
 800bfba:	f10c 0c02 	addeq.w	ip, ip, #2
 800bfbe:	f43f ae37 	beq.w	800bc30 <_malloc_r+0xbc>
 800bfc2:	e5fe      	b.n	800bbc2 <_malloc_r+0x4e>
 800bfc4:	4690      	mov	r8, r2
 800bfc6:	4415      	add	r5, r2
 800bfc8:	68d3      	ldr	r3, [r2, #12]
 800bfca:	4638      	mov	r0, r7
 800bfcc:	f858 2f08 	ldr.w	r2, [r8, #8]!
 800bfd0:	6869      	ldr	r1, [r5, #4]
 800bfd2:	f041 0101 	orr.w	r1, r1, #1
 800bfd6:	6069      	str	r1, [r5, #4]
 800bfd8:	60d3      	str	r3, [r2, #12]
 800bfda:	609a      	str	r2, [r3, #8]
 800bfdc:	f000 f920 	bl	800c220 <__malloc_unlock>
 800bfe0:	e600      	b.n	800bbe4 <_malloc_r+0x70>
 800bfe2:	0981      	lsrs	r1, r0, #6
 800bfe4:	3138      	adds	r1, #56	; 0x38
 800bfe6:	004d      	lsls	r5, r1, #1
 800bfe8:	e7ae      	b.n	800bf48 <_malloc_r+0x3d4>
 800bfea:	42b5      	cmp	r5, r6
 800bfec:	f43f aee3 	beq.w	800bdb6 <_malloc_r+0x242>
 800bff0:	68b5      	ldr	r5, [r6, #8]
 800bff2:	686a      	ldr	r2, [r5, #4]
 800bff4:	f022 0203 	bic.w	r2, r2, #3
 800bff8:	e754      	b.n	800bea4 <_malloc_r+0x330>
 800bffa:	f8d8 8000 	ldr.w	r8, [r8]
 800bffe:	4590      	cmp	r8, r2
 800c000:	d16d      	bne.n	800c0de <_malloc_r+0x56a>
 800c002:	f01c 0f03 	tst.w	ip, #3
 800c006:	f1a8 0208 	sub.w	r2, r8, #8
 800c00a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c00e:	d1f4      	bne.n	800bffa <_malloc_r+0x486>
 800c010:	6872      	ldr	r2, [r6, #4]
 800c012:	ea22 0203 	bic.w	r2, r2, r3
 800c016:	6072      	str	r2, [r6, #4]
 800c018:	005b      	lsls	r3, r3, #1
 800c01a:	4293      	cmp	r3, r2
 800c01c:	f63f ae9b 	bhi.w	800bd56 <_malloc_r+0x1e2>
 800c020:	2b00      	cmp	r3, #0
 800c022:	f43f ae98 	beq.w	800bd56 <_malloc_r+0x1e2>
 800c026:	421a      	tst	r2, r3
 800c028:	46cc      	mov	ip, r9
 800c02a:	f47f ae45 	bne.w	800bcb8 <_malloc_r+0x144>
 800c02e:	005b      	lsls	r3, r3, #1
 800c030:	f10c 0c04 	add.w	ip, ip, #4
 800c034:	421a      	tst	r2, r3
 800c036:	d0fa      	beq.n	800c02e <_malloc_r+0x4ba>
 800c038:	e63e      	b.n	800bcb8 <_malloc_r+0x144>
 800c03a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800c03e:	d818      	bhi.n	800c072 <_malloc_r+0x4fe>
 800c040:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 800c044:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 800c048:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800c04c:	e5d6      	b.n	800bbfc <_malloc_r+0x88>
 800c04e:	2301      	movs	r3, #1
 800c050:	4645      	mov	r5, r8
 800c052:	f8c8 3004 	str.w	r3, [r8, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	e724      	b.n	800bea4 <_malloc_r+0x330>
 800c05a:	f04f 0901 	mov.w	r9, #1
 800c05e:	108d      	asrs	r5, r1, #2
 800c060:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c064:	4610      	mov	r0, r2
 800c066:	fa09 f505 	lsl.w	r5, r9, r5
 800c06a:	4329      	orrs	r1, r5
 800c06c:	f8c8 1004 	str.w	r1, [r8, #4]
 800c070:	e77d      	b.n	800bf6e <_malloc_r+0x3fa>
 800c072:	f240 5354 	movw	r3, #1364	; 0x554
 800c076:	459c      	cmp	ip, r3
 800c078:	bf95      	itete	ls
 800c07a:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 800c07e:	25fc      	movhi	r5, #252	; 0xfc
 800c080:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 800c084:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 800c088:	bf98      	it	ls
 800c08a:	ea4f 054c 	movls.w	r5, ip, lsl #1
 800c08e:	e5b5      	b.n	800bbfc <_malloc_r+0x88>
 800c090:	f3c2 010b 	ubfx	r1, r2, #0, #12
 800c094:	2900      	cmp	r1, #0
 800c096:	f47f ae96 	bne.w	800bdc6 <_malloc_r+0x252>
 800c09a:	68b2      	ldr	r2, [r6, #8]
 800c09c:	eb0b 010a 	add.w	r1, fp, sl
 800c0a0:	f041 0101 	orr.w	r1, r1, #1
 800c0a4:	6051      	str	r1, [r2, #4]
 800c0a6:	e6e7      	b.n	800be78 <_malloc_r+0x304>
 800c0a8:	f105 0108 	add.w	r1, r5, #8
 800c0ac:	4638      	mov	r0, r7
 800c0ae:	9201      	str	r2, [sp, #4]
 800c0b0:	f001 fd22 	bl	800daf8 <_free_r>
 800c0b4:	9a01      	ldr	r2, [sp, #4]
 800c0b6:	6853      	ldr	r3, [r2, #4]
 800c0b8:	e6de      	b.n	800be78 <_malloc_r+0x304>
 800c0ba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c0be:	d803      	bhi.n	800c0c8 <_malloc_r+0x554>
 800c0c0:	0bc1      	lsrs	r1, r0, #15
 800c0c2:	3177      	adds	r1, #119	; 0x77
 800c0c4:	004d      	lsls	r5, r1, #1
 800c0c6:	e73f      	b.n	800bf48 <_malloc_r+0x3d4>
 800c0c8:	f240 5154 	movw	r1, #1364	; 0x554
 800c0cc:	428a      	cmp	r2, r1
 800c0ce:	bf95      	itete	ls
 800c0d0:	0c81      	lsrls	r1, r0, #18
 800c0d2:	25fc      	movhi	r5, #252	; 0xfc
 800c0d4:	317c      	addls	r1, #124	; 0x7c
 800c0d6:	217e      	movhi	r1, #126	; 0x7e
 800c0d8:	bf98      	it	ls
 800c0da:	004d      	lslls	r5, r1, #1
 800c0dc:	e734      	b.n	800bf48 <_malloc_r+0x3d4>
 800c0de:	6872      	ldr	r2, [r6, #4]
 800c0e0:	e79a      	b.n	800c018 <_malloc_r+0x4a4>
 800c0e2:	bf00      	nop

0800c0e4 <memchr>:
 800c0e4:	0783      	lsls	r3, r0, #30
 800c0e6:	b2c9      	uxtb	r1, r1
 800c0e8:	b470      	push	{r4, r5, r6}
 800c0ea:	d03f      	beq.n	800c16c <memchr+0x88>
 800c0ec:	1e54      	subs	r4, r2, #1
 800c0ee:	b32a      	cbz	r2, 800c13c <memchr+0x58>
 800c0f0:	7803      	ldrb	r3, [r0, #0]
 800c0f2:	428b      	cmp	r3, r1
 800c0f4:	d023      	beq.n	800c13e <memchr+0x5a>
 800c0f6:	1c43      	adds	r3, r0, #1
 800c0f8:	e004      	b.n	800c104 <memchr+0x20>
 800c0fa:	b1fc      	cbz	r4, 800c13c <memchr+0x58>
 800c0fc:	7805      	ldrb	r5, [r0, #0]
 800c0fe:	4614      	mov	r4, r2
 800c100:	428d      	cmp	r5, r1
 800c102:	d01c      	beq.n	800c13e <memchr+0x5a>
 800c104:	f013 0f03 	tst.w	r3, #3
 800c108:	4618      	mov	r0, r3
 800c10a:	f104 32ff 	add.w	r2, r4, #4294967295
 800c10e:	f103 0301 	add.w	r3, r3, #1
 800c112:	d1f2      	bne.n	800c0fa <memchr+0x16>
 800c114:	2c03      	cmp	r4, #3
 800c116:	d814      	bhi.n	800c142 <memchr+0x5e>
 800c118:	1e65      	subs	r5, r4, #1
 800c11a:	b34c      	cbz	r4, 800c170 <memchr+0x8c>
 800c11c:	7803      	ldrb	r3, [r0, #0]
 800c11e:	428b      	cmp	r3, r1
 800c120:	d00d      	beq.n	800c13e <memchr+0x5a>
 800c122:	1c42      	adds	r2, r0, #1
 800c124:	2300      	movs	r3, #0
 800c126:	e002      	b.n	800c12e <memchr+0x4a>
 800c128:	7804      	ldrb	r4, [r0, #0]
 800c12a:	428c      	cmp	r4, r1
 800c12c:	d007      	beq.n	800c13e <memchr+0x5a>
 800c12e:	42ab      	cmp	r3, r5
 800c130:	4610      	mov	r0, r2
 800c132:	f103 0301 	add.w	r3, r3, #1
 800c136:	f102 0201 	add.w	r2, r2, #1
 800c13a:	d1f5      	bne.n	800c128 <memchr+0x44>
 800c13c:	2000      	movs	r0, #0
 800c13e:	bc70      	pop	{r4, r5, r6}
 800c140:	4770      	bx	lr
 800c142:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800c146:	4603      	mov	r3, r0
 800c148:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800c14c:	4618      	mov	r0, r3
 800c14e:	3304      	adds	r3, #4
 800c150:	6802      	ldr	r2, [r0, #0]
 800c152:	4072      	eors	r2, r6
 800c154:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 800c158:	ea25 0202 	bic.w	r2, r5, r2
 800c15c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800c160:	d1da      	bne.n	800c118 <memchr+0x34>
 800c162:	3c04      	subs	r4, #4
 800c164:	4618      	mov	r0, r3
 800c166:	2c03      	cmp	r4, #3
 800c168:	d8f0      	bhi.n	800c14c <memchr+0x68>
 800c16a:	e7d5      	b.n	800c118 <memchr+0x34>
 800c16c:	4614      	mov	r4, r2
 800c16e:	e7d1      	b.n	800c114 <memchr+0x30>
 800c170:	4620      	mov	r0, r4
 800c172:	e7e4      	b.n	800c13e <memchr+0x5a>

0800c174 <memcpy>:
 800c174:	2a0f      	cmp	r2, #15
 800c176:	b4f0      	push	{r4, r5, r6, r7}
 800c178:	d945      	bls.n	800c206 <memcpy+0x92>
 800c17a:	ea40 0301 	orr.w	r3, r0, r1
 800c17e:	079b      	lsls	r3, r3, #30
 800c180:	d145      	bne.n	800c20e <memcpy+0x9a>
 800c182:	f1a2 0710 	sub.w	r7, r2, #16
 800c186:	460c      	mov	r4, r1
 800c188:	4603      	mov	r3, r0
 800c18a:	093f      	lsrs	r7, r7, #4
 800c18c:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800c190:	3610      	adds	r6, #16
 800c192:	6825      	ldr	r5, [r4, #0]
 800c194:	3310      	adds	r3, #16
 800c196:	3410      	adds	r4, #16
 800c198:	f843 5c10 	str.w	r5, [r3, #-16]
 800c19c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800c1a0:	f843 5c0c 	str.w	r5, [r3, #-12]
 800c1a4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c1a8:	f843 5c08 	str.w	r5, [r3, #-8]
 800c1ac:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c1b0:	f843 5c04 	str.w	r5, [r3, #-4]
 800c1b4:	42b3      	cmp	r3, r6
 800c1b6:	d1ec      	bne.n	800c192 <memcpy+0x1e>
 800c1b8:	1c7b      	adds	r3, r7, #1
 800c1ba:	f002 0c0f 	and.w	ip, r2, #15
 800c1be:	f1bc 0f03 	cmp.w	ip, #3
 800c1c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800c1c6:	4419      	add	r1, r3
 800c1c8:	4403      	add	r3, r0
 800c1ca:	d922      	bls.n	800c212 <memcpy+0x9e>
 800c1cc:	460e      	mov	r6, r1
 800c1ce:	461d      	mov	r5, r3
 800c1d0:	4664      	mov	r4, ip
 800c1d2:	f856 7b04 	ldr.w	r7, [r6], #4
 800c1d6:	3c04      	subs	r4, #4
 800c1d8:	2c03      	cmp	r4, #3
 800c1da:	f845 7b04 	str.w	r7, [r5], #4
 800c1de:	d8f8      	bhi.n	800c1d2 <memcpy+0x5e>
 800c1e0:	f1ac 0404 	sub.w	r4, ip, #4
 800c1e4:	f002 0203 	and.w	r2, r2, #3
 800c1e8:	f024 0403 	bic.w	r4, r4, #3
 800c1ec:	3404      	adds	r4, #4
 800c1ee:	4423      	add	r3, r4
 800c1f0:	4421      	add	r1, r4
 800c1f2:	b132      	cbz	r2, 800c202 <memcpy+0x8e>
 800c1f4:	440a      	add	r2, r1
 800c1f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1fa:	4291      	cmp	r1, r2
 800c1fc:	f803 4b01 	strb.w	r4, [r3], #1
 800c200:	d1f9      	bne.n	800c1f6 <memcpy+0x82>
 800c202:	bcf0      	pop	{r4, r5, r6, r7}
 800c204:	4770      	bx	lr
 800c206:	4603      	mov	r3, r0
 800c208:	2a00      	cmp	r2, #0
 800c20a:	d1f3      	bne.n	800c1f4 <memcpy+0x80>
 800c20c:	e7f9      	b.n	800c202 <memcpy+0x8e>
 800c20e:	4603      	mov	r3, r0
 800c210:	e7f0      	b.n	800c1f4 <memcpy+0x80>
 800c212:	4662      	mov	r2, ip
 800c214:	2a00      	cmp	r2, #0
 800c216:	d1ed      	bne.n	800c1f4 <memcpy+0x80>
 800c218:	e7f3      	b.n	800c202 <memcpy+0x8e>
 800c21a:	bf00      	nop

0800c21c <__malloc_lock>:
 800c21c:	4770      	bx	lr
 800c21e:	bf00      	nop

0800c220 <__malloc_unlock>:
 800c220:	4770      	bx	lr
 800c222:	bf00      	nop

0800c224 <_Balloc>:
 800c224:	b570      	push	{r4, r5, r6, lr}
 800c226:	4606      	mov	r6, r0
 800c228:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c22a:	460d      	mov	r5, r1
 800c22c:	b164      	cbz	r4, 800c248 <_Balloc+0x24>
 800c22e:	68e2      	ldr	r2, [r4, #12]
 800c230:	b19a      	cbz	r2, 800c25a <_Balloc+0x36>
 800c232:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800c236:	b1e3      	cbz	r3, 800c272 <_Balloc+0x4e>
 800c238:	6819      	ldr	r1, [r3, #0]
 800c23a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 800c23e:	2200      	movs	r2, #0
 800c240:	4618      	mov	r0, r3
 800c242:	611a      	str	r2, [r3, #16]
 800c244:	60da      	str	r2, [r3, #12]
 800c246:	bd70      	pop	{r4, r5, r6, pc}
 800c248:	2010      	movs	r0, #16
 800c24a:	f7ff fc83 	bl	800bb54 <malloc>
 800c24e:	6270      	str	r0, [r6, #36]	; 0x24
 800c250:	6044      	str	r4, [r0, #4]
 800c252:	6084      	str	r4, [r0, #8]
 800c254:	6004      	str	r4, [r0, #0]
 800c256:	60c4      	str	r4, [r0, #12]
 800c258:	4604      	mov	r4, r0
 800c25a:	2221      	movs	r2, #33	; 0x21
 800c25c:	4630      	mov	r0, r6
 800c25e:	2104      	movs	r1, #4
 800c260:	f001 fbc6 	bl	800d9f0 <_calloc_r>
 800c264:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c266:	60e0      	str	r0, [r4, #12]
 800c268:	68da      	ldr	r2, [r3, #12]
 800c26a:	2a00      	cmp	r2, #0
 800c26c:	d1e1      	bne.n	800c232 <_Balloc+0xe>
 800c26e:	2000      	movs	r0, #0
 800c270:	bd70      	pop	{r4, r5, r6, pc}
 800c272:	2301      	movs	r3, #1
 800c274:	4630      	mov	r0, r6
 800c276:	4619      	mov	r1, r3
 800c278:	fa03 f405 	lsl.w	r4, r3, r5
 800c27c:	1d62      	adds	r2, r4, #5
 800c27e:	0092      	lsls	r2, r2, #2
 800c280:	f001 fbb6 	bl	800d9f0 <_calloc_r>
 800c284:	4603      	mov	r3, r0
 800c286:	2800      	cmp	r0, #0
 800c288:	d0f1      	beq.n	800c26e <_Balloc+0x4a>
 800c28a:	6045      	str	r5, [r0, #4]
 800c28c:	6084      	str	r4, [r0, #8]
 800c28e:	e7d6      	b.n	800c23e <_Balloc+0x1a>

0800c290 <_Bfree>:
 800c290:	b530      	push	{r4, r5, lr}
 800c292:	4604      	mov	r4, r0
 800c294:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c296:	b083      	sub	sp, #12
 800c298:	b155      	cbz	r5, 800c2b0 <_Bfree+0x20>
 800c29a:	b139      	cbz	r1, 800c2ac <_Bfree+0x1c>
 800c29c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c29e:	684a      	ldr	r2, [r1, #4]
 800c2a0:	68db      	ldr	r3, [r3, #12]
 800c2a2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c2a6:	6008      	str	r0, [r1, #0]
 800c2a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c2ac:	b003      	add	sp, #12
 800c2ae:	bd30      	pop	{r4, r5, pc}
 800c2b0:	2010      	movs	r0, #16
 800c2b2:	9101      	str	r1, [sp, #4]
 800c2b4:	f7ff fc4e 	bl	800bb54 <malloc>
 800c2b8:	9901      	ldr	r1, [sp, #4]
 800c2ba:	6260      	str	r0, [r4, #36]	; 0x24
 800c2bc:	6045      	str	r5, [r0, #4]
 800c2be:	6085      	str	r5, [r0, #8]
 800c2c0:	6005      	str	r5, [r0, #0]
 800c2c2:	60c5      	str	r5, [r0, #12]
 800c2c4:	e7e9      	b.n	800c29a <_Bfree+0xa>
 800c2c6:	bf00      	nop

0800c2c8 <__multadd>:
 800c2c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2cc:	4688      	mov	r8, r1
 800c2ce:	f8d1 a010 	ldr.w	sl, [r1, #16]
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	4681      	mov	r9, r0
 800c2d6:	f101 0514 	add.w	r5, r1, #20
 800c2da:	2400      	movs	r4, #0
 800c2dc:	682f      	ldr	r7, [r5, #0]
 800c2de:	3401      	adds	r4, #1
 800c2e0:	45a2      	cmp	sl, r4
 800c2e2:	b2be      	uxth	r6, r7
 800c2e4:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c2e8:	fb02 3606 	mla	r6, r2, r6, r3
 800c2ec:	fb02 f307 	mul.w	r3, r2, r7
 800c2f0:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800c2f4:	b2b6      	uxth	r6, r6
 800c2f6:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800c2fa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c2fe:	f845 6b04 	str.w	r6, [r5], #4
 800c302:	dceb      	bgt.n	800c2dc <__multadd+0x14>
 800c304:	b153      	cbz	r3, 800c31c <__multadd+0x54>
 800c306:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c30a:	4592      	cmp	sl, r2
 800c30c:	da0a      	bge.n	800c324 <__multadd+0x5c>
 800c30e:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 800c312:	f10a 0201 	add.w	r2, sl, #1
 800c316:	614b      	str	r3, [r1, #20]
 800c318:	f8c8 2010 	str.w	r2, [r8, #16]
 800c31c:	4640      	mov	r0, r8
 800c31e:	b002      	add	sp, #8
 800c320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c324:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c328:	4648      	mov	r0, r9
 800c32a:	9301      	str	r3, [sp, #4]
 800c32c:	3101      	adds	r1, #1
 800c32e:	f7ff ff79 	bl	800c224 <_Balloc>
 800c332:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c336:	f108 010c 	add.w	r1, r8, #12
 800c33a:	3202      	adds	r2, #2
 800c33c:	0092      	lsls	r2, r2, #2
 800c33e:	4604      	mov	r4, r0
 800c340:	300c      	adds	r0, #12
 800c342:	f7ff ff17 	bl	800c174 <memcpy>
 800c346:	4641      	mov	r1, r8
 800c348:	4648      	mov	r0, r9
 800c34a:	46a0      	mov	r8, r4
 800c34c:	f7ff ffa0 	bl	800c290 <_Bfree>
 800c350:	9b01      	ldr	r3, [sp, #4]
 800c352:	e7dc      	b.n	800c30e <__multadd+0x46>

0800c354 <__s2b>:
 800c354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c358:	4699      	mov	r9, r3
 800c35a:	f648 6339 	movw	r3, #36409	; 0x8e39
 800c35e:	f109 0508 	add.w	r5, r9, #8
 800c362:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 800c366:	460c      	mov	r4, r1
 800c368:	4607      	mov	r7, r0
 800c36a:	4690      	mov	r8, r2
 800c36c:	fb83 1305 	smull	r1, r3, r3, r5
 800c370:	17ed      	asrs	r5, r5, #31
 800c372:	9e08      	ldr	r6, [sp, #32]
 800c374:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 800c378:	2b01      	cmp	r3, #1
 800c37a:	dd35      	ble.n	800c3e8 <__s2b+0x94>
 800c37c:	2501      	movs	r5, #1
 800c37e:	2100      	movs	r1, #0
 800c380:	006d      	lsls	r5, r5, #1
 800c382:	3101      	adds	r1, #1
 800c384:	42ab      	cmp	r3, r5
 800c386:	dcfb      	bgt.n	800c380 <__s2b+0x2c>
 800c388:	4638      	mov	r0, r7
 800c38a:	f7ff ff4b 	bl	800c224 <_Balloc>
 800c38e:	f1b8 0f09 	cmp.w	r8, #9
 800c392:	f04f 0301 	mov.w	r3, #1
 800c396:	bfdc      	itt	le
 800c398:	340a      	addle	r4, #10
 800c39a:	f04f 0809 	movle.w	r8, #9
 800c39e:	6146      	str	r6, [r0, #20]
 800c3a0:	6103      	str	r3, [r0, #16]
 800c3a2:	dd10      	ble.n	800c3c6 <__s2b+0x72>
 800c3a4:	f104 0609 	add.w	r6, r4, #9
 800c3a8:	4444      	add	r4, r8
 800c3aa:	4635      	mov	r5, r6
 800c3ac:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c3b0:	4601      	mov	r1, r0
 800c3b2:	220a      	movs	r2, #10
 800c3b4:	4638      	mov	r0, r7
 800c3b6:	3b30      	subs	r3, #48	; 0x30
 800c3b8:	f7ff ff86 	bl	800c2c8 <__multadd>
 800c3bc:	42a5      	cmp	r5, r4
 800c3be:	d1f5      	bne.n	800c3ac <__s2b+0x58>
 800c3c0:	eb06 0408 	add.w	r4, r6, r8
 800c3c4:	3c08      	subs	r4, #8
 800c3c6:	45c1      	cmp	r9, r8
 800c3c8:	dd0c      	ble.n	800c3e4 <__s2b+0x90>
 800c3ca:	ebc8 0809 	rsb	r8, r8, r9
 800c3ce:	44a0      	add	r8, r4
 800c3d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c3d4:	4601      	mov	r1, r0
 800c3d6:	220a      	movs	r2, #10
 800c3d8:	4638      	mov	r0, r7
 800c3da:	3b30      	subs	r3, #48	; 0x30
 800c3dc:	f7ff ff74 	bl	800c2c8 <__multadd>
 800c3e0:	4544      	cmp	r4, r8
 800c3e2:	d1f5      	bne.n	800c3d0 <__s2b+0x7c>
 800c3e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	e7cd      	b.n	800c388 <__s2b+0x34>

0800c3ec <__hi0bits>:
 800c3ec:	0c03      	lsrs	r3, r0, #16
 800c3ee:	bf06      	itte	eq
 800c3f0:	0400      	lsleq	r0, r0, #16
 800c3f2:	2310      	moveq	r3, #16
 800c3f4:	2300      	movne	r3, #0
 800c3f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c3fa:	bf04      	itt	eq
 800c3fc:	0200      	lsleq	r0, r0, #8
 800c3fe:	3308      	addeq	r3, #8
 800c400:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c404:	bf04      	itt	eq
 800c406:	0100      	lsleq	r0, r0, #4
 800c408:	3304      	addeq	r3, #4
 800c40a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c40e:	bf04      	itt	eq
 800c410:	0080      	lsleq	r0, r0, #2
 800c412:	3302      	addeq	r3, #2
 800c414:	2800      	cmp	r0, #0
 800c416:	db05      	blt.n	800c424 <__hi0bits+0x38>
 800c418:	0042      	lsls	r2, r0, #1
 800c41a:	d401      	bmi.n	800c420 <__hi0bits+0x34>
 800c41c:	2020      	movs	r0, #32
 800c41e:	4770      	bx	lr
 800c420:	1c58      	adds	r0, r3, #1
 800c422:	4770      	bx	lr
 800c424:	4618      	mov	r0, r3
 800c426:	4770      	bx	lr

0800c428 <__lo0bits>:
 800c428:	6803      	ldr	r3, [r0, #0]
 800c42a:	4602      	mov	r2, r0
 800c42c:	f013 0007 	ands.w	r0, r3, #7
 800c430:	d009      	beq.n	800c446 <__lo0bits+0x1e>
 800c432:	07d9      	lsls	r1, r3, #31
 800c434:	d421      	bmi.n	800c47a <__lo0bits+0x52>
 800c436:	0798      	lsls	r0, r3, #30
 800c438:	bf4b      	itete	mi
 800c43a:	085b      	lsrmi	r3, r3, #1
 800c43c:	089b      	lsrpl	r3, r3, #2
 800c43e:	2001      	movmi	r0, #1
 800c440:	2002      	movpl	r0, #2
 800c442:	6013      	str	r3, [r2, #0]
 800c444:	4770      	bx	lr
 800c446:	b299      	uxth	r1, r3
 800c448:	b909      	cbnz	r1, 800c44e <__lo0bits+0x26>
 800c44a:	0c1b      	lsrs	r3, r3, #16
 800c44c:	2010      	movs	r0, #16
 800c44e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c452:	bf04      	itt	eq
 800c454:	0a1b      	lsreq	r3, r3, #8
 800c456:	3008      	addeq	r0, #8
 800c458:	0719      	lsls	r1, r3, #28
 800c45a:	bf04      	itt	eq
 800c45c:	091b      	lsreq	r3, r3, #4
 800c45e:	3004      	addeq	r0, #4
 800c460:	0799      	lsls	r1, r3, #30
 800c462:	bf04      	itt	eq
 800c464:	089b      	lsreq	r3, r3, #2
 800c466:	3002      	addeq	r0, #2
 800c468:	07d9      	lsls	r1, r3, #31
 800c46a:	d404      	bmi.n	800c476 <__lo0bits+0x4e>
 800c46c:	085b      	lsrs	r3, r3, #1
 800c46e:	d101      	bne.n	800c474 <__lo0bits+0x4c>
 800c470:	2020      	movs	r0, #32
 800c472:	4770      	bx	lr
 800c474:	3001      	adds	r0, #1
 800c476:	6013      	str	r3, [r2, #0]
 800c478:	4770      	bx	lr
 800c47a:	2000      	movs	r0, #0
 800c47c:	4770      	bx	lr
 800c47e:	bf00      	nop

0800c480 <__i2b>:
 800c480:	b510      	push	{r4, lr}
 800c482:	460c      	mov	r4, r1
 800c484:	2101      	movs	r1, #1
 800c486:	f7ff fecd 	bl	800c224 <_Balloc>
 800c48a:	2201      	movs	r2, #1
 800c48c:	6144      	str	r4, [r0, #20]
 800c48e:	6102      	str	r2, [r0, #16]
 800c490:	bd10      	pop	{r4, pc}
 800c492:	bf00      	nop

0800c494 <__multiply>:
 800c494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c498:	460c      	mov	r4, r1
 800c49a:	690e      	ldr	r6, [r1, #16]
 800c49c:	b085      	sub	sp, #20
 800c49e:	6915      	ldr	r5, [r2, #16]
 800c4a0:	4693      	mov	fp, r2
 800c4a2:	42ae      	cmp	r6, r5
 800c4a4:	da04      	bge.n	800c4b0 <__multiply+0x1c>
 800c4a6:	4632      	mov	r2, r6
 800c4a8:	465c      	mov	r4, fp
 800c4aa:	462e      	mov	r6, r5
 800c4ac:	468b      	mov	fp, r1
 800c4ae:	4615      	mov	r5, r2
 800c4b0:	68a3      	ldr	r3, [r4, #8]
 800c4b2:	eb06 0905 	add.w	r9, r6, r5
 800c4b6:	6861      	ldr	r1, [r4, #4]
 800c4b8:	4599      	cmp	r9, r3
 800c4ba:	bfc8      	it	gt
 800c4bc:	3101      	addgt	r1, #1
 800c4be:	f7ff feb1 	bl	800c224 <_Balloc>
 800c4c2:	f100 0a14 	add.w	sl, r0, #20
 800c4c6:	9002      	str	r0, [sp, #8]
 800c4c8:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 800c4cc:	9101      	str	r1, [sp, #4]
 800c4ce:	458a      	cmp	sl, r1
 800c4d0:	d206      	bcs.n	800c4e0 <__multiply+0x4c>
 800c4d2:	9a01      	ldr	r2, [sp, #4]
 800c4d4:	4653      	mov	r3, sl
 800c4d6:	2000      	movs	r0, #0
 800c4d8:	f843 0b04 	str.w	r0, [r3], #4
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d8fb      	bhi.n	800c4d8 <__multiply+0x44>
 800c4e0:	f10b 0b14 	add.w	fp, fp, #20
 800c4e4:	3414      	adds	r4, #20
 800c4e6:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800c4ea:	9400      	str	r4, [sp, #0]
 800c4ec:	45ab      	cmp	fp, r5
 800c4ee:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800c4f2:	bf3c      	itt	cc
 800c4f4:	f8cd 900c 	strcc.w	r9, [sp, #12]
 800c4f8:	46a9      	movcc	r9, r5
 800c4fa:	d254      	bcs.n	800c5a6 <__multiply+0x112>
 800c4fc:	f85b 3b04 	ldr.w	r3, [fp], #4
 800c500:	b29c      	uxth	r4, r3
 800c502:	2c00      	cmp	r4, #0
 800c504:	d064      	beq.n	800c5d0 <__multiply+0x13c>
 800c506:	9900      	ldr	r1, [sp, #0]
 800c508:	4652      	mov	r2, sl
 800c50a:	2500      	movs	r5, #0
 800c50c:	46a4      	mov	ip, r4
 800c50e:	e000      	b.n	800c512 <__multiply+0x7e>
 800c510:	461a      	mov	r2, r3
 800c512:	f851 4b04 	ldr.w	r4, [r1], #4
 800c516:	4613      	mov	r3, r2
 800c518:	6817      	ldr	r7, [r2, #0]
 800c51a:	428e      	cmp	r6, r1
 800c51c:	fa1f f884 	uxth.w	r8, r4
 800c520:	ea4f 4414 	mov.w	r4, r4, lsr #16
 800c524:	b2b8      	uxth	r0, r7
 800c526:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800c52a:	fb0c 0808 	mla	r8, ip, r8, r0
 800c52e:	fb0c 7004 	mla	r0, ip, r4, r7
 800c532:	4445      	add	r5, r8
 800c534:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 800c538:	b2ad      	uxth	r5, r5
 800c53a:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 800c53e:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800c542:	f843 4b04 	str.w	r4, [r3], #4
 800c546:	d8e3      	bhi.n	800c510 <__multiply+0x7c>
 800c548:	6055      	str	r5, [r2, #4]
 800c54a:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 800c54e:	0c24      	lsrs	r4, r4, #16
 800c550:	d023      	beq.n	800c59a <__multiply+0x106>
 800c552:	f8da 1000 	ldr.w	r1, [sl]
 800c556:	4650      	mov	r0, sl
 800c558:	9b00      	ldr	r3, [sp, #0]
 800c55a:	2700      	movs	r7, #0
 800c55c:	460d      	mov	r5, r1
 800c55e:	e000      	b.n	800c562 <__multiply+0xce>
 800c560:	4610      	mov	r0, r2
 800c562:	f8b3 c000 	ldrh.w	ip, [r3]
 800c566:	0c2d      	lsrs	r5, r5, #16
 800c568:	4602      	mov	r2, r0
 800c56a:	b289      	uxth	r1, r1
 800c56c:	fb04 550c 	mla	r5, r4, ip, r5
 800c570:	442f      	add	r7, r5
 800c572:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800c576:	f842 1b04 	str.w	r1, [r2], #4
 800c57a:	6841      	ldr	r1, [r0, #4]
 800c57c:	f853 cb04 	ldr.w	ip, [r3], #4
 800c580:	460d      	mov	r5, r1
 800c582:	b289      	uxth	r1, r1
 800c584:	429e      	cmp	r6, r3
 800c586:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c58a:	fb04 110c 	mla	r1, r4, ip, r1
 800c58e:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800c592:	ea4f 4711 	mov.w	r7, r1, lsr #16
 800c596:	d8e3      	bhi.n	800c560 <__multiply+0xcc>
 800c598:	6041      	str	r1, [r0, #4]
 800c59a:	45d9      	cmp	r9, fp
 800c59c:	f10a 0a04 	add.w	sl, sl, #4
 800c5a0:	d8ac      	bhi.n	800c4fc <__multiply+0x68>
 800c5a2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c5a6:	f1b9 0f00 	cmp.w	r9, #0
 800c5aa:	dd0a      	ble.n	800c5c2 <__multiply+0x12e>
 800c5ac:	9b01      	ldr	r3, [sp, #4]
 800c5ae:	3b04      	subs	r3, #4
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	b11a      	cbz	r2, 800c5bc <__multiply+0x128>
 800c5b4:	e005      	b.n	800c5c2 <__multiply+0x12e>
 800c5b6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c5ba:	b912      	cbnz	r2, 800c5c2 <__multiply+0x12e>
 800c5bc:	f1b9 0901 	subs.w	r9, r9, #1
 800c5c0:	d1f9      	bne.n	800c5b6 <__multiply+0x122>
 800c5c2:	9902      	ldr	r1, [sp, #8]
 800c5c4:	4608      	mov	r0, r1
 800c5c6:	f8c1 9010 	str.w	r9, [r1, #16]
 800c5ca:	b005      	add	sp, #20
 800c5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d0:	461c      	mov	r4, r3
 800c5d2:	e7bc      	b.n	800c54e <__multiply+0xba>

0800c5d4 <__pow5mult>:
 800c5d4:	f012 0303 	ands.w	r3, r2, #3
 800c5d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5dc:	4614      	mov	r4, r2
 800c5de:	b083      	sub	sp, #12
 800c5e0:	4607      	mov	r7, r0
 800c5e2:	460e      	mov	r6, r1
 800c5e4:	d12b      	bne.n	800c63e <__pow5mult+0x6a>
 800c5e6:	10a4      	asrs	r4, r4, #2
 800c5e8:	d01c      	beq.n	800c624 <__pow5mult+0x50>
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d032      	beq.n	800c656 <__pow5mult+0x82>
 800c5f0:	689d      	ldr	r5, [r3, #8]
 800c5f2:	2d00      	cmp	r5, #0
 800c5f4:	d03a      	beq.n	800c66c <__pow5mult+0x98>
 800c5f6:	f04f 0900 	mov.w	r9, #0
 800c5fa:	e004      	b.n	800c606 <__pow5mult+0x32>
 800c5fc:	1064      	asrs	r4, r4, #1
 800c5fe:	d011      	beq.n	800c624 <__pow5mult+0x50>
 800c600:	6828      	ldr	r0, [r5, #0]
 800c602:	b198      	cbz	r0, 800c62c <__pow5mult+0x58>
 800c604:	4605      	mov	r5, r0
 800c606:	07e0      	lsls	r0, r4, #31
 800c608:	d5f8      	bpl.n	800c5fc <__pow5mult+0x28>
 800c60a:	4631      	mov	r1, r6
 800c60c:	462a      	mov	r2, r5
 800c60e:	4638      	mov	r0, r7
 800c610:	f7ff ff40 	bl	800c494 <__multiply>
 800c614:	4631      	mov	r1, r6
 800c616:	4680      	mov	r8, r0
 800c618:	4638      	mov	r0, r7
 800c61a:	f7ff fe39 	bl	800c290 <_Bfree>
 800c61e:	1064      	asrs	r4, r4, #1
 800c620:	4646      	mov	r6, r8
 800c622:	d1ed      	bne.n	800c600 <__pow5mult+0x2c>
 800c624:	4630      	mov	r0, r6
 800c626:	b003      	add	sp, #12
 800c628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c62c:	4638      	mov	r0, r7
 800c62e:	4629      	mov	r1, r5
 800c630:	462a      	mov	r2, r5
 800c632:	f7ff ff2f 	bl	800c494 <__multiply>
 800c636:	6028      	str	r0, [r5, #0]
 800c638:	f8c0 9000 	str.w	r9, [r0]
 800c63c:	e7e2      	b.n	800c604 <__pow5mult+0x30>
 800c63e:	f240 7228 	movw	r2, #1832	; 0x728
 800c642:	1e5d      	subs	r5, r3, #1
 800c644:	f6c0 0201 	movt	r2, #2049	; 0x801
 800c648:	2300      	movs	r3, #0
 800c64a:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800c64e:	f7ff fe3b 	bl	800c2c8 <__multadd>
 800c652:	4606      	mov	r6, r0
 800c654:	e7c7      	b.n	800c5e6 <__pow5mult+0x12>
 800c656:	2010      	movs	r0, #16
 800c658:	9301      	str	r3, [sp, #4]
 800c65a:	f7ff fa7b 	bl	800bb54 <malloc>
 800c65e:	9b01      	ldr	r3, [sp, #4]
 800c660:	6278      	str	r0, [r7, #36]	; 0x24
 800c662:	6043      	str	r3, [r0, #4]
 800c664:	6083      	str	r3, [r0, #8]
 800c666:	6003      	str	r3, [r0, #0]
 800c668:	60c3      	str	r3, [r0, #12]
 800c66a:	4603      	mov	r3, r0
 800c66c:	2101      	movs	r1, #1
 800c66e:	4638      	mov	r0, r7
 800c670:	9301      	str	r3, [sp, #4]
 800c672:	f7ff fdd7 	bl	800c224 <_Balloc>
 800c676:	9b01      	ldr	r3, [sp, #4]
 800c678:	f240 2271 	movw	r2, #625	; 0x271
 800c67c:	2101      	movs	r1, #1
 800c67e:	6142      	str	r2, [r0, #20]
 800c680:	4605      	mov	r5, r0
 800c682:	2200      	movs	r2, #0
 800c684:	6101      	str	r1, [r0, #16]
 800c686:	6098      	str	r0, [r3, #8]
 800c688:	6002      	str	r2, [r0, #0]
 800c68a:	e7b4      	b.n	800c5f6 <__pow5mult+0x22>

0800c68c <__lshift>:
 800c68c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c690:	4693      	mov	fp, r2
 800c692:	690a      	ldr	r2, [r1, #16]
 800c694:	460f      	mov	r7, r1
 800c696:	ea4f 156b 	mov.w	r5, fp, asr #5
 800c69a:	688b      	ldr	r3, [r1, #8]
 800c69c:	eb05 0902 	add.w	r9, r5, r2
 800c6a0:	4680      	mov	r8, r0
 800c6a2:	f109 0601 	add.w	r6, r9, #1
 800c6a6:	6849      	ldr	r1, [r1, #4]
 800c6a8:	429e      	cmp	r6, r3
 800c6aa:	dd03      	ble.n	800c6b4 <__lshift+0x28>
 800c6ac:	005b      	lsls	r3, r3, #1
 800c6ae:	3101      	adds	r1, #1
 800c6b0:	429e      	cmp	r6, r3
 800c6b2:	dcfb      	bgt.n	800c6ac <__lshift+0x20>
 800c6b4:	4640      	mov	r0, r8
 800c6b6:	f7ff fdb5 	bl	800c224 <_Balloc>
 800c6ba:	2d00      	cmp	r5, #0
 800c6bc:	4682      	mov	sl, r0
 800c6be:	f100 0414 	add.w	r4, r0, #20
 800c6c2:	dd09      	ble.n	800c6d8 <__lshift+0x4c>
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4622      	mov	r2, r4
 800c6c8:	4619      	mov	r1, r3
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	f842 1b04 	str.w	r1, [r2], #4
 800c6d0:	42ab      	cmp	r3, r5
 800c6d2:	d1fa      	bne.n	800c6ca <__lshift+0x3e>
 800c6d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800c6d8:	693a      	ldr	r2, [r7, #16]
 800c6da:	f01b 0b1f 	ands.w	fp, fp, #31
 800c6de:	f107 0314 	add.w	r3, r7, #20
 800c6e2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800c6e6:	d01f      	beq.n	800c728 <__lshift+0x9c>
 800c6e8:	f1cb 0e20 	rsb	lr, fp, #32
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	e000      	b.n	800c6f2 <__lshift+0x66>
 800c6f0:	462c      	mov	r4, r5
 800c6f2:	6819      	ldr	r1, [r3, #0]
 800c6f4:	4625      	mov	r5, r4
 800c6f6:	fa01 f10b 	lsl.w	r1, r1, fp
 800c6fa:	4308      	orrs	r0, r1
 800c6fc:	f845 0b04 	str.w	r0, [r5], #4
 800c700:	f853 0b04 	ldr.w	r0, [r3], #4
 800c704:	4293      	cmp	r3, r2
 800c706:	fa20 f00e 	lsr.w	r0, r0, lr
 800c70a:	d3f1      	bcc.n	800c6f0 <__lshift+0x64>
 800c70c:	6060      	str	r0, [r4, #4]
 800c70e:	b108      	cbz	r0, 800c714 <__lshift+0x88>
 800c710:	f109 0602 	add.w	r6, r9, #2
 800c714:	4640      	mov	r0, r8
 800c716:	3e01      	subs	r6, #1
 800c718:	4639      	mov	r1, r7
 800c71a:	f8ca 6010 	str.w	r6, [sl, #16]
 800c71e:	f7ff fdb7 	bl	800c290 <_Bfree>
 800c722:	4650      	mov	r0, sl
 800c724:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c728:	f853 1b04 	ldr.w	r1, [r3], #4
 800c72c:	429a      	cmp	r2, r3
 800c72e:	f844 1b04 	str.w	r1, [r4], #4
 800c732:	d9ef      	bls.n	800c714 <__lshift+0x88>
 800c734:	f853 1b04 	ldr.w	r1, [r3], #4
 800c738:	429a      	cmp	r2, r3
 800c73a:	f844 1b04 	str.w	r1, [r4], #4
 800c73e:	d8f3      	bhi.n	800c728 <__lshift+0x9c>
 800c740:	e7e8      	b.n	800c714 <__lshift+0x88>
 800c742:	bf00      	nop

0800c744 <__mcmp>:
 800c744:	6902      	ldr	r2, [r0, #16]
 800c746:	690b      	ldr	r3, [r1, #16]
 800c748:	b410      	push	{r4}
 800c74a:	1ad2      	subs	r2, r2, r3
 800c74c:	bf18      	it	ne
 800c74e:	4610      	movne	r0, r2
 800c750:	d112      	bne.n	800c778 <__mcmp+0x34>
 800c752:	009a      	lsls	r2, r3, #2
 800c754:	3014      	adds	r0, #20
 800c756:	3114      	adds	r1, #20
 800c758:	1883      	adds	r3, r0, r2
 800c75a:	4411      	add	r1, r2
 800c75c:	e001      	b.n	800c762 <__mcmp+0x1e>
 800c75e:	4298      	cmp	r0, r3
 800c760:	d20d      	bcs.n	800c77e <__mcmp+0x3a>
 800c762:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c766:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c76a:	42a2      	cmp	r2, r4
 800c76c:	d0f7      	beq.n	800c75e <__mcmp+0x1a>
 800c76e:	4294      	cmp	r4, r2
 800c770:	bf94      	ite	ls
 800c772:	2001      	movls	r0, #1
 800c774:	f04f 30ff 	movhi.w	r0, #4294967295
 800c778:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c77c:	4770      	bx	lr
 800c77e:	2000      	movs	r0, #0
 800c780:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop

0800c788 <__mdiff>:
 800c788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78c:	4688      	mov	r8, r1
 800c78e:	4605      	mov	r5, r0
 800c790:	4611      	mov	r1, r2
 800c792:	4640      	mov	r0, r8
 800c794:	4614      	mov	r4, r2
 800c796:	f7ff ffd5 	bl	800c744 <__mcmp>
 800c79a:	1e06      	subs	r6, r0, #0
 800c79c:	d05f      	beq.n	800c85e <__mdiff+0xd6>
 800c79e:	bfbc      	itt	lt
 800c7a0:	4643      	movlt	r3, r8
 800c7a2:	46a0      	movlt	r8, r4
 800c7a4:	4628      	mov	r0, r5
 800c7a6:	bfb8      	it	lt
 800c7a8:	461c      	movlt	r4, r3
 800c7aa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c7ae:	bfac      	ite	ge
 800c7b0:	2600      	movge	r6, #0
 800c7b2:	2601      	movlt	r6, #1
 800c7b4:	f7ff fd36 	bl	800c224 <_Balloc>
 800c7b8:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800c7bc:	f104 0914 	add.w	r9, r4, #20
 800c7c0:	6922      	ldr	r2, [r4, #16]
 800c7c2:	f108 0814 	add.w	r8, r8, #20
 800c7c6:	4644      	mov	r4, r8
 800c7c8:	464d      	mov	r5, r9
 800c7ca:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800c7ce:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	4682      	mov	sl, r0
 800c7d6:	f100 0314 	add.w	r3, r0, #20
 800c7da:	60c6      	str	r6, [r0, #12]
 800c7dc:	f854 7b04 	ldr.w	r7, [r4], #4
 800c7e0:	f855 0b04 	ldr.w	r0, [r5], #4
 800c7e4:	4621      	mov	r1, r4
 800c7e6:	b2be      	uxth	r6, r7
 800c7e8:	45a9      	cmp	r9, r5
 800c7ea:	4432      	add	r2, r6
 800c7ec:	fa1f fb80 	uxth.w	fp, r0
 800c7f0:	ebcb 0602 	rsb	r6, fp, r2
 800c7f4:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c7f8:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800c7fc:	eb02 4226 	add.w	r2, r2, r6, asr #16
 800c800:	b2b6      	uxth	r6, r6
 800c802:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800c806:	ea4f 4222 	mov.w	r2, r2, asr #16
 800c80a:	f843 6b04 	str.w	r6, [r3], #4
 800c80e:	d8e5      	bhi.n	800c7dc <__mdiff+0x54>
 800c810:	45a0      	cmp	r8, r4
 800c812:	461d      	mov	r5, r3
 800c814:	d916      	bls.n	800c844 <__mdiff+0xbc>
 800c816:	f851 0b04 	ldr.w	r0, [r1], #4
 800c81a:	4588      	cmp	r8, r1
 800c81c:	b286      	uxth	r6, r0
 800c81e:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800c822:	4432      	add	r2, r6
 800c824:	eb00 4022 	add.w	r0, r0, r2, asr #16
 800c828:	b292      	uxth	r2, r2
 800c82a:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 800c82e:	ea4f 4220 	mov.w	r2, r0, asr #16
 800c832:	f843 6b04 	str.w	r6, [r3], #4
 800c836:	d8ee      	bhi.n	800c816 <__mdiff+0x8e>
 800c838:	43e3      	mvns	r3, r4
 800c83a:	4443      	add	r3, r8
 800c83c:	f023 0303 	bic.w	r3, r3, #3
 800c840:	3304      	adds	r3, #4
 800c842:	442b      	add	r3, r5
 800c844:	3b04      	subs	r3, #4
 800c846:	b92e      	cbnz	r6, 800c854 <__mdiff+0xcc>
 800c848:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c84c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c850:	2a00      	cmp	r2, #0
 800c852:	d0f9      	beq.n	800c848 <__mdiff+0xc0>
 800c854:	4650      	mov	r0, sl
 800c856:	f8ca c010 	str.w	ip, [sl, #16]
 800c85a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c85e:	4628      	mov	r0, r5
 800c860:	4631      	mov	r1, r6
 800c862:	f7ff fcdf 	bl	800c224 <_Balloc>
 800c866:	2201      	movs	r2, #1
 800c868:	4603      	mov	r3, r0
 800c86a:	615e      	str	r6, [r3, #20]
 800c86c:	611a      	str	r2, [r3, #16]
 800c86e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c872:	bf00      	nop

0800c874 <__ulp>:
 800c874:	2300      	movs	r3, #0
 800c876:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800c87a:	400b      	ands	r3, r1
 800c87c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c880:	2b00      	cmp	r3, #0
 800c882:	dd02      	ble.n	800c88a <__ulp+0x16>
 800c884:	4619      	mov	r1, r3
 800c886:	2000      	movs	r0, #0
 800c888:	4770      	bx	lr
 800c88a:	425b      	negs	r3, r3
 800c88c:	151b      	asrs	r3, r3, #20
 800c88e:	2b13      	cmp	r3, #19
 800c890:	dd0b      	ble.n	800c8aa <__ulp+0x36>
 800c892:	2b32      	cmp	r3, #50	; 0x32
 800c894:	f04f 0100 	mov.w	r1, #0
 800c898:	bfdb      	ittet	le
 800c89a:	2201      	movle	r2, #1
 800c89c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 800c8a0:	2301      	movgt	r3, #1
 800c8a2:	fa02 f303 	lslle.w	r3, r2, r3
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	4770      	bx	lr
 800c8aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c8ae:	2000      	movs	r0, #0
 800c8b0:	fa42 f103 	asr.w	r1, r2, r3
 800c8b4:	4770      	bx	lr
 800c8b6:	bf00      	nop

0800c8b8 <__b2d>:
 800c8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ba:	f100 0614 	add.w	r6, r0, #20
 800c8be:	6904      	ldr	r4, [r0, #16]
 800c8c0:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800c8c4:	1f27      	subs	r7, r4, #4
 800c8c6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c8ca:	4628      	mov	r0, r5
 800c8cc:	f7ff fd8e 	bl	800c3ec <__hi0bits>
 800c8d0:	280a      	cmp	r0, #10
 800c8d2:	f1c0 0320 	rsb	r3, r0, #32
 800c8d6:	600b      	str	r3, [r1, #0]
 800c8d8:	dc18      	bgt.n	800c90c <__b2d+0x54>
 800c8da:	42be      	cmp	r6, r7
 800c8dc:	f1c0 010b 	rsb	r1, r0, #11
 800c8e0:	fa25 fc01 	lsr.w	ip, r5, r1
 800c8e4:	f100 0015 	add.w	r0, r0, #21
 800c8e8:	bf34      	ite	cc
 800c8ea:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800c8ee:	2100      	movcs	r1, #0
 800c8f0:	fa05 f500 	lsl.w	r5, r5, r0
 800c8f4:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 800c8f8:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800c8fc:	bf38      	it	cc
 800c8fe:	fa24 f101 	lsrcc.w	r1, r4, r1
 800c902:	ea41 0205 	orr.w	r2, r1, r5
 800c906:	4619      	mov	r1, r3
 800c908:	4610      	mov	r0, r2
 800c90a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c90c:	42be      	cmp	r6, r7
 800c90e:	bf36      	itet	cc
 800c910:	f1a4 0708 	subcc.w	r7, r4, #8
 800c914:	2100      	movcs	r1, #0
 800c916:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 800c91a:	f1b0 040b 	subs.w	r4, r0, #11
 800c91e:	d019      	beq.n	800c954 <__b2d+0x9c>
 800c920:	40a5      	lsls	r5, r4
 800c922:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800c926:	42b7      	cmp	r7, r6
 800c928:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800c92c:	fa21 fc00 	lsr.w	ip, r1, r0
 800c930:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c934:	ea45 030c 	orr.w	r3, r5, ip
 800c938:	bf8c      	ite	hi
 800c93a:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 800c93e:	2000      	movls	r0, #0
 800c940:	fa01 f104 	lsl.w	r1, r1, r4
 800c944:	bf88      	it	hi
 800c946:	fa25 f000 	lsrhi.w	r0, r5, r0
 800c94a:	ea40 0201 	orr.w	r2, r0, r1
 800c94e:	4619      	mov	r1, r3
 800c950:	4610      	mov	r0, r2
 800c952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c954:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800c958:	460a      	mov	r2, r1
 800c95a:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800c95e:	4610      	mov	r0, r2
 800c960:	4619      	mov	r1, r3
 800c962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c964 <__d2b>:
 800c964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c968:	b082      	sub	sp, #8
 800c96a:	2101      	movs	r1, #1
 800c96c:	461d      	mov	r5, r3
 800c96e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800c972:	4614      	mov	r4, r2
 800c974:	9f08      	ldr	r7, [sp, #32]
 800c976:	f7ff fc55 	bl	800c224 <_Balloc>
 800c97a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c97e:	4684      	mov	ip, r0
 800c980:	b10e      	cbz	r6, 800c986 <__d2b+0x22>
 800c982:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c986:	9301      	str	r3, [sp, #4]
 800c988:	b324      	cbz	r4, 800c9d4 <__d2b+0x70>
 800c98a:	a802      	add	r0, sp, #8
 800c98c:	f840 4d08 	str.w	r4, [r0, #-8]!
 800c990:	4668      	mov	r0, sp
 800c992:	f7ff fd49 	bl	800c428 <__lo0bits>
 800c996:	2800      	cmp	r0, #0
 800c998:	d134      	bne.n	800ca04 <__d2b+0xa0>
 800c99a:	9b00      	ldr	r3, [sp, #0]
 800c99c:	9901      	ldr	r1, [sp, #4]
 800c99e:	f8cc 3014 	str.w	r3, [ip, #20]
 800c9a2:	f8cc 1018 	str.w	r1, [ip, #24]
 800c9a6:	2900      	cmp	r1, #0
 800c9a8:	bf0c      	ite	eq
 800c9aa:	2101      	moveq	r1, #1
 800c9ac:	2102      	movne	r1, #2
 800c9ae:	f8cc 1010 	str.w	r1, [ip, #16]
 800c9b2:	b9de      	cbnz	r6, 800c9ec <__d2b+0x88>
 800c9b4:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 800c9b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9bc:	6038      	str	r0, [r7, #0]
 800c9be:	6918      	ldr	r0, [r3, #16]
 800c9c0:	f7ff fd14 	bl	800c3ec <__hi0bits>
 800c9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9c6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c9ca:	6018      	str	r0, [r3, #0]
 800c9cc:	4660      	mov	r0, ip
 800c9ce:	b002      	add	sp, #8
 800c9d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9d4:	a801      	add	r0, sp, #4
 800c9d6:	f7ff fd27 	bl	800c428 <__lo0bits>
 800c9da:	9b01      	ldr	r3, [sp, #4]
 800c9dc:	2101      	movs	r1, #1
 800c9de:	f8cc 3014 	str.w	r3, [ip, #20]
 800c9e2:	3020      	adds	r0, #32
 800c9e4:	f8cc 1010 	str.w	r1, [ip, #16]
 800c9e8:	2e00      	cmp	r6, #0
 800c9ea:	d0e3      	beq.n	800c9b4 <__d2b+0x50>
 800c9ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9ee:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 800c9f2:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800c9f6:	4440      	add	r0, r8
 800c9f8:	6038      	str	r0, [r7, #0]
 800c9fa:	4660      	mov	r0, ip
 800c9fc:	6013      	str	r3, [r2, #0]
 800c9fe:	b002      	add	sp, #8
 800ca00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca04:	9b01      	ldr	r3, [sp, #4]
 800ca06:	f1c0 0420 	rsb	r4, r0, #32
 800ca0a:	9a00      	ldr	r2, [sp, #0]
 800ca0c:	fa03 f404 	lsl.w	r4, r3, r4
 800ca10:	40c3      	lsrs	r3, r0
 800ca12:	4322      	orrs	r2, r4
 800ca14:	4619      	mov	r1, r3
 800ca16:	9301      	str	r3, [sp, #4]
 800ca18:	f8cc 2014 	str.w	r2, [ip, #20]
 800ca1c:	e7c1      	b.n	800c9a2 <__d2b+0x3e>
 800ca1e:	bf00      	nop

0800ca20 <__ratio>:
 800ca20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca24:	b083      	sub	sp, #12
 800ca26:	4688      	mov	r8, r1
 800ca28:	4669      	mov	r1, sp
 800ca2a:	4606      	mov	r6, r0
 800ca2c:	f7ff ff44 	bl	800c8b8 <__b2d>
 800ca30:	460d      	mov	r5, r1
 800ca32:	4604      	mov	r4, r0
 800ca34:	a901      	add	r1, sp, #4
 800ca36:	4640      	mov	r0, r8
 800ca38:	f7ff ff3e 	bl	800c8b8 <__b2d>
 800ca3c:	f8d8 e010 	ldr.w	lr, [r8, #16]
 800ca40:	462f      	mov	r7, r5
 800ca42:	4602      	mov	r2, r0
 800ca44:	6930      	ldr	r0, [r6, #16]
 800ca46:	460b      	mov	r3, r1
 800ca48:	4689      	mov	r9, r1
 800ca4a:	ebce 0e00 	rsb	lr, lr, r0
 800ca4e:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800ca52:	ebc1 0c00 	rsb	ip, r1, r0
 800ca56:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 800ca5a:	2900      	cmp	r1, #0
 800ca5c:	bfc9      	itett	gt
 800ca5e:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 800ca62:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 800ca66:	4624      	movgt	r4, r4
 800ca68:	463d      	movgt	r5, r7
 800ca6a:	bfdc      	itt	le
 800ca6c:	4612      	movle	r2, r2
 800ca6e:	464b      	movle	r3, r9
 800ca70:	4620      	mov	r0, r4
 800ca72:	4629      	mov	r1, r5
 800ca74:	f002 f854 	bl	800eb20 <__aeabi_ddiv>
 800ca78:	b003      	add	sp, #12
 800ca7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca7e:	bf00      	nop

0800ca80 <_mprec_log10>:
 800ca80:	2817      	cmp	r0, #23
 800ca82:	b510      	push	{r4, lr}
 800ca84:	4604      	mov	r4, r0
 800ca86:	dd0c      	ble.n	800caa2 <_mprec_log10+0x22>
 800ca88:	2100      	movs	r1, #0
 800ca8a:	2000      	movs	r0, #0
 800ca8c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800ca90:	2300      	movs	r3, #0
 800ca92:	2200      	movs	r2, #0
 800ca94:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ca98:	f001 ff18 	bl	800e8cc <__aeabi_dmul>
 800ca9c:	3c01      	subs	r4, #1
 800ca9e:	d1f7      	bne.n	800ca90 <_mprec_log10+0x10>
 800caa0:	bd10      	pop	{r4, pc}
 800caa2:	f240 7328 	movw	r3, #1832	; 0x728
 800caa6:	f6c0 0301 	movt	r3, #2049	; 0x801
 800caaa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800caae:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800cab2:	bd10      	pop	{r4, pc}

0800cab4 <__copybits>:
 800cab4:	b470      	push	{r4, r5, r6}
 800cab6:	3901      	subs	r1, #1
 800cab8:	6915      	ldr	r5, [r2, #16]
 800caba:	f102 0314 	add.w	r3, r2, #20
 800cabe:	114e      	asrs	r6, r1, #5
 800cac0:	3601      	adds	r6, #1
 800cac2:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800cac6:	42ab      	cmp	r3, r5
 800cac8:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800cacc:	d20c      	bcs.n	800cae8 <__copybits+0x34>
 800cace:	4601      	mov	r1, r0
 800cad0:	f853 4b04 	ldr.w	r4, [r3], #4
 800cad4:	429d      	cmp	r5, r3
 800cad6:	f841 4b04 	str.w	r4, [r1], #4
 800cada:	d8f9      	bhi.n	800cad0 <__copybits+0x1c>
 800cadc:	1aab      	subs	r3, r5, r2
 800cade:	3b15      	subs	r3, #21
 800cae0:	f023 0303 	bic.w	r3, r3, #3
 800cae4:	3304      	adds	r3, #4
 800cae6:	4418      	add	r0, r3
 800cae8:	4286      	cmp	r6, r0
 800caea:	d904      	bls.n	800caf6 <__copybits+0x42>
 800caec:	2300      	movs	r3, #0
 800caee:	f840 3b04 	str.w	r3, [r0], #4
 800caf2:	4286      	cmp	r6, r0
 800caf4:	d8fb      	bhi.n	800caee <__copybits+0x3a>
 800caf6:	bc70      	pop	{r4, r5, r6}
 800caf8:	4770      	bx	lr
 800cafa:	bf00      	nop

0800cafc <__any_on>:
 800cafc:	6903      	ldr	r3, [r0, #16]
 800cafe:	114a      	asrs	r2, r1, #5
 800cb00:	b410      	push	{r4}
 800cb02:	4293      	cmp	r3, r2
 800cb04:	f100 0414 	add.w	r4, r0, #20
 800cb08:	bfb8      	it	lt
 800cb0a:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 800cb0e:	db13      	blt.n	800cb38 <__any_on+0x3c>
 800cb10:	dd10      	ble.n	800cb34 <__any_on+0x38>
 800cb12:	f011 011f 	ands.w	r1, r1, #31
 800cb16:	d00d      	beq.n	800cb34 <__any_on+0x38>
 800cb18:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800cb1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb20:	fa20 f201 	lsr.w	r2, r0, r1
 800cb24:	fa02 f101 	lsl.w	r1, r2, r1
 800cb28:	4281      	cmp	r1, r0
 800cb2a:	d005      	beq.n	800cb38 <__any_on+0x3c>
 800cb2c:	2001      	movs	r0, #1
 800cb2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb32:	4770      	bx	lr
 800cb34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb38:	429c      	cmp	r4, r3
 800cb3a:	d20a      	bcs.n	800cb52 <__any_on+0x56>
 800cb3c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800cb40:	3b04      	subs	r3, #4
 800cb42:	b122      	cbz	r2, 800cb4e <__any_on+0x52>
 800cb44:	e7f2      	b.n	800cb2c <__any_on+0x30>
 800cb46:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cb4a:	2a00      	cmp	r2, #0
 800cb4c:	d1ee      	bne.n	800cb2c <__any_on+0x30>
 800cb4e:	429c      	cmp	r4, r3
 800cb50:	d3f9      	bcc.n	800cb46 <__any_on+0x4a>
 800cb52:	2000      	movs	r0, #0
 800cb54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb58:	4770      	bx	lr
 800cb5a:	bf00      	nop

0800cb5c <__fpclassifyd>:
 800cb5c:	ea50 0301 	orrs.w	r3, r0, r1
 800cb60:	d101      	bne.n	800cb66 <__fpclassifyd+0xa>
 800cb62:	2002      	movs	r0, #2
 800cb64:	4770      	bx	lr
 800cb66:	f1d0 0301 	rsbs	r3, r0, #1
 800cb6a:	bf38      	it	cc
 800cb6c:	2300      	movcc	r3, #0
 800cb6e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800cb72:	bf08      	it	eq
 800cb74:	2800      	cmpeq	r0, #0
 800cb76:	d0f4      	beq.n	800cb62 <__fpclassifyd+0x6>
 800cb78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cb7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cb80:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 800cb84:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800cb88:	4290      	cmp	r0, r2
 800cb8a:	d801      	bhi.n	800cb90 <__fpclassifyd+0x34>
 800cb8c:	2004      	movs	r0, #4
 800cb8e:	4770      	bx	lr
 800cb90:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cb94:	d201      	bcs.n	800cb9a <__fpclassifyd+0x3e>
 800cb96:	2003      	movs	r0, #3
 800cb98:	4770      	bx	lr
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800cba0:	4281      	cmp	r1, r0
 800cba2:	bf14      	ite	ne
 800cba4:	2000      	movne	r0, #0
 800cba6:	f003 0001 	andeq.w	r0, r3, #1
 800cbaa:	4770      	bx	lr

0800cbac <_sbrk_r>:
 800cbac:	b538      	push	{r3, r4, r5, lr}
 800cbae:	f640 042c 	movw	r4, #2092	; 0x82c
 800cbb2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cbb6:	4605      	mov	r5, r0
 800cbb8:	4608      	mov	r0, r1
 800cbba:	2300      	movs	r3, #0
 800cbbc:	6023      	str	r3, [r4, #0]
 800cbbe:	f7fb fbe3 	bl	8008388 <_sbrk>
 800cbc2:	1c43      	adds	r3, r0, #1
 800cbc4:	d000      	beq.n	800cbc8 <_sbrk_r+0x1c>
 800cbc6:	bd38      	pop	{r3, r4, r5, pc}
 800cbc8:	6823      	ldr	r3, [r4, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d0fb      	beq.n	800cbc6 <_sbrk_r+0x1a>
 800cbce:	602b      	str	r3, [r5, #0]
 800cbd0:	bd38      	pop	{r3, r4, r5, pc}
 800cbd2:	bf00      	nop

0800cbd4 <strcmp>:
 800cbd4:	ea40 0c01 	orr.w	ip, r0, r1
 800cbd8:	f01c 0f07 	tst.w	ip, #7
 800cbdc:	d127      	bne.n	800cc2e <strcmp+0x5a>
 800cbde:	f1bd 0d10 	subs.w	sp, sp, #16
 800cbe2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cbe6:	e9cd 6700 	strd	r6, r7, [sp]
 800cbea:	f06f 0600 	mvn.w	r6, #0
 800cbee:	f04f 0700 	mov.w	r7, #0
 800cbf2:	bf00      	nop
 800cbf4:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800cbf8:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800cbfc:	42a2      	cmp	r2, r4
 800cbfe:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800cc02:	ea2c 0c02 	bic.w	ip, ip, r2
 800cc06:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800cc0a:	bf08      	it	eq
 800cc0c:	f1bc 0f00 	cmpeq.w	ip, #0
 800cc10:	f040 80e5 	bne.w	800cdde <strcmp+0x20a>
 800cc14:	42ab      	cmp	r3, r5
 800cc16:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800cc1a:	ea2c 0c03 	bic.w	ip, ip, r3
 800cc1e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800cc22:	bf08      	it	eq
 800cc24:	f1bc 0f00 	cmpeq.w	ip, #0
 800cc28:	f040 80d6 	bne.w	800cdd8 <strcmp+0x204>
 800cc2c:	e7e2      	b.n	800cbf4 <strcmp+0x20>
 800cc2e:	f010 0c03 	ands.w	ip, r0, #3
 800cc32:	d021      	beq.n	800cc78 <strcmp+0xa4>
 800cc34:	f020 0003 	bic.w	r0, r0, #3
 800cc38:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc3c:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 800cc40:	d008      	beq.n	800cc54 <strcmp+0x80>
 800cc42:	d20f      	bcs.n	800cc64 <strcmp+0x90>
 800cc44:	f811 cb01 	ldrb.w	ip, [r1], #1
 800cc48:	fa5f f392 	uxtb.w	r3, r2, ror #8
 800cc4c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800cc50:	d110      	bne.n	800cc74 <strcmp+0xa0>
 800cc52:	b17b      	cbz	r3, 800cc74 <strcmp+0xa0>
 800cc54:	f811 cb01 	ldrb.w	ip, [r1], #1
 800cc58:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 800cc5c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800cc60:	d108      	bne.n	800cc74 <strcmp+0xa0>
 800cc62:	b13b      	cbz	r3, 800cc74 <strcmp+0xa0>
 800cc64:	f811 cb01 	ldrb.w	ip, [r1], #1
 800cc68:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 800cc6c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800cc70:	d100      	bne.n	800cc74 <strcmp+0xa0>
 800cc72:	b90b      	cbnz	r3, 800cc78 <strcmp+0xa4>
 800cc74:	4660      	mov	r0, ip
 800cc76:	4770      	bx	lr
 800cc78:	f1bd 0d10 	subs.w	sp, sp, #16
 800cc7c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cc80:	e9cd 6700 	strd	r6, r7, [sp]
 800cc84:	f06f 0600 	mvn.w	r6, #0
 800cc88:	f04f 0700 	mov.w	r7, #0
 800cc8c:	f011 0c03 	ands.w	ip, r1, #3
 800cc90:	d133      	bne.n	800ccfa <strcmp+0x126>
 800cc92:	f010 0f04 	tst.w	r0, #4
 800cc96:	d00f      	beq.n	800ccb8 <strcmp+0xe4>
 800cc98:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc9c:	f851 4b04 	ldr.w	r4, [r1], #4
 800cca0:	42a2      	cmp	r2, r4
 800cca2:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800cca6:	ea2c 0c02 	bic.w	ip, ip, r2
 800ccaa:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800ccae:	bf08      	it	eq
 800ccb0:	f1bc 0f00 	cmpeq.w	ip, #0
 800ccb4:	f040 8093 	bne.w	800cdde <strcmp+0x20a>
 800ccb8:	f011 0f04 	tst.w	r1, #4
 800ccbc:	d099      	beq.n	800cbf2 <strcmp+0x1e>
 800ccbe:	f851 5b04 	ldr.w	r5, [r1], #4
 800ccc2:	bf00      	nop
 800ccc4:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800ccc8:	42aa      	cmp	r2, r5
 800ccca:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800ccce:	ea2c 0c02 	bic.w	ip, ip, r2
 800ccd2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800ccd6:	bf08      	it	eq
 800ccd8:	f1bc 0f00 	cmpeq.w	ip, #0
 800ccdc:	d179      	bne.n	800cdd2 <strcmp+0x1fe>
 800ccde:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800cce2:	42a3      	cmp	r3, r4
 800cce4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800cce8:	ea2c 0c03 	bic.w	ip, ip, r3
 800ccec:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800ccf0:	bf08      	it	eq
 800ccf2:	f1bc 0f00 	cmpeq.w	ip, #0
 800ccf6:	d169      	bne.n	800cdcc <strcmp+0x1f8>
 800ccf8:	e7e4      	b.n	800ccc4 <strcmp+0xf0>
 800ccfa:	f021 0103 	bic.w	r1, r1, #3
 800ccfe:	f1bc 0f02 	cmp.w	ip, #2
 800cd02:	d020      	beq.n	800cd46 <strcmp+0x172>
 800cd04:	da3f      	bge.n	800cd86 <strcmp+0x1b2>
 800cd06:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd0a:	bf00      	nop
 800cd0c:	f850 3b04 	ldr.w	r3, [r0], #4
 800cd10:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800cd14:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800cd18:	ea2c 0c03 	bic.w	ip, ip, r3
 800cd1c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800cd20:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 800cd24:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 800cd28:	bf08      	it	eq
 800cd2a:	42aa      	cmpeq	r2, r5
 800cd2c:	d151      	bne.n	800cdd2 <strcmp+0x1fe>
 800cd2e:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd32:	f1bc 0f00 	cmp.w	ip, #0
 800cd36:	ea82 0303 	eor.w	r3, r2, r3
 800cd3a:	ea4f 6205 	mov.w	r2, r5, lsl #24
 800cd3e:	bf08      	it	eq
 800cd40:	4293      	cmpeq	r3, r2
 800cd42:	d140      	bne.n	800cdc6 <strcmp+0x1f2>
 800cd44:	e7e2      	b.n	800cd0c <strcmp+0x138>
 800cd46:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd4a:	bf00      	nop
 800cd4c:	f850 3b04 	ldr.w	r3, [r0], #4
 800cd50:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800cd54:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800cd58:	ea2c 0c03 	bic.w	ip, ip, r3
 800cd5c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800cd60:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 800cd64:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 800cd68:	bf08      	it	eq
 800cd6a:	42aa      	cmpeq	r2, r5
 800cd6c:	d131      	bne.n	800cdd2 <strcmp+0x1fe>
 800cd6e:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd72:	f1bc 0f00 	cmp.w	ip, #0
 800cd76:	ea82 0303 	eor.w	r3, r2, r3
 800cd7a:	ea4f 4205 	mov.w	r2, r5, lsl #16
 800cd7e:	bf08      	it	eq
 800cd80:	4293      	cmpeq	r3, r2
 800cd82:	d120      	bne.n	800cdc6 <strcmp+0x1f2>
 800cd84:	e7e2      	b.n	800cd4c <strcmp+0x178>
 800cd86:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd8a:	bf00      	nop
 800cd8c:	f850 3b04 	ldr.w	r3, [r0], #4
 800cd90:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800cd94:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800cd98:	ea2c 0c03 	bic.w	ip, ip, r3
 800cd9c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800cda0:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 800cda4:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 800cda8:	bf08      	it	eq
 800cdaa:	42aa      	cmpeq	r2, r5
 800cdac:	d111      	bne.n	800cdd2 <strcmp+0x1fe>
 800cdae:	f851 5b04 	ldr.w	r5, [r1], #4
 800cdb2:	f1bc 0f00 	cmp.w	ip, #0
 800cdb6:	ea82 0303 	eor.w	r3, r2, r3
 800cdba:	ea4f 2205 	mov.w	r2, r5, lsl #8
 800cdbe:	bf08      	it	eq
 800cdc0:	4293      	cmpeq	r3, r2
 800cdc2:	d100      	bne.n	800cdc6 <strcmp+0x1f2>
 800cdc4:	e7e2      	b.n	800cd8c <strcmp+0x1b8>
 800cdc6:	ba19      	rev	r1, r3
 800cdc8:	ba12      	rev	r2, r2
 800cdca:	e00a      	b.n	800cde2 <strcmp+0x20e>
 800cdcc:	ba19      	rev	r1, r3
 800cdce:	ba22      	rev	r2, r4
 800cdd0:	e007      	b.n	800cde2 <strcmp+0x20e>
 800cdd2:	ba11      	rev	r1, r2
 800cdd4:	ba2a      	rev	r2, r5
 800cdd6:	e004      	b.n	800cde2 <strcmp+0x20e>
 800cdd8:	ba19      	rev	r1, r3
 800cdda:	ba2a      	rev	r2, r5
 800cddc:	e001      	b.n	800cde2 <strcmp+0x20e>
 800cdde:	ba11      	rev	r1, r2
 800cde0:	ba22      	rev	r2, r4
 800cde2:	fa9c f08c 	rev.w	r0, ip
 800cde6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cdea:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cdee:	f11d 0d10 	adds.w	sp, sp, #16
 800cdf2:	b138      	cbz	r0, 800ce04 <strcmp+0x230>
 800cdf4:	fab0 f080 	clz	r0, r0
 800cdf8:	f1c0 0018 	rsb	r0, r0, #24
 800cdfc:	fa21 f100 	lsr.w	r1, r1, r0
 800ce00:	fa22 f200 	lsr.w	r2, r2, r0
 800ce04:	2001      	movs	r0, #1
 800ce06:	4291      	cmp	r1, r2
 800ce08:	bf98      	it	ls
 800ce0a:	4180      	sbcls	r0, r0
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop

0800ce10 <__ssprint_r>:
 800ce10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	4692      	mov	sl, r2
 800ce16:	6894      	ldr	r4, [r2, #8]
 800ce18:	b083      	sub	sp, #12
 800ce1a:	4680      	mov	r8, r0
 800ce1c:	460d      	mov	r5, r1
 800ce1e:	6816      	ldr	r6, [r2, #0]
 800ce20:	2c00      	cmp	r4, #0
 800ce22:	d071      	beq.n	800cf08 <__ssprint_r+0xf8>
 800ce24:	f04f 0b00 	mov.w	fp, #0
 800ce28:	6808      	ldr	r0, [r1, #0]
 800ce2a:	688b      	ldr	r3, [r1, #8]
 800ce2c:	465c      	mov	r4, fp
 800ce2e:	2c00      	cmp	r4, #0
 800ce30:	d045      	beq.n	800cebe <__ssprint_r+0xae>
 800ce32:	429c      	cmp	r4, r3
 800ce34:	461f      	mov	r7, r3
 800ce36:	d348      	bcc.n	800ceca <__ssprint_r+0xba>
 800ce38:	89ab      	ldrh	r3, [r5, #12]
 800ce3a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800ce3e:	bf08      	it	eq
 800ce40:	46b9      	moveq	r9, r7
 800ce42:	d02c      	beq.n	800ce9e <__ssprint_r+0x8e>
 800ce44:	696f      	ldr	r7, [r5, #20]
 800ce46:	1c62      	adds	r2, r4, #1
 800ce48:	6929      	ldr	r1, [r5, #16]
 800ce4a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 800ce4e:	1a47      	subs	r7, r0, r1
 800ce50:	443a      	add	r2, r7
 800ce52:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 800ce56:	ea4f 0969 	mov.w	r9, r9, asr #1
 800ce5a:	4591      	cmp	r9, r2
 800ce5c:	bf34      	ite	cc
 800ce5e:	4691      	movcc	r9, r2
 800ce60:	464a      	movcs	r2, r9
 800ce62:	055b      	lsls	r3, r3, #21
 800ce64:	d534      	bpl.n	800ced0 <__ssprint_r+0xc0>
 800ce66:	4611      	mov	r1, r2
 800ce68:	4640      	mov	r0, r8
 800ce6a:	f7fe fe83 	bl	800bb74 <_malloc_r>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d038      	beq.n	800cee4 <__ssprint_r+0xd4>
 800ce72:	6929      	ldr	r1, [r5, #16]
 800ce74:	463a      	mov	r2, r7
 800ce76:	9001      	str	r0, [sp, #4]
 800ce78:	f7ff f97c 	bl	800c174 <memcpy>
 800ce7c:	89aa      	ldrh	r2, [r5, #12]
 800ce7e:	9b01      	ldr	r3, [sp, #4]
 800ce80:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ce84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ce88:	81aa      	strh	r2, [r5, #12]
 800ce8a:	19d8      	adds	r0, r3, r7
 800ce8c:	f8c5 9014 	str.w	r9, [r5, #20]
 800ce90:	ebc7 0709 	rsb	r7, r7, r9
 800ce94:	46a1      	mov	r9, r4
 800ce96:	60af      	str	r7, [r5, #8]
 800ce98:	4627      	mov	r7, r4
 800ce9a:	612b      	str	r3, [r5, #16]
 800ce9c:	6028      	str	r0, [r5, #0]
 800ce9e:	464a      	mov	r2, r9
 800cea0:	4659      	mov	r1, fp
 800cea2:	f000 fef5 	bl	800dc90 <memmove>
 800cea6:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ceaa:	68ab      	ldr	r3, [r5, #8]
 800ceac:	6828      	ldr	r0, [r5, #0]
 800ceae:	1b14      	subs	r4, r2, r4
 800ceb0:	1bdb      	subs	r3, r3, r7
 800ceb2:	60ab      	str	r3, [r5, #8]
 800ceb4:	4448      	add	r0, r9
 800ceb6:	6028      	str	r0, [r5, #0]
 800ceb8:	f8ca 4008 	str.w	r4, [sl, #8]
 800cebc:	b324      	cbz	r4, 800cf08 <__ssprint_r+0xf8>
 800cebe:	f8d6 b000 	ldr.w	fp, [r6]
 800cec2:	3608      	adds	r6, #8
 800cec4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800cec8:	e7b1      	b.n	800ce2e <__ssprint_r+0x1e>
 800ceca:	4627      	mov	r7, r4
 800cecc:	46a1      	mov	r9, r4
 800cece:	e7e6      	b.n	800ce9e <__ssprint_r+0x8e>
 800ced0:	4640      	mov	r0, r8
 800ced2:	f000 ff95 	bl	800de00 <_realloc_r>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d1d6      	bne.n	800ce8a <__ssprint_r+0x7a>
 800cedc:	4640      	mov	r0, r8
 800cede:	6929      	ldr	r1, [r5, #16]
 800cee0:	f000 fe0a 	bl	800daf8 <_free_r>
 800cee4:	89aa      	ldrh	r2, [r5, #12]
 800cee6:	f04f 34ff 	mov.w	r4, #4294967295
 800ceea:	230c      	movs	r3, #12
 800ceec:	4620      	mov	r0, r4
 800ceee:	f8c8 3000 	str.w	r3, [r8]
 800cef2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cef6:	2300      	movs	r3, #0
 800cef8:	81aa      	strh	r2, [r5, #12]
 800cefa:	f8ca 3008 	str.w	r3, [sl, #8]
 800cefe:	f8ca 3004 	str.w	r3, [sl, #4]
 800cf02:	b003      	add	sp, #12
 800cf04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf08:	4620      	mov	r0, r4
 800cf0a:	f8ca 4004 	str.w	r4, [sl, #4]
 800cf0e:	b003      	add	sp, #12
 800cf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf14 <_svfiprintf_r>:
 800cf14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf18:	b0b3      	sub	sp, #204	; 0xcc
 800cf1a:	4692      	mov	sl, r2
 800cf1c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf1e:	898b      	ldrh	r3, [r1, #12]
 800cf20:	9108      	str	r1, [sp, #32]
 800cf22:	061a      	lsls	r2, r3, #24
 800cf24:	9005      	str	r0, [sp, #20]
 800cf26:	d503      	bpl.n	800cf30 <_svfiprintf_r+0x1c>
 800cf28:	690b      	ldr	r3, [r1, #16]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	f000 8522 	beq.w	800d974 <_svfiprintf_r+0xa60>
 800cf30:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cf34:	f640 0550 	movw	r5, #2128	; 0x850
 800cf38:	4646      	mov	r6, r8
 800cf3a:	f6c0 0501 	movt	r5, #2049	; 0x801
 800cf3e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 800cf42:	2300      	movs	r3, #0
 800cf44:	950d      	str	r5, [sp, #52]	; 0x34
 800cf46:	f105 0710 	add.w	r7, r5, #16
 800cf4a:	930e      	str	r3, [sp, #56]	; 0x38
 800cf4c:	ebc4 0508 	rsb	r5, r4, r8
 800cf50:	9401      	str	r4, [sp, #4]
 800cf52:	930a      	str	r3, [sp, #40]	; 0x28
 800cf54:	9511      	str	r5, [sp, #68]	; 0x44
 800cf56:	9317      	str	r3, [sp, #92]	; 0x5c
 800cf58:	9316      	str	r3, [sp, #88]	; 0x58
 800cf5a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800cf5e:	f89a 3000 	ldrb.w	r3, [sl]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	bf18      	it	ne
 800cf66:	2b25      	cmpne	r3, #37	; 0x25
 800cf68:	f000 83ca 	beq.w	800d700 <_svfiprintf_r+0x7ec>
 800cf6c:	f10a 0201 	add.w	r2, sl, #1
 800cf70:	4614      	mov	r4, r2
 800cf72:	3201      	adds	r2, #1
 800cf74:	7823      	ldrb	r3, [r4, #0]
 800cf76:	2b25      	cmp	r3, #37	; 0x25
 800cf78:	bf18      	it	ne
 800cf7a:	2b00      	cmpne	r3, #0
 800cf7c:	d1f8      	bne.n	800cf70 <_svfiprintf_r+0x5c>
 800cf7e:	ebb4 050a 	subs.w	r5, r4, sl
 800cf82:	d010      	beq.n	800cfa6 <_svfiprintf_r+0x92>
 800cf84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cf88:	3301      	adds	r3, #1
 800cf8a:	f8c6 a000 	str.w	sl, [r6]
 800cf8e:	2b07      	cmp	r3, #7
 800cf90:	6075      	str	r5, [r6, #4]
 800cf92:	442a      	add	r2, r5
 800cf94:	9316      	str	r3, [sp, #88]	; 0x58
 800cf96:	9217      	str	r2, [sp, #92]	; 0x5c
 800cf98:	bfd8      	it	le
 800cf9a:	3608      	addle	r6, #8
 800cf9c:	f300 8436 	bgt.w	800d80c <_svfiprintf_r+0x8f8>
 800cfa0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfa2:	4428      	add	r0, r5
 800cfa4:	900a      	str	r0, [sp, #40]	; 0x28
 800cfa6:	7823      	ldrb	r3, [r4, #0]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	f000 83bc 	beq.w	800d726 <_svfiprintf_r+0x812>
 800cfae:	2300      	movs	r3, #0
 800cfb0:	f104 0a01 	add.w	sl, r4, #1
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800cfba:	4608      	mov	r0, r1
 800cfbc:	9304      	str	r3, [sp, #16]
 800cfbe:	9302      	str	r3, [sp, #8]
 800cfc0:	7863      	ldrb	r3, [r4, #1]
 800cfc2:	f04f 34ff 	mov.w	r4, #4294967295
 800cfc6:	9403      	str	r4, [sp, #12]
 800cfc8:	f10a 0a01 	add.w	sl, sl, #1
 800cfcc:	f1a3 0220 	sub.w	r2, r3, #32
 800cfd0:	2a58      	cmp	r2, #88	; 0x58
 800cfd2:	f200 82b5 	bhi.w	800d540 <_svfiprintf_r+0x62c>
 800cfd6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800cfda:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 800cfde:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 800cfe2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800cfe6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800cfea:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800cfee:	02850059 	addeq	r0, r5, #89	; 0x59
 800cff2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 800cff6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 800cffa:	01f70205 	mvnseq	r0, r5, lsl #4
 800cffe:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800d002:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800d006:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800d00a:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800d00e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d012:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d016:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d01a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d01e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d022:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 800d026:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d02a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d02e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d032:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d036:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 800d03a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d03e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d042:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 800d046:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d04a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 800d04e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d052:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d056:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d05a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d05e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 800d062:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 800d066:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d06a:	01b001a9 	lsrseq	r0, r9, #3
 800d06e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d072:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 800d076:	01310185 	teqeq	r1, r5, lsl #3
 800d07a:	017e0142 	cmneq	lr, r2, asr #2
 800d07e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 800d082:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 800d086:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800d08a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 800d08e:	1d23      	adds	r3, r4, #4
 800d090:	6820      	ldr	r0, [r4, #0]
 800d092:	2800      	cmp	r0, #0
 800d094:	f280 8400 	bge.w	800d898 <_svfiprintf_r+0x984>
 800d098:	4240      	negs	r0, r0
 800d09a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d09c:	9d02      	ldr	r5, [sp, #8]
 800d09e:	f045 0504 	orr.w	r5, r5, #4
 800d0a2:	9502      	str	r5, [sp, #8]
 800d0a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d0a8:	e78e      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d0aa:	9d02      	ldr	r5, [sp, #8]
 800d0ac:	9004      	str	r0, [sp, #16]
 800d0ae:	06aa      	lsls	r2, r5, #26
 800d0b0:	f140 81c8 	bpl.w	800d444 <_svfiprintf_r+0x530>
 800d0b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	1de2      	adds	r2, r4, #7
 800d0ba:	f022 0207 	bic.w	r2, r2, #7
 800d0be:	f102 0508 	add.w	r5, r2, #8
 800d0c2:	950b      	str	r5, [sp, #44]	; 0x2c
 800d0c4:	e9d2 4500 	ldrd	r4, r5, [r2]
 800d0c8:	f04f 0c00 	mov.w	ip, #0
 800d0cc:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 800d0d0:	9a03      	ldr	r2, [sp, #12]
 800d0d2:	2a00      	cmp	r2, #0
 800d0d4:	bfa2      	ittt	ge
 800d0d6:	9802      	ldrge	r0, [sp, #8]
 800d0d8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 800d0dc:	9002      	strge	r0, [sp, #8]
 800d0de:	ea54 0105 	orrs.w	r1, r4, r5
 800d0e2:	9803      	ldr	r0, [sp, #12]
 800d0e4:	bf0c      	ite	eq
 800d0e6:	2200      	moveq	r2, #0
 800d0e8:	2201      	movne	r2, #1
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	bf18      	it	ne
 800d0ee:	f042 0201 	orrne.w	r2, r2, #1
 800d0f2:	2a00      	cmp	r2, #0
 800d0f4:	f000 8306 	beq.w	800d704 <_svfiprintf_r+0x7f0>
 800d0f8:	2b01      	cmp	r3, #1
 800d0fa:	f000 83ab 	beq.w	800d854 <_svfiprintf_r+0x940>
 800d0fe:	2b02      	cmp	r3, #2
 800d100:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 800d104:	d179      	bne.n	800d1fa <_svfiprintf_r+0x2e6>
 800d106:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800d10a:	f004 010f 	and.w	r1, r4, #15
 800d10e:	0923      	lsrs	r3, r4, #4
 800d110:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800d114:	0928      	lsrs	r0, r5, #4
 800d116:	f81b 1001 	ldrb.w	r1, [fp, r1]
 800d11a:	461c      	mov	r4, r3
 800d11c:	4605      	mov	r5, r0
 800d11e:	4691      	mov	r9, r2
 800d120:	ea54 0005 	orrs.w	r0, r4, r5
 800d124:	f102 32ff 	add.w	r2, r2, #4294967295
 800d128:	f889 1000 	strb.w	r1, [r9]
 800d12c:	d1ed      	bne.n	800d10a <_svfiprintf_r+0x1f6>
 800d12e:	ebc9 0308 	rsb	r3, r9, r8
 800d132:	9306      	str	r3, [sp, #24]
 800d134:	9c06      	ldr	r4, [sp, #24]
 800d136:	9d03      	ldr	r5, [sp, #12]
 800d138:	42ac      	cmp	r4, r5
 800d13a:	bfb8      	it	lt
 800d13c:	462c      	movlt	r4, r5
 800d13e:	f1bc 0f00 	cmp.w	ip, #0
 800d142:	d000      	beq.n	800d146 <_svfiprintf_r+0x232>
 800d144:	3401      	adds	r4, #1
 800d146:	9b02      	ldr	r3, [sp, #8]
 800d148:	9d02      	ldr	r5, [sp, #8]
 800d14a:	f013 0302 	ands.w	r3, r3, #2
 800d14e:	9309      	str	r3, [sp, #36]	; 0x24
 800d150:	bf18      	it	ne
 800d152:	3402      	addne	r4, #2
 800d154:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 800d158:	950c      	str	r5, [sp, #48]	; 0x30
 800d15a:	f040 8201 	bne.w	800d560 <_svfiprintf_r+0x64c>
 800d15e:	9804      	ldr	r0, [sp, #16]
 800d160:	1b05      	subs	r5, r0, r4
 800d162:	2d00      	cmp	r5, #0
 800d164:	f340 81fc 	ble.w	800d560 <_svfiprintf_r+0x64c>
 800d168:	2d10      	cmp	r5, #16
 800d16a:	f640 0350 	movw	r3, #2128	; 0x850
 800d16e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d170:	f340 840d 	ble.w	800d98e <_svfiprintf_r+0xa7a>
 800d174:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d178:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800d17c:	9410      	str	r4, [sp, #64]	; 0x40
 800d17e:	f04f 0b10 	mov.w	fp, #16
 800d182:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d184:	9307      	str	r3, [sp, #28]
 800d186:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d18a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d18c:	e002      	b.n	800d194 <_svfiprintf_r+0x280>
 800d18e:	3d10      	subs	r5, #16
 800d190:	2d10      	cmp	r5, #16
 800d192:	dd17      	ble.n	800d1c4 <_svfiprintf_r+0x2b0>
 800d194:	3201      	adds	r2, #1
 800d196:	3110      	adds	r1, #16
 800d198:	2a07      	cmp	r2, #7
 800d19a:	e886 0810 	stmia.w	r6, {r4, fp}
 800d19e:	9216      	str	r2, [sp, #88]	; 0x58
 800d1a0:	f106 0608 	add.w	r6, r6, #8
 800d1a4:	9117      	str	r1, [sp, #92]	; 0x5c
 800d1a6:	ddf2      	ble.n	800d18e <_svfiprintf_r+0x27a>
 800d1a8:	9805      	ldr	r0, [sp, #20]
 800d1aa:	4649      	mov	r1, r9
 800d1ac:	aa15      	add	r2, sp, #84	; 0x54
 800d1ae:	4646      	mov	r6, r8
 800d1b0:	f7ff fe2e 	bl	800ce10 <__ssprint_r>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	f040 82bd 	bne.w	800d734 <_svfiprintf_r+0x820>
 800d1ba:	3d10      	subs	r5, #16
 800d1bc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d1be:	2d10      	cmp	r5, #16
 800d1c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d1c2:	dce7      	bgt.n	800d194 <_svfiprintf_r+0x280>
 800d1c4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800d1c8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d1ca:	3201      	adds	r2, #1
 800d1cc:	9b07      	ldr	r3, [sp, #28]
 800d1ce:	2a07      	cmp	r2, #7
 800d1d0:	4429      	add	r1, r5
 800d1d2:	9216      	str	r2, [sp, #88]	; 0x58
 800d1d4:	e886 0028 	stmia.w	r6, {r3, r5}
 800d1d8:	bfd8      	it	le
 800d1da:	3608      	addle	r6, #8
 800d1dc:	9117      	str	r1, [sp, #92]	; 0x5c
 800d1de:	f340 81c1 	ble.w	800d564 <_svfiprintf_r+0x650>
 800d1e2:	9805      	ldr	r0, [sp, #20]
 800d1e4:	aa15      	add	r2, sp, #84	; 0x54
 800d1e6:	9908      	ldr	r1, [sp, #32]
 800d1e8:	f7ff fe12 	bl	800ce10 <__ssprint_r>
 800d1ec:	2800      	cmp	r0, #0
 800d1ee:	f040 82a1 	bne.w	800d734 <_svfiprintf_r+0x820>
 800d1f2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d1f4:	4646      	mov	r6, r8
 800d1f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d1f8:	e1b4      	b.n	800d564 <_svfiprintf_r+0x650>
 800d1fa:	08e3      	lsrs	r3, r4, #3
 800d1fc:	08e9      	lsrs	r1, r5, #3
 800d1fe:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800d202:	4691      	mov	r9, r2
 800d204:	460d      	mov	r5, r1
 800d206:	f004 0207 	and.w	r2, r4, #7
 800d20a:	461c      	mov	r4, r3
 800d20c:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800d210:	ea54 0105 	orrs.w	r1, r4, r5
 800d214:	f109 32ff 	add.w	r2, r9, #4294967295
 800d218:	f889 3000 	strb.w	r3, [r9]
 800d21c:	d1ed      	bne.n	800d1fa <_svfiprintf_r+0x2e6>
 800d21e:	9c02      	ldr	r4, [sp, #8]
 800d220:	4649      	mov	r1, r9
 800d222:	07e0      	lsls	r0, r4, #31
 800d224:	f140 8347 	bpl.w	800d8b6 <_svfiprintf_r+0x9a2>
 800d228:	2b30      	cmp	r3, #48	; 0x30
 800d22a:	d080      	beq.n	800d12e <_svfiprintf_r+0x21a>
 800d22c:	2330      	movs	r3, #48	; 0x30
 800d22e:	ebc2 0408 	rsb	r4, r2, r8
 800d232:	4691      	mov	r9, r2
 800d234:	9406      	str	r4, [sp, #24]
 800d236:	f801 3c01 	strb.w	r3, [r1, #-1]
 800d23a:	e77b      	b.n	800d134 <_svfiprintf_r+0x220>
 800d23c:	9d02      	ldr	r5, [sp, #8]
 800d23e:	9004      	str	r0, [sp, #16]
 800d240:	f015 0320 	ands.w	r3, r5, #32
 800d244:	f000 813c 	beq.w	800d4c0 <_svfiprintf_r+0x5ac>
 800d248:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d24a:	2300      	movs	r3, #0
 800d24c:	1de2      	adds	r2, r4, #7
 800d24e:	f022 0207 	bic.w	r2, r2, #7
 800d252:	f102 0508 	add.w	r5, r2, #8
 800d256:	950b      	str	r5, [sp, #44]	; 0x2c
 800d258:	e9d2 4500 	ldrd	r4, r5, [r2]
 800d25c:	e734      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d25e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d260:	9d02      	ldr	r5, [sp, #8]
 800d262:	9004      	str	r0, [sp, #16]
 800d264:	f045 0502 	orr.w	r5, r5, #2
 800d268:	9502      	str	r5, [sp, #8]
 800d26a:	1d1d      	adds	r5, r3, #4
 800d26c:	950b      	str	r5, [sp, #44]	; 0x2c
 800d26e:	f640 3574 	movw	r5, #2932	; 0xb74
 800d272:	681c      	ldr	r4, [r3, #0]
 800d274:	f6c0 0501 	movt	r5, #2049	; 0x801
 800d278:	2330      	movs	r3, #48	; 0x30
 800d27a:	950e      	str	r5, [sp, #56]	; 0x38
 800d27c:	2500      	movs	r5, #0
 800d27e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800d282:	2378      	movs	r3, #120	; 0x78
 800d284:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800d288:	2302      	movs	r3, #2
 800d28a:	e71d      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d28c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d28e:	9004      	str	r0, [sp, #16]
 800d290:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d292:	f8d4 9000 	ldr.w	r9, [r4]
 800d296:	2400      	movs	r4, #0
 800d298:	1d05      	adds	r5, r0, #4
 800d29a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 800d29e:	f1b9 0f00 	cmp.w	r9, #0
 800d2a2:	f000 8379 	beq.w	800d998 <_svfiprintf_r+0xa84>
 800d2a6:	9803      	ldr	r0, [sp, #12]
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	4648      	mov	r0, r9
 800d2ac:	f2c0 834b 	blt.w	800d946 <_svfiprintf_r+0xa32>
 800d2b0:	4621      	mov	r1, r4
 800d2b2:	9a03      	ldr	r2, [sp, #12]
 800d2b4:	f7fe ff16 	bl	800c0e4 <memchr>
 800d2b8:	2800      	cmp	r0, #0
 800d2ba:	f000 837a 	beq.w	800d9b2 <_svfiprintf_r+0xa9e>
 800d2be:	950b      	str	r5, [sp, #44]	; 0x2c
 800d2c0:	ebc9 0000 	rsb	r0, r9, r0
 800d2c4:	9d03      	ldr	r5, [sp, #12]
 800d2c6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800d2ca:	42a8      	cmp	r0, r5
 800d2cc:	bfb8      	it	lt
 800d2ce:	4605      	movlt	r5, r0
 800d2d0:	9403      	str	r4, [sp, #12]
 800d2d2:	9506      	str	r5, [sp, #24]
 800d2d4:	e72e      	b.n	800d134 <_svfiprintf_r+0x220>
 800d2d6:	9c02      	ldr	r4, [sp, #8]
 800d2d8:	f044 0420 	orr.w	r4, r4, #32
 800d2dc:	9402      	str	r4, [sp, #8]
 800d2de:	f89a 3000 	ldrb.w	r3, [sl]
 800d2e2:	e671      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d2e4:	9c02      	ldr	r4, [sp, #8]
 800d2e6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d2ea:	06a0      	lsls	r0, r4, #26
 800d2ec:	f100 831e 	bmi.w	800d92c <_svfiprintf_r+0xa18>
 800d2f0:	9c02      	ldr	r4, [sp, #8]
 800d2f2:	06e1      	lsls	r1, r4, #27
 800d2f4:	f140 8330 	bpl.w	800d958 <_svfiprintf_r+0xa44>
 800d2f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d2fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d2fc:	3504      	adds	r5, #4
 800d2fe:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800d302:	950b      	str	r5, [sp, #44]	; 0x2c
 800d304:	601c      	str	r4, [r3, #0]
 800d306:	e62a      	b.n	800cf5e <_svfiprintf_r+0x4a>
 800d308:	f89a 3000 	ldrb.w	r3, [sl]
 800d30c:	4652      	mov	r2, sl
 800d30e:	2b6c      	cmp	r3, #108	; 0x6c
 800d310:	bf05      	ittet	eq
 800d312:	f10a 0a01 	addeq.w	sl, sl, #1
 800d316:	9c02      	ldreq	r4, [sp, #8]
 800d318:	9d02      	ldrne	r5, [sp, #8]
 800d31a:	f044 0420 	orreq.w	r4, r4, #32
 800d31e:	bf0b      	itete	eq
 800d320:	7853      	ldrbeq	r3, [r2, #1]
 800d322:	f045 0510 	orrne.w	r5, r5, #16
 800d326:	9402      	streq	r4, [sp, #8]
 800d328:	9502      	strne	r5, [sp, #8]
 800d32a:	e64d      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d32c:	9d02      	ldr	r5, [sp, #8]
 800d32e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800d332:	9502      	str	r5, [sp, #8]
 800d334:	f89a 3000 	ldrb.w	r3, [sl]
 800d338:	e646      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d33a:	9d02      	ldr	r5, [sp, #8]
 800d33c:	9004      	str	r0, [sp, #16]
 800d33e:	06ab      	lsls	r3, r5, #26
 800d340:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d344:	d52f      	bpl.n	800d3a6 <_svfiprintf_r+0x492>
 800d346:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d348:	1de3      	adds	r3, r4, #7
 800d34a:	f023 0307 	bic.w	r3, r3, #7
 800d34e:	f103 0508 	add.w	r5, r3, #8
 800d352:	950b      	str	r5, [sp, #44]	; 0x2c
 800d354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d358:	4614      	mov	r4, r2
 800d35a:	461d      	mov	r5, r3
 800d35c:	2a00      	cmp	r2, #0
 800d35e:	f173 0000 	sbcs.w	r0, r3, #0
 800d362:	f2c0 82c8 	blt.w	800d8f6 <_svfiprintf_r+0x9e2>
 800d366:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800d36a:	2301      	movs	r3, #1
 800d36c:	e6b0      	b.n	800d0d0 <_svfiprintf_r+0x1bc>
 800d36e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d370:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800d374:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d376:	2401      	movs	r4, #1
 800d378:	2200      	movs	r2, #0
 800d37a:	9004      	str	r0, [sp, #16]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	3504      	adds	r5, #4
 800d380:	9406      	str	r4, [sp, #24]
 800d382:	950b      	str	r5, [sp, #44]	; 0x2c
 800d384:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800d388:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800d38c:	2500      	movs	r5, #0
 800d38e:	9503      	str	r5, [sp, #12]
 800d390:	e6d9      	b.n	800d146 <_svfiprintf_r+0x232>
 800d392:	9c02      	ldr	r4, [sp, #8]
 800d394:	9004      	str	r0, [sp, #16]
 800d396:	f044 0410 	orr.w	r4, r4, #16
 800d39a:	9402      	str	r4, [sp, #8]
 800d39c:	9d02      	ldr	r5, [sp, #8]
 800d39e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d3a2:	06ab      	lsls	r3, r5, #26
 800d3a4:	d4cf      	bmi.n	800d346 <_svfiprintf_r+0x432>
 800d3a6:	9c02      	ldr	r4, [sp, #8]
 800d3a8:	06e5      	lsls	r5, r4, #27
 800d3aa:	f100 8297 	bmi.w	800d8dc <_svfiprintf_r+0x9c8>
 800d3ae:	9c02      	ldr	r4, [sp, #8]
 800d3b0:	0664      	lsls	r4, r4, #25
 800d3b2:	f140 8293 	bpl.w	800d8dc <_svfiprintf_r+0x9c8>
 800d3b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d3b8:	3004      	adds	r0, #4
 800d3ba:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 800d3be:	900b      	str	r0, [sp, #44]	; 0x2c
 800d3c0:	4622      	mov	r2, r4
 800d3c2:	17e5      	asrs	r5, r4, #31
 800d3c4:	462b      	mov	r3, r5
 800d3c6:	e7c9      	b.n	800d35c <_svfiprintf_r+0x448>
 800d3c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d3cc:	2000      	movs	r0, #0
 800d3ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d3d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 800d3d6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800d3da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d3de:	2a09      	cmp	r2, #9
 800d3e0:	d9f5      	bls.n	800d3ce <_svfiprintf_r+0x4ba>
 800d3e2:	e5f3      	b.n	800cfcc <_svfiprintf_r+0xb8>
 800d3e4:	9c02      	ldr	r4, [sp, #8]
 800d3e6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800d3ea:	9402      	str	r4, [sp, #8]
 800d3ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d3f0:	e5ea      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d3f2:	f89a 3000 	ldrb.w	r3, [sl]
 800d3f6:	f10a 0501 	add.w	r5, sl, #1
 800d3fa:	2b2a      	cmp	r3, #42	; 0x2a
 800d3fc:	f000 82e1 	beq.w	800d9c2 <_svfiprintf_r+0xaae>
 800d400:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d404:	2a09      	cmp	r2, #9
 800d406:	bf82      	ittt	hi
 800d408:	2400      	movhi	r4, #0
 800d40a:	46aa      	movhi	sl, r5
 800d40c:	9403      	strhi	r4, [sp, #12]
 800d40e:	f63f addd 	bhi.w	800cfcc <_svfiprintf_r+0xb8>
 800d412:	2400      	movs	r4, #0
 800d414:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800d418:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d41c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800d420:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800d424:	2a09      	cmp	r2, #9
 800d426:	d9f5      	bls.n	800d414 <_svfiprintf_r+0x500>
 800d428:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800d42c:	46aa      	mov	sl, r5
 800d42e:	9403      	str	r4, [sp, #12]
 800d430:	e5cc      	b.n	800cfcc <_svfiprintf_r+0xb8>
 800d432:	9c02      	ldr	r4, [sp, #8]
 800d434:	9004      	str	r0, [sp, #16]
 800d436:	f044 0410 	orr.w	r4, r4, #16
 800d43a:	9402      	str	r4, [sp, #8]
 800d43c:	9d02      	ldr	r5, [sp, #8]
 800d43e:	06aa      	lsls	r2, r5, #26
 800d440:	f53f ae38 	bmi.w	800d0b4 <_svfiprintf_r+0x1a0>
 800d444:	9c02      	ldr	r4, [sp, #8]
 800d446:	06e3      	lsls	r3, r4, #27
 800d448:	f100 8267 	bmi.w	800d91a <_svfiprintf_r+0xa06>
 800d44c:	9c02      	ldr	r4, [sp, #8]
 800d44e:	0665      	lsls	r5, r4, #25
 800d450:	f140 8263 	bpl.w	800d91a <_svfiprintf_r+0xa06>
 800d454:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d456:	2500      	movs	r5, #0
 800d458:	2301      	movs	r3, #1
 800d45a:	3004      	adds	r0, #4
 800d45c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800d460:	900b      	str	r0, [sp, #44]	; 0x2c
 800d462:	e631      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d464:	9d02      	ldr	r5, [sp, #8]
 800d466:	f640 3460 	movw	r4, #2912	; 0xb60
 800d46a:	f6c0 0401 	movt	r4, #2049	; 0x801
 800d46e:	940e      	str	r4, [sp, #56]	; 0x38
 800d470:	06ac      	lsls	r4, r5, #26
 800d472:	9004      	str	r0, [sp, #16]
 800d474:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d478:	d543      	bpl.n	800d502 <_svfiprintf_r+0x5ee>
 800d47a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d47c:	1de2      	adds	r2, r4, #7
 800d47e:	f022 0207 	bic.w	r2, r2, #7
 800d482:	f102 0508 	add.w	r5, r2, #8
 800d486:	950b      	str	r5, [sp, #44]	; 0x2c
 800d488:	e9d2 4500 	ldrd	r4, r5, [r2]
 800d48c:	9802      	ldr	r0, [sp, #8]
 800d48e:	07c2      	lsls	r2, r0, #31
 800d490:	d554      	bpl.n	800d53c <_svfiprintf_r+0x628>
 800d492:	ea54 0105 	orrs.w	r1, r4, r5
 800d496:	d051      	beq.n	800d53c <_svfiprintf_r+0x628>
 800d498:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800d49c:	f040 0002 	orr.w	r0, r0, #2
 800d4a0:	2330      	movs	r3, #48	; 0x30
 800d4a2:	9002      	str	r0, [sp, #8]
 800d4a4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800d4a8:	2302      	movs	r3, #2
 800d4aa:	e60d      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d4ac:	9c02      	ldr	r4, [sp, #8]
 800d4ae:	9004      	str	r0, [sp, #16]
 800d4b0:	f044 0410 	orr.w	r4, r4, #16
 800d4b4:	9402      	str	r4, [sp, #8]
 800d4b6:	9d02      	ldr	r5, [sp, #8]
 800d4b8:	f015 0320 	ands.w	r3, r5, #32
 800d4bc:	f47f aec4 	bne.w	800d248 <_svfiprintf_r+0x334>
 800d4c0:	9c02      	ldr	r4, [sp, #8]
 800d4c2:	f014 0210 	ands.w	r2, r4, #16
 800d4c6:	f040 8220 	bne.w	800d90a <_svfiprintf_r+0x9f6>
 800d4ca:	9c02      	ldr	r4, [sp, #8]
 800d4cc:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800d4d0:	f000 821b 	beq.w	800d90a <_svfiprintf_r+0x9f6>
 800d4d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d4d6:	4613      	mov	r3, r2
 800d4d8:	2500      	movs	r5, #0
 800d4da:	3004      	adds	r0, #4
 800d4dc:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800d4e0:	900b      	str	r0, [sp, #44]	; 0x2c
 800d4e2:	e5f1      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d4e4:	f89a 3000 	ldrb.w	r3, [sl]
 800d4e8:	212b      	movs	r1, #43	; 0x2b
 800d4ea:	e56d      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d4ec:	9d02      	ldr	r5, [sp, #8]
 800d4ee:	f640 3474 	movw	r4, #2932	; 0xb74
 800d4f2:	f6c0 0401 	movt	r4, #2049	; 0x801
 800d4f6:	940e      	str	r4, [sp, #56]	; 0x38
 800d4f8:	06ac      	lsls	r4, r5, #26
 800d4fa:	9004      	str	r0, [sp, #16]
 800d4fc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d500:	d4bb      	bmi.n	800d47a <_svfiprintf_r+0x566>
 800d502:	9c02      	ldr	r4, [sp, #8]
 800d504:	06e0      	lsls	r0, r4, #27
 800d506:	f100 81e2 	bmi.w	800d8ce <_svfiprintf_r+0x9ba>
 800d50a:	9c02      	ldr	r4, [sp, #8]
 800d50c:	0661      	lsls	r1, r4, #25
 800d50e:	f140 81de 	bpl.w	800d8ce <_svfiprintf_r+0x9ba>
 800d512:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d514:	2500      	movs	r5, #0
 800d516:	3004      	adds	r0, #4
 800d518:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800d51c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d51e:	e7b5      	b.n	800d48c <_svfiprintf_r+0x578>
 800d520:	f89a 3000 	ldrb.w	r3, [sl]
 800d524:	2900      	cmp	r1, #0
 800d526:	f47f ad4f 	bne.w	800cfc8 <_svfiprintf_r+0xb4>
 800d52a:	2120      	movs	r1, #32
 800d52c:	e54c      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d52e:	9d02      	ldr	r5, [sp, #8]
 800d530:	f045 0501 	orr.w	r5, r5, #1
 800d534:	9502      	str	r5, [sp, #8]
 800d536:	f89a 3000 	ldrb.w	r3, [sl]
 800d53a:	e545      	b.n	800cfc8 <_svfiprintf_r+0xb4>
 800d53c:	2302      	movs	r3, #2
 800d53e:	e5c3      	b.n	800d0c8 <_svfiprintf_r+0x1b4>
 800d540:	9004      	str	r0, [sp, #16]
 800d542:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800d546:	2b00      	cmp	r3, #0
 800d548:	f000 80ed 	beq.w	800d726 <_svfiprintf_r+0x812>
 800d54c:	2401      	movs	r4, #1
 800d54e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800d552:	9406      	str	r4, [sp, #24]
 800d554:	2300      	movs	r3, #0
 800d556:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800d55a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800d55e:	e715      	b.n	800d38c <_svfiprintf_r+0x478>
 800d560:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d562:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d564:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 800d568:	b173      	cbz	r3, 800d588 <_svfiprintf_r+0x674>
 800d56a:	3201      	adds	r2, #1
 800d56c:	3101      	adds	r1, #1
 800d56e:	2a07      	cmp	r2, #7
 800d570:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 800d574:	f04f 0301 	mov.w	r3, #1
 800d578:	9216      	str	r2, [sp, #88]	; 0x58
 800d57a:	e886 0009 	stmia.w	r6, {r0, r3}
 800d57e:	bfd8      	it	le
 800d580:	3608      	addle	r6, #8
 800d582:	9117      	str	r1, [sp, #92]	; 0x5c
 800d584:	f300 8157 	bgt.w	800d836 <_svfiprintf_r+0x922>
 800d588:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d58a:	b16d      	cbz	r5, 800d5a8 <_svfiprintf_r+0x694>
 800d58c:	3201      	adds	r2, #1
 800d58e:	3102      	adds	r1, #2
 800d590:	2a07      	cmp	r2, #7
 800d592:	a814      	add	r0, sp, #80	; 0x50
 800d594:	f04f 0302 	mov.w	r3, #2
 800d598:	9216      	str	r2, [sp, #88]	; 0x58
 800d59a:	e886 0009 	stmia.w	r6, {r0, r3}
 800d59e:	bfd8      	it	le
 800d5a0:	3608      	addle	r6, #8
 800d5a2:	9117      	str	r1, [sp, #92]	; 0x5c
 800d5a4:	f300 813c 	bgt.w	800d820 <_svfiprintf_r+0x90c>
 800d5a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5aa:	2b80      	cmp	r3, #128	; 0x80
 800d5ac:	f000 80cd 	beq.w	800d74a <_svfiprintf_r+0x836>
 800d5b0:	9803      	ldr	r0, [sp, #12]
 800d5b2:	9b06      	ldr	r3, [sp, #24]
 800d5b4:	1ac5      	subs	r5, r0, r3
 800d5b6:	2d00      	cmp	r5, #0
 800d5b8:	dd44      	ble.n	800d644 <_svfiprintf_r+0x730>
 800d5ba:	4ba5      	ldr	r3, [pc, #660]	; (800d850 <_svfiprintf_r+0x93c>)
 800d5bc:	2d10      	cmp	r5, #16
 800d5be:	9307      	str	r3, [sp, #28]
 800d5c0:	dd2b      	ble.n	800d61a <_svfiprintf_r+0x706>
 800d5c2:	f8cd 900c 	str.w	r9, [sp, #12]
 800d5c6:	f04f 0b10 	mov.w	fp, #16
 800d5ca:	9409      	str	r4, [sp, #36]	; 0x24
 800d5cc:	46a9      	mov	r9, r5
 800d5ce:	9c05      	ldr	r4, [sp, #20]
 800d5d0:	9d08      	ldr	r5, [sp, #32]
 800d5d2:	e004      	b.n	800d5de <_svfiprintf_r+0x6ca>
 800d5d4:	f1a9 0910 	sub.w	r9, r9, #16
 800d5d8:	f1b9 0f10 	cmp.w	r9, #16
 800d5dc:	dd19      	ble.n	800d612 <_svfiprintf_r+0x6fe>
 800d5de:	3201      	adds	r2, #1
 800d5e0:	3110      	adds	r1, #16
 800d5e2:	2a07      	cmp	r2, #7
 800d5e4:	e886 0880 	stmia.w	r6, {r7, fp}
 800d5e8:	9216      	str	r2, [sp, #88]	; 0x58
 800d5ea:	f106 0608 	add.w	r6, r6, #8
 800d5ee:	9117      	str	r1, [sp, #92]	; 0x5c
 800d5f0:	ddf0      	ble.n	800d5d4 <_svfiprintf_r+0x6c0>
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	4629      	mov	r1, r5
 800d5f6:	aa15      	add	r2, sp, #84	; 0x54
 800d5f8:	4646      	mov	r6, r8
 800d5fa:	f7ff fc09 	bl	800ce10 <__ssprint_r>
 800d5fe:	2800      	cmp	r0, #0
 800d600:	f040 8098 	bne.w	800d734 <_svfiprintf_r+0x820>
 800d604:	f1a9 0910 	sub.w	r9, r9, #16
 800d608:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d60a:	f1b9 0f10 	cmp.w	r9, #16
 800d60e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d610:	dce5      	bgt.n	800d5de <_svfiprintf_r+0x6ca>
 800d612:	464d      	mov	r5, r9
 800d614:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d616:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d61a:	3201      	adds	r2, #1
 800d61c:	9b07      	ldr	r3, [sp, #28]
 800d61e:	2a07      	cmp	r2, #7
 800d620:	4429      	add	r1, r5
 800d622:	9216      	str	r2, [sp, #88]	; 0x58
 800d624:	e886 0028 	stmia.w	r6, {r3, r5}
 800d628:	bfd8      	it	le
 800d62a:	3608      	addle	r6, #8
 800d62c:	9117      	str	r1, [sp, #92]	; 0x5c
 800d62e:	dd09      	ble.n	800d644 <_svfiprintf_r+0x730>
 800d630:	9805      	ldr	r0, [sp, #20]
 800d632:	aa15      	add	r2, sp, #84	; 0x54
 800d634:	9908      	ldr	r1, [sp, #32]
 800d636:	f7ff fbeb 	bl	800ce10 <__ssprint_r>
 800d63a:	2800      	cmp	r0, #0
 800d63c:	d17a      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d63e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d640:	4646      	mov	r6, r8
 800d642:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d644:	3201      	adds	r2, #1
 800d646:	9d06      	ldr	r5, [sp, #24]
 800d648:	2a07      	cmp	r2, #7
 800d64a:	9216      	str	r2, [sp, #88]	; 0x58
 800d64c:	4429      	add	r1, r5
 800d64e:	f8c6 9000 	str.w	r9, [r6]
 800d652:	9117      	str	r1, [sp, #92]	; 0x5c
 800d654:	bfd8      	it	le
 800d656:	f106 0308 	addle.w	r3, r6, #8
 800d65a:	6075      	str	r5, [r6, #4]
 800d65c:	f300 80c0 	bgt.w	800d7e0 <_svfiprintf_r+0x8cc>
 800d660:	9d02      	ldr	r5, [sp, #8]
 800d662:	076a      	lsls	r2, r5, #29
 800d664:	d538      	bpl.n	800d6d8 <_svfiprintf_r+0x7c4>
 800d666:	9804      	ldr	r0, [sp, #16]
 800d668:	1b05      	subs	r5, r0, r4
 800d66a:	2d00      	cmp	r5, #0
 800d66c:	dd34      	ble.n	800d6d8 <_svfiprintf_r+0x7c4>
 800d66e:	2d10      	cmp	r5, #16
 800d670:	f640 0050 	movw	r0, #2128	; 0x850
 800d674:	f6c0 0001 	movt	r0, #2049	; 0x801
 800d678:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d67a:	9007      	str	r0, [sp, #28]
 800d67c:	dd22      	ble.n	800d6c4 <_svfiprintf_r+0x7b0>
 800d67e:	9402      	str	r4, [sp, #8]
 800d680:	2610      	movs	r6, #16
 800d682:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d686:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d68a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d68c:	e002      	b.n	800d694 <_svfiprintf_r+0x780>
 800d68e:	3d10      	subs	r5, #16
 800d690:	2d10      	cmp	r5, #16
 800d692:	dd16      	ble.n	800d6c2 <_svfiprintf_r+0x7ae>
 800d694:	3201      	adds	r2, #1
 800d696:	3110      	adds	r1, #16
 800d698:	2a07      	cmp	r2, #7
 800d69a:	e883 0050 	stmia.w	r3, {r4, r6}
 800d69e:	9216      	str	r2, [sp, #88]	; 0x58
 800d6a0:	f103 0308 	add.w	r3, r3, #8
 800d6a4:	9117      	str	r1, [sp, #92]	; 0x5c
 800d6a6:	ddf2      	ble.n	800d68e <_svfiprintf_r+0x77a>
 800d6a8:	4648      	mov	r0, r9
 800d6aa:	4659      	mov	r1, fp
 800d6ac:	aa15      	add	r2, sp, #84	; 0x54
 800d6ae:	f7ff fbaf 	bl	800ce10 <__ssprint_r>
 800d6b2:	4643      	mov	r3, r8
 800d6b4:	2800      	cmp	r0, #0
 800d6b6:	d13d      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d6b8:	3d10      	subs	r5, #16
 800d6ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d6bc:	2d10      	cmp	r5, #16
 800d6be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d6c0:	dce8      	bgt.n	800d694 <_svfiprintf_r+0x780>
 800d6c2:	9c02      	ldr	r4, [sp, #8]
 800d6c4:	3201      	adds	r2, #1
 800d6c6:	9807      	ldr	r0, [sp, #28]
 800d6c8:	2a07      	cmp	r2, #7
 800d6ca:	4429      	add	r1, r5
 800d6cc:	9216      	str	r2, [sp, #88]	; 0x58
 800d6ce:	9117      	str	r1, [sp, #92]	; 0x5c
 800d6d0:	e883 0021 	stmia.w	r3, {r0, r5}
 800d6d4:	f300 80e5 	bgt.w	800d8a2 <_svfiprintf_r+0x98e>
 800d6d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d6da:	9804      	ldr	r0, [sp, #16]
 800d6dc:	4284      	cmp	r4, r0
 800d6de:	bfac      	ite	ge
 800d6e0:	192d      	addge	r5, r5, r4
 800d6e2:	182d      	addlt	r5, r5, r0
 800d6e4:	950a      	str	r5, [sp, #40]	; 0x28
 800d6e6:	2900      	cmp	r1, #0
 800d6e8:	f040 8084 	bne.w	800d7f4 <_svfiprintf_r+0x8e0>
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	9316      	str	r3, [sp, #88]	; 0x58
 800d6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f4:	4646      	mov	r6, r8
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	bf18      	it	ne
 800d6fa:	2b25      	cmpne	r3, #37	; 0x25
 800d6fc:	f47f ac36 	bne.w	800cf6c <_svfiprintf_r+0x58>
 800d700:	4654      	mov	r4, sl
 800d702:	e450      	b.n	800cfa6 <_svfiprintf_r+0x92>
 800d704:	2b00      	cmp	r3, #0
 800d706:	d17e      	bne.n	800d806 <_svfiprintf_r+0x8f2>
 800d708:	9c02      	ldr	r4, [sp, #8]
 800d70a:	07e1      	lsls	r1, r4, #31
 800d70c:	bf5c      	itt	pl
 800d70e:	9306      	strpl	r3, [sp, #24]
 800d710:	46c1      	movpl	r9, r8
 800d712:	f57f ad0f 	bpl.w	800d134 <_svfiprintf_r+0x220>
 800d716:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800d718:	2330      	movs	r3, #48	; 0x30
 800d71a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800d71e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800d722:	9506      	str	r5, [sp, #24]
 800d724:	e506      	b.n	800d134 <_svfiprintf_r+0x220>
 800d726:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d728:	b123      	cbz	r3, 800d734 <_svfiprintf_r+0x820>
 800d72a:	9805      	ldr	r0, [sp, #20]
 800d72c:	aa15      	add	r2, sp, #84	; 0x54
 800d72e:	9908      	ldr	r1, [sp, #32]
 800d730:	f7ff fb6e 	bl	800ce10 <__ssprint_r>
 800d734:	9c08      	ldr	r4, [sp, #32]
 800d736:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d738:	89a3      	ldrh	r3, [r4, #12]
 800d73a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d73e:	bf18      	it	ne
 800d740:	f04f 30ff 	movne.w	r0, #4294967295
 800d744:	b033      	add	sp, #204	; 0xcc
 800d746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d74a:	9804      	ldr	r0, [sp, #16]
 800d74c:	1b05      	subs	r5, r0, r4
 800d74e:	2d00      	cmp	r5, #0
 800d750:	f77f af2e 	ble.w	800d5b0 <_svfiprintf_r+0x69c>
 800d754:	4b3e      	ldr	r3, [pc, #248]	; (800d850 <_svfiprintf_r+0x93c>)
 800d756:	2d10      	cmp	r5, #16
 800d758:	9307      	str	r3, [sp, #28]
 800d75a:	dd2a      	ble.n	800d7b2 <_svfiprintf_r+0x89e>
 800d75c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d760:	f04f 0b10 	mov.w	fp, #16
 800d764:	940c      	str	r4, [sp, #48]	; 0x30
 800d766:	46a9      	mov	r9, r5
 800d768:	9c05      	ldr	r4, [sp, #20]
 800d76a:	9d08      	ldr	r5, [sp, #32]
 800d76c:	e004      	b.n	800d778 <_svfiprintf_r+0x864>
 800d76e:	f1a9 0910 	sub.w	r9, r9, #16
 800d772:	f1b9 0f10 	cmp.w	r9, #16
 800d776:	dd18      	ble.n	800d7aa <_svfiprintf_r+0x896>
 800d778:	3201      	adds	r2, #1
 800d77a:	3110      	adds	r1, #16
 800d77c:	2a07      	cmp	r2, #7
 800d77e:	e886 0880 	stmia.w	r6, {r7, fp}
 800d782:	9216      	str	r2, [sp, #88]	; 0x58
 800d784:	f106 0608 	add.w	r6, r6, #8
 800d788:	9117      	str	r1, [sp, #92]	; 0x5c
 800d78a:	ddf0      	ble.n	800d76e <_svfiprintf_r+0x85a>
 800d78c:	4620      	mov	r0, r4
 800d78e:	4629      	mov	r1, r5
 800d790:	aa15      	add	r2, sp, #84	; 0x54
 800d792:	4646      	mov	r6, r8
 800d794:	f7ff fb3c 	bl	800ce10 <__ssprint_r>
 800d798:	2800      	cmp	r0, #0
 800d79a:	d1cb      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d79c:	f1a9 0910 	sub.w	r9, r9, #16
 800d7a0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d7a2:	f1b9 0f10 	cmp.w	r9, #16
 800d7a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d7a8:	dce6      	bgt.n	800d778 <_svfiprintf_r+0x864>
 800d7aa:	464d      	mov	r5, r9
 800d7ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d7ae:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d7b2:	3201      	adds	r2, #1
 800d7b4:	9b07      	ldr	r3, [sp, #28]
 800d7b6:	2a07      	cmp	r2, #7
 800d7b8:	4429      	add	r1, r5
 800d7ba:	9216      	str	r2, [sp, #88]	; 0x58
 800d7bc:	e886 0028 	stmia.w	r6, {r3, r5}
 800d7c0:	bfd8      	it	le
 800d7c2:	3608      	addle	r6, #8
 800d7c4:	9117      	str	r1, [sp, #92]	; 0x5c
 800d7c6:	f77f aef3 	ble.w	800d5b0 <_svfiprintf_r+0x69c>
 800d7ca:	9805      	ldr	r0, [sp, #20]
 800d7cc:	aa15      	add	r2, sp, #84	; 0x54
 800d7ce:	9908      	ldr	r1, [sp, #32]
 800d7d0:	f7ff fb1e 	bl	800ce10 <__ssprint_r>
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	d1ad      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d7d8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d7da:	4646      	mov	r6, r8
 800d7dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d7de:	e6e7      	b.n	800d5b0 <_svfiprintf_r+0x69c>
 800d7e0:	9805      	ldr	r0, [sp, #20]
 800d7e2:	aa15      	add	r2, sp, #84	; 0x54
 800d7e4:	9908      	ldr	r1, [sp, #32]
 800d7e6:	f7ff fb13 	bl	800ce10 <__ssprint_r>
 800d7ea:	2800      	cmp	r0, #0
 800d7ec:	d1a2      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d7ee:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d7f0:	4643      	mov	r3, r8
 800d7f2:	e735      	b.n	800d660 <_svfiprintf_r+0x74c>
 800d7f4:	9805      	ldr	r0, [sp, #20]
 800d7f6:	aa15      	add	r2, sp, #84	; 0x54
 800d7f8:	9908      	ldr	r1, [sp, #32]
 800d7fa:	f7ff fb09 	bl	800ce10 <__ssprint_r>
 800d7fe:	2800      	cmp	r0, #0
 800d800:	f43f af74 	beq.w	800d6ec <_svfiprintf_r+0x7d8>
 800d804:	e796      	b.n	800d734 <_svfiprintf_r+0x820>
 800d806:	9206      	str	r2, [sp, #24]
 800d808:	46c1      	mov	r9, r8
 800d80a:	e493      	b.n	800d134 <_svfiprintf_r+0x220>
 800d80c:	9805      	ldr	r0, [sp, #20]
 800d80e:	aa15      	add	r2, sp, #84	; 0x54
 800d810:	9908      	ldr	r1, [sp, #32]
 800d812:	f7ff fafd 	bl	800ce10 <__ssprint_r>
 800d816:	2800      	cmp	r0, #0
 800d818:	d18c      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d81a:	4646      	mov	r6, r8
 800d81c:	f7ff bbc0 	b.w	800cfa0 <_svfiprintf_r+0x8c>
 800d820:	9805      	ldr	r0, [sp, #20]
 800d822:	aa15      	add	r2, sp, #84	; 0x54
 800d824:	9908      	ldr	r1, [sp, #32]
 800d826:	f7ff faf3 	bl	800ce10 <__ssprint_r>
 800d82a:	2800      	cmp	r0, #0
 800d82c:	d182      	bne.n	800d734 <_svfiprintf_r+0x820>
 800d82e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d830:	4646      	mov	r6, r8
 800d832:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d834:	e6b8      	b.n	800d5a8 <_svfiprintf_r+0x694>
 800d836:	9805      	ldr	r0, [sp, #20]
 800d838:	aa15      	add	r2, sp, #84	; 0x54
 800d83a:	9908      	ldr	r1, [sp, #32]
 800d83c:	f7ff fae8 	bl	800ce10 <__ssprint_r>
 800d840:	2800      	cmp	r0, #0
 800d842:	f47f af77 	bne.w	800d734 <_svfiprintf_r+0x820>
 800d846:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d848:	4646      	mov	r6, r8
 800d84a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d84c:	e69c      	b.n	800d588 <_svfiprintf_r+0x674>
 800d84e:	bf00      	nop
 800d850:	08010860 	stmdaeq	r1, {r5, r6, fp}
 800d854:	2d00      	cmp	r5, #0
 800d856:	bf08      	it	eq
 800d858:	2c0a      	cmpeq	r4, #10
 800d85a:	d330      	bcc.n	800d8be <_svfiprintf_r+0x9aa>
 800d85c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 800d860:	46e1      	mov	r9, ip
 800d862:	9606      	str	r6, [sp, #24]
 800d864:	4620      	mov	r0, r4
 800d866:	4629      	mov	r1, r5
 800d868:	220a      	movs	r2, #10
 800d86a:	2300      	movs	r3, #0
 800d86c:	f001 fb10 	bl	800ee90 <__aeabi_uldivmod>
 800d870:	465e      	mov	r6, fp
 800d872:	4620      	mov	r0, r4
 800d874:	4629      	mov	r1, r5
 800d876:	2300      	movs	r3, #0
 800d878:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d87c:	3230      	adds	r2, #48	; 0x30
 800d87e:	7032      	strb	r2, [r6, #0]
 800d880:	220a      	movs	r2, #10
 800d882:	f001 fb05 	bl	800ee90 <__aeabi_uldivmod>
 800d886:	4604      	mov	r4, r0
 800d888:	460d      	mov	r5, r1
 800d88a:	ea54 0005 	orrs.w	r0, r4, r5
 800d88e:	d1e9      	bne.n	800d864 <_svfiprintf_r+0x950>
 800d890:	46cc      	mov	ip, r9
 800d892:	46b1      	mov	r9, r6
 800d894:	9e06      	ldr	r6, [sp, #24]
 800d896:	e44a      	b.n	800d12e <_svfiprintf_r+0x21a>
 800d898:	930b      	str	r3, [sp, #44]	; 0x2c
 800d89a:	f89a 3000 	ldrb.w	r3, [sl]
 800d89e:	f7ff bb93 	b.w	800cfc8 <_svfiprintf_r+0xb4>
 800d8a2:	9805      	ldr	r0, [sp, #20]
 800d8a4:	aa15      	add	r2, sp, #84	; 0x54
 800d8a6:	9908      	ldr	r1, [sp, #32]
 800d8a8:	f7ff fab2 	bl	800ce10 <__ssprint_r>
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	f47f af41 	bne.w	800d734 <_svfiprintf_r+0x820>
 800d8b2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d8b4:	e710      	b.n	800d6d8 <_svfiprintf_r+0x7c4>
 800d8b6:	ebc9 0508 	rsb	r5, r9, r8
 800d8ba:	9506      	str	r5, [sp, #24]
 800d8bc:	e43a      	b.n	800d134 <_svfiprintf_r+0x220>
 800d8be:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800d8c0:	3430      	adds	r4, #48	; 0x30
 800d8c2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800d8c6:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 800d8ca:	9506      	str	r5, [sp, #24]
 800d8cc:	e432      	b.n	800d134 <_svfiprintf_r+0x220>
 800d8ce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d8d0:	3504      	adds	r5, #4
 800d8d2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d8d6:	950b      	str	r5, [sp, #44]	; 0x2c
 800d8d8:	2500      	movs	r5, #0
 800d8da:	e5d7      	b.n	800d48c <_svfiprintf_r+0x578>
 800d8dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d8de:	3504      	adds	r5, #4
 800d8e0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d8e4:	950b      	str	r5, [sp, #44]	; 0x2c
 800d8e6:	4622      	mov	r2, r4
 800d8e8:	17e5      	asrs	r5, r4, #31
 800d8ea:	462b      	mov	r3, r5
 800d8ec:	2a00      	cmp	r2, #0
 800d8ee:	f173 0000 	sbcs.w	r0, r3, #0
 800d8f2:	f6bf ad38 	bge.w	800d366 <_svfiprintf_r+0x452>
 800d8f6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800d8fa:	4264      	negs	r4, r4
 800d8fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d900:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 800d904:	2301      	movs	r3, #1
 800d906:	f7ff bbe3 	b.w	800d0d0 <_svfiprintf_r+0x1bc>
 800d90a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d90c:	3504      	adds	r5, #4
 800d90e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d912:	950b      	str	r5, [sp, #44]	; 0x2c
 800d914:	2500      	movs	r5, #0
 800d916:	f7ff bbd7 	b.w	800d0c8 <_svfiprintf_r+0x1b4>
 800d91a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d91c:	2301      	movs	r3, #1
 800d91e:	3504      	adds	r5, #4
 800d920:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d924:	950b      	str	r5, [sp, #44]	; 0x2c
 800d926:	2500      	movs	r5, #0
 800d928:	f7ff bbce 	b.w	800d0c8 <_svfiprintf_r+0x1b4>
 800d92c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d92e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d930:	6829      	ldr	r1, [r5, #0]
 800d932:	4622      	mov	r2, r4
 800d934:	17e5      	asrs	r5, r4, #31
 800d936:	462b      	mov	r3, r5
 800d938:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d93a:	e9c1 2300 	strd	r2, r3, [r1]
 800d93e:	3504      	adds	r5, #4
 800d940:	950b      	str	r5, [sp, #44]	; 0x2c
 800d942:	f7ff bb0c 	b.w	800cf5e <_svfiprintf_r+0x4a>
 800d946:	950b      	str	r5, [sp, #44]	; 0x2c
 800d948:	9403      	str	r4, [sp, #12]
 800d94a:	f7fb fceb 	bl	8009324 <strlen>
 800d94e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800d952:	9006      	str	r0, [sp, #24]
 800d954:	f7ff bbee 	b.w	800d134 <_svfiprintf_r+0x220>
 800d958:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d95a:	9d02      	ldr	r5, [sp, #8]
 800d95c:	3404      	adds	r4, #4
 800d95e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d962:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d966:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d968:	940b      	str	r4, [sp, #44]	; 0x2c
 800d96a:	bf14      	ite	ne
 800d96c:	801d      	strhne	r5, [r3, #0]
 800d96e:	601d      	streq	r5, [r3, #0]
 800d970:	f7ff baf5 	b.w	800cf5e <_svfiprintf_r+0x4a>
 800d974:	2140      	movs	r1, #64	; 0x40
 800d976:	f7fe f8fd 	bl	800bb74 <_malloc_r>
 800d97a:	9c08      	ldr	r4, [sp, #32]
 800d97c:	6020      	str	r0, [r4, #0]
 800d97e:	6120      	str	r0, [r4, #16]
 800d980:	2800      	cmp	r0, #0
 800d982:	d02f      	beq.n	800d9e4 <_svfiprintf_r+0xad0>
 800d984:	9c08      	ldr	r4, [sp, #32]
 800d986:	2340      	movs	r3, #64	; 0x40
 800d988:	6163      	str	r3, [r4, #20]
 800d98a:	f7ff bad1 	b.w	800cf30 <_svfiprintf_r+0x1c>
 800d98e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d992:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d994:	9307      	str	r3, [sp, #28]
 800d996:	e418      	b.n	800d1ca <_svfiprintf_r+0x2b6>
 800d998:	9c03      	ldr	r4, [sp, #12]
 800d99a:	f640 3988 	movw	r9, #2952	; 0xb88
 800d99e:	950b      	str	r5, [sp, #44]	; 0x2c
 800d9a0:	f6c0 0901 	movt	r9, #2049	; 0x801
 800d9a4:	2c06      	cmp	r4, #6
 800d9a6:	bf28      	it	cs
 800d9a8:	2406      	movcs	r4, #6
 800d9aa:	9406      	str	r4, [sp, #24]
 800d9ac:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d9b0:	e4ec      	b.n	800d38c <_svfiprintf_r+0x478>
 800d9b2:	9c03      	ldr	r4, [sp, #12]
 800d9b4:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800d9b8:	950b      	str	r5, [sp, #44]	; 0x2c
 800d9ba:	9406      	str	r4, [sp, #24]
 800d9bc:	9003      	str	r0, [sp, #12]
 800d9be:	f7ff bbb9 	b.w	800d134 <_svfiprintf_r+0x220>
 800d9c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d9c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800d9c8:	46aa      	mov	sl, r5
 800d9ca:	6824      	ldr	r4, [r4, #0]
 800d9cc:	9403      	str	r4, [sp, #12]
 800d9ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d9d0:	1d22      	adds	r2, r4, #4
 800d9d2:	9c03      	ldr	r4, [sp, #12]
 800d9d4:	920b      	str	r2, [sp, #44]	; 0x2c
 800d9d6:	2c00      	cmp	r4, #0
 800d9d8:	bfbc      	itt	lt
 800d9da:	f04f 35ff 	movlt.w	r5, #4294967295
 800d9de:	9503      	strlt	r5, [sp, #12]
 800d9e0:	f7ff baf2 	b.w	800cfc8 <_svfiprintf_r+0xb4>
 800d9e4:	9d05      	ldr	r5, [sp, #20]
 800d9e6:	230c      	movs	r3, #12
 800d9e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ec:	602b      	str	r3, [r5, #0]
 800d9ee:	e6a9      	b.n	800d744 <_svfiprintf_r+0x830>

0800d9f0 <_calloc_r>:
 800d9f0:	b510      	push	{r4, lr}
 800d9f2:	fb02 f101 	mul.w	r1, r2, r1
 800d9f6:	f7fe f8bd 	bl	800bb74 <_malloc_r>
 800d9fa:	4604      	mov	r4, r0
 800d9fc:	b170      	cbz	r0, 800da1c <_calloc_r+0x2c>
 800d9fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800da02:	f022 0203 	bic.w	r2, r2, #3
 800da06:	3a04      	subs	r2, #4
 800da08:	2a24      	cmp	r2, #36	; 0x24
 800da0a:	d81d      	bhi.n	800da48 <_calloc_r+0x58>
 800da0c:	2a13      	cmp	r2, #19
 800da0e:	bf98      	it	ls
 800da10:	4603      	movls	r3, r0
 800da12:	d805      	bhi.n	800da20 <_calloc_r+0x30>
 800da14:	2200      	movs	r2, #0
 800da16:	601a      	str	r2, [r3, #0]
 800da18:	605a      	str	r2, [r3, #4]
 800da1a:	609a      	str	r2, [r3, #8]
 800da1c:	4620      	mov	r0, r4
 800da1e:	bd10      	pop	{r4, pc}
 800da20:	2a1b      	cmp	r2, #27
 800da22:	f04f 0100 	mov.w	r1, #0
 800da26:	bf98      	it	ls
 800da28:	f100 0308 	addls.w	r3, r0, #8
 800da2c:	6001      	str	r1, [r0, #0]
 800da2e:	6041      	str	r1, [r0, #4]
 800da30:	d9f0      	bls.n	800da14 <_calloc_r+0x24>
 800da32:	2a24      	cmp	r2, #36	; 0x24
 800da34:	6081      	str	r1, [r0, #8]
 800da36:	60c1      	str	r1, [r0, #12]
 800da38:	bf11      	iteee	ne
 800da3a:	f100 0310 	addne.w	r3, r0, #16
 800da3e:	6101      	streq	r1, [r0, #16]
 800da40:	f100 0318 	addeq.w	r3, r0, #24
 800da44:	6141      	streq	r1, [r0, #20]
 800da46:	e7e5      	b.n	800da14 <_calloc_r+0x24>
 800da48:	2100      	movs	r1, #0
 800da4a:	f000 f989 	bl	800dd60 <memset>
 800da4e:	4620      	mov	r0, r4
 800da50:	bd10      	pop	{r4, pc}
 800da52:	bf00      	nop

0800da54 <_malloc_trim_r>:
 800da54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da56:	f240 1488 	movw	r4, #392	; 0x188
 800da5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800da5e:	460f      	mov	r7, r1
 800da60:	4605      	mov	r5, r0
 800da62:	f7fe fbdb 	bl	800c21c <__malloc_lock>
 800da66:	68a3      	ldr	r3, [r4, #8]
 800da68:	685e      	ldr	r6, [r3, #4]
 800da6a:	f026 0603 	bic.w	r6, r6, #3
 800da6e:	1bf7      	subs	r7, r6, r7
 800da70:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800da74:	0b3f      	lsrs	r7, r7, #12
 800da76:	3f01      	subs	r7, #1
 800da78:	033f      	lsls	r7, r7, #12
 800da7a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800da7e:	db07      	blt.n	800da90 <_malloc_trim_r+0x3c>
 800da80:	4628      	mov	r0, r5
 800da82:	2100      	movs	r1, #0
 800da84:	f7ff f892 	bl	800cbac <_sbrk_r>
 800da88:	68a3      	ldr	r3, [r4, #8]
 800da8a:	4433      	add	r3, r6
 800da8c:	4298      	cmp	r0, r3
 800da8e:	d004      	beq.n	800da9a <_malloc_trim_r+0x46>
 800da90:	4628      	mov	r0, r5
 800da92:	f7fe fbc5 	bl	800c220 <__malloc_unlock>
 800da96:	2000      	movs	r0, #0
 800da98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da9a:	4628      	mov	r0, r5
 800da9c:	4279      	negs	r1, r7
 800da9e:	f7ff f885 	bl	800cbac <_sbrk_r>
 800daa2:	3001      	adds	r0, #1
 800daa4:	d010      	beq.n	800dac8 <_malloc_trim_r+0x74>
 800daa6:	f240 73fc 	movw	r3, #2044	; 0x7fc
 800daaa:	68a1      	ldr	r1, [r4, #8]
 800daac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dab0:	1bf6      	subs	r6, r6, r7
 800dab2:	4628      	mov	r0, r5
 800dab4:	f046 0601 	orr.w	r6, r6, #1
 800dab8:	681a      	ldr	r2, [r3, #0]
 800daba:	604e      	str	r6, [r1, #4]
 800dabc:	1bd7      	subs	r7, r2, r7
 800dabe:	601f      	str	r7, [r3, #0]
 800dac0:	f7fe fbae 	bl	800c220 <__malloc_unlock>
 800dac4:	2001      	movs	r0, #1
 800dac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dac8:	4628      	mov	r0, r5
 800daca:	2100      	movs	r1, #0
 800dacc:	f7ff f86e 	bl	800cbac <_sbrk_r>
 800dad0:	68a3      	ldr	r3, [r4, #8]
 800dad2:	1ac2      	subs	r2, r0, r3
 800dad4:	2a0f      	cmp	r2, #15
 800dad6:	dddb      	ble.n	800da90 <_malloc_trim_r+0x3c>
 800dad8:	f240 5490 	movw	r4, #1424	; 0x590
 800dadc:	f240 71fc 	movw	r1, #2044	; 0x7fc
 800dae0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800dae4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800dae8:	f042 0201 	orr.w	r2, r2, #1
 800daec:	605a      	str	r2, [r3, #4]
 800daee:	6823      	ldr	r3, [r4, #0]
 800daf0:	1ac0      	subs	r0, r0, r3
 800daf2:	6008      	str	r0, [r1, #0]
 800daf4:	e7cc      	b.n	800da90 <_malloc_trim_r+0x3c>
 800daf6:	bf00      	nop

0800daf8 <_free_r>:
 800daf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dafc:	460e      	mov	r6, r1
 800dafe:	4680      	mov	r8, r0
 800db00:	2900      	cmp	r1, #0
 800db02:	d05e      	beq.n	800dbc2 <_free_r+0xca>
 800db04:	f7fe fb8a 	bl	800c21c <__malloc_lock>
 800db08:	f240 1588 	movw	r5, #392	; 0x188
 800db0c:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800db10:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800db14:	f1a6 0408 	sub.w	r4, r6, #8
 800db18:	f021 0301 	bic.w	r3, r1, #1
 800db1c:	68af      	ldr	r7, [r5, #8]
 800db1e:	18e2      	adds	r2, r4, r3
 800db20:	4297      	cmp	r7, r2
 800db22:	6850      	ldr	r0, [r2, #4]
 800db24:	f020 0003 	bic.w	r0, r0, #3
 800db28:	d061      	beq.n	800dbee <_free_r+0xf6>
 800db2a:	f011 0101 	ands.w	r1, r1, #1
 800db2e:	6050      	str	r0, [r2, #4]
 800db30:	bf18      	it	ne
 800db32:	2100      	movne	r1, #0
 800db34:	d10f      	bne.n	800db56 <_free_r+0x5e>
 800db36:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800db3a:	f105 0c08 	add.w	ip, r5, #8
 800db3e:	1ba4      	subs	r4, r4, r6
 800db40:	4433      	add	r3, r6
 800db42:	68a6      	ldr	r6, [r4, #8]
 800db44:	4566      	cmp	r6, ip
 800db46:	bf0f      	iteee	eq
 800db48:	2101      	moveq	r1, #1
 800db4a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 800db4e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 800db52:	f8cc 6008 	strne.w	r6, [ip, #8]
 800db56:	1816      	adds	r6, r2, r0
 800db58:	6876      	ldr	r6, [r6, #4]
 800db5a:	07f6      	lsls	r6, r6, #31
 800db5c:	d408      	bmi.n	800db70 <_free_r+0x78>
 800db5e:	4403      	add	r3, r0
 800db60:	6890      	ldr	r0, [r2, #8]
 800db62:	b911      	cbnz	r1, 800db6a <_free_r+0x72>
 800db64:	4e49      	ldr	r6, [pc, #292]	; (800dc8c <_free_r+0x194>)
 800db66:	42b0      	cmp	r0, r6
 800db68:	d060      	beq.n	800dc2c <_free_r+0x134>
 800db6a:	68d2      	ldr	r2, [r2, #12]
 800db6c:	60c2      	str	r2, [r0, #12]
 800db6e:	6090      	str	r0, [r2, #8]
 800db70:	f043 0201 	orr.w	r2, r3, #1
 800db74:	6062      	str	r2, [r4, #4]
 800db76:	50e3      	str	r3, [r4, r3]
 800db78:	b9f1      	cbnz	r1, 800dbb8 <_free_r+0xc0>
 800db7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800db7e:	d322      	bcc.n	800dbc6 <_free_r+0xce>
 800db80:	0a5a      	lsrs	r2, r3, #9
 800db82:	2a04      	cmp	r2, #4
 800db84:	d85b      	bhi.n	800dc3e <_free_r+0x146>
 800db86:	0998      	lsrs	r0, r3, #6
 800db88:	3038      	adds	r0, #56	; 0x38
 800db8a:	0041      	lsls	r1, r0, #1
 800db8c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800db90:	f240 1188 	movw	r1, #392	; 0x188
 800db94:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800db98:	68aa      	ldr	r2, [r5, #8]
 800db9a:	42aa      	cmp	r2, r5
 800db9c:	d05b      	beq.n	800dc56 <_free_r+0x15e>
 800db9e:	6851      	ldr	r1, [r2, #4]
 800dba0:	f021 0103 	bic.w	r1, r1, #3
 800dba4:	428b      	cmp	r3, r1
 800dba6:	d202      	bcs.n	800dbae <_free_r+0xb6>
 800dba8:	6892      	ldr	r2, [r2, #8]
 800dbaa:	4295      	cmp	r5, r2
 800dbac:	d1f7      	bne.n	800db9e <_free_r+0xa6>
 800dbae:	68d3      	ldr	r3, [r2, #12]
 800dbb0:	60e3      	str	r3, [r4, #12]
 800dbb2:	60a2      	str	r2, [r4, #8]
 800dbb4:	609c      	str	r4, [r3, #8]
 800dbb6:	60d4      	str	r4, [r2, #12]
 800dbb8:	4640      	mov	r0, r8
 800dbba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbbe:	f7fe bb2f 	b.w	800c220 <__malloc_unlock>
 800dbc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbc6:	08db      	lsrs	r3, r3, #3
 800dbc8:	2101      	movs	r1, #1
 800dbca:	6868      	ldr	r0, [r5, #4]
 800dbcc:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 800dbd0:	109b      	asrs	r3, r3, #2
 800dbd2:	fa01 f303 	lsl.w	r3, r1, r3
 800dbd6:	6891      	ldr	r1, [r2, #8]
 800dbd8:	4318      	orrs	r0, r3
 800dbda:	60e2      	str	r2, [r4, #12]
 800dbdc:	6068      	str	r0, [r5, #4]
 800dbde:	4640      	mov	r0, r8
 800dbe0:	60a1      	str	r1, [r4, #8]
 800dbe2:	6094      	str	r4, [r2, #8]
 800dbe4:	60cc      	str	r4, [r1, #12]
 800dbe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbea:	f7fe bb19 	b.w	800c220 <__malloc_unlock>
 800dbee:	07cf      	lsls	r7, r1, #31
 800dbf0:	4418      	add	r0, r3
 800dbf2:	d407      	bmi.n	800dc04 <_free_r+0x10c>
 800dbf4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800dbf8:	1ae4      	subs	r4, r4, r3
 800dbfa:	4418      	add	r0, r3
 800dbfc:	68a2      	ldr	r2, [r4, #8]
 800dbfe:	68e3      	ldr	r3, [r4, #12]
 800dc00:	60d3      	str	r3, [r2, #12]
 800dc02:	609a      	str	r2, [r3, #8]
 800dc04:	f240 5294 	movw	r2, #1428	; 0x594
 800dc08:	f040 0301 	orr.w	r3, r0, #1
 800dc0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800dc10:	6063      	str	r3, [r4, #4]
 800dc12:	60ac      	str	r4, [r5, #8]
 800dc14:	6813      	ldr	r3, [r2, #0]
 800dc16:	4298      	cmp	r0, r3
 800dc18:	d3ce      	bcc.n	800dbb8 <_free_r+0xc0>
 800dc1a:	f240 73f8 	movw	r3, #2040	; 0x7f8
 800dc1e:	4640      	mov	r0, r8
 800dc20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800dc24:	6819      	ldr	r1, [r3, #0]
 800dc26:	f7ff ff15 	bl	800da54 <_malloc_trim_r>
 800dc2a:	e7c5      	b.n	800dbb8 <_free_r+0xc0>
 800dc2c:	616c      	str	r4, [r5, #20]
 800dc2e:	f043 0201 	orr.w	r2, r3, #1
 800dc32:	612c      	str	r4, [r5, #16]
 800dc34:	60e0      	str	r0, [r4, #12]
 800dc36:	60a0      	str	r0, [r4, #8]
 800dc38:	6062      	str	r2, [r4, #4]
 800dc3a:	50e3      	str	r3, [r4, r3]
 800dc3c:	e7bc      	b.n	800dbb8 <_free_r+0xc0>
 800dc3e:	2a14      	cmp	r2, #20
 800dc40:	bf9c      	itt	ls
 800dc42:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 800dc46:	0041      	lslls	r1, r0, #1
 800dc48:	d9a0      	bls.n	800db8c <_free_r+0x94>
 800dc4a:	2a54      	cmp	r2, #84	; 0x54
 800dc4c:	d80c      	bhi.n	800dc68 <_free_r+0x170>
 800dc4e:	0b18      	lsrs	r0, r3, #12
 800dc50:	306e      	adds	r0, #110	; 0x6e
 800dc52:	0041      	lsls	r1, r0, #1
 800dc54:	e79a      	b.n	800db8c <_free_r+0x94>
 800dc56:	2601      	movs	r6, #1
 800dc58:	684d      	ldr	r5, [r1, #4]
 800dc5a:	1080      	asrs	r0, r0, #2
 800dc5c:	4613      	mov	r3, r2
 800dc5e:	fa06 f000 	lsl.w	r0, r6, r0
 800dc62:	4305      	orrs	r5, r0
 800dc64:	604d      	str	r5, [r1, #4]
 800dc66:	e7a3      	b.n	800dbb0 <_free_r+0xb8>
 800dc68:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800dc6c:	d803      	bhi.n	800dc76 <_free_r+0x17e>
 800dc6e:	0bd8      	lsrs	r0, r3, #15
 800dc70:	3077      	adds	r0, #119	; 0x77
 800dc72:	0041      	lsls	r1, r0, #1
 800dc74:	e78a      	b.n	800db8c <_free_r+0x94>
 800dc76:	f240 5154 	movw	r1, #1364	; 0x554
 800dc7a:	428a      	cmp	r2, r1
 800dc7c:	bf95      	itete	ls
 800dc7e:	0c98      	lsrls	r0, r3, #18
 800dc80:	21fc      	movhi	r1, #252	; 0xfc
 800dc82:	307c      	addls	r0, #124	; 0x7c
 800dc84:	207e      	movhi	r0, #126	; 0x7e
 800dc86:	bf98      	it	ls
 800dc88:	0041      	lslls	r1, r0, #1
 800dc8a:	e77f      	b.n	800db8c <_free_r+0x94>
 800dc8c:	20000190 	mulcs	r0, r0, r1

0800dc90 <memmove>:
 800dc90:	4288      	cmp	r0, r1
 800dc92:	b4f0      	push	{r4, r5, r6, r7}
 800dc94:	d910      	bls.n	800dcb8 <memmove+0x28>
 800dc96:	188c      	adds	r4, r1, r2
 800dc98:	42a0      	cmp	r0, r4
 800dc9a:	d20d      	bcs.n	800dcb8 <memmove+0x28>
 800dc9c:	1885      	adds	r5, r0, r2
 800dc9e:	1e53      	subs	r3, r2, #1
 800dca0:	b142      	cbz	r2, 800dcb4 <memmove+0x24>
 800dca2:	4621      	mov	r1, r4
 800dca4:	462a      	mov	r2, r5
 800dca6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dcb0:	1c5c      	adds	r4, r3, #1
 800dcb2:	d1f8      	bne.n	800dca6 <memmove+0x16>
 800dcb4:	bcf0      	pop	{r4, r5, r6, r7}
 800dcb6:	4770      	bx	lr
 800dcb8:	2a0f      	cmp	r2, #15
 800dcba:	d946      	bls.n	800dd4a <memmove+0xba>
 800dcbc:	ea40 0301 	orr.w	r3, r0, r1
 800dcc0:	079b      	lsls	r3, r3, #30
 800dcc2:	d146      	bne.n	800dd52 <memmove+0xc2>
 800dcc4:	f1a2 0710 	sub.w	r7, r2, #16
 800dcc8:	460c      	mov	r4, r1
 800dcca:	4603      	mov	r3, r0
 800dccc:	093f      	lsrs	r7, r7, #4
 800dcce:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800dcd2:	3610      	adds	r6, #16
 800dcd4:	6825      	ldr	r5, [r4, #0]
 800dcd6:	3310      	adds	r3, #16
 800dcd8:	3410      	adds	r4, #16
 800dcda:	f843 5c10 	str.w	r5, [r3, #-16]
 800dcde:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800dce2:	f843 5c0c 	str.w	r5, [r3, #-12]
 800dce6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800dcea:	f843 5c08 	str.w	r5, [r3, #-8]
 800dcee:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800dcf2:	f843 5c04 	str.w	r5, [r3, #-4]
 800dcf6:	42b3      	cmp	r3, r6
 800dcf8:	d1ec      	bne.n	800dcd4 <memmove+0x44>
 800dcfa:	1c7b      	adds	r3, r7, #1
 800dcfc:	f002 0c0f 	and.w	ip, r2, #15
 800dd00:	f1bc 0f03 	cmp.w	ip, #3
 800dd04:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800dd08:	4419      	add	r1, r3
 800dd0a:	4403      	add	r3, r0
 800dd0c:	d923      	bls.n	800dd56 <memmove+0xc6>
 800dd0e:	460e      	mov	r6, r1
 800dd10:	461d      	mov	r5, r3
 800dd12:	4664      	mov	r4, ip
 800dd14:	f856 7b04 	ldr.w	r7, [r6], #4
 800dd18:	3c04      	subs	r4, #4
 800dd1a:	2c03      	cmp	r4, #3
 800dd1c:	f845 7b04 	str.w	r7, [r5], #4
 800dd20:	d8f8      	bhi.n	800dd14 <memmove+0x84>
 800dd22:	f1ac 0404 	sub.w	r4, ip, #4
 800dd26:	f002 0203 	and.w	r2, r2, #3
 800dd2a:	f024 0403 	bic.w	r4, r4, #3
 800dd2e:	3404      	adds	r4, #4
 800dd30:	4423      	add	r3, r4
 800dd32:	4421      	add	r1, r4
 800dd34:	2a00      	cmp	r2, #0
 800dd36:	d0bd      	beq.n	800dcb4 <memmove+0x24>
 800dd38:	441a      	add	r2, r3
 800dd3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd3e:	f803 4b01 	strb.w	r4, [r3], #1
 800dd42:	4293      	cmp	r3, r2
 800dd44:	d1f9      	bne.n	800dd3a <memmove+0xaa>
 800dd46:	bcf0      	pop	{r4, r5, r6, r7}
 800dd48:	4770      	bx	lr
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	2a00      	cmp	r2, #0
 800dd4e:	d1f3      	bne.n	800dd38 <memmove+0xa8>
 800dd50:	e7b0      	b.n	800dcb4 <memmove+0x24>
 800dd52:	4603      	mov	r3, r0
 800dd54:	e7f0      	b.n	800dd38 <memmove+0xa8>
 800dd56:	4662      	mov	r2, ip
 800dd58:	2a00      	cmp	r2, #0
 800dd5a:	d1ed      	bne.n	800dd38 <memmove+0xa8>
 800dd5c:	e7aa      	b.n	800dcb4 <memmove+0x24>
 800dd5e:	bf00      	nop

0800dd60 <memset>:
 800dd60:	0783      	lsls	r3, r0, #30
 800dd62:	b4f0      	push	{r4, r5, r6, r7}
 800dd64:	d048      	beq.n	800ddf8 <memset+0x98>
 800dd66:	1e54      	subs	r4, r2, #1
 800dd68:	2a00      	cmp	r2, #0
 800dd6a:	d043      	beq.n	800ddf4 <memset+0x94>
 800dd6c:	b2cd      	uxtb	r5, r1
 800dd6e:	4603      	mov	r3, r0
 800dd70:	e002      	b.n	800dd78 <memset+0x18>
 800dd72:	2c00      	cmp	r4, #0
 800dd74:	d03e      	beq.n	800ddf4 <memset+0x94>
 800dd76:	4614      	mov	r4, r2
 800dd78:	f803 5b01 	strb.w	r5, [r3], #1
 800dd7c:	f013 0f03 	tst.w	r3, #3
 800dd80:	f104 32ff 	add.w	r2, r4, #4294967295
 800dd84:	d1f5      	bne.n	800dd72 <memset+0x12>
 800dd86:	2c03      	cmp	r4, #3
 800dd88:	d92d      	bls.n	800dde6 <memset+0x86>
 800dd8a:	b2cd      	uxtb	r5, r1
 800dd8c:	2c0f      	cmp	r4, #15
 800dd8e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800dd92:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800dd96:	d918      	bls.n	800ddca <memset+0x6a>
 800dd98:	f1a4 0710 	sub.w	r7, r4, #16
 800dd9c:	f103 0610 	add.w	r6, r3, #16
 800dda0:	461a      	mov	r2, r3
 800dda2:	093f      	lsrs	r7, r7, #4
 800dda4:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800dda8:	6015      	str	r5, [r2, #0]
 800ddaa:	3210      	adds	r2, #16
 800ddac:	f842 5c0c 	str.w	r5, [r2, #-12]
 800ddb0:	f842 5c08 	str.w	r5, [r2, #-8]
 800ddb4:	f842 5c04 	str.w	r5, [r2, #-4]
 800ddb8:	42b2      	cmp	r2, r6
 800ddba:	d1f5      	bne.n	800dda8 <memset+0x48>
 800ddbc:	f004 040f 	and.w	r4, r4, #15
 800ddc0:	3701      	adds	r7, #1
 800ddc2:	2c03      	cmp	r4, #3
 800ddc4:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800ddc8:	d90d      	bls.n	800dde6 <memset+0x86>
 800ddca:	461e      	mov	r6, r3
 800ddcc:	4622      	mov	r2, r4
 800ddce:	3a04      	subs	r2, #4
 800ddd0:	f846 5b04 	str.w	r5, [r6], #4
 800ddd4:	2a03      	cmp	r2, #3
 800ddd6:	d8fa      	bhi.n	800ddce <memset+0x6e>
 800ddd8:	1f22      	subs	r2, r4, #4
 800ddda:	f004 0403 	and.w	r4, r4, #3
 800ddde:	f022 0203 	bic.w	r2, r2, #3
 800dde2:	3204      	adds	r2, #4
 800dde4:	4413      	add	r3, r2
 800dde6:	b12c      	cbz	r4, 800ddf4 <memset+0x94>
 800dde8:	b2c9      	uxtb	r1, r1
 800ddea:	441c      	add	r4, r3
 800ddec:	f803 1b01 	strb.w	r1, [r3], #1
 800ddf0:	42a3      	cmp	r3, r4
 800ddf2:	d1fb      	bne.n	800ddec <memset+0x8c>
 800ddf4:	bcf0      	pop	{r4, r5, r6, r7}
 800ddf6:	4770      	bx	lr
 800ddf8:	4614      	mov	r4, r2
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	e7c3      	b.n	800dd86 <memset+0x26>
 800ddfe:	bf00      	nop

0800de00 <_realloc_r>:
 800de00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de04:	460c      	mov	r4, r1
 800de06:	b083      	sub	sp, #12
 800de08:	4690      	mov	r8, r2
 800de0a:	4681      	mov	r9, r0
 800de0c:	2900      	cmp	r1, #0
 800de0e:	f000 8148 	beq.w	800e0a2 <_realloc_r+0x2a2>
 800de12:	f7fe fa03 	bl	800c21c <__malloc_lock>
 800de16:	f108 060b 	add.w	r6, r8, #11
 800de1a:	2e16      	cmp	r6, #22
 800de1c:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800de20:	bf8d      	iteet	hi
 800de22:	f026 0607 	bichi.w	r6, r6, #7
 800de26:	2210      	movls	r2, #16
 800de28:	2300      	movls	r3, #0
 800de2a:	4632      	movhi	r2, r6
 800de2c:	bf88      	it	hi
 800de2e:	0ff3      	lsrhi	r3, r6, #31
 800de30:	f1a4 0708 	sub.w	r7, r4, #8
 800de34:	f02c 0503 	bic.w	r5, ip, #3
 800de38:	bf98      	it	ls
 800de3a:	4616      	movls	r6, r2
 800de3c:	4546      	cmp	r6, r8
 800de3e:	bf38      	it	cc
 800de40:	f043 0301 	orrcc.w	r3, r3, #1
 800de44:	2b00      	cmp	r3, #0
 800de46:	f040 8132 	bne.w	800e0ae <_realloc_r+0x2ae>
 800de4a:	4295      	cmp	r5, r2
 800de4c:	db16      	blt.n	800de7c <_realloc_r+0x7c>
 800de4e:	46a0      	mov	r8, r4
 800de50:	4660      	mov	r0, ip
 800de52:	1bab      	subs	r3, r5, r6
 800de54:	2b0f      	cmp	r3, #15
 800de56:	f200 80cc 	bhi.w	800dff2 <_realloc_r+0x1f2>
 800de5a:	197b      	adds	r3, r7, r5
 800de5c:	f000 0c01 	and.w	ip, r0, #1
 800de60:	ea4c 0505 	orr.w	r5, ip, r5
 800de64:	607d      	str	r5, [r7, #4]
 800de66:	685a      	ldr	r2, [r3, #4]
 800de68:	f042 0201 	orr.w	r2, r2, #1
 800de6c:	605a      	str	r2, [r3, #4]
 800de6e:	4648      	mov	r0, r9
 800de70:	f7fe f9d6 	bl	800c220 <__malloc_unlock>
 800de74:	4640      	mov	r0, r8
 800de76:	b003      	add	sp, #12
 800de78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de7c:	f240 1a88 	movw	sl, #392	; 0x188
 800de80:	1979      	adds	r1, r7, r5
 800de82:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800de86:	f8da 0008 	ldr.w	r0, [sl, #8]
 800de8a:	4288      	cmp	r0, r1
 800de8c:	f000 8114 	beq.w	800e0b8 <_realloc_r+0x2b8>
 800de90:	f8d1 e004 	ldr.w	lr, [r1, #4]
 800de94:	f02e 0b01 	bic.w	fp, lr, #1
 800de98:	448b      	add	fp, r1
 800de9a:	f8db b004 	ldr.w	fp, [fp, #4]
 800de9e:	f01b 0f01 	tst.w	fp, #1
 800dea2:	bf1c      	itt	ne
 800dea4:	469e      	movne	lr, r3
 800dea6:	4671      	movne	r1, lr
 800dea8:	d056      	beq.n	800df58 <_realloc_r+0x158>
 800deaa:	f01c 0f01 	tst.w	ip, #1
 800deae:	f040 80b3 	bne.w	800e018 <_realloc_r+0x218>
 800deb2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800deb6:	ebc3 0b07 	rsb	fp, r3, r7
 800deba:	f8db 3004 	ldr.w	r3, [fp, #4]
 800debe:	f023 0303 	bic.w	r3, r3, #3
 800dec2:	442b      	add	r3, r5
 800dec4:	2900      	cmp	r1, #0
 800dec6:	d055      	beq.n	800df74 <_realloc_r+0x174>
 800dec8:	4281      	cmp	r1, r0
 800deca:	f000 8121 	beq.w	800e110 <_realloc_r+0x310>
 800dece:	449e      	add	lr, r3
 800ded0:	4596      	cmp	lr, r2
 800ded2:	db4f      	blt.n	800df74 <_realloc_r+0x174>
 800ded4:	68cb      	ldr	r3, [r1, #12]
 800ded6:	46d8      	mov	r8, fp
 800ded8:	6889      	ldr	r1, [r1, #8]
 800deda:	1f2a      	subs	r2, r5, #4
 800dedc:	2a24      	cmp	r2, #36	; 0x24
 800dede:	60cb      	str	r3, [r1, #12]
 800dee0:	6099      	str	r1, [r3, #8]
 800dee2:	f8db 300c 	ldr.w	r3, [fp, #12]
 800dee6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800deea:	60cb      	str	r3, [r1, #12]
 800deec:	6099      	str	r1, [r3, #8]
 800deee:	f200 816a 	bhi.w	800e1c6 <_realloc_r+0x3c6>
 800def2:	2a13      	cmp	r2, #19
 800def4:	bf98      	it	ls
 800def6:	4642      	movls	r2, r8
 800def8:	d923      	bls.n	800df42 <_realloc_r+0x142>
 800defa:	6823      	ldr	r3, [r4, #0]
 800defc:	2a1b      	cmp	r2, #27
 800defe:	bf98      	it	ls
 800df00:	f10b 0210 	addls.w	r2, fp, #16
 800df04:	f8cb 3008 	str.w	r3, [fp, #8]
 800df08:	6863      	ldr	r3, [r4, #4]
 800df0a:	bf98      	it	ls
 800df0c:	3408      	addls	r4, #8
 800df0e:	f8cb 300c 	str.w	r3, [fp, #12]
 800df12:	d916      	bls.n	800df42 <_realloc_r+0x142>
 800df14:	68a3      	ldr	r3, [r4, #8]
 800df16:	2a24      	cmp	r2, #36	; 0x24
 800df18:	bf14      	ite	ne
 800df1a:	f10b 0218 	addne.w	r2, fp, #24
 800df1e:	f10b 0220 	addeq.w	r2, fp, #32
 800df22:	f8cb 3010 	str.w	r3, [fp, #16]
 800df26:	68e3      	ldr	r3, [r4, #12]
 800df28:	bf18      	it	ne
 800df2a:	3410      	addne	r4, #16
 800df2c:	f8cb 3014 	str.w	r3, [fp, #20]
 800df30:	bf01      	itttt	eq
 800df32:	6923      	ldreq	r3, [r4, #16]
 800df34:	f8cb 3018 	streq.w	r3, [fp, #24]
 800df38:	6963      	ldreq	r3, [r4, #20]
 800df3a:	3418      	addeq	r4, #24
 800df3c:	bf08      	it	eq
 800df3e:	f8cb 301c 	streq.w	r3, [fp, #28]
 800df42:	6823      	ldr	r3, [r4, #0]
 800df44:	4675      	mov	r5, lr
 800df46:	465f      	mov	r7, fp
 800df48:	6013      	str	r3, [r2, #0]
 800df4a:	6863      	ldr	r3, [r4, #4]
 800df4c:	6053      	str	r3, [r2, #4]
 800df4e:	68a3      	ldr	r3, [r4, #8]
 800df50:	6093      	str	r3, [r2, #8]
 800df52:	f8db 0004 	ldr.w	r0, [fp, #4]
 800df56:	e77c      	b.n	800de52 <_realloc_r+0x52>
 800df58:	f02e 0e03 	bic.w	lr, lr, #3
 800df5c:	eb0e 0305 	add.w	r3, lr, r5
 800df60:	4293      	cmp	r3, r2
 800df62:	dba2      	blt.n	800deaa <_realloc_r+0xaa>
 800df64:	68ca      	ldr	r2, [r1, #12]
 800df66:	46a0      	mov	r8, r4
 800df68:	6889      	ldr	r1, [r1, #8]
 800df6a:	4660      	mov	r0, ip
 800df6c:	461d      	mov	r5, r3
 800df6e:	60ca      	str	r2, [r1, #12]
 800df70:	6091      	str	r1, [r2, #8]
 800df72:	e76e      	b.n	800de52 <_realloc_r+0x52>
 800df74:	4293      	cmp	r3, r2
 800df76:	db4f      	blt.n	800e018 <_realloc_r+0x218>
 800df78:	46d8      	mov	r8, fp
 800df7a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800df7e:	1f2a      	subs	r2, r5, #4
 800df80:	f858 0f08 	ldr.w	r0, [r8, #8]!
 800df84:	2a24      	cmp	r2, #36	; 0x24
 800df86:	60c1      	str	r1, [r0, #12]
 800df88:	6088      	str	r0, [r1, #8]
 800df8a:	f200 80b4 	bhi.w	800e0f6 <_realloc_r+0x2f6>
 800df8e:	2a13      	cmp	r2, #19
 800df90:	bf98      	it	ls
 800df92:	4641      	movls	r1, r8
 800df94:	d922      	bls.n	800dfdc <_realloc_r+0x1dc>
 800df96:	6821      	ldr	r1, [r4, #0]
 800df98:	2a1b      	cmp	r2, #27
 800df9a:	f8cb 1008 	str.w	r1, [fp, #8]
 800df9e:	6861      	ldr	r1, [r4, #4]
 800dfa0:	bf98      	it	ls
 800dfa2:	3408      	addls	r4, #8
 800dfa4:	f8cb 100c 	str.w	r1, [fp, #12]
 800dfa8:	bf98      	it	ls
 800dfaa:	f10b 0110 	addls.w	r1, fp, #16
 800dfae:	d915      	bls.n	800dfdc <_realloc_r+0x1dc>
 800dfb0:	68a1      	ldr	r1, [r4, #8]
 800dfb2:	2a24      	cmp	r2, #36	; 0x24
 800dfb4:	f8cb 1010 	str.w	r1, [fp, #16]
 800dfb8:	68e1      	ldr	r1, [r4, #12]
 800dfba:	bf18      	it	ne
 800dfbc:	3410      	addne	r4, #16
 800dfbe:	f8cb 1014 	str.w	r1, [fp, #20]
 800dfc2:	bf11      	iteee	ne
 800dfc4:	f10b 0118 	addne.w	r1, fp, #24
 800dfc8:	6922      	ldreq	r2, [r4, #16]
 800dfca:	f10b 0120 	addeq.w	r1, fp, #32
 800dfce:	f8cb 2018 	streq.w	r2, [fp, #24]
 800dfd2:	bf02      	ittt	eq
 800dfd4:	6962      	ldreq	r2, [r4, #20]
 800dfd6:	3418      	addeq	r4, #24
 800dfd8:	f8cb 201c 	streq.w	r2, [fp, #28]
 800dfdc:	6822      	ldr	r2, [r4, #0]
 800dfde:	461d      	mov	r5, r3
 800dfe0:	465f      	mov	r7, fp
 800dfe2:	600a      	str	r2, [r1, #0]
 800dfe4:	6863      	ldr	r3, [r4, #4]
 800dfe6:	604b      	str	r3, [r1, #4]
 800dfe8:	68a3      	ldr	r3, [r4, #8]
 800dfea:	608b      	str	r3, [r1, #8]
 800dfec:	f8db 0004 	ldr.w	r0, [fp, #4]
 800dff0:	e72f      	b.n	800de52 <_realloc_r+0x52>
 800dff2:	19b9      	adds	r1, r7, r6
 800dff4:	f000 0c01 	and.w	ip, r0, #1
 800dff8:	18ca      	adds	r2, r1, r3
 800dffa:	ea4c 0606 	orr.w	r6, ip, r6
 800dffe:	f043 0301 	orr.w	r3, r3, #1
 800e002:	607e      	str	r6, [r7, #4]
 800e004:	604b      	str	r3, [r1, #4]
 800e006:	4648      	mov	r0, r9
 800e008:	6853      	ldr	r3, [r2, #4]
 800e00a:	3108      	adds	r1, #8
 800e00c:	f043 0301 	orr.w	r3, r3, #1
 800e010:	6053      	str	r3, [r2, #4]
 800e012:	f7ff fd71 	bl	800daf8 <_free_r>
 800e016:	e72a      	b.n	800de6e <_realloc_r+0x6e>
 800e018:	4641      	mov	r1, r8
 800e01a:	4648      	mov	r0, r9
 800e01c:	f7fd fdaa 	bl	800bb74 <_malloc_r>
 800e020:	4680      	mov	r8, r0
 800e022:	2800      	cmp	r0, #0
 800e024:	f43f af23 	beq.w	800de6e <_realloc_r+0x6e>
 800e028:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e02c:	f1a0 0108 	sub.w	r1, r0, #8
 800e030:	f023 0201 	bic.w	r2, r3, #1
 800e034:	443a      	add	r2, r7
 800e036:	4291      	cmp	r1, r2
 800e038:	f000 80bd 	beq.w	800e1b6 <_realloc_r+0x3b6>
 800e03c:	1f2a      	subs	r2, r5, #4
 800e03e:	2a24      	cmp	r2, #36	; 0x24
 800e040:	d862      	bhi.n	800e108 <_realloc_r+0x308>
 800e042:	2a13      	cmp	r2, #19
 800e044:	bf9c      	itt	ls
 800e046:	4603      	movls	r3, r0
 800e048:	4622      	movls	r2, r4
 800e04a:	d91f      	bls.n	800e08c <_realloc_r+0x28c>
 800e04c:	6823      	ldr	r3, [r4, #0]
 800e04e:	2a1b      	cmp	r2, #27
 800e050:	bf98      	it	ls
 800e052:	f104 0208 	addls.w	r2, r4, #8
 800e056:	6003      	str	r3, [r0, #0]
 800e058:	6863      	ldr	r3, [r4, #4]
 800e05a:	6043      	str	r3, [r0, #4]
 800e05c:	bf98      	it	ls
 800e05e:	f100 0308 	addls.w	r3, r0, #8
 800e062:	d913      	bls.n	800e08c <_realloc_r+0x28c>
 800e064:	68a3      	ldr	r3, [r4, #8]
 800e066:	2a24      	cmp	r2, #36	; 0x24
 800e068:	bf14      	ite	ne
 800e06a:	f104 0210 	addne.w	r2, r4, #16
 800e06e:	f104 0218 	addeq.w	r2, r4, #24
 800e072:	6083      	str	r3, [r0, #8]
 800e074:	68e3      	ldr	r3, [r4, #12]
 800e076:	60c3      	str	r3, [r0, #12]
 800e078:	bf11      	iteee	ne
 800e07a:	f100 0310 	addne.w	r3, r0, #16
 800e07e:	6921      	ldreq	r1, [r4, #16]
 800e080:	f100 0318 	addeq.w	r3, r0, #24
 800e084:	6101      	streq	r1, [r0, #16]
 800e086:	bf04      	itt	eq
 800e088:	6961      	ldreq	r1, [r4, #20]
 800e08a:	6141      	streq	r1, [r0, #20]
 800e08c:	6811      	ldr	r1, [r2, #0]
 800e08e:	6019      	str	r1, [r3, #0]
 800e090:	6851      	ldr	r1, [r2, #4]
 800e092:	6059      	str	r1, [r3, #4]
 800e094:	6892      	ldr	r2, [r2, #8]
 800e096:	609a      	str	r2, [r3, #8]
 800e098:	4621      	mov	r1, r4
 800e09a:	4648      	mov	r0, r9
 800e09c:	f7ff fd2c 	bl	800daf8 <_free_r>
 800e0a0:	e6e5      	b.n	800de6e <_realloc_r+0x6e>
 800e0a2:	4611      	mov	r1, r2
 800e0a4:	b003      	add	sp, #12
 800e0a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0aa:	f7fd bd63 	b.w	800bb74 <_malloc_r>
 800e0ae:	230c      	movs	r3, #12
 800e0b0:	2000      	movs	r0, #0
 800e0b2:	f8c9 3000 	str.w	r3, [r9]
 800e0b6:	e6de      	b.n	800de76 <_realloc_r+0x76>
 800e0b8:	6843      	ldr	r3, [r0, #4]
 800e0ba:	f106 0110 	add.w	r1, r6, #16
 800e0be:	f023 0e03 	bic.w	lr, r3, #3
 800e0c2:	eb0e 0305 	add.w	r3, lr, r5
 800e0c6:	428b      	cmp	r3, r1
 800e0c8:	bfb8      	it	lt
 800e0ca:	4601      	movlt	r1, r0
 800e0cc:	f6ff aeed 	blt.w	800deaa <_realloc_r+0xaa>
 800e0d0:	4437      	add	r7, r6
 800e0d2:	1b9b      	subs	r3, r3, r6
 800e0d4:	f8ca 7008 	str.w	r7, [sl, #8]
 800e0d8:	f043 0301 	orr.w	r3, r3, #1
 800e0dc:	607b      	str	r3, [r7, #4]
 800e0de:	4648      	mov	r0, r9
 800e0e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e0e4:	f003 0301 	and.w	r3, r3, #1
 800e0e8:	431e      	orrs	r6, r3
 800e0ea:	f844 6c04 	str.w	r6, [r4, #-4]
 800e0ee:	f7fe f897 	bl	800c220 <__malloc_unlock>
 800e0f2:	4620      	mov	r0, r4
 800e0f4:	e6bf      	b.n	800de76 <_realloc_r+0x76>
 800e0f6:	4621      	mov	r1, r4
 800e0f8:	4640      	mov	r0, r8
 800e0fa:	461d      	mov	r5, r3
 800e0fc:	465f      	mov	r7, fp
 800e0fe:	f7ff fdc7 	bl	800dc90 <memmove>
 800e102:	f8db 0004 	ldr.w	r0, [fp, #4]
 800e106:	e6a4      	b.n	800de52 <_realloc_r+0x52>
 800e108:	4621      	mov	r1, r4
 800e10a:	f7ff fdc1 	bl	800dc90 <memmove>
 800e10e:	e7c3      	b.n	800e098 <_realloc_r+0x298>
 800e110:	f106 0110 	add.w	r1, r6, #16
 800e114:	eb0e 0c03 	add.w	ip, lr, r3
 800e118:	458c      	cmp	ip, r1
 800e11a:	f6ff af2b 	blt.w	800df74 <_realloc_r+0x174>
 800e11e:	46d8      	mov	r8, fp
 800e120:	f8db 300c 	ldr.w	r3, [fp, #12]
 800e124:	1f2a      	subs	r2, r5, #4
 800e126:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800e12a:	2a24      	cmp	r2, #36	; 0x24
 800e12c:	60cb      	str	r3, [r1, #12]
 800e12e:	6099      	str	r1, [r3, #8]
 800e130:	d852      	bhi.n	800e1d8 <_realloc_r+0x3d8>
 800e132:	2a13      	cmp	r2, #19
 800e134:	bf98      	it	ls
 800e136:	4643      	movls	r3, r8
 800e138:	d922      	bls.n	800e180 <_realloc_r+0x380>
 800e13a:	6823      	ldr	r3, [r4, #0]
 800e13c:	2a1b      	cmp	r2, #27
 800e13e:	f8cb 3008 	str.w	r3, [fp, #8]
 800e142:	6863      	ldr	r3, [r4, #4]
 800e144:	bf98      	it	ls
 800e146:	3408      	addls	r4, #8
 800e148:	f8cb 300c 	str.w	r3, [fp, #12]
 800e14c:	bf98      	it	ls
 800e14e:	f10b 0310 	addls.w	r3, fp, #16
 800e152:	d915      	bls.n	800e180 <_realloc_r+0x380>
 800e154:	68a3      	ldr	r3, [r4, #8]
 800e156:	2a24      	cmp	r2, #36	; 0x24
 800e158:	f8cb 3010 	str.w	r3, [fp, #16]
 800e15c:	68e3      	ldr	r3, [r4, #12]
 800e15e:	bf18      	it	ne
 800e160:	3410      	addne	r4, #16
 800e162:	f8cb 3014 	str.w	r3, [fp, #20]
 800e166:	bf11      	iteee	ne
 800e168:	f10b 0318 	addne.w	r3, fp, #24
 800e16c:	6922      	ldreq	r2, [r4, #16]
 800e16e:	f10b 0320 	addeq.w	r3, fp, #32
 800e172:	f8cb 2018 	streq.w	r2, [fp, #24]
 800e176:	bf02      	ittt	eq
 800e178:	6962      	ldreq	r2, [r4, #20]
 800e17a:	3418      	addeq	r4, #24
 800e17c:	f8cb 201c 	streq.w	r2, [fp, #28]
 800e180:	6822      	ldr	r2, [r4, #0]
 800e182:	601a      	str	r2, [r3, #0]
 800e184:	6862      	ldr	r2, [r4, #4]
 800e186:	605a      	str	r2, [r3, #4]
 800e188:	68a2      	ldr	r2, [r4, #8]
 800e18a:	609a      	str	r2, [r3, #8]
 800e18c:	eb0b 0306 	add.w	r3, fp, r6
 800e190:	ebc6 020c 	rsb	r2, r6, ip
 800e194:	f8ca 3008 	str.w	r3, [sl, #8]
 800e198:	f042 0201 	orr.w	r2, r2, #1
 800e19c:	605a      	str	r2, [r3, #4]
 800e19e:	4648      	mov	r0, r9
 800e1a0:	f8db 3004 	ldr.w	r3, [fp, #4]
 800e1a4:	f003 0301 	and.w	r3, r3, #1
 800e1a8:	431e      	orrs	r6, r3
 800e1aa:	f8cb 6004 	str.w	r6, [fp, #4]
 800e1ae:	f7fe f837 	bl	800c220 <__malloc_unlock>
 800e1b2:	4640      	mov	r0, r8
 800e1b4:	e65f      	b.n	800de76 <_realloc_r+0x76>
 800e1b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	46a0      	mov	r8, r4
 800e1be:	f022 0303 	bic.w	r3, r2, #3
 800e1c2:	441d      	add	r5, r3
 800e1c4:	e645      	b.n	800de52 <_realloc_r+0x52>
 800e1c6:	4621      	mov	r1, r4
 800e1c8:	4640      	mov	r0, r8
 800e1ca:	4675      	mov	r5, lr
 800e1cc:	465f      	mov	r7, fp
 800e1ce:	f7ff fd5f 	bl	800dc90 <memmove>
 800e1d2:	f8db 0004 	ldr.w	r0, [fp, #4]
 800e1d6:	e63c      	b.n	800de52 <_realloc_r+0x52>
 800e1d8:	4621      	mov	r1, r4
 800e1da:	4640      	mov	r0, r8
 800e1dc:	f8cd c004 	str.w	ip, [sp, #4]
 800e1e0:	f7ff fd56 	bl	800dc90 <memmove>
 800e1e4:	f8dd c004 	ldr.w	ip, [sp, #4]
 800e1e8:	e7d0      	b.n	800e18c <_realloc_r+0x38c>
 800e1ea:	bf00      	nop

0800e1ec <cleanup_glue>:
 800e1ec:	b538      	push	{r3, r4, r5, lr}
 800e1ee:	460c      	mov	r4, r1
 800e1f0:	6809      	ldr	r1, [r1, #0]
 800e1f2:	4605      	mov	r5, r0
 800e1f4:	b109      	cbz	r1, 800e1fa <cleanup_glue+0xe>
 800e1f6:	f7ff fff9 	bl	800e1ec <cleanup_glue>
 800e1fa:	4628      	mov	r0, r5
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e202:	f7ff bc79 	b.w	800daf8 <_free_r>
 800e206:	bf00      	nop

0800e208 <_reclaim_reent>:
 800e208:	f240 0318 	movw	r3, #24
 800e20c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e210:	b570      	push	{r4, r5, r6, lr}
 800e212:	4605      	mov	r5, r0
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	4298      	cmp	r0, r3
 800e218:	d054      	beq.n	800e2c4 <_reclaim_reent+0xbc>
 800e21a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e21c:	b1f3      	cbz	r3, 800e25c <_reclaim_reent+0x54>
 800e21e:	68da      	ldr	r2, [r3, #12]
 800e220:	b1ba      	cbz	r2, 800e252 <_reclaim_reent+0x4a>
 800e222:	2300      	movs	r3, #0
 800e224:	461e      	mov	r6, r3
 800e226:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800e22a:	b909      	cbnz	r1, 800e230 <_reclaim_reent+0x28>
 800e22c:	e008      	b.n	800e240 <_reclaim_reent+0x38>
 800e22e:	4621      	mov	r1, r4
 800e230:	680c      	ldr	r4, [r1, #0]
 800e232:	4628      	mov	r0, r5
 800e234:	f7ff fc60 	bl	800daf8 <_free_r>
 800e238:	2c00      	cmp	r4, #0
 800e23a:	d1f8      	bne.n	800e22e <_reclaim_reent+0x26>
 800e23c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e23e:	68da      	ldr	r2, [r3, #12]
 800e240:	3601      	adds	r6, #1
 800e242:	2e20      	cmp	r6, #32
 800e244:	4633      	mov	r3, r6
 800e246:	d1ee      	bne.n	800e226 <_reclaim_reent+0x1e>
 800e248:	4611      	mov	r1, r2
 800e24a:	4628      	mov	r0, r5
 800e24c:	f7ff fc54 	bl	800daf8 <_free_r>
 800e250:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e252:	6819      	ldr	r1, [r3, #0]
 800e254:	b111      	cbz	r1, 800e25c <_reclaim_reent+0x54>
 800e256:	4628      	mov	r0, r5
 800e258:	f7ff fc4e 	bl	800daf8 <_free_r>
 800e25c:	6969      	ldr	r1, [r5, #20]
 800e25e:	b111      	cbz	r1, 800e266 <_reclaim_reent+0x5e>
 800e260:	4628      	mov	r0, r5
 800e262:	f7ff fc49 	bl	800daf8 <_free_r>
 800e266:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800e268:	b111      	cbz	r1, 800e270 <_reclaim_reent+0x68>
 800e26a:	4628      	mov	r0, r5
 800e26c:	f7ff fc44 	bl	800daf8 <_free_r>
 800e270:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800e272:	b111      	cbz	r1, 800e27a <_reclaim_reent+0x72>
 800e274:	4628      	mov	r0, r5
 800e276:	f7ff fc3f 	bl	800daf8 <_free_r>
 800e27a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800e27c:	b111      	cbz	r1, 800e284 <_reclaim_reent+0x7c>
 800e27e:	4628      	mov	r0, r5
 800e280:	f7ff fc3a 	bl	800daf8 <_free_r>
 800e284:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800e286:	b111      	cbz	r1, 800e28e <_reclaim_reent+0x86>
 800e288:	4628      	mov	r0, r5
 800e28a:	f7ff fc35 	bl	800daf8 <_free_r>
 800e28e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 800e292:	b111      	cbz	r1, 800e29a <_reclaim_reent+0x92>
 800e294:	4628      	mov	r0, r5
 800e296:	f7ff fc2f 	bl	800daf8 <_free_r>
 800e29a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 800e29e:	b111      	cbz	r1, 800e2a6 <_reclaim_reent+0x9e>
 800e2a0:	4628      	mov	r0, r5
 800e2a2:	f7ff fc29 	bl	800daf8 <_free_r>
 800e2a6:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800e2a8:	b12b      	cbz	r3, 800e2b6 <_reclaim_reent+0xae>
 800e2aa:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800e2ae:	b111      	cbz	r1, 800e2b6 <_reclaim_reent+0xae>
 800e2b0:	4628      	mov	r0, r5
 800e2b2:	f7ff fc21 	bl	800daf8 <_free_r>
 800e2b6:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800e2b8:	b111      	cbz	r1, 800e2c0 <_reclaim_reent+0xb8>
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	f7ff fc1c 	bl	800daf8 <_free_r>
 800e2c0:	69ab      	ldr	r3, [r5, #24]
 800e2c2:	b903      	cbnz	r3, 800e2c6 <_reclaim_reent+0xbe>
 800e2c4:	bd70      	pop	{r4, r5, r6, pc}
 800e2c6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800e2c8:	4628      	mov	r0, r5
 800e2ca:	4798      	blx	r3
 800e2cc:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 800e2d0:	2900      	cmp	r1, #0
 800e2d2:	d0f7      	beq.n	800e2c4 <_reclaim_reent+0xbc>
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e2da:	f7ff bf87 	b.w	800e1ec <cleanup_glue>
 800e2de:	bf00      	nop

0800e2e0 <__aeabi_uidiv>:
 800e2e0:	1e4a      	subs	r2, r1, #1
 800e2e2:	bf08      	it	eq
 800e2e4:	4770      	bxeq	lr
 800e2e6:	f0c0 8124 	bcc.w	800e532 <__aeabi_uidiv+0x252>
 800e2ea:	4288      	cmp	r0, r1
 800e2ec:	f240 8116 	bls.w	800e51c <__aeabi_uidiv+0x23c>
 800e2f0:	4211      	tst	r1, r2
 800e2f2:	f000 8117 	beq.w	800e524 <__aeabi_uidiv+0x244>
 800e2f6:	fab0 f380 	clz	r3, r0
 800e2fa:	fab1 f281 	clz	r2, r1
 800e2fe:	eba2 0303 	sub.w	r3, r2, r3
 800e302:	f1c3 031f 	rsb	r3, r3, #31
 800e306:	a204      	add	r2, pc, #16	; (adr r2, 800e318 <__aeabi_uidiv+0x38>)
 800e308:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800e30c:	f04f 0200 	mov.w	r2, #0
 800e310:	469f      	mov	pc, r3
 800e312:	bf00      	nop
 800e314:	f3af 8000 	nop.w
 800e318:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800e31c:	bf00      	nop
 800e31e:	eb42 0202 	adc.w	r2, r2, r2
 800e322:	bf28      	it	cs
 800e324:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 800e328:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800e32c:	bf00      	nop
 800e32e:	eb42 0202 	adc.w	r2, r2, r2
 800e332:	bf28      	it	cs
 800e334:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 800e338:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800e33c:	bf00      	nop
 800e33e:	eb42 0202 	adc.w	r2, r2, r2
 800e342:	bf28      	it	cs
 800e344:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 800e348:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800e34c:	bf00      	nop
 800e34e:	eb42 0202 	adc.w	r2, r2, r2
 800e352:	bf28      	it	cs
 800e354:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 800e358:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800e35c:	bf00      	nop
 800e35e:	eb42 0202 	adc.w	r2, r2, r2
 800e362:	bf28      	it	cs
 800e364:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 800e368:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800e36c:	bf00      	nop
 800e36e:	eb42 0202 	adc.w	r2, r2, r2
 800e372:	bf28      	it	cs
 800e374:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 800e378:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800e37c:	bf00      	nop
 800e37e:	eb42 0202 	adc.w	r2, r2, r2
 800e382:	bf28      	it	cs
 800e384:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 800e388:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800e38c:	bf00      	nop
 800e38e:	eb42 0202 	adc.w	r2, r2, r2
 800e392:	bf28      	it	cs
 800e394:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 800e398:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800e39c:	bf00      	nop
 800e39e:	eb42 0202 	adc.w	r2, r2, r2
 800e3a2:	bf28      	it	cs
 800e3a4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 800e3a8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 800e3ac:	bf00      	nop
 800e3ae:	eb42 0202 	adc.w	r2, r2, r2
 800e3b2:	bf28      	it	cs
 800e3b4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 800e3b8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 800e3bc:	bf00      	nop
 800e3be:	eb42 0202 	adc.w	r2, r2, r2
 800e3c2:	bf28      	it	cs
 800e3c4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 800e3c8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 800e3cc:	bf00      	nop
 800e3ce:	eb42 0202 	adc.w	r2, r2, r2
 800e3d2:	bf28      	it	cs
 800e3d4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 800e3d8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 800e3dc:	bf00      	nop
 800e3de:	eb42 0202 	adc.w	r2, r2, r2
 800e3e2:	bf28      	it	cs
 800e3e4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 800e3e8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 800e3ec:	bf00      	nop
 800e3ee:	eb42 0202 	adc.w	r2, r2, r2
 800e3f2:	bf28      	it	cs
 800e3f4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 800e3f8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 800e3fc:	bf00      	nop
 800e3fe:	eb42 0202 	adc.w	r2, r2, r2
 800e402:	bf28      	it	cs
 800e404:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 800e408:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800e40c:	bf00      	nop
 800e40e:	eb42 0202 	adc.w	r2, r2, r2
 800e412:	bf28      	it	cs
 800e414:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 800e418:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800e41c:	bf00      	nop
 800e41e:	eb42 0202 	adc.w	r2, r2, r2
 800e422:	bf28      	it	cs
 800e424:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 800e428:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800e42c:	bf00      	nop
 800e42e:	eb42 0202 	adc.w	r2, r2, r2
 800e432:	bf28      	it	cs
 800e434:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 800e438:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800e43c:	bf00      	nop
 800e43e:	eb42 0202 	adc.w	r2, r2, r2
 800e442:	bf28      	it	cs
 800e444:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 800e448:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800e44c:	bf00      	nop
 800e44e:	eb42 0202 	adc.w	r2, r2, r2
 800e452:	bf28      	it	cs
 800e454:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 800e458:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800e45c:	bf00      	nop
 800e45e:	eb42 0202 	adc.w	r2, r2, r2
 800e462:	bf28      	it	cs
 800e464:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 800e468:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800e46c:	bf00      	nop
 800e46e:	eb42 0202 	adc.w	r2, r2, r2
 800e472:	bf28      	it	cs
 800e474:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 800e478:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800e47c:	bf00      	nop
 800e47e:	eb42 0202 	adc.w	r2, r2, r2
 800e482:	bf28      	it	cs
 800e484:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 800e488:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800e48c:	bf00      	nop
 800e48e:	eb42 0202 	adc.w	r2, r2, r2
 800e492:	bf28      	it	cs
 800e494:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 800e498:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800e49c:	bf00      	nop
 800e49e:	eb42 0202 	adc.w	r2, r2, r2
 800e4a2:	bf28      	it	cs
 800e4a4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 800e4a8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 800e4ac:	bf00      	nop
 800e4ae:	eb42 0202 	adc.w	r2, r2, r2
 800e4b2:	bf28      	it	cs
 800e4b4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 800e4b8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 800e4bc:	bf00      	nop
 800e4be:	eb42 0202 	adc.w	r2, r2, r2
 800e4c2:	bf28      	it	cs
 800e4c4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 800e4c8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 800e4cc:	bf00      	nop
 800e4ce:	eb42 0202 	adc.w	r2, r2, r2
 800e4d2:	bf28      	it	cs
 800e4d4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 800e4d8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 800e4dc:	bf00      	nop
 800e4de:	eb42 0202 	adc.w	r2, r2, r2
 800e4e2:	bf28      	it	cs
 800e4e4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 800e4e8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 800e4ec:	bf00      	nop
 800e4ee:	eb42 0202 	adc.w	r2, r2, r2
 800e4f2:	bf28      	it	cs
 800e4f4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 800e4f8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 800e4fc:	bf00      	nop
 800e4fe:	eb42 0202 	adc.w	r2, r2, r2
 800e502:	bf28      	it	cs
 800e504:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 800e508:	ebb0 0f01 	cmp.w	r0, r1
 800e50c:	bf00      	nop
 800e50e:	eb42 0202 	adc.w	r2, r2, r2
 800e512:	bf28      	it	cs
 800e514:	eba0 0001 	subcs.w	r0, r0, r1
 800e518:	4610      	mov	r0, r2
 800e51a:	4770      	bx	lr
 800e51c:	bf0c      	ite	eq
 800e51e:	2001      	moveq	r0, #1
 800e520:	2000      	movne	r0, #0
 800e522:	4770      	bx	lr
 800e524:	fab1 f281 	clz	r2, r1
 800e528:	f1c2 021f 	rsb	r2, r2, #31
 800e52c:	fa20 f002 	lsr.w	r0, r0, r2
 800e530:	4770      	bx	lr
 800e532:	b108      	cbz	r0, 800e538 <__aeabi_uidiv+0x258>
 800e534:	f04f 30ff 	mov.w	r0, #4294967295
 800e538:	f000 b80e 	b.w	800e558 <__aeabi_idiv0>

0800e53c <__aeabi_uidivmod>:
 800e53c:	2900      	cmp	r1, #0
 800e53e:	d0f8      	beq.n	800e532 <__aeabi_uidiv+0x252>
 800e540:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800e544:	f7ff fecc 	bl	800e2e0 <__aeabi_uidiv>
 800e548:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800e54c:	fb02 f300 	mul.w	r3, r2, r0
 800e550:	eba1 0103 	sub.w	r1, r1, r3
 800e554:	4770      	bx	lr
 800e556:	bf00      	nop

0800e558 <__aeabi_idiv0>:
 800e558:	4770      	bx	lr
 800e55a:	bf00      	nop

0800e55c <__aeabi_drsub>:
 800e55c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800e560:	e002      	b.n	800e568 <__adddf3>
 800e562:	bf00      	nop

0800e564 <__aeabi_dsub>:
 800e564:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800e568 <__adddf3>:
 800e568:	b530      	push	{r4, r5, lr}
 800e56a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800e56e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800e572:	ea94 0f05 	teq	r4, r5
 800e576:	bf08      	it	eq
 800e578:	ea90 0f02 	teqeq	r0, r2
 800e57c:	bf1f      	itttt	ne
 800e57e:	ea54 0c00 	orrsne.w	ip, r4, r0
 800e582:	ea55 0c02 	orrsne.w	ip, r5, r2
 800e586:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800e58a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800e58e:	f000 80e2 	beq.w	800e756 <__adddf3+0x1ee>
 800e592:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800e596:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800e59a:	bfb8      	it	lt
 800e59c:	426d      	neglt	r5, r5
 800e59e:	dd0c      	ble.n	800e5ba <__adddf3+0x52>
 800e5a0:	442c      	add	r4, r5
 800e5a2:	ea80 0202 	eor.w	r2, r0, r2
 800e5a6:	ea81 0303 	eor.w	r3, r1, r3
 800e5aa:	ea82 0000 	eor.w	r0, r2, r0
 800e5ae:	ea83 0101 	eor.w	r1, r3, r1
 800e5b2:	ea80 0202 	eor.w	r2, r0, r2
 800e5b6:	ea81 0303 	eor.w	r3, r1, r3
 800e5ba:	2d36      	cmp	r5, #54	; 0x36
 800e5bc:	bf88      	it	hi
 800e5be:	bd30      	pophi	{r4, r5, pc}
 800e5c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800e5c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800e5c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800e5cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800e5d0:	d002      	beq.n	800e5d8 <__adddf3+0x70>
 800e5d2:	4240      	negs	r0, r0
 800e5d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800e5d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800e5dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800e5e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800e5e4:	d002      	beq.n	800e5ec <__adddf3+0x84>
 800e5e6:	4252      	negs	r2, r2
 800e5e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800e5ec:	ea94 0f05 	teq	r4, r5
 800e5f0:	f000 80a7 	beq.w	800e742 <__adddf3+0x1da>
 800e5f4:	f1a4 0401 	sub.w	r4, r4, #1
 800e5f8:	f1d5 0e20 	rsbs	lr, r5, #32
 800e5fc:	db0d      	blt.n	800e61a <__adddf3+0xb2>
 800e5fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 800e602:	fa22 f205 	lsr.w	r2, r2, r5
 800e606:	1880      	adds	r0, r0, r2
 800e608:	f141 0100 	adc.w	r1, r1, #0
 800e60c:	fa03 f20e 	lsl.w	r2, r3, lr
 800e610:	1880      	adds	r0, r0, r2
 800e612:	fa43 f305 	asr.w	r3, r3, r5
 800e616:	4159      	adcs	r1, r3
 800e618:	e00e      	b.n	800e638 <__adddf3+0xd0>
 800e61a:	f1a5 0520 	sub.w	r5, r5, #32
 800e61e:	f10e 0e20 	add.w	lr, lr, #32
 800e622:	2a01      	cmp	r2, #1
 800e624:	fa03 fc0e 	lsl.w	ip, r3, lr
 800e628:	bf28      	it	cs
 800e62a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800e62e:	fa43 f305 	asr.w	r3, r3, r5
 800e632:	18c0      	adds	r0, r0, r3
 800e634:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800e638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e63c:	d507      	bpl.n	800e64e <__adddf3+0xe6>
 800e63e:	f04f 0e00 	mov.w	lr, #0
 800e642:	f1dc 0c00 	rsbs	ip, ip, #0
 800e646:	eb7e 0000 	sbcs.w	r0, lr, r0
 800e64a:	eb6e 0101 	sbc.w	r1, lr, r1
 800e64e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800e652:	d31b      	bcc.n	800e68c <__adddf3+0x124>
 800e654:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800e658:	d30c      	bcc.n	800e674 <__adddf3+0x10c>
 800e65a:	0849      	lsrs	r1, r1, #1
 800e65c:	ea5f 0030 	movs.w	r0, r0, rrx
 800e660:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800e664:	f104 0401 	add.w	r4, r4, #1
 800e668:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800e66c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800e670:	f080 809a 	bcs.w	800e7a8 <__adddf3+0x240>
 800e674:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800e678:	bf08      	it	eq
 800e67a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800e67e:	f150 0000 	adcs.w	r0, r0, #0
 800e682:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e686:	ea41 0105 	orr.w	r1, r1, r5
 800e68a:	bd30      	pop	{r4, r5, pc}
 800e68c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800e690:	4140      	adcs	r0, r0
 800e692:	eb41 0101 	adc.w	r1, r1, r1
 800e696:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e69a:	f1a4 0401 	sub.w	r4, r4, #1
 800e69e:	d1e9      	bne.n	800e674 <__adddf3+0x10c>
 800e6a0:	f091 0f00 	teq	r1, #0
 800e6a4:	bf04      	itt	eq
 800e6a6:	4601      	moveq	r1, r0
 800e6a8:	2000      	moveq	r0, #0
 800e6aa:	fab1 f381 	clz	r3, r1
 800e6ae:	bf08      	it	eq
 800e6b0:	3320      	addeq	r3, #32
 800e6b2:	f1a3 030b 	sub.w	r3, r3, #11
 800e6b6:	f1b3 0220 	subs.w	r2, r3, #32
 800e6ba:	da0c      	bge.n	800e6d6 <__adddf3+0x16e>
 800e6bc:	320c      	adds	r2, #12
 800e6be:	dd08      	ble.n	800e6d2 <__adddf3+0x16a>
 800e6c0:	f102 0c14 	add.w	ip, r2, #20
 800e6c4:	f1c2 020c 	rsb	r2, r2, #12
 800e6c8:	fa01 f00c 	lsl.w	r0, r1, ip
 800e6cc:	fa21 f102 	lsr.w	r1, r1, r2
 800e6d0:	e00c      	b.n	800e6ec <__adddf3+0x184>
 800e6d2:	f102 0214 	add.w	r2, r2, #20
 800e6d6:	bfd8      	it	le
 800e6d8:	f1c2 0c20 	rsble	ip, r2, #32
 800e6dc:	fa01 f102 	lsl.w	r1, r1, r2
 800e6e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 800e6e4:	bfdc      	itt	le
 800e6e6:	ea41 010c 	orrle.w	r1, r1, ip
 800e6ea:	4090      	lslle	r0, r2
 800e6ec:	1ae4      	subs	r4, r4, r3
 800e6ee:	bfa2      	ittt	ge
 800e6f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800e6f4:	4329      	orrge	r1, r5
 800e6f6:	bd30      	popge	{r4, r5, pc}
 800e6f8:	ea6f 0404 	mvn.w	r4, r4
 800e6fc:	3c1f      	subs	r4, #31
 800e6fe:	da1c      	bge.n	800e73a <__adddf3+0x1d2>
 800e700:	340c      	adds	r4, #12
 800e702:	dc0e      	bgt.n	800e722 <__adddf3+0x1ba>
 800e704:	f104 0414 	add.w	r4, r4, #20
 800e708:	f1c4 0220 	rsb	r2, r4, #32
 800e70c:	fa20 f004 	lsr.w	r0, r0, r4
 800e710:	fa01 f302 	lsl.w	r3, r1, r2
 800e714:	ea40 0003 	orr.w	r0, r0, r3
 800e718:	fa21 f304 	lsr.w	r3, r1, r4
 800e71c:	ea45 0103 	orr.w	r1, r5, r3
 800e720:	bd30      	pop	{r4, r5, pc}
 800e722:	f1c4 040c 	rsb	r4, r4, #12
 800e726:	f1c4 0220 	rsb	r2, r4, #32
 800e72a:	fa20 f002 	lsr.w	r0, r0, r2
 800e72e:	fa01 f304 	lsl.w	r3, r1, r4
 800e732:	ea40 0003 	orr.w	r0, r0, r3
 800e736:	4629      	mov	r1, r5
 800e738:	bd30      	pop	{r4, r5, pc}
 800e73a:	fa21 f004 	lsr.w	r0, r1, r4
 800e73e:	4629      	mov	r1, r5
 800e740:	bd30      	pop	{r4, r5, pc}
 800e742:	f094 0f00 	teq	r4, #0
 800e746:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800e74a:	bf06      	itte	eq
 800e74c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800e750:	3401      	addeq	r4, #1
 800e752:	3d01      	subne	r5, #1
 800e754:	e74e      	b.n	800e5f4 <__adddf3+0x8c>
 800e756:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800e75a:	bf18      	it	ne
 800e75c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800e760:	d029      	beq.n	800e7b6 <__adddf3+0x24e>
 800e762:	ea94 0f05 	teq	r4, r5
 800e766:	bf08      	it	eq
 800e768:	ea90 0f02 	teqeq	r0, r2
 800e76c:	d005      	beq.n	800e77a <__adddf3+0x212>
 800e76e:	ea54 0c00 	orrs.w	ip, r4, r0
 800e772:	bf04      	itt	eq
 800e774:	4619      	moveq	r1, r3
 800e776:	4610      	moveq	r0, r2
 800e778:	bd30      	pop	{r4, r5, pc}
 800e77a:	ea91 0f03 	teq	r1, r3
 800e77e:	bf1e      	ittt	ne
 800e780:	2100      	movne	r1, #0
 800e782:	2000      	movne	r0, #0
 800e784:	bd30      	popne	{r4, r5, pc}
 800e786:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800e78a:	d105      	bne.n	800e798 <__adddf3+0x230>
 800e78c:	0040      	lsls	r0, r0, #1
 800e78e:	4149      	adcs	r1, r1
 800e790:	bf28      	it	cs
 800e792:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800e796:	bd30      	pop	{r4, r5, pc}
 800e798:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800e79c:	bf3c      	itt	cc
 800e79e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800e7a2:	bd30      	popcc	{r4, r5, pc}
 800e7a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e7a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800e7ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e7b0:	f04f 0000 	mov.w	r0, #0
 800e7b4:	bd30      	pop	{r4, r5, pc}
 800e7b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800e7ba:	bf1a      	itte	ne
 800e7bc:	4619      	movne	r1, r3
 800e7be:	4610      	movne	r0, r2
 800e7c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800e7c4:	bf1c      	itt	ne
 800e7c6:	460b      	movne	r3, r1
 800e7c8:	4602      	movne	r2, r0
 800e7ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800e7ce:	bf06      	itte	eq
 800e7d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800e7d4:	ea91 0f03 	teqeq	r1, r3
 800e7d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800e7dc:	bd30      	pop	{r4, r5, pc}
 800e7de:	bf00      	nop

0800e7e0 <__aeabi_ui2d>:
 800e7e0:	f090 0f00 	teq	r0, #0
 800e7e4:	bf04      	itt	eq
 800e7e6:	2100      	moveq	r1, #0
 800e7e8:	4770      	bxeq	lr
 800e7ea:	b530      	push	{r4, r5, lr}
 800e7ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e7f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e7f4:	f04f 0500 	mov.w	r5, #0
 800e7f8:	f04f 0100 	mov.w	r1, #0
 800e7fc:	e750      	b.n	800e6a0 <__adddf3+0x138>
 800e7fe:	bf00      	nop

0800e800 <__aeabi_i2d>:
 800e800:	f090 0f00 	teq	r0, #0
 800e804:	bf04      	itt	eq
 800e806:	2100      	moveq	r1, #0
 800e808:	4770      	bxeq	lr
 800e80a:	b530      	push	{r4, r5, lr}
 800e80c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e810:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e814:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800e818:	bf48      	it	mi
 800e81a:	4240      	negmi	r0, r0
 800e81c:	f04f 0100 	mov.w	r1, #0
 800e820:	e73e      	b.n	800e6a0 <__adddf3+0x138>
 800e822:	bf00      	nop

0800e824 <__aeabi_f2d>:
 800e824:	0042      	lsls	r2, r0, #1
 800e826:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800e82a:	ea4f 0131 	mov.w	r1, r1, rrx
 800e82e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800e832:	bf1f      	itttt	ne
 800e834:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800e838:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800e83c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800e840:	4770      	bxne	lr
 800e842:	f092 0f00 	teq	r2, #0
 800e846:	bf14      	ite	ne
 800e848:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800e84c:	4770      	bxeq	lr
 800e84e:	b530      	push	{r4, r5, lr}
 800e850:	f44f 7460 	mov.w	r4, #896	; 0x380
 800e854:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e858:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e85c:	e720      	b.n	800e6a0 <__adddf3+0x138>
 800e85e:	bf00      	nop

0800e860 <__aeabi_ul2d>:
 800e860:	ea50 0201 	orrs.w	r2, r0, r1
 800e864:	bf08      	it	eq
 800e866:	4770      	bxeq	lr
 800e868:	b530      	push	{r4, r5, lr}
 800e86a:	f04f 0500 	mov.w	r5, #0
 800e86e:	e00a      	b.n	800e886 <__aeabi_l2d+0x16>

0800e870 <__aeabi_l2d>:
 800e870:	ea50 0201 	orrs.w	r2, r0, r1
 800e874:	bf08      	it	eq
 800e876:	4770      	bxeq	lr
 800e878:	b530      	push	{r4, r5, lr}
 800e87a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800e87e:	d502      	bpl.n	800e886 <__aeabi_l2d+0x16>
 800e880:	4240      	negs	r0, r0
 800e882:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800e886:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800e88a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800e88e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800e892:	f43f aedc 	beq.w	800e64e <__adddf3+0xe6>
 800e896:	f04f 0203 	mov.w	r2, #3
 800e89a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800e89e:	bf18      	it	ne
 800e8a0:	3203      	addne	r2, #3
 800e8a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800e8a6:	bf18      	it	ne
 800e8a8:	3203      	addne	r2, #3
 800e8aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800e8ae:	f1c2 0320 	rsb	r3, r2, #32
 800e8b2:	fa00 fc03 	lsl.w	ip, r0, r3
 800e8b6:	fa20 f002 	lsr.w	r0, r0, r2
 800e8ba:	fa01 fe03 	lsl.w	lr, r1, r3
 800e8be:	ea40 000e 	orr.w	r0, r0, lr
 800e8c2:	fa21 f102 	lsr.w	r1, r1, r2
 800e8c6:	4414      	add	r4, r2
 800e8c8:	e6c1      	b.n	800e64e <__adddf3+0xe6>
 800e8ca:	bf00      	nop

0800e8cc <__aeabi_dmul>:
 800e8cc:	b570      	push	{r4, r5, r6, lr}
 800e8ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800e8d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800e8d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800e8da:	bf1d      	ittte	ne
 800e8dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800e8e0:	ea94 0f0c 	teqne	r4, ip
 800e8e4:	ea95 0f0c 	teqne	r5, ip
 800e8e8:	f000 f8de 	bleq	800eaa8 <__aeabi_dmul+0x1dc>
 800e8ec:	442c      	add	r4, r5
 800e8ee:	ea81 0603 	eor.w	r6, r1, r3
 800e8f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800e8f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800e8fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800e8fe:	bf18      	it	ne
 800e900:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800e904:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e90c:	d038      	beq.n	800e980 <__aeabi_dmul+0xb4>
 800e90e:	fba0 ce02 	umull	ip, lr, r0, r2
 800e912:	f04f 0500 	mov.w	r5, #0
 800e916:	fbe1 e502 	umlal	lr, r5, r1, r2
 800e91a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800e91e:	fbe0 e503 	umlal	lr, r5, r0, r3
 800e922:	f04f 0600 	mov.w	r6, #0
 800e926:	fbe1 5603 	umlal	r5, r6, r1, r3
 800e92a:	f09c 0f00 	teq	ip, #0
 800e92e:	bf18      	it	ne
 800e930:	f04e 0e01 	orrne.w	lr, lr, #1
 800e934:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800e938:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800e93c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800e940:	d204      	bcs.n	800e94c <__aeabi_dmul+0x80>
 800e942:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800e946:	416d      	adcs	r5, r5
 800e948:	eb46 0606 	adc.w	r6, r6, r6
 800e94c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800e950:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800e954:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800e958:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800e95c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800e960:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800e964:	bf88      	it	hi
 800e966:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800e96a:	d81e      	bhi.n	800e9aa <__aeabi_dmul+0xde>
 800e96c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800e970:	bf08      	it	eq
 800e972:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800e976:	f150 0000 	adcs.w	r0, r0, #0
 800e97a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e97e:	bd70      	pop	{r4, r5, r6, pc}
 800e980:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800e984:	ea46 0101 	orr.w	r1, r6, r1
 800e988:	ea40 0002 	orr.w	r0, r0, r2
 800e98c:	ea81 0103 	eor.w	r1, r1, r3
 800e990:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800e994:	bfc2      	ittt	gt
 800e996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800e99a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800e99e:	bd70      	popgt	{r4, r5, r6, pc}
 800e9a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e9a4:	f04f 0e00 	mov.w	lr, #0
 800e9a8:	3c01      	subs	r4, #1
 800e9aa:	f300 80ab 	bgt.w	800eb04 <__aeabi_dmul+0x238>
 800e9ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800e9b2:	bfde      	ittt	le
 800e9b4:	2000      	movle	r0, #0
 800e9b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800e9ba:	bd70      	pople	{r4, r5, r6, pc}
 800e9bc:	f1c4 0400 	rsb	r4, r4, #0
 800e9c0:	3c20      	subs	r4, #32
 800e9c2:	da35      	bge.n	800ea30 <__aeabi_dmul+0x164>
 800e9c4:	340c      	adds	r4, #12
 800e9c6:	dc1b      	bgt.n	800ea00 <__aeabi_dmul+0x134>
 800e9c8:	f104 0414 	add.w	r4, r4, #20
 800e9cc:	f1c4 0520 	rsb	r5, r4, #32
 800e9d0:	fa00 f305 	lsl.w	r3, r0, r5
 800e9d4:	fa20 f004 	lsr.w	r0, r0, r4
 800e9d8:	fa01 f205 	lsl.w	r2, r1, r5
 800e9dc:	ea40 0002 	orr.w	r0, r0, r2
 800e9e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800e9e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e9e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800e9ec:	fa21 f604 	lsr.w	r6, r1, r4
 800e9f0:	eb42 0106 	adc.w	r1, r2, r6
 800e9f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800e9f8:	bf08      	it	eq
 800e9fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800e9fe:	bd70      	pop	{r4, r5, r6, pc}
 800ea00:	f1c4 040c 	rsb	r4, r4, #12
 800ea04:	f1c4 0520 	rsb	r5, r4, #32
 800ea08:	fa00 f304 	lsl.w	r3, r0, r4
 800ea0c:	fa20 f005 	lsr.w	r0, r0, r5
 800ea10:	fa01 f204 	lsl.w	r2, r1, r4
 800ea14:	ea40 0002 	orr.w	r0, r0, r2
 800ea18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ea1c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800ea20:	f141 0100 	adc.w	r1, r1, #0
 800ea24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ea28:	bf08      	it	eq
 800ea2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ea2e:	bd70      	pop	{r4, r5, r6, pc}
 800ea30:	f1c4 0520 	rsb	r5, r4, #32
 800ea34:	fa00 f205 	lsl.w	r2, r0, r5
 800ea38:	ea4e 0e02 	orr.w	lr, lr, r2
 800ea3c:	fa20 f304 	lsr.w	r3, r0, r4
 800ea40:	fa01 f205 	lsl.w	r2, r1, r5
 800ea44:	ea43 0302 	orr.w	r3, r3, r2
 800ea48:	fa21 f004 	lsr.w	r0, r1, r4
 800ea4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ea50:	fa21 f204 	lsr.w	r2, r1, r4
 800ea54:	ea20 0002 	bic.w	r0, r0, r2
 800ea58:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800ea5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ea60:	bf08      	it	eq
 800ea62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ea66:	bd70      	pop	{r4, r5, r6, pc}
 800ea68:	f094 0f00 	teq	r4, #0
 800ea6c:	d10f      	bne.n	800ea8e <__aeabi_dmul+0x1c2>
 800ea6e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800ea72:	0040      	lsls	r0, r0, #1
 800ea74:	eb41 0101 	adc.w	r1, r1, r1
 800ea78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ea7c:	bf08      	it	eq
 800ea7e:	3c01      	subeq	r4, #1
 800ea80:	d0f7      	beq.n	800ea72 <__aeabi_dmul+0x1a6>
 800ea82:	ea41 0106 	orr.w	r1, r1, r6
 800ea86:	f095 0f00 	teq	r5, #0
 800ea8a:	bf18      	it	ne
 800ea8c:	4770      	bxne	lr
 800ea8e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800ea92:	0052      	lsls	r2, r2, #1
 800ea94:	eb43 0303 	adc.w	r3, r3, r3
 800ea98:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800ea9c:	bf08      	it	eq
 800ea9e:	3d01      	subeq	r5, #1
 800eaa0:	d0f7      	beq.n	800ea92 <__aeabi_dmul+0x1c6>
 800eaa2:	ea43 0306 	orr.w	r3, r3, r6
 800eaa6:	4770      	bx	lr
 800eaa8:	ea94 0f0c 	teq	r4, ip
 800eaac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800eab0:	bf18      	it	ne
 800eab2:	ea95 0f0c 	teqne	r5, ip
 800eab6:	d00c      	beq.n	800ead2 <__aeabi_dmul+0x206>
 800eab8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800eabc:	bf18      	it	ne
 800eabe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800eac2:	d1d1      	bne.n	800ea68 <__aeabi_dmul+0x19c>
 800eac4:	ea81 0103 	eor.w	r1, r1, r3
 800eac8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800eacc:	f04f 0000 	mov.w	r0, #0
 800ead0:	bd70      	pop	{r4, r5, r6, pc}
 800ead2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800ead6:	bf06      	itte	eq
 800ead8:	4610      	moveq	r0, r2
 800eada:	4619      	moveq	r1, r3
 800eadc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800eae0:	d019      	beq.n	800eb16 <__aeabi_dmul+0x24a>
 800eae2:	ea94 0f0c 	teq	r4, ip
 800eae6:	d102      	bne.n	800eaee <__aeabi_dmul+0x222>
 800eae8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800eaec:	d113      	bne.n	800eb16 <__aeabi_dmul+0x24a>
 800eaee:	ea95 0f0c 	teq	r5, ip
 800eaf2:	d105      	bne.n	800eb00 <__aeabi_dmul+0x234>
 800eaf4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800eaf8:	bf1c      	itt	ne
 800eafa:	4610      	movne	r0, r2
 800eafc:	4619      	movne	r1, r3
 800eafe:	d10a      	bne.n	800eb16 <__aeabi_dmul+0x24a>
 800eb00:	ea81 0103 	eor.w	r1, r1, r3
 800eb04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800eb08:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800eb0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800eb10:	f04f 0000 	mov.w	r0, #0
 800eb14:	bd70      	pop	{r4, r5, r6, pc}
 800eb16:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800eb1a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800eb1e:	bd70      	pop	{r4, r5, r6, pc}

0800eb20 <__aeabi_ddiv>:
 800eb20:	b570      	push	{r4, r5, r6, lr}
 800eb22:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800eb26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800eb2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800eb2e:	bf1d      	ittte	ne
 800eb30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800eb34:	ea94 0f0c 	teqne	r4, ip
 800eb38:	ea95 0f0c 	teqne	r5, ip
 800eb3c:	f000 f8a7 	bleq	800ec8e <__aeabi_ddiv+0x16e>
 800eb40:	eba4 0405 	sub.w	r4, r4, r5
 800eb44:	ea81 0e03 	eor.w	lr, r1, r3
 800eb48:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800eb4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800eb50:	f000 8088 	beq.w	800ec64 <__aeabi_ddiv+0x144>
 800eb54:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800eb58:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800eb5c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800eb60:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800eb64:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800eb68:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800eb6c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800eb70:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800eb74:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800eb78:	429d      	cmp	r5, r3
 800eb7a:	bf08      	it	eq
 800eb7c:	4296      	cmpeq	r6, r2
 800eb7e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800eb82:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800eb86:	d202      	bcs.n	800eb8e <__aeabi_ddiv+0x6e>
 800eb88:	085b      	lsrs	r3, r3, #1
 800eb8a:	ea4f 0232 	mov.w	r2, r2, rrx
 800eb8e:	1ab6      	subs	r6, r6, r2
 800eb90:	eb65 0503 	sbc.w	r5, r5, r3
 800eb94:	085b      	lsrs	r3, r3, #1
 800eb96:	ea4f 0232 	mov.w	r2, r2, rrx
 800eb9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800eb9e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800eba2:	ebb6 0e02 	subs.w	lr, r6, r2
 800eba6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ebaa:	bf22      	ittt	cs
 800ebac:	1ab6      	subcs	r6, r6, r2
 800ebae:	4675      	movcs	r5, lr
 800ebb0:	ea40 000c 	orrcs.w	r0, r0, ip
 800ebb4:	085b      	lsrs	r3, r3, #1
 800ebb6:	ea4f 0232 	mov.w	r2, r2, rrx
 800ebba:	ebb6 0e02 	subs.w	lr, r6, r2
 800ebbe:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ebc2:	bf22      	ittt	cs
 800ebc4:	1ab6      	subcs	r6, r6, r2
 800ebc6:	4675      	movcs	r5, lr
 800ebc8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800ebcc:	085b      	lsrs	r3, r3, #1
 800ebce:	ea4f 0232 	mov.w	r2, r2, rrx
 800ebd2:	ebb6 0e02 	subs.w	lr, r6, r2
 800ebd6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ebda:	bf22      	ittt	cs
 800ebdc:	1ab6      	subcs	r6, r6, r2
 800ebde:	4675      	movcs	r5, lr
 800ebe0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800ebe4:	085b      	lsrs	r3, r3, #1
 800ebe6:	ea4f 0232 	mov.w	r2, r2, rrx
 800ebea:	ebb6 0e02 	subs.w	lr, r6, r2
 800ebee:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ebf2:	bf22      	ittt	cs
 800ebf4:	1ab6      	subcs	r6, r6, r2
 800ebf6:	4675      	movcs	r5, lr
 800ebf8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800ebfc:	ea55 0e06 	orrs.w	lr, r5, r6
 800ec00:	d018      	beq.n	800ec34 <__aeabi_ddiv+0x114>
 800ec02:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800ec06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800ec0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800ec0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800ec12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800ec16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800ec1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800ec1e:	d1c0      	bne.n	800eba2 <__aeabi_ddiv+0x82>
 800ec20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ec24:	d10b      	bne.n	800ec3e <__aeabi_ddiv+0x11e>
 800ec26:	ea41 0100 	orr.w	r1, r1, r0
 800ec2a:	f04f 0000 	mov.w	r0, #0
 800ec2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800ec32:	e7b6      	b.n	800eba2 <__aeabi_ddiv+0x82>
 800ec34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ec38:	bf04      	itt	eq
 800ec3a:	4301      	orreq	r1, r0
 800ec3c:	2000      	moveq	r0, #0
 800ec3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800ec42:	bf88      	it	hi
 800ec44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800ec48:	f63f aeaf 	bhi.w	800e9aa <__aeabi_dmul+0xde>
 800ec4c:	ebb5 0c03 	subs.w	ip, r5, r3
 800ec50:	bf04      	itt	eq
 800ec52:	ebb6 0c02 	subseq.w	ip, r6, r2
 800ec56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800ec5a:	f150 0000 	adcs.w	r0, r0, #0
 800ec5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800ec62:	bd70      	pop	{r4, r5, r6, pc}
 800ec64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800ec68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800ec6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800ec70:	bfc2      	ittt	gt
 800ec72:	ebd4 050c 	rsbsgt	r5, r4, ip
 800ec76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800ec7a:	bd70      	popgt	{r4, r5, r6, pc}
 800ec7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ec80:	f04f 0e00 	mov.w	lr, #0
 800ec84:	3c01      	subs	r4, #1
 800ec86:	e690      	b.n	800e9aa <__aeabi_dmul+0xde>
 800ec88:	ea45 0e06 	orr.w	lr, r5, r6
 800ec8c:	e68d      	b.n	800e9aa <__aeabi_dmul+0xde>
 800ec8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800ec92:	ea94 0f0c 	teq	r4, ip
 800ec96:	bf08      	it	eq
 800ec98:	ea95 0f0c 	teqeq	r5, ip
 800ec9c:	f43f af3b 	beq.w	800eb16 <__aeabi_dmul+0x24a>
 800eca0:	ea94 0f0c 	teq	r4, ip
 800eca4:	d10a      	bne.n	800ecbc <__aeabi_ddiv+0x19c>
 800eca6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800ecaa:	f47f af34 	bne.w	800eb16 <__aeabi_dmul+0x24a>
 800ecae:	ea95 0f0c 	teq	r5, ip
 800ecb2:	f47f af25 	bne.w	800eb00 <__aeabi_dmul+0x234>
 800ecb6:	4610      	mov	r0, r2
 800ecb8:	4619      	mov	r1, r3
 800ecba:	e72c      	b.n	800eb16 <__aeabi_dmul+0x24a>
 800ecbc:	ea95 0f0c 	teq	r5, ip
 800ecc0:	d106      	bne.n	800ecd0 <__aeabi_ddiv+0x1b0>
 800ecc2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800ecc6:	f43f aefd 	beq.w	800eac4 <__aeabi_dmul+0x1f8>
 800ecca:	4610      	mov	r0, r2
 800eccc:	4619      	mov	r1, r3
 800ecce:	e722      	b.n	800eb16 <__aeabi_dmul+0x24a>
 800ecd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800ecd4:	bf18      	it	ne
 800ecd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800ecda:	f47f aec5 	bne.w	800ea68 <__aeabi_dmul+0x19c>
 800ecde:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800ece2:	f47f af0d 	bne.w	800eb00 <__aeabi_dmul+0x234>
 800ece6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800ecea:	f47f aeeb 	bne.w	800eac4 <__aeabi_dmul+0x1f8>
 800ecee:	e712      	b.n	800eb16 <__aeabi_dmul+0x24a>

0800ecf0 <__gedf2>:
 800ecf0:	f04f 3cff 	mov.w	ip, #4294967295
 800ecf4:	e006      	b.n	800ed04 <__cmpdf2+0x4>
 800ecf6:	bf00      	nop

0800ecf8 <__ledf2>:
 800ecf8:	f04f 0c01 	mov.w	ip, #1
 800ecfc:	e002      	b.n	800ed04 <__cmpdf2+0x4>
 800ecfe:	bf00      	nop

0800ed00 <__cmpdf2>:
 800ed00:	f04f 0c01 	mov.w	ip, #1
 800ed04:	f84d cd04 	str.w	ip, [sp, #-4]!
 800ed08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800ed0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ed10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ed14:	bf18      	it	ne
 800ed16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800ed1a:	d01b      	beq.n	800ed54 <__cmpdf2+0x54>
 800ed1c:	b001      	add	sp, #4
 800ed1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800ed22:	bf0c      	ite	eq
 800ed24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800ed28:	ea91 0f03 	teqne	r1, r3
 800ed2c:	bf02      	ittt	eq
 800ed2e:	ea90 0f02 	teqeq	r0, r2
 800ed32:	2000      	moveq	r0, #0
 800ed34:	4770      	bxeq	lr
 800ed36:	f110 0f00 	cmn.w	r0, #0
 800ed3a:	ea91 0f03 	teq	r1, r3
 800ed3e:	bf58      	it	pl
 800ed40:	4299      	cmppl	r1, r3
 800ed42:	bf08      	it	eq
 800ed44:	4290      	cmpeq	r0, r2
 800ed46:	bf2c      	ite	cs
 800ed48:	17d8      	asrcs	r0, r3, #31
 800ed4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800ed4e:	f040 0001 	orr.w	r0, r0, #1
 800ed52:	4770      	bx	lr
 800ed54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800ed58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ed5c:	d102      	bne.n	800ed64 <__cmpdf2+0x64>
 800ed5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800ed62:	d107      	bne.n	800ed74 <__cmpdf2+0x74>
 800ed64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ed68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ed6c:	d1d6      	bne.n	800ed1c <__cmpdf2+0x1c>
 800ed6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800ed72:	d0d3      	beq.n	800ed1c <__cmpdf2+0x1c>
 800ed74:	f85d 0b04 	ldr.w	r0, [sp], #4
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop

0800ed7c <__aeabi_cdrcmple>:
 800ed7c:	4684      	mov	ip, r0
 800ed7e:	4610      	mov	r0, r2
 800ed80:	4662      	mov	r2, ip
 800ed82:	468c      	mov	ip, r1
 800ed84:	4619      	mov	r1, r3
 800ed86:	4663      	mov	r3, ip
 800ed88:	e000      	b.n	800ed8c <__aeabi_cdcmpeq>
 800ed8a:	bf00      	nop

0800ed8c <__aeabi_cdcmpeq>:
 800ed8c:	b501      	push	{r0, lr}
 800ed8e:	f7ff ffb7 	bl	800ed00 <__cmpdf2>
 800ed92:	2800      	cmp	r0, #0
 800ed94:	bf48      	it	mi
 800ed96:	f110 0f00 	cmnmi.w	r0, #0
 800ed9a:	bd01      	pop	{r0, pc}

0800ed9c <__aeabi_dcmpeq>:
 800ed9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800eda0:	f7ff fff4 	bl	800ed8c <__aeabi_cdcmpeq>
 800eda4:	bf0c      	ite	eq
 800eda6:	2001      	moveq	r0, #1
 800eda8:	2000      	movne	r0, #0
 800edaa:	f85d fb08 	ldr.w	pc, [sp], #8
 800edae:	bf00      	nop

0800edb0 <__aeabi_dcmplt>:
 800edb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800edb4:	f7ff ffea 	bl	800ed8c <__aeabi_cdcmpeq>
 800edb8:	bf34      	ite	cc
 800edba:	2001      	movcc	r0, #1
 800edbc:	2000      	movcs	r0, #0
 800edbe:	f85d fb08 	ldr.w	pc, [sp], #8
 800edc2:	bf00      	nop

0800edc4 <__aeabi_dcmple>:
 800edc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800edc8:	f7ff ffe0 	bl	800ed8c <__aeabi_cdcmpeq>
 800edcc:	bf94      	ite	ls
 800edce:	2001      	movls	r0, #1
 800edd0:	2000      	movhi	r0, #0
 800edd2:	f85d fb08 	ldr.w	pc, [sp], #8
 800edd6:	bf00      	nop

0800edd8 <__aeabi_dcmpge>:
 800edd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800eddc:	f7ff ffce 	bl	800ed7c <__aeabi_cdrcmple>
 800ede0:	bf94      	ite	ls
 800ede2:	2001      	movls	r0, #1
 800ede4:	2000      	movhi	r0, #0
 800ede6:	f85d fb08 	ldr.w	pc, [sp], #8
 800edea:	bf00      	nop

0800edec <__aeabi_dcmpgt>:
 800edec:	f84d ed08 	str.w	lr, [sp, #-8]!
 800edf0:	f7ff ffc4 	bl	800ed7c <__aeabi_cdrcmple>
 800edf4:	bf34      	ite	cc
 800edf6:	2001      	movcc	r0, #1
 800edf8:	2000      	movcs	r0, #0
 800edfa:	f85d fb08 	ldr.w	pc, [sp], #8
 800edfe:	bf00      	nop

0800ee00 <__aeabi_d2iz>:
 800ee00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800ee04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800ee08:	d215      	bcs.n	800ee36 <__aeabi_d2iz+0x36>
 800ee0a:	d511      	bpl.n	800ee30 <__aeabi_d2iz+0x30>
 800ee0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800ee10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800ee14:	d912      	bls.n	800ee3c <__aeabi_d2iz+0x3c>
 800ee16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ee1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ee1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800ee22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800ee26:	fa23 f002 	lsr.w	r0, r3, r2
 800ee2a:	bf18      	it	ne
 800ee2c:	4240      	negne	r0, r0
 800ee2e:	4770      	bx	lr
 800ee30:	f04f 0000 	mov.w	r0, #0
 800ee34:	4770      	bx	lr
 800ee36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800ee3a:	d105      	bne.n	800ee48 <__aeabi_d2iz+0x48>
 800ee3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800ee40:	bf08      	it	eq
 800ee42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800ee46:	4770      	bx	lr
 800ee48:	f04f 0000 	mov.w	r0, #0
 800ee4c:	4770      	bx	lr
 800ee4e:	bf00      	nop

0800ee50 <__aeabi_d2uiz>:
 800ee50:	004a      	lsls	r2, r1, #1
 800ee52:	d211      	bcs.n	800ee78 <__aeabi_d2uiz+0x28>
 800ee54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800ee58:	d211      	bcs.n	800ee7e <__aeabi_d2uiz+0x2e>
 800ee5a:	d50d      	bpl.n	800ee78 <__aeabi_d2uiz+0x28>
 800ee5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800ee60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800ee64:	d40e      	bmi.n	800ee84 <__aeabi_d2uiz+0x34>
 800ee66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ee6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ee6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800ee72:	fa23 f002 	lsr.w	r0, r3, r2
 800ee76:	4770      	bx	lr
 800ee78:	f04f 0000 	mov.w	r0, #0
 800ee7c:	4770      	bx	lr
 800ee7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800ee82:	d102      	bne.n	800ee8a <__aeabi_d2uiz+0x3a>
 800ee84:	f04f 30ff 	mov.w	r0, #4294967295
 800ee88:	4770      	bx	lr
 800ee8a:	f04f 0000 	mov.w	r0, #0
 800ee8e:	4770      	bx	lr

0800ee90 <__aeabi_uldivmod>:
 800ee90:	b94b      	cbnz	r3, 800eea6 <__aeabi_uldivmod+0x16>
 800ee92:	b942      	cbnz	r2, 800eea6 <__aeabi_uldivmod+0x16>
 800ee94:	2900      	cmp	r1, #0
 800ee96:	bf08      	it	eq
 800ee98:	2800      	cmpeq	r0, #0
 800ee9a:	d002      	beq.n	800eea2 <__aeabi_uldivmod+0x12>
 800ee9c:	f04f 31ff 	mov.w	r1, #4294967295
 800eea0:	4608      	mov	r0, r1
 800eea2:	f7ff bb59 	b.w	800e558 <__aeabi_idiv0>
 800eea6:	b082      	sub	sp, #8
 800eea8:	46ec      	mov	ip, sp
 800eeaa:	e92d 5000 	stmdb	sp!, {ip, lr}
 800eeae:	f000 f81d 	bl	800eeec <__gnu_uldivmod_helper>
 800eeb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800eeb6:	b002      	add	sp, #8
 800eeb8:	bc0c      	pop	{r2, r3}
 800eeba:	4770      	bx	lr

0800eebc <__gnu_ldivmod_helper>:
 800eebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eec0:	4617      	mov	r7, r2
 800eec2:	4680      	mov	r8, r0
 800eec4:	4689      	mov	r9, r1
 800eec6:	469a      	mov	sl, r3
 800eec8:	9e08      	ldr	r6, [sp, #32]
 800eeca:	f000 f827 	bl	800ef1c <__divdi3>
 800eece:	fba7 4500 	umull	r4, r5, r7, r0
 800eed2:	fb07 f701 	mul.w	r7, r7, r1
 800eed6:	fb00 720a 	mla	r2, r0, sl, r7
 800eeda:	4415      	add	r5, r2
 800eedc:	ebb8 0404 	subs.w	r4, r8, r4
 800eee0:	eb69 0505 	sbc.w	r5, r9, r5
 800eee4:	e9c6 4500 	strd	r4, r5, [r6]
 800eee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800eeec <__gnu_uldivmod_helper>:
 800eeec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eef0:	4617      	mov	r7, r2
 800eef2:	4680      	mov	r8, r0
 800eef4:	4689      	mov	r9, r1
 800eef6:	461d      	mov	r5, r3
 800eef8:	9e08      	ldr	r6, [sp, #32]
 800eefa:	f000 f9b9 	bl	800f270 <__udivdi3>
 800eefe:	fb00 f305 	mul.w	r3, r0, r5
 800ef02:	fba0 4507 	umull	r4, r5, r0, r7
 800ef06:	fb07 3701 	mla	r7, r7, r1, r3
 800ef0a:	443d      	add	r5, r7
 800ef0c:	ebb8 0404 	subs.w	r4, r8, r4
 800ef10:	eb69 0505 	sbc.w	r5, r9, r5
 800ef14:	e9c6 4500 	strd	r4, r5, [r6]
 800ef18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800ef1c <__divdi3>:
 800ef1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef20:	4244      	negs	r4, r0
 800ef22:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 800ef26:	2900      	cmp	r1, #0
 800ef28:	f04f 36ff 	mov.w	r6, #4294967295
 800ef2c:	bfa2      	ittt	ge
 800ef2e:	4604      	movge	r4, r0
 800ef30:	460d      	movge	r5, r1
 800ef32:	2600      	movge	r6, #0
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	b085      	sub	sp, #20
 800ef38:	f2c0 80c7 	blt.w	800f0ca <__divdi3+0x1ae>
 800ef3c:	4620      	mov	r0, r4
 800ef3e:	46aa      	mov	sl, r5
 800ef40:	4694      	mov	ip, r2
 800ef42:	4619      	mov	r1, r3
 800ef44:	4690      	mov	r8, r2
 800ef46:	4627      	mov	r7, r4
 800ef48:	46a9      	mov	r9, r5
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d158      	bne.n	800f000 <__divdi3+0xe4>
 800ef4e:	42aa      	cmp	r2, r5
 800ef50:	d96c      	bls.n	800f02c <__divdi3+0x110>
 800ef52:	fab2 f382 	clz	r3, r2
 800ef56:	b15b      	cbz	r3, 800ef70 <__divdi3+0x54>
 800ef58:	f1c3 0220 	rsb	r2, r3, #32
 800ef5c:	fa05 f903 	lsl.w	r9, r5, r3
 800ef60:	fa24 f202 	lsr.w	r2, r4, r2
 800ef64:	fa0c f803 	lsl.w	r8, ip, r3
 800ef68:	ea42 0909 	orr.w	r9, r2, r9
 800ef6c:	fa04 f703 	lsl.w	r7, r4, r3
 800ef70:	ea4f 4418 	mov.w	r4, r8, lsr #16
 800ef74:	4648      	mov	r0, r9
 800ef76:	4621      	mov	r1, r4
 800ef78:	fa1f fa88 	uxth.w	sl, r8
 800ef7c:	f7ff f9b0 	bl	800e2e0 <__aeabi_uidiv>
 800ef80:	4621      	mov	r1, r4
 800ef82:	4683      	mov	fp, r0
 800ef84:	4648      	mov	r0, r9
 800ef86:	f7ff fad9 	bl	800e53c <__aeabi_uidivmod>
 800ef8a:	0c3a      	lsrs	r2, r7, #16
 800ef8c:	fb0a f00b 	mul.w	r0, sl, fp
 800ef90:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800ef94:	4288      	cmp	r0, r1
 800ef96:	d90b      	bls.n	800efb0 <__divdi3+0x94>
 800ef98:	eb11 0108 	adds.w	r1, r1, r8
 800ef9c:	f10b 33ff 	add.w	r3, fp, #4294967295
 800efa0:	d205      	bcs.n	800efae <__divdi3+0x92>
 800efa2:	4288      	cmp	r0, r1
 800efa4:	bf84      	itt	hi
 800efa6:	f1ab 0b02 	subhi.w	fp, fp, #2
 800efaa:	4441      	addhi	r1, r8
 800efac:	d800      	bhi.n	800efb0 <__divdi3+0x94>
 800efae:	469b      	mov	fp, r3
 800efb0:	ebc0 0901 	rsb	r9, r0, r1
 800efb4:	4621      	mov	r1, r4
 800efb6:	4648      	mov	r0, r9
 800efb8:	b2bf      	uxth	r7, r7
 800efba:	f7ff f991 	bl	800e2e0 <__aeabi_uidiv>
 800efbe:	4621      	mov	r1, r4
 800efc0:	4605      	mov	r5, r0
 800efc2:	4648      	mov	r0, r9
 800efc4:	f7ff faba 	bl	800e53c <__aeabi_uidivmod>
 800efc8:	fb0a fa05 	mul.w	sl, sl, r5
 800efcc:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800efd0:	458a      	cmp	sl, r1
 800efd2:	d909      	bls.n	800efe8 <__divdi3+0xcc>
 800efd4:	eb11 0808 	adds.w	r8, r1, r8
 800efd8:	f105 33ff 	add.w	r3, r5, #4294967295
 800efdc:	d203      	bcs.n	800efe6 <__divdi3+0xca>
 800efde:	45c2      	cmp	sl, r8
 800efe0:	bf88      	it	hi
 800efe2:	3d02      	subhi	r5, #2
 800efe4:	d800      	bhi.n	800efe8 <__divdi3+0xcc>
 800efe6:	461d      	mov	r5, r3
 800efe8:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 800efec:	2400      	movs	r4, #0
 800efee:	4618      	mov	r0, r3
 800eff0:	4621      	mov	r1, r4
 800eff2:	b116      	cbz	r6, 800effa <__divdi3+0xde>
 800eff4:	4240      	negs	r0, r0
 800eff6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800effa:	b005      	add	sp, #20
 800effc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f000:	42ab      	cmp	r3, r5
 800f002:	bf84      	itt	hi
 800f004:	2400      	movhi	r4, #0
 800f006:	4623      	movhi	r3, r4
 800f008:	d8f1      	bhi.n	800efee <__divdi3+0xd2>
 800f00a:	fab1 f581 	clz	r5, r1
 800f00e:	2d00      	cmp	r5, #0
 800f010:	f040 80b5 	bne.w	800f17e <__divdi3+0x262>
 800f014:	4551      	cmp	r1, sl
 800f016:	bf28      	it	cs
 800f018:	4282      	cmpcs	r2, r0
 800f01a:	bf8c      	ite	hi
 800f01c:	2400      	movhi	r4, #0
 800f01e:	2401      	movls	r4, #1
 800f020:	bf9c      	itt	ls
 800f022:	2301      	movls	r3, #1
 800f024:	462c      	movls	r4, r5
 800f026:	d9e2      	bls.n	800efee <__divdi3+0xd2>
 800f028:	4623      	mov	r3, r4
 800f02a:	e7e0      	b.n	800efee <__divdi3+0xd2>
 800f02c:	b922      	cbnz	r2, 800f038 <__divdi3+0x11c>
 800f02e:	4611      	mov	r1, r2
 800f030:	2001      	movs	r0, #1
 800f032:	f7ff f955 	bl	800e2e0 <__aeabi_uidiv>
 800f036:	4680      	mov	r8, r0
 800f038:	fab8 f388 	clz	r3, r8
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d149      	bne.n	800f0d4 <__divdi3+0x1b8>
 800f040:	ebc8 0909 	rsb	r9, r8, r9
 800f044:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800f048:	fa1f fa88 	uxth.w	sl, r8
 800f04c:	2401      	movs	r4, #1
 800f04e:	4629      	mov	r1, r5
 800f050:	4648      	mov	r0, r9
 800f052:	f7ff f945 	bl	800e2e0 <__aeabi_uidiv>
 800f056:	4629      	mov	r1, r5
 800f058:	4683      	mov	fp, r0
 800f05a:	4648      	mov	r0, r9
 800f05c:	f7ff fa6e 	bl	800e53c <__aeabi_uidivmod>
 800f060:	0c3a      	lsrs	r2, r7, #16
 800f062:	fb0a f00b 	mul.w	r0, sl, fp
 800f066:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800f06a:	4288      	cmp	r0, r1
 800f06c:	d90c      	bls.n	800f088 <__divdi3+0x16c>
 800f06e:	eb11 0108 	adds.w	r1, r1, r8
 800f072:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f076:	f080 80f2 	bcs.w	800f25e <__divdi3+0x342>
 800f07a:	4288      	cmp	r0, r1
 800f07c:	bf84      	itt	hi
 800f07e:	f1ab 0b02 	subhi.w	fp, fp, #2
 800f082:	4441      	addhi	r1, r8
 800f084:	f240 80eb 	bls.w	800f25e <__divdi3+0x342>
 800f088:	1a0a      	subs	r2, r1, r0
 800f08a:	4629      	mov	r1, r5
 800f08c:	4610      	mov	r0, r2
 800f08e:	9201      	str	r2, [sp, #4]
 800f090:	f7ff f926 	bl	800e2e0 <__aeabi_uidiv>
 800f094:	9a01      	ldr	r2, [sp, #4]
 800f096:	4629      	mov	r1, r5
 800f098:	b2bf      	uxth	r7, r7
 800f09a:	4681      	mov	r9, r0
 800f09c:	4610      	mov	r0, r2
 800f09e:	f7ff fa4d 	bl	800e53c <__aeabi_uidivmod>
 800f0a2:	fb0a fa09 	mul.w	sl, sl, r9
 800f0a6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800f0aa:	458a      	cmp	sl, r1
 800f0ac:	d90a      	bls.n	800f0c4 <__divdi3+0x1a8>
 800f0ae:	eb11 0808 	adds.w	r8, r1, r8
 800f0b2:	f109 33ff 	add.w	r3, r9, #4294967295
 800f0b6:	d204      	bcs.n	800f0c2 <__divdi3+0x1a6>
 800f0b8:	45c2      	cmp	sl, r8
 800f0ba:	bf88      	it	hi
 800f0bc:	f1a9 0902 	subhi.w	r9, r9, #2
 800f0c0:	d800      	bhi.n	800f0c4 <__divdi3+0x1a8>
 800f0c2:	4699      	mov	r9, r3
 800f0c4:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 800f0c8:	e791      	b.n	800efee <__divdi3+0xd2>
 800f0ca:	43f6      	mvns	r6, r6
 800f0cc:	4252      	negs	r2, r2
 800f0ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800f0d2:	e733      	b.n	800ef3c <__divdi3+0x20>
 800f0d4:	fa08 f803 	lsl.w	r8, r8, r3
 800f0d8:	f1c3 0b20 	rsb	fp, r3, #32
 800f0dc:	fa29 f40b 	lsr.w	r4, r9, fp
 800f0e0:	fa09 f903 	lsl.w	r9, r9, r3
 800f0e4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800f0e8:	4620      	mov	r0, r4
 800f0ea:	4629      	mov	r1, r5
 800f0ec:	fa27 fb0b 	lsr.w	fp, r7, fp
 800f0f0:	409f      	lsls	r7, r3
 800f0f2:	f7ff f8f5 	bl	800e2e0 <__aeabi_uidiv>
 800f0f6:	4629      	mov	r1, r5
 800f0f8:	fa1f fa88 	uxth.w	sl, r8
 800f0fc:	ea4b 0b09 	orr.w	fp, fp, r9
 800f100:	4602      	mov	r2, r0
 800f102:	4620      	mov	r0, r4
 800f104:	9201      	str	r2, [sp, #4]
 800f106:	f7ff fa19 	bl	800e53c <__aeabi_uidivmod>
 800f10a:	9a01      	ldr	r2, [sp, #4]
 800f10c:	ea4f 431b 	mov.w	r3, fp, lsr #16
 800f110:	fb0a f002 	mul.w	r0, sl, r2
 800f114:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800f118:	4288      	cmp	r0, r1
 800f11a:	d90b      	bls.n	800f134 <__divdi3+0x218>
 800f11c:	eb11 0108 	adds.w	r1, r1, r8
 800f120:	f102 33ff 	add.w	r3, r2, #4294967295
 800f124:	f080 80a1 	bcs.w	800f26a <__divdi3+0x34e>
 800f128:	4288      	cmp	r0, r1
 800f12a:	bf84      	itt	hi
 800f12c:	3a02      	subhi	r2, #2
 800f12e:	4441      	addhi	r1, r8
 800f130:	f240 809b 	bls.w	800f26a <__divdi3+0x34e>
 800f134:	ebc0 0901 	rsb	r9, r0, r1
 800f138:	4629      	mov	r1, r5
 800f13a:	4648      	mov	r0, r9
 800f13c:	9201      	str	r2, [sp, #4]
 800f13e:	f7ff f8cf 	bl	800e2e0 <__aeabi_uidiv>
 800f142:	4629      	mov	r1, r5
 800f144:	fa1f fb8b 	uxth.w	fp, fp
 800f148:	4604      	mov	r4, r0
 800f14a:	4648      	mov	r0, r9
 800f14c:	f7ff f9f6 	bl	800e53c <__aeabi_uidivmod>
 800f150:	9a01      	ldr	r2, [sp, #4]
 800f152:	fb0a f904 	mul.w	r9, sl, r4
 800f156:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 800f15a:	4589      	cmp	r9, r1
 800f15c:	d90a      	bls.n	800f174 <__divdi3+0x258>
 800f15e:	eb11 0108 	adds.w	r1, r1, r8
 800f162:	f104 33ff 	add.w	r3, r4, #4294967295
 800f166:	d204      	bcs.n	800f172 <__divdi3+0x256>
 800f168:	4589      	cmp	r9, r1
 800f16a:	bf84      	itt	hi
 800f16c:	3c02      	subhi	r4, #2
 800f16e:	4441      	addhi	r1, r8
 800f170:	d800      	bhi.n	800f174 <__divdi3+0x258>
 800f172:	461c      	mov	r4, r3
 800f174:	ebc9 0901 	rsb	r9, r9, r1
 800f178:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f17c:	e767      	b.n	800f04e <__divdi3+0x132>
 800f17e:	f1c5 0320 	rsb	r3, r5, #32
 800f182:	40a9      	lsls	r1, r5
 800f184:	fa22 f803 	lsr.w	r8, r2, r3
 800f188:	fa2a fb03 	lsr.w	fp, sl, r3
 800f18c:	ea48 0801 	orr.w	r8, r8, r1
 800f190:	fa20 f303 	lsr.w	r3, r0, r3
 800f194:	fa0a fa05 	lsl.w	sl, sl, r5
 800f198:	4658      	mov	r0, fp
 800f19a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800f19e:	fa02 fc05 	lsl.w	ip, r2, r5
 800f1a2:	4649      	mov	r1, r9
 800f1a4:	ea43 0a0a 	orr.w	sl, r3, sl
 800f1a8:	f8cd c00c 	str.w	ip, [sp, #12]
 800f1ac:	f7ff f898 	bl	800e2e0 <__aeabi_uidiv>
 800f1b0:	4649      	mov	r1, r9
 800f1b2:	4604      	mov	r4, r0
 800f1b4:	4658      	mov	r0, fp
 800f1b6:	f7ff f9c1 	bl	800e53c <__aeabi_uidivmod>
 800f1ba:	fa1f f288 	uxth.w	r2, r8
 800f1be:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 800f1c2:	fb02 f004 	mul.w	r0, r2, r4
 800f1c6:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 800f1ca:	4570      	cmp	r0, lr
 800f1cc:	d909      	bls.n	800f1e2 <__divdi3+0x2c6>
 800f1ce:	eb1e 0e08 	adds.w	lr, lr, r8
 800f1d2:	f104 31ff 	add.w	r1, r4, #4294967295
 800f1d6:	d246      	bcs.n	800f266 <__divdi3+0x34a>
 800f1d8:	4570      	cmp	r0, lr
 800f1da:	bf84      	itt	hi
 800f1dc:	3c02      	subhi	r4, #2
 800f1de:	44c6      	addhi	lr, r8
 800f1e0:	d941      	bls.n	800f266 <__divdi3+0x34a>
 800f1e2:	ebc0 0c0e 	rsb	ip, r0, lr
 800f1e6:	4649      	mov	r1, r9
 800f1e8:	4660      	mov	r0, ip
 800f1ea:	9201      	str	r2, [sp, #4]
 800f1ec:	f8cd c008 	str.w	ip, [sp, #8]
 800f1f0:	f7ff f876 	bl	800e2e0 <__aeabi_uidiv>
 800f1f4:	f8dd c008 	ldr.w	ip, [sp, #8]
 800f1f8:	4649      	mov	r1, r9
 800f1fa:	fa1f fa8a 	uxth.w	sl, sl
 800f1fe:	4683      	mov	fp, r0
 800f200:	4660      	mov	r0, ip
 800f202:	f7ff f99b 	bl	800e53c <__aeabi_uidivmod>
 800f206:	9a01      	ldr	r2, [sp, #4]
 800f208:	fb02 f20b 	mul.w	r2, r2, fp
 800f20c:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800f210:	428a      	cmp	r2, r1
 800f212:	d90a      	bls.n	800f22a <__divdi3+0x30e>
 800f214:	eb11 0108 	adds.w	r1, r1, r8
 800f218:	f10b 30ff 	add.w	r0, fp, #4294967295
 800f21c:	d221      	bcs.n	800f262 <__divdi3+0x346>
 800f21e:	428a      	cmp	r2, r1
 800f220:	bf84      	itt	hi
 800f222:	f1ab 0b02 	subhi.w	fp, fp, #2
 800f226:	4441      	addhi	r1, r8
 800f228:	d91b      	bls.n	800f262 <__divdi3+0x346>
 800f22a:	9803      	ldr	r0, [sp, #12]
 800f22c:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800f230:	1a89      	subs	r1, r1, r2
 800f232:	fbab 2300 	umull	r2, r3, fp, r0
 800f236:	4299      	cmp	r1, r3
 800f238:	d30d      	bcc.n	800f256 <__divdi3+0x33a>
 800f23a:	bf14      	ite	ne
 800f23c:	2300      	movne	r3, #0
 800f23e:	2301      	moveq	r3, #1
 800f240:	fa07 f405 	lsl.w	r4, r7, r5
 800f244:	4294      	cmp	r4, r2
 800f246:	bf2c      	ite	cs
 800f248:	2400      	movcs	r4, #0
 800f24a:	f003 0401 	andcc.w	r4, r3, #1
 800f24e:	465b      	mov	r3, fp
 800f250:	2c00      	cmp	r4, #0
 800f252:	f43f aecc 	beq.w	800efee <__divdi3+0xd2>
 800f256:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f25a:	2400      	movs	r4, #0
 800f25c:	e6c7      	b.n	800efee <__divdi3+0xd2>
 800f25e:	469b      	mov	fp, r3
 800f260:	e712      	b.n	800f088 <__divdi3+0x16c>
 800f262:	4683      	mov	fp, r0
 800f264:	e7e1      	b.n	800f22a <__divdi3+0x30e>
 800f266:	460c      	mov	r4, r1
 800f268:	e7bb      	b.n	800f1e2 <__divdi3+0x2c6>
 800f26a:	461a      	mov	r2, r3
 800f26c:	e762      	b.n	800f134 <__divdi3+0x218>
 800f26e:	bf00      	nop

0800f270 <__udivdi3>:
 800f270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f274:	4606      	mov	r6, r0
 800f276:	b083      	sub	sp, #12
 800f278:	460d      	mov	r5, r1
 800f27a:	4614      	mov	r4, r2
 800f27c:	4607      	mov	r7, r0
 800f27e:	4688      	mov	r8, r1
 800f280:	2b00      	cmp	r3, #0
 800f282:	d151      	bne.n	800f328 <__udivdi3+0xb8>
 800f284:	428a      	cmp	r2, r1
 800f286:	d964      	bls.n	800f352 <__udivdi3+0xe2>
 800f288:	fab2 f382 	clz	r3, r2
 800f28c:	b15b      	cbz	r3, 800f2a6 <__udivdi3+0x36>
 800f28e:	f1c3 0820 	rsb	r8, r3, #32
 800f292:	fa01 f503 	lsl.w	r5, r1, r3
 800f296:	fa20 f808 	lsr.w	r8, r0, r8
 800f29a:	fa02 f403 	lsl.w	r4, r2, r3
 800f29e:	ea48 0805 	orr.w	r8, r8, r5
 800f2a2:	fa00 f703 	lsl.w	r7, r0, r3
 800f2a6:	0c25      	lsrs	r5, r4, #16
 800f2a8:	4640      	mov	r0, r8
 800f2aa:	4629      	mov	r1, r5
 800f2ac:	fa1f fa84 	uxth.w	sl, r4
 800f2b0:	f7ff f816 	bl	800e2e0 <__aeabi_uidiv>
 800f2b4:	4629      	mov	r1, r5
 800f2b6:	4681      	mov	r9, r0
 800f2b8:	4640      	mov	r0, r8
 800f2ba:	f7ff f93f 	bl	800e53c <__aeabi_uidivmod>
 800f2be:	0c3b      	lsrs	r3, r7, #16
 800f2c0:	fb0a f009 	mul.w	r0, sl, r9
 800f2c4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800f2c8:	4288      	cmp	r0, r1
 800f2ca:	d90a      	bls.n	800f2e2 <__udivdi3+0x72>
 800f2cc:	1909      	adds	r1, r1, r4
 800f2ce:	f109 32ff 	add.w	r2, r9, #4294967295
 800f2d2:	d205      	bcs.n	800f2e0 <__udivdi3+0x70>
 800f2d4:	4288      	cmp	r0, r1
 800f2d6:	bf84      	itt	hi
 800f2d8:	f1a9 0902 	subhi.w	r9, r9, #2
 800f2dc:	1909      	addhi	r1, r1, r4
 800f2de:	d800      	bhi.n	800f2e2 <__udivdi3+0x72>
 800f2e0:	4691      	mov	r9, r2
 800f2e2:	ebc0 0801 	rsb	r8, r0, r1
 800f2e6:	4629      	mov	r1, r5
 800f2e8:	4640      	mov	r0, r8
 800f2ea:	b2bf      	uxth	r7, r7
 800f2ec:	f7fe fff8 	bl	800e2e0 <__aeabi_uidiv>
 800f2f0:	4629      	mov	r1, r5
 800f2f2:	4606      	mov	r6, r0
 800f2f4:	4640      	mov	r0, r8
 800f2f6:	f7ff f921 	bl	800e53c <__aeabi_uidivmod>
 800f2fa:	fb0a fa06 	mul.w	sl, sl, r6
 800f2fe:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800f302:	458a      	cmp	sl, r1
 800f304:	d909      	bls.n	800f31a <__udivdi3+0xaa>
 800f306:	190c      	adds	r4, r1, r4
 800f308:	f106 33ff 	add.w	r3, r6, #4294967295
 800f30c:	f080 8119 	bcs.w	800f542 <__udivdi3+0x2d2>
 800f310:	45a2      	cmp	sl, r4
 800f312:	bf88      	it	hi
 800f314:	3e02      	subhi	r6, #2
 800f316:	f240 8114 	bls.w	800f542 <__udivdi3+0x2d2>
 800f31a:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800f31e:	2600      	movs	r6, #0
 800f320:	4631      	mov	r1, r6
 800f322:	b003      	add	sp, #12
 800f324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f328:	428b      	cmp	r3, r1
 800f32a:	bf84      	itt	hi
 800f32c:	2600      	movhi	r6, #0
 800f32e:	4630      	movhi	r0, r6
 800f330:	d8f6      	bhi.n	800f320 <__udivdi3+0xb0>
 800f332:	fab3 f483 	clz	r4, r3
 800f336:	2c00      	cmp	r4, #0
 800f338:	d15a      	bne.n	800f3f0 <__udivdi3+0x180>
 800f33a:	428b      	cmp	r3, r1
 800f33c:	bf28      	it	cs
 800f33e:	42b2      	cmpcs	r2, r6
 800f340:	bf8c      	ite	hi
 800f342:	2600      	movhi	r6, #0
 800f344:	2601      	movls	r6, #1
 800f346:	bf9c      	itt	ls
 800f348:	2001      	movls	r0, #1
 800f34a:	4626      	movls	r6, r4
 800f34c:	d9e8      	bls.n	800f320 <__udivdi3+0xb0>
 800f34e:	4630      	mov	r0, r6
 800f350:	e7e6      	b.n	800f320 <__udivdi3+0xb0>
 800f352:	b922      	cbnz	r2, 800f35e <__udivdi3+0xee>
 800f354:	4611      	mov	r1, r2
 800f356:	2001      	movs	r0, #1
 800f358:	f7fe ffc2 	bl	800e2e0 <__aeabi_uidiv>
 800f35c:	4604      	mov	r4, r0
 800f35e:	fab4 f384 	clz	r3, r4
 800f362:	2b00      	cmp	r3, #0
 800f364:	f040 80a2 	bne.w	800f4ac <__udivdi3+0x23c>
 800f368:	1b2d      	subs	r5, r5, r4
 800f36a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f36e:	fa1f fa84 	uxth.w	sl, r4
 800f372:	2601      	movs	r6, #1
 800f374:	4641      	mov	r1, r8
 800f376:	4628      	mov	r0, r5
 800f378:	f7fe ffb2 	bl	800e2e0 <__aeabi_uidiv>
 800f37c:	4641      	mov	r1, r8
 800f37e:	4681      	mov	r9, r0
 800f380:	4628      	mov	r0, r5
 800f382:	f7ff f8db 	bl	800e53c <__aeabi_uidivmod>
 800f386:	0c3b      	lsrs	r3, r7, #16
 800f388:	fb0a f009 	mul.w	r0, sl, r9
 800f38c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800f390:	4288      	cmp	r0, r1
 800f392:	d90b      	bls.n	800f3ac <__udivdi3+0x13c>
 800f394:	1909      	adds	r1, r1, r4
 800f396:	f109 32ff 	add.w	r2, r9, #4294967295
 800f39a:	f080 80d4 	bcs.w	800f546 <__udivdi3+0x2d6>
 800f39e:	4288      	cmp	r0, r1
 800f3a0:	bf84      	itt	hi
 800f3a2:	f1a9 0902 	subhi.w	r9, r9, #2
 800f3a6:	1909      	addhi	r1, r1, r4
 800f3a8:	f240 80cd 	bls.w	800f546 <__udivdi3+0x2d6>
 800f3ac:	ebc0 0b01 	rsb	fp, r0, r1
 800f3b0:	4641      	mov	r1, r8
 800f3b2:	4658      	mov	r0, fp
 800f3b4:	b2bf      	uxth	r7, r7
 800f3b6:	f7fe ff93 	bl	800e2e0 <__aeabi_uidiv>
 800f3ba:	4641      	mov	r1, r8
 800f3bc:	4605      	mov	r5, r0
 800f3be:	4658      	mov	r0, fp
 800f3c0:	f7ff f8bc 	bl	800e53c <__aeabi_uidivmod>
 800f3c4:	fb0a fa05 	mul.w	sl, sl, r5
 800f3c8:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800f3cc:	458a      	cmp	sl, r1
 800f3ce:	d909      	bls.n	800f3e4 <__udivdi3+0x174>
 800f3d0:	190c      	adds	r4, r1, r4
 800f3d2:	f105 33ff 	add.w	r3, r5, #4294967295
 800f3d6:	f080 80b8 	bcs.w	800f54a <__udivdi3+0x2da>
 800f3da:	45a2      	cmp	sl, r4
 800f3dc:	bf88      	it	hi
 800f3de:	3d02      	subhi	r5, #2
 800f3e0:	f240 80b3 	bls.w	800f54a <__udivdi3+0x2da>
 800f3e4:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800f3e8:	4631      	mov	r1, r6
 800f3ea:	b003      	add	sp, #12
 800f3ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3f0:	f1c4 0120 	rsb	r1, r4, #32
 800f3f4:	40a3      	lsls	r3, r4
 800f3f6:	fa22 f801 	lsr.w	r8, r2, r1
 800f3fa:	fa25 f701 	lsr.w	r7, r5, r1
 800f3fe:	ea48 0803 	orr.w	r8, r8, r3
 800f402:	4638      	mov	r0, r7
 800f404:	fa26 f301 	lsr.w	r3, r6, r1
 800f408:	40a5      	lsls	r5, r4
 800f40a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800f40e:	40a2      	lsls	r2, r4
 800f410:	4649      	mov	r1, r9
 800f412:	9201      	str	r2, [sp, #4]
 800f414:	431d      	orrs	r5, r3
 800f416:	f7fe ff63 	bl	800e2e0 <__aeabi_uidiv>
 800f41a:	4649      	mov	r1, r9
 800f41c:	4683      	mov	fp, r0
 800f41e:	4638      	mov	r0, r7
 800f420:	f7ff f88c 	bl	800e53c <__aeabi_uidivmod>
 800f424:	fa1f f288 	uxth.w	r2, r8
 800f428:	0c2f      	lsrs	r7, r5, #16
 800f42a:	fb02 f00b 	mul.w	r0, r2, fp
 800f42e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800f432:	42b8      	cmp	r0, r7
 800f434:	d906      	bls.n	800f444 <__udivdi3+0x1d4>
 800f436:	eb17 0708 	adds.w	r7, r7, r8
 800f43a:	f10b 31ff 	add.w	r1, fp, #4294967295
 800f43e:	f0c0 808d 	bcc.w	800f55c <__udivdi3+0x2ec>
 800f442:	468b      	mov	fp, r1
 800f444:	1a3f      	subs	r7, r7, r0
 800f446:	4649      	mov	r1, r9
 800f448:	4638      	mov	r0, r7
 800f44a:	9200      	str	r2, [sp, #0]
 800f44c:	f7fe ff48 	bl	800e2e0 <__aeabi_uidiv>
 800f450:	4649      	mov	r1, r9
 800f452:	b2ad      	uxth	r5, r5
 800f454:	4682      	mov	sl, r0
 800f456:	4638      	mov	r0, r7
 800f458:	f7ff f870 	bl	800e53c <__aeabi_uidivmod>
 800f45c:	9a00      	ldr	r2, [sp, #0]
 800f45e:	fb02 f20a 	mul.w	r2, r2, sl
 800f462:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800f466:	428a      	cmp	r2, r1
 800f468:	d905      	bls.n	800f476 <__udivdi3+0x206>
 800f46a:	eb11 0108 	adds.w	r1, r1, r8
 800f46e:	f10a 30ff 	add.w	r0, sl, #4294967295
 800f472:	d36c      	bcc.n	800f54e <__udivdi3+0x2de>
 800f474:	4682      	mov	sl, r0
 800f476:	9d01      	ldr	r5, [sp, #4]
 800f478:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800f47c:	1a89      	subs	r1, r1, r2
 800f47e:	fba0 2305 	umull	r2, r3, r0, r5
 800f482:	4299      	cmp	r1, r3
 800f484:	d30c      	bcc.n	800f4a0 <__udivdi3+0x230>
 800f486:	fa06 f604 	lsl.w	r6, r6, r4
 800f48a:	bf14      	ite	ne
 800f48c:	2100      	movne	r1, #0
 800f48e:	2101      	moveq	r1, #1
 800f490:	4296      	cmp	r6, r2
 800f492:	bf2c      	ite	cs
 800f494:	2600      	movcs	r6, #0
 800f496:	f001 0601 	andcc.w	r6, r1, #1
 800f49a:	2e00      	cmp	r6, #0
 800f49c:	f43f af40 	beq.w	800f320 <__udivdi3+0xb0>
 800f4a0:	2600      	movs	r6, #0
 800f4a2:	3801      	subs	r0, #1
 800f4a4:	4631      	mov	r1, r6
 800f4a6:	b003      	add	sp, #12
 800f4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4ac:	409c      	lsls	r4, r3
 800f4ae:	f1c3 0920 	rsb	r9, r3, #32
 800f4b2:	fa25 fa09 	lsr.w	sl, r5, r9
 800f4b6:	fa06 f703 	lsl.w	r7, r6, r3
 800f4ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f4be:	4650      	mov	r0, sl
 800f4c0:	4641      	mov	r1, r8
 800f4c2:	409d      	lsls	r5, r3
 800f4c4:	f7fe ff0c 	bl	800e2e0 <__aeabi_uidiv>
 800f4c8:	4641      	mov	r1, r8
 800f4ca:	fa26 f909 	lsr.w	r9, r6, r9
 800f4ce:	ea49 0905 	orr.w	r9, r9, r5
 800f4d2:	4683      	mov	fp, r0
 800f4d4:	4650      	mov	r0, sl
 800f4d6:	f7ff f831 	bl	800e53c <__aeabi_uidivmod>
 800f4da:	fa1f fa84 	uxth.w	sl, r4
 800f4de:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800f4e2:	fb0a f00b 	mul.w	r0, sl, fp
 800f4e6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800f4ea:	4288      	cmp	r0, r1
 800f4ec:	d909      	bls.n	800f502 <__udivdi3+0x292>
 800f4ee:	1909      	adds	r1, r1, r4
 800f4f0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f4f4:	d23a      	bcs.n	800f56c <__udivdi3+0x2fc>
 800f4f6:	4288      	cmp	r0, r1
 800f4f8:	bf84      	itt	hi
 800f4fa:	f1ab 0b02 	subhi.w	fp, fp, #2
 800f4fe:	1909      	addhi	r1, r1, r4
 800f500:	d934      	bls.n	800f56c <__udivdi3+0x2fc>
 800f502:	1a0d      	subs	r5, r1, r0
 800f504:	4641      	mov	r1, r8
 800f506:	4628      	mov	r0, r5
 800f508:	fa1f f989 	uxth.w	r9, r9
 800f50c:	f7fe fee8 	bl	800e2e0 <__aeabi_uidiv>
 800f510:	4641      	mov	r1, r8
 800f512:	4606      	mov	r6, r0
 800f514:	4628      	mov	r0, r5
 800f516:	f7ff f811 	bl	800e53c <__aeabi_uidivmod>
 800f51a:	fb0a f506 	mul.w	r5, sl, r6
 800f51e:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800f522:	428d      	cmp	r5, r1
 800f524:	d909      	bls.n	800f53a <__udivdi3+0x2ca>
 800f526:	1909      	adds	r1, r1, r4
 800f528:	f106 33ff 	add.w	r3, r6, #4294967295
 800f52c:	d204      	bcs.n	800f538 <__udivdi3+0x2c8>
 800f52e:	428d      	cmp	r5, r1
 800f530:	bf84      	itt	hi
 800f532:	3e02      	subhi	r6, #2
 800f534:	1909      	addhi	r1, r1, r4
 800f536:	d800      	bhi.n	800f53a <__udivdi3+0x2ca>
 800f538:	461e      	mov	r6, r3
 800f53a:	1b4d      	subs	r5, r1, r5
 800f53c:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800f540:	e718      	b.n	800f374 <__udivdi3+0x104>
 800f542:	461e      	mov	r6, r3
 800f544:	e6e9      	b.n	800f31a <__udivdi3+0xaa>
 800f546:	4691      	mov	r9, r2
 800f548:	e730      	b.n	800f3ac <__udivdi3+0x13c>
 800f54a:	461d      	mov	r5, r3
 800f54c:	e74a      	b.n	800f3e4 <__udivdi3+0x174>
 800f54e:	428a      	cmp	r2, r1
 800f550:	bf84      	itt	hi
 800f552:	f1aa 0a02 	subhi.w	sl, sl, #2
 800f556:	4441      	addhi	r1, r8
 800f558:	d88d      	bhi.n	800f476 <__udivdi3+0x206>
 800f55a:	e78b      	b.n	800f474 <__udivdi3+0x204>
 800f55c:	42b8      	cmp	r0, r7
 800f55e:	bf84      	itt	hi
 800f560:	f1ab 0b02 	subhi.w	fp, fp, #2
 800f564:	4447      	addhi	r7, r8
 800f566:	f63f af6d 	bhi.w	800f444 <__udivdi3+0x1d4>
 800f56a:	e76a      	b.n	800f442 <__udivdi3+0x1d2>
 800f56c:	469b      	mov	fp, r3
 800f56e:	e7c8      	b.n	800f502 <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800f570 <.ARM.exidx>:
 800f570:	7ffff9ac 	svcvc	0x00fff9ac
 800f574:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800f578 <.LANCHOR0>:
 800f578:	10204080 	eorne	r4, r0, r0, lsl #1
 800f57c:	01020408 	tsteq	r2, r8, lsl #8

0800f580 <eng8x16>:
	...
 800f590:	423c0000 	eorsmi	r0, ip, #0
 800f594:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
 800f598:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
 800f59c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800f5a0:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
 800f5a4:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
 800f5a8:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
 800f5ac:	0000003c 	andeq	r0, r0, ip, lsr r0
 800f5b0:	7f360000 	svcvc	0x00360000
 800f5b4:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
 800f5b8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
 800f5bc:	00000008 	andeq	r0, r0, r8
 800f5c0:	1c080000 	stcne	0, cr0, [r8], {-0}
 800f5c4:	7f3e3e1c 	svcvc	0x003e3e1c
 800f5c8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
 800f5cc:	00000008 	andeq	r0, r0, r8
 800f5d0:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
 800f5d4:	7f7f1c1c 	svcvc	0x007f1c1c
 800f5d8:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
 800f5dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f5e0:	1c080000 	stcne	0, cr0, [r8], {-0}
 800f5e4:	7f7f3e3e 	svcvc	0x007f3e3e
 800f5e8:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
 800f5ec:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f5f0:	00000000 	andeq	r0, r0, r0
 800f5f4:	3c3c1800 	ldccc	8, cr1, [ip], #-0
 800f5f8:	0000183c 	andeq	r1, r0, ip, lsr r8
 800f5fc:	00000000 	andeq	r0, r0, r0
 800f600:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
 800f604:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
 800f608:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
 800f60c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
 800f610:	00000000 	andeq	r0, r0, r0
 800f614:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
 800f618:	003c6666 	eorseq	r6, ip, r6, ror #12
 800f61c:	00000000 	andeq	r0, r0, r0
 800f620:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
 800f624:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
 800f628:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
 800f62c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
 800f630:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800f634:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
 800f638:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800f63c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800f640:	663c0000 	ldrtvs	r0, [ip], -r0
 800f644:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
 800f648:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
 800f64c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f650:	1b1e0000 	blne	878f658 <__RO_LIMIT__+0x77eaa0>
 800f654:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
 800f658:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
 800f65c:	00000030 	andeq	r0, r0, r0, lsr r0
 800f660:	333f0000 	teqcc	pc, #0
 800f664:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
 800f668:	6ff77333 	svcvs	0x00f77333
 800f66c:	00000006 	andeq	r0, r0, r6
 800f670:	db180000 	blle	860f678 <__RO_LIMIT__+0x5feac0>
 800f674:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
 800f678:	db7e3c66 	blle	9f9e818 <__RO_LIMIT__+0x1f8dc60>
 800f67c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f680:	60400000 	subvs	r0, r0, r0
 800f684:	7f7c7870 	svcvc	0x007c7870
 800f688:	6070787c 	rsbsvs	r7, r0, ip, ror r8
 800f68c:	00000040 	andeq	r0, r0, r0, asr #32
 800f690:	03010000 	movweq	r0, #4096	; 0x1000
 800f694:	7f1f0f07 	svcvc	0x001f0f07
 800f698:	03070f1f 	movweq	r0, #32543	; 0x7f1f
 800f69c:	00000001 	andeq	r0, r0, r1
 800f6a0:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800f6a4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800f6a8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800f6ac:	00000018 	andeq	r0, r0, r8, lsl r0
 800f6b0:	66660000 	strbtvs	r0, [r6], -r0
 800f6b4:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800f6b8:	66006666 	strvs	r6, [r0], -r6, ror #12
 800f6bc:	00000066 	andeq	r0, r0, r6, rrx
 800f6c0:	db7f0000 	blle	9fcf6c8 <__RO_LIMIT__+0x1fbeb10>
 800f6c4:	7bdbdbdb 	blvc	7706638 <__RW_SIZE__+0x77060a0>
 800f6c8:	1b1b1b1b 	blne	86d633c <__RO_LIMIT__+0x6c5784>
 800f6cc:	0000001b 	andeq	r0, r0, fp, lsl r0
 800f6d0:	60633e00 	rsbvs	r3, r3, r0, lsl #28
 800f6d4:	63633e60 	cmnvs	r3, #96, 28	; 0x600
 800f6d8:	03033e63 	movweq	r3, #15971	; 0x3e63
 800f6dc:	00003e63 	andeq	r3, r0, r3, ror #28
	...
 800f6e8:	7f7f7f7f 	svcvc	0x007f7f7f
 800f6ec:	0000007f 	andeq	r0, r0, pc, ror r0
 800f6f0:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800f6f4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800f6f8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800f6fc:	00007e18 	andeq	r7, r0, r8, lsl lr
 800f700:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800f704:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800f708:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800f70c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f710:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800f714:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800f718:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800f71c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f720:	00000000 	andeq	r0, r0, r0
 800f724:	7f0e0c08 	svcvc	0x000e0c08
 800f728:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
 800f734:	7f381808 	svcvc	0x00381808
 800f738:	00081838 	andeq	r1, r8, r8, lsr r8
	...
 800f748:	60606060 	rsbvs	r6, r0, r0, rrx
 800f74c:	0000007f 	andeq	r0, r0, pc, ror r0
 800f750:	00000000 	andeq	r0, r0, r0
 800f754:	ff763410 			; <UNDEFINED> instruction: 0xff763410
 800f758:	00082c6e 	andeq	r2, r8, lr, ror #24
 800f75c:	00000000 	andeq	r0, r0, r0
 800f760:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
 800f764:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
 800f768:	7f3e3e3e 	svcvc	0x003e3e3e
 800f76c:	0000007f 	andeq	r0, r0, pc, ror r0
 800f770:	7f7f0000 	svcvc	0x007f0000
 800f774:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
 800f778:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
 800f77c:	00000008 	andeq	r0, r0, r8
	...
 800f790:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800f794:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
 800f798:	18001818 	stmdane	r0, {r3, r4, fp, ip}
 800f79c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f7a0:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
 800f7a4:	00000066 	andeq	r0, r0, r6, rrx
	...
 800f7b0:	36360000 	ldrtcc	r0, [r6], -r0
 800f7b4:	36367f36 	shasxcc	r7, r6, r6
 800f7b8:	36367f36 	shasxcc	r7, r6, r6
 800f7bc:	00000036 	andeq	r0, r0, r6, lsr r0
 800f7c0:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
 800f7c4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
 800f7c8:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
 800f7cc:	00001c1c 	andeq	r1, r0, ip, lsl ip
 800f7d0:	63630000 	cmnvs	r3, #0
 800f7d4:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
 800f7d8:	63333318 	teqvs	r3, #24, 6	; 0x60000000
 800f7dc:	00000063 	andeq	r0, r0, r3, rrx
 800f7e0:	6c380000 	ldcvs	0, cr0, [r8], #-0
 800f7e4:	3b386c6c 	blcc	8e2a99c <__RO_LIMIT__+0xe19de4>
 800f7e8:	6f66666f 	svcvs	0x0066666f
 800f7ec:	0000003b 	andeq	r0, r0, fp, lsr r0
 800f7f0:	18181800 	ldmdane	r8, {fp, ip}
 800f7f4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 800f800:	180c0600 	stmdane	ip, {r9, sl}
 800f804:	30303018 	eorscc	r3, r0, r8, lsl r0
 800f808:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
 800f80c:	0000060c 	andeq	r0, r0, ip, lsl #12
 800f810:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800f814:	0606060c 	streq	r0, [r6], -ip, lsl #12
 800f818:	0c0c0606 	stceq	6, cr0, [ip], {6}
 800f81c:	00003018 	andeq	r3, r0, r8, lsl r0
 800f820:	00000000 	andeq	r0, r0, r0
 800f824:	7f1c3663 	svcvc	0x001c3663
 800f828:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
 800f834:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 800f838:	00181818 	andseq	r1, r8, r8, lsl r8
	...
 800f848:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800f84c:	00301818 	eorseq	r1, r0, r8, lsl r8
 800f850:	00000000 	andeq	r0, r0, r0
 800f854:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
 800f868:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800f86c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f870:	03030000 	movweq	r0, #12288	; 0x3000
 800f874:	0c0c0606 	stceq	6, cr0, [ip], {6}
 800f878:	30301818 	eorscc	r1, r0, r8, lsl r8
 800f87c:	00000060 	andeq	r0, r0, r0, rrx
 800f880:	633e0000 	teqvs	lr, #0
 800f884:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f888:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f88c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f890:	1c0c0000 	stcne	0, cr0, [ip], {-0}
 800f894:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800f898:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800f89c:	0000001e 	andeq	r0, r0, lr, lsl r0
 800f8a0:	633e0000 	teqvs	lr, #0
 800f8a4:	0c060303 	stceq	3, cr0, [r6], {3}
 800f8a8:	60603018 	rsbvs	r3, r0, r8, lsl r0
 800f8ac:	0000007f 	andeq	r0, r0, pc, ror r0
 800f8b0:	633e0000 	teqvs	lr, #0
 800f8b4:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
 800f8b8:	63030303 	movwvs	r0, #13059	; 0x3303
 800f8bc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f8c0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
 800f8c4:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
 800f8c8:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
 800f8cc:	00000006 	andeq	r0, r0, r6
 800f8d0:	607f0000 	rsbsvs	r0, pc, r0
 800f8d4:	037e6060 	cmneq	lr, #96	; 0x60
 800f8d8:	63030303 	movwvs	r0, #13059	; 0x3303
 800f8dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f8e0:	603e0000 	eorsvs	r0, lr, r0
 800f8e4:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
 800f8e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f8ec:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f8f0:	637f0000 	cmnvs	pc, #0
 800f8f4:	0c060303 	stceq	3, cr0, [r6], {3}
 800f8f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800f8fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800f900:	633e0000 	teqvs	lr, #0
 800f904:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
 800f908:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f90c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f910:	633e0000 	teqvs	lr, #0
 800f914:	3f636363 	svccc	0x00636363
 800f918:	63030303 	movwvs	r0, #13059	; 0x3303
 800f91c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f920:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 800f924:	00001818 	andeq	r1, r0, r8, lsl r8
 800f928:	18181800 	ldmdane	r8, {fp, ip}
 800f92c:	00000000 	andeq	r0, r0, r0
 800f930:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 800f934:	00001818 	andeq	r1, r0, r8, lsl r8
 800f938:	18181800 	ldmdane	r8, {fp, ip}
 800f93c:	00003018 	andeq	r3, r0, r8, lsl r0
 800f940:	06030000 	streq	r0, [r3], -r0
 800f944:	6030180c 	eorsvs	r1, r0, ip, lsl #16
 800f948:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
 800f94c:	00000003 	andeq	r0, r0, r3
 800f950:	00000000 	andeq	r0, r0, r0
 800f954:	007f0000 	rsbseq	r0, pc, r0
 800f958:	00007f00 	andeq	r7, r0, r0, lsl #30
 800f95c:	00000000 	andeq	r0, r0, r0
 800f960:	30600000 	rsbcc	r0, r0, r0
 800f964:	03060c18 	movweq	r0, #27672	; 0x6c18
 800f968:	30180c06 	andscc	r0, r8, r6, lsl #24
 800f96c:	00000060 	andeq	r0, r0, r0, rrx
 800f970:	633e0000 	teqvs	lr, #0
 800f974:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
 800f978:	18001818 	stmdane	r0, {r3, r4, fp, ip}
 800f97c:	00000018 	andeq	r0, r0, r8, lsl r0
 800f980:	633e0000 	teqvs	lr, #0
 800f984:	6f6f6f63 	svcvs	0x006f6f63
 800f988:	60606e6e 	rsbvs	r6, r0, lr, ror #28
 800f98c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f990:	1c080000 	stcne	0, cr0, [r8], {-0}
 800f994:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
 800f998:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800f99c:	00000063 	andeq	r0, r0, r3, rrx
 800f9a0:	637e0000 	cmnvs	lr, #0
 800f9a4:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
 800f9a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f9ac:	0000007e 	andeq	r0, r0, lr, ror r0
 800f9b0:	633e0000 	teqvs	lr, #0
 800f9b4:	60606063 	rsbvs	r6, r0, r3, rrx
 800f9b8:	63636060 	cmnvs	r3, #96	; 0x60
 800f9bc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800f9c0:	667c0000 	ldrbtvs	r0, [ip], -r0
 800f9c4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800f9c8:	66636363 	strbtvs	r6, [r3], -r3, ror #6
 800f9cc:	0000007c 	andeq	r0, r0, ip, ror r0
 800f9d0:	607f0000 	rsbsvs	r0, pc, r0
 800f9d4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
 800f9d8:	60606060 	rsbvs	r6, r0, r0, rrx
 800f9dc:	0000007f 	andeq	r0, r0, pc, ror r0
 800f9e0:	607f0000 	rsbsvs	r0, pc, r0
 800f9e4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
 800f9e8:	60606060 	rsbvs	r6, r0, r0, rrx
 800f9ec:	00000060 	andeq	r0, r0, r0, rrx
 800f9f0:	633e0000 	teqvs	lr, #0
 800f9f4:	60606063 	rsbvs	r6, r0, r3, rrx
 800f9f8:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
 800f9fc:	0000003b 	andeq	r0, r0, fp, lsr r0
 800fa00:	63630000 	cmnvs	r3, #0
 800fa04:	7f636363 	svcvc	0x00636363
 800fa08:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fa0c:	00000063 	andeq	r0, r0, r3, rrx
 800fa10:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fa14:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fa18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fa1c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fa20:	03030000 	movweq	r0, #12288	; 0x3000
 800fa24:	03030303 	movweq	r0, #13059	; 0x3303
 800fa28:	63630303 	cmnvs	r3, #201326592	; 0xc000000
 800fa2c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fa30:	63630000 	cmnvs	r3, #0
 800fa34:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
 800fa38:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
 800fa3c:	00000063 	andeq	r0, r0, r3, rrx
 800fa40:	60600000 	rsbvs	r0, r0, r0
 800fa44:	60606060 	rsbvs	r6, r0, r0, rrx
 800fa48:	60606060 	rsbvs	r6, r0, r0, rrx
 800fa4c:	0000007f 	andeq	r0, r0, pc, ror r0
 800fa50:	63630000 	cmnvs	r3, #0
 800fa54:	6b7f7f77 	blvs	9fef838 <__RO_LIMIT__+0x1fdec80>
 800fa58:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fa5c:	00000063 	andeq	r0, r0, r3, rrx
 800fa60:	63630000 	cmnvs	r3, #0
 800fa64:	6b7b7373 	blvs	9eec838 <__RO_LIMIT__+0x1edbc80>
 800fa68:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
 800fa6c:	00000063 	andeq	r0, r0, r3, rrx
 800fa70:	633e0000 	teqvs	lr, #0
 800fa74:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fa78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fa7c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fa80:	337e0000 	cmncc	lr, #0
 800fa84:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
 800fa88:	30303030 	eorscc	r3, r0, r0, lsr r0
 800fa8c:	00000078 	andeq	r0, r0, r8, ror r0
 800fa90:	633e0000 	teqvs	lr, #0
 800fa94:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fa98:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
 800fa9c:	0007063e 	andeq	r0, r7, lr, lsr r6
 800faa0:	637e0000 	cmnvs	lr, #0
 800faa4:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
 800faa8:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
 800faac:	00000063 	andeq	r0, r0, r3, rrx
 800fab0:	633e0000 	teqvs	lr, #0
 800fab4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
 800fab8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
 800fabc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fac0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 800fac4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fac8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800facc:	00000018 	andeq	r0, r0, r8, lsl r0
 800fad0:	63630000 	cmnvs	r3, #0
 800fad4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fad8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fadc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fae0:	63630000 	cmnvs	r3, #0
 800fae4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fae8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800faec:	00000008 	andeq	r0, r0, r8
 800faf0:	63630000 	cmnvs	r3, #0
 800faf4:	6b636363 	blvs	98e8888 <__RO_LIMIT__+0x18d7cd0>
 800faf8:	63777f7f 	cmnvs	r7, #508	; 0x1fc
 800fafc:	00000063 	andeq	r0, r0, r3, rrx
 800fb00:	63630000 	cmnvs	r3, #0
 800fb04:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800fb08:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
 800fb0c:	00000063 	andeq	r0, r0, r3, rrx
 800fb10:	c3c30000 	bicgt	r0, r3, #0
 800fb14:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
 800fb18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fb1c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800fb20:	437f0000 	cmnmi	pc, #0
 800fb24:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
 800fb28:	7f606030 	svcvc	0x00606030
 800fb2c:	0000007f 	andeq	r0, r0, pc, ror r0
 800fb30:	303e0000 	eorscc	r0, lr, r0
 800fb34:	30303030 	eorscc	r3, r0, r0, lsr r0
 800fb38:	30303030 	eorscc	r3, r0, r0, lsr r0
 800fb3c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fb40:	60600000 	rsbvs	r0, r0, r0
 800fb44:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
 800fb48:	06060c0c 	streq	r0, [r6], -ip, lsl #24
 800fb4c:	00000003 	andeq	r0, r0, r3
 800fb50:	063e0000 	ldrteq	r0, [lr], -r0
 800fb54:	06060606 	streq	r0, [r6], -r6, lsl #12
 800fb58:	06060606 	streq	r0, [r6], -r6, lsl #12
 800fb5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fb60:	1c080000 	stcne	0, cr0, [r8], {-0}
 800fb64:	00006336 	andeq	r6, r0, r6, lsr r3
	...
 800fb7c:	0000ff00 	andeq	pc, r0, r0, lsl #30
 800fb80:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fb84:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
 800fb94:	03633e00 	cmneq	r3, #0, 28
 800fb98:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800fb9c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fba0:	60600000 	rsbvs	r0, r0, r0
 800fba4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
 800fba8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fbac:	0000007e 	andeq	r0, r0, lr, ror r0
 800fbb0:	00000000 	andeq	r0, r0, r0
 800fbb4:	63633e00 	cmnvs	r3, #0, 28
 800fbb8:	63636060 	cmnvs	r3, #96	; 0x60
 800fbbc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fbc0:	03030000 	movweq	r0, #12288	; 0x3000
 800fbc4:	63633f03 	cmnvs	r3, #3, 30
 800fbc8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fbcc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fbd0:	00000000 	andeq	r0, r0, r0
 800fbd4:	63633e00 	cmnvs	r3, #0, 28
 800fbd8:	6363607f 	cmnvs	r3, #127	; 0x7f
 800fbdc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fbe0:	331e0000 	tstcc	lr, #0
 800fbe4:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
 800fbe8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800fbec:	00000030 	andeq	r0, r0, r0, lsr r0
 800fbf0:	00000000 	andeq	r0, r0, r0
 800fbf4:	63633e00 	cmnvs	r3, #0, 28
 800fbf8:	3f636363 	svccc	0x00636363
 800fbfc:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800fc00:	60600000 	rsbvs	r0, r0, r0
 800fc04:	63637e60 	cmnvs	r3, #96, 28	; 0x600
 800fc08:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fc0c:	00000063 	andeq	r0, r0, r3, rrx
 800fc10:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fc14:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fc18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fc1c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fc20:	06060000 	streq	r0, [r6], -r0
 800fc24:	06060000 	streq	r0, [r6], -r0
 800fc28:	06060606 	streq	r0, [r6], -r6, lsl #12
 800fc2c:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
 800fc30:	60600000 	rsbvs	r0, r0, r0
 800fc34:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
 800fc38:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
 800fc3c:	00000063 	andeq	r0, r0, r3, rrx
 800fc40:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fc44:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fc48:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fc4c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fc50:	00000000 	andeq	r0, r0, r0
 800fc54:	6b7f7600 	blvs	9fed45c <__RO_LIMIT__+0x1fdc8a4>
 800fc58:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
 800fc5c:	00000063 	andeq	r0, r0, r3, rrx
 800fc60:	00000000 	andeq	r0, r0, r0
 800fc64:	63637e00 	cmnvs	r3, #0, 28
 800fc68:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fc6c:	00000063 	andeq	r0, r0, r3, rrx
 800fc70:	00000000 	andeq	r0, r0, r0
 800fc74:	63633e00 	cmnvs	r3, #0, 28
 800fc78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fc7c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fc80:	00000000 	andeq	r0, r0, r0
 800fc84:	63637e00 	cmnvs	r3, #0, 28
 800fc88:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
 800fc8c:	60606060 	rsbvs	r6, r0, r0, rrx
 800fc90:	00000000 	andeq	r0, r0, r0
 800fc94:	63633f00 	cmnvs	r3, #0, 30
 800fc98:	3f636363 	svccc	0x00636363
 800fc9c:	03030303 	movweq	r0, #13059	; 0x3303
 800fca0:	00000000 	andeq	r0, r0, r0
 800fca4:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
 800fca8:	60606060 	rsbvs	r6, r0, r0, rrx
 800fcac:	00000060 	andeq	r0, r0, r0, rrx
 800fcb0:	00000000 	andeq	r0, r0, r0
 800fcb4:	63633e00 	cmnvs	r3, #0, 28
 800fcb8:	63630e38 	cmnvs	r3, #56, 28	; 0x380
 800fcbc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fcc0:	30300000 	eorscc	r0, r0, r0
 800fcc4:	30307e30 	eorscc	r7, r0, r0, lsr lr
 800fcc8:	33333030 	teqcc	r3, #48	; 0x30
 800fccc:	0000001e 	andeq	r0, r0, lr, lsl r0
 800fcd0:	00000000 	andeq	r0, r0, r0
 800fcd4:	63636300 	cmnvs	r3, #0, 6
 800fcd8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fcdc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fce0:	00000000 	andeq	r0, r0, r0
 800fce4:	63636300 	cmnvs	r3, #0, 6
 800fce8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800fcec:	00000008 	andeq	r0, r0, r8
 800fcf0:	00000000 	andeq	r0, r0, r0
 800fcf4:	63636300 	cmnvs	r3, #0, 6
 800fcf8:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
 800fcfc:	00000063 	andeq	r0, r0, r3, rrx
 800fd00:	00000000 	andeq	r0, r0, r0
 800fd04:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
 800fd08:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
 800fd0c:	00000063 	andeq	r0, r0, r3, rrx
 800fd10:	00000000 	andeq	r0, r0, r0
 800fd14:	63636300 	cmnvs	r3, #0, 6
 800fd18:	3f636363 	svccc	0x00636363
 800fd1c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800fd20:	00000000 	andeq	r0, r0, r0
 800fd24:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
 800fd28:	6130180c 	teqvs	r0, ip, lsl #16
 800fd2c:	0000007f 	andeq	r0, r0, pc, ror r0
 800fd30:	18180e00 	ldmdane	r8, {r9, sl, fp}
 800fd34:	70181818 	andsvc	r1, r8, r8, lsl r8
 800fd38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fd3c:	00000e18 	andeq	r0, r0, r8, lsl lr
 800fd40:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fd44:	00181818 	andseq	r1, r8, r8, lsl r8
 800fd48:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fd4c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fd50:	18187000 	ldmdane	r8, {ip, sp, lr}
 800fd54:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
 800fd58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fd5c:	00007018 	andeq	r7, r0, r8, lsl r0
 800fd60:	00000000 	andeq	r0, r0, r0
 800fd64:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
 800fd70:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
 800fd74:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
 800fd78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fd7c:	0000007f 	andeq	r0, r0, pc, ror r0
 800fd80:	633e0000 	teqvs	lr, #0
 800fd84:	60606063 	rsbvs	r6, r0, r3, rrx
 800fd88:	63636060 	cmnvs	r3, #96	; 0x60
 800fd8c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
 800fd90:	63630000 	cmnvs	r3, #0
 800fd94:	63636300 	cmnvs	r3, #0, 6
 800fd98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fd9c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fda0:	180c0600 	stmdane	ip, {r9, sl}
 800fda4:	63633e00 	cmnvs	r3, #0, 28
 800fda8:	6360607f 	cmnvs	r0, #127	; 0x7f
 800fdac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fdb0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800fdb4:	03633e00 	cmneq	r3, #0, 28
 800fdb8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800fdbc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fdc0:	36360000 	ldrtcc	r0, [r6], -r0
 800fdc4:	03633e00 	cmneq	r3, #0, 28
 800fdc8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800fdcc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fdd0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800fdd4:	03633e00 	cmneq	r3, #0, 28
 800fdd8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800fddc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fde0:	1c361c00 	ldcne	12, cr1, [r6], #-0
 800fde4:	03633e00 	cmneq	r3, #0, 28
 800fde8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800fdec:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fdf0:	00000000 	andeq	r0, r0, r0
 800fdf4:	63633e00 	cmnvs	r3, #0, 28
 800fdf8:	63606060 	cmnvs	r0, #96	; 0x60
 800fdfc:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
 800fe00:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800fe04:	63633e00 	cmnvs	r3, #0, 28
 800fe08:	6360607f 	cmnvs	r0, #127	; 0x7f
 800fe0c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fe10:	36360000 	ldrtcc	r0, [r6], -r0
 800fe14:	63633e00 	cmnvs	r3, #0, 28
 800fe18:	6360607f 	cmnvs	r0, #127	; 0x7f
 800fe1c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fe20:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800fe24:	63633e00 	cmnvs	r3, #0, 28
 800fe28:	6360607f 	cmnvs	r0, #127	; 0x7f
 800fe2c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fe30:	66660000 	strbtvs	r0, [r6], -r0
 800fe34:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800fe38:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fe3c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fe40:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800fe44:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
 800fe48:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fe4c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fe50:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
 800fe54:	1818000c 	ldmdane	r8, {r2, r3}
 800fe58:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800fe5c:	00000018 	andeq	r0, r0, r8, lsl r0
 800fe60:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
 800fe64:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fe68:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800fe6c:	00000063 	andeq	r0, r0, r3, rrx
 800fe70:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
 800fe74:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fe78:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800fe7c:	00000063 	andeq	r0, r0, r3, rrx
 800fe80:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
 800fe84:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
 800fe88:	63636060 	cmnvs	r3, #96	; 0x60
 800fe8c:	0000007f 	andeq	r0, r0, pc, ror r0
 800fe90:	00000000 	andeq	r0, r0, r0
 800fe94:	1b3b6e00 	blne	8eeb69c <__RO_LIMIT__+0xedaae4>
 800fe98:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
 800fe9c:	00000077 	andeq	r0, r0, r7, ror r0
 800fea0:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 800fea8 <eng8x16+0x928>
 800fea4:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
 800fea8:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
 800feac:	0000006f 	andeq	r0, r0, pc, rrx
 800feb0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800feb4:	63633e00 	cmnvs	r3, #0, 28
 800feb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800febc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fec0:	36360000 	ldrtcc	r0, [r6], -r0
 800fec4:	63633e00 	cmnvs	r3, #0, 28
 800fec8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fecc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fed0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800fed4:	63633e00 	cmnvs	r3, #0, 28
 800fed8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fedc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800fee0:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
 800fee4:	63636300 	cmnvs	r3, #0, 6
 800fee8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800feec:	0000003f 	andeq	r0, r0, pc, lsr r0
 800fef0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800fef4:	63636300 	cmnvs	r3, #0, 6
 800fef8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800fefc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800ff00:	36360000 	ldrtcc	r0, [r6], -r0
 800ff04:	63636300 	cmnvs	r3, #0, 6
 800ff08:	3f636363 	svccc	0x00636363
 800ff0c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800ff10:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
 800ff14:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ff18:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ff1c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800ff20:	63006363 	movwvs	r6, #867	; 0x363
 800ff24:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ff28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ff2c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800ff30:	0c0c0000 	stceq	0, cr0, [ip], {-0}
 800ff34:	6063633e 	rsbvs	r6, r3, lr, lsr r3
 800ff38:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
 800ff3c:	0000000c 	andeq	r0, r0, ip
 800ff40:	361c0000 	ldrcc	r0, [ip], -r0
 800ff44:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
 800ff48:	73303030 	teqvc	r0, #48	; 0x30
 800ff4c:	0000007e 	andeq	r0, r0, lr, ror r0
 800ff50:	c3c30000 	bicgt	r0, r3, #0
 800ff54:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
 800ff58:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
 800ff5c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800ff60:	66fc0000 	ldrbtvs	r0, [ip], r0
 800ff64:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
 800ff68:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
 800ff6c:	000000f3 	strdeq	r0, [r0], -r3
 800ff70:	1b0e0000 	blne	838ff78 <__RO_LIMIT__+0x37f3c0>
 800ff74:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
 800ff78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800ff7c:	00000070 	andeq	r0, r0, r0, ror r0
 800ff80:	30180c00 	andscc	r0, r8, r0, lsl #24
 800ff84:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
 800ff88:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
 800ff8c:	0000003b 	andeq	r0, r0, fp, lsr r0
 800ff90:	30180c00 	andscc	r0, r8, r0, lsl #24
 800ff94:	18183800 	ldmdane	r8, {fp, ip, sp}
 800ff98:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800ff9c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800ffa0:	180c0600 	stmdane	ip, {r9, sl}
 800ffa4:	63633e00 	cmnvs	r3, #0, 28
 800ffa8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ffac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800ffb0:	30180c00 	andscc	r0, r8, r0, lsl #24
 800ffb4:	63636300 	cmnvs	r3, #0, 6
 800ffb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ffbc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800ffc0:	3b6e0000 	blcc	9b8ffc8 <__RO_LIMIT__+0x1b7f410>
 800ffc4:	63637e00 	cmnvs	r3, #0, 28
 800ffc8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ffcc:	00000063 	andeq	r0, r0, r3, rrx
 800ffd0:	63006e3b 	movwvs	r6, #3643	; 0xe3b
 800ffd4:	6b7b7373 	blvs	9eecda8 <__RO_LIMIT__+0x1edc1f0>
 800ffd8:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
 800ffdc:	00000063 	andeq	r0, r0, r3, rrx
 800ffe0:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
 800ffe4:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
 800fff0:	6c6c3800 	stclvs	8, cr3, [ip], #-0
 800fff4:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
 8010000:	0c0c0000 	stceq	0, cr0, [ip], {-0}
 8010004:	180c0c00 	stmdane	ip, {sl, fp}
 8010008:	63636030 	cmnvs	r3, #48	; 0x30
 801000c:	0000003e 	andeq	r0, r0, lr, lsr r0
 8010010:	00000000 	andeq	r0, r0, r0
 8010014:	7f000000 	svcvc	0x00000000
 8010018:	60606060 	rsbvs	r6, r0, r0, rrx
 801001c:	00000060 	andeq	r0, r0, r0, rrx
 8010020:	00000000 	andeq	r0, r0, r0
 8010024:	7f000000 	svcvc	0x00000000
 8010028:	03030303 	movweq	r0, #13059	; 0x3303
 801002c:	00000003 	andeq	r0, r0, r3
 8010030:	63e06000 	mvnvs	r6, #0
 8010034:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
 8010038:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
 801003c:	0000001f 	andeq	r0, r0, pc, lsl r0
 8010040:	63e06000 	mvnvs	r6, #0
 8010044:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
 8010048:	3f36de6e 	svccc	0x0036de6e
 801004c:	00000006 	andeq	r0, r0, r6
 8010050:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 8010054:	18181800 	ldmdane	r8, {fp, ip}
 8010058:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
 801005c:	00000018 	andeq	r0, r0, r8, lsl r0
 8010060:	1b090000 	blne	8250068 <__RO_LIMIT__+0x23f4b0>
 8010064:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
 8010068:	1b1b3636 	blne	86dd948 <__RO_LIMIT__+0x6ccd90>
 801006c:	00000009 	andeq	r0, r0, r9
 8010070:	6c480000 	marvs	acc0, r0, r8
 8010074:	1b36366c 	blne	8d9da2c <__RO_LIMIT__+0xd8ce74>
 8010078:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
 801007c:	00000048 	andeq	r0, r0, r8, asr #32
 8010080:	11441144 	cmpne	r4, r4, asr #2
 8010084:	11441144 	cmpne	r4, r4, asr #2
 8010088:	11441144 	cmpne	r4, r4, asr #2
 801008c:	11441144 	cmpne	r4, r4, asr #2
 8010090:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 8010094:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 8010098:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 801009c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 80100a0:	bbeebbee 	bllt	7bbf060 <__RW_SIZE__+0x7bbeac8>
 80100a4:	bbeebbee 	bllt	7bbf064 <__RW_SIZE__+0x7bbeacc>
 80100a8:	bbeebbee 	bllt	7bbf068 <__RW_SIZE__+0x7bbead0>
 80100ac:	bbeebbee 	bllt	7bbf06c <__RW_SIZE__+0x7bbead4>
 80100b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100c4:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
 80100c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100d4:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
 80100d8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
 80100dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80100e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80100e4:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
 80100e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80100ec:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80100f0:	00000000 	andeq	r0, r0, r0
 80100f4:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 80100f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80100fc:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010100:	00000000 	andeq	r0, r0, r0
 8010104:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
 8010108:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
 801010c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010110:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010114:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
 8010118:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
 801011c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010120:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010124:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010128:	36363636 			; <UNDEFINED> instruction: 0x36363636
 801012c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010130:	00000000 	andeq	r0, r0, r0
 8010134:	06fe0000 	ldrbteq	r0, [lr], r0
 8010138:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
 801013c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010140:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010144:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
 8010148:	000000fe 	strdeq	r0, [r0], -lr
 801014c:	00000000 	andeq	r0, r0, r0
 8010150:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010154:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
 8010160:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010164:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
 8010168:	000000f8 	strdeq	r0, [r0], -r8
	...
 8010174:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 8010178:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 801017c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010180:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010184:	1f181818 	svcne	0x00181818
	...
 8010190:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010194:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
 80101a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 80101a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101ac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101b4:	1f181818 	svcne	0x00181818
 80101b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101c0:	00000000 	andeq	r0, r0, r0
 80101c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
 80101d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101d4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 80101d8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101e4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
 80101e8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
 80101ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80101f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80101f4:	37363636 			; <UNDEFINED> instruction: 0x37363636
 80101f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80101fc:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010200:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010204:	30373636 	eorscc	r3, r7, r6, lsr r6
 8010208:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
 8010214:	303f0000 	eorscc	r0, pc, r0
 8010218:	36363637 			; <UNDEFINED> instruction: 0x36363637
 801021c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010220:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010224:	00f73636 	rscseq	r3, r7, r6, lsr r6
 8010228:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
 8010234:	00ff0000 	rscseq	r0, pc, r0
 8010238:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
 801023c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010240:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010244:	36373636 			; <UNDEFINED> instruction: 0x36373636
 8010248:	36363637 			; <UNDEFINED> instruction: 0x36363637
 801024c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010250:	00000000 	andeq	r0, r0, r0
 8010254:	00ff0000 	rscseq	r0, pc, r0
 8010258:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 801025c:	00000000 	andeq	r0, r0, r0
 8010260:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010264:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
 8010268:	36363636 			; <UNDEFINED> instruction: 0x36363636
 801026c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010270:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010274:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
 8010278:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 801027c:	00000000 	andeq	r0, r0, r0
 8010280:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010284:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
 8010294:	00ff0000 	rscseq	r0, pc, r0
 8010298:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
 801029c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80102a0:	00000000 	andeq	r0, r0, r0
 80102a4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 80102a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102ac:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102b0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102b4:	3f363636 	svccc	0x00363636
	...
 80102c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80102c4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
 80102c8:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
 80102d4:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
 80102d8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
 80102dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80102e0:	00000000 	andeq	r0, r0, r0
 80102e4:	3f000000 	svccc	0x00000000
 80102e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102ec:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102f4:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
 80102f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80102fc:	36363636 			; <UNDEFINED> instruction: 0x36363636
 8010300:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010304:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
 8010308:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
 801030c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010310:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010314:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
 8010324:	1f000000 	svcne	0x00000000
 8010328:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 801032c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 8010330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 8010334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 8010338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 801033c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 8010348:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 801034c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 8010350:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 8010354:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 8010358:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 801035c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 8010360:	0f0f0f0f 	svceq	0x000f0f0f
 8010364:	0f0f0f0f 	svceq	0x000f0f0f
 8010368:	0f0f0f0f 	svceq	0x000f0f0f
 801036c:	0f0f0f0f 	svceq	0x000f0f0f
 8010370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 8010374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 8010384:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
 8010388:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
 801038c:	0000003b 	andeq	r0, r0, fp, lsr r0
 8010390:	663c0000 	ldrtvs	r0, [ip], -r0
 8010394:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
 8010398:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 801039c:	6060607c 	rsbvs	r6, r0, ip, ror r0
 80103a0:	637f0000 	cmnvs	pc, #0
 80103a4:	60606063 	rsbvs	r6, r0, r3, rrx
 80103a8:	60606060 	rsbvs	r6, r0, r0, rrx
 80103ac:	00000060 	andeq	r0, r0, r0, rrx
 80103b0:	00000000 	andeq	r0, r0, r0
 80103b4:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
 80103b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 80103bc:	00000036 	andeq	r0, r0, r6, lsr r0
 80103c0:	637f0000 	cmnvs	pc, #0
 80103c4:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
 80103c8:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
 80103cc:	0000007f 	andeq	r0, r0, pc, ror r0
 80103d0:	00000000 	andeq	r0, r0, r0
 80103d4:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
 80103d8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 80103dc:	0000003c 	andeq	r0, r0, ip, lsr r0
 80103e0:	00000000 	andeq	r0, r0, r0
 80103e4:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
 80103e8:	76666666 	strbtvc	r6, [r6], -r6, ror #12
 80103ec:	6060607f 	rsbvs	r6, r0, pc, ror r0
 80103f0:	00000000 	andeq	r0, r0, r0
 80103f4:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
 80103f8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 80103fc:	0000000c 	andeq	r0, r0, ip
 8010400:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
 8010404:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
 8010408:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
 801040c:	0000007e 	andeq	r0, r0, lr, ror r0
 8010410:	663c0000 	ldrtvs	r0, [ip], -r0
 8010414:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
 8010418:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 801041c:	0000003c 	andeq	r0, r0, ip, lsr r0
 8010420:	633e0000 	teqvs	lr, #0
 8010424:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 8010428:	36363677 			; <UNDEFINED> instruction: 0x36363677
 801042c:	00000077 	andeq	r0, r0, r7, ror r0
 8010430:	1b0e0000 	blne	8390438 <__RO_LIMIT__+0x37f880>
 8010434:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
 8010438:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 801043c:	0000003c 	andeq	r0, r0, ip, lsr r0
 8010440:	00000000 	andeq	r0, r0, r0
 8010444:	6b7f3600 	blvs	9fddc4c <__RO_LIMIT__+0x1fcd094>
 8010448:	0000367f 	andeq	r3, r0, pc, ror r6
 801044c:	00000000 	andeq	r0, r0, r0
 8010450:	06060000 	streq	r0, [r6], -r0
 8010454:	6f673e1e 	svcvs	0x00673e1e
 8010458:	3e737b7f 	vmovcc.s8	r7, d3[7]
 801045c:	0030303c 	eorseq	r3, r0, ip, lsr r0
 8010460:	1f000000 	svcne	0x00000000
 8010464:	7f606030 	svcvc	0x00606030
 8010468:	1f306060 	svcne	0x00306060
 801046c:	00000000 	andeq	r0, r0, r0
 8010470:	633e0000 	teqvs	lr, #0
 8010474:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 8010478:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 801047c:	00000063 	andeq	r0, r0, r3, rrx
 8010480:	00000000 	andeq	r0, r0, r0
 8010484:	7f00007f 	svcvc	0x0000007f
 8010488:	007f0000 	rsbseq	r0, pc, r0
	...
 8010494:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 8010498:	00181818 	andseq	r1, r8, r8, lsl r8
 801049c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 80104a0:	30600000 	rsbcc	r0, r0, r0
 80104a4:	0c060c18 	stceq	12, cr0, [r6], {24}
 80104a8:	00603018 	rsbeq	r3, r0, r8, lsl r0
 80104ac:	0000007e 	andeq	r0, r0, lr, ror r0
 80104b0:	0c060000 	stceq	0, cr0, [r6], {-0}
 80104b4:	30603018 	rsbcc	r3, r0, r8, lsl r0
 80104b8:	00060c18 	andeq	r0, r6, r8, lsl ip
 80104bc:	0000007e 	andeq	r0, r0, lr, ror r0
 80104c0:	1b0e0000 	blne	83904c8 <__RO_LIMIT__+0x37f910>
 80104c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80104c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80104cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80104d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80104d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 80104d8:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
 80104dc:	00000070 	andeq	r0, r0, r0, ror r0
 80104e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 80104e4:	ff000018 			; <UNDEFINED> instruction: 0xff000018
 80104e8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
 80104f4:	700edb70 	andvc	sp, lr, r0, ror fp
 80104f8:	00000edb 	ldrdeq	r0, [r0], -fp
 80104fc:	00000000 	andeq	r0, r0, r0
 8010500:	361c0000 	ldrcc	r0, [ip], -r0
 8010504:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
 8010514:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
 8010518:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
 8010524:	3c3c1800 	ldccc	8, cr1, [ip], #-0
 8010528:	00000018 	andeq	r0, r0, r8, lsl r0
 801052c:	00000000 	andeq	r0, r0, r0
 8010530:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
 8010534:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 8010538:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
 801053c:	0000000c 	andeq	r0, r0, ip
 8010540:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
 8010544:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
 8010550:	0c6c3800 	stcleq	8, cr3, [ip], #-0
 8010554:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
 8010564:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 8010568:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

08010580 <.LANCHOR1>:
 8010580:	00000022 	andeq	r0, r0, r2, lsr #32
 8010584:	00000028 	andeq	r0, r0, r8, lsr #32
 8010588:	00000030 	andeq	r0, r0, r0, lsr r0
 801058c:	0000003c 	andeq	r0, r0, ip, lsr r0
 8010590:	00000050 	andeq	r0, r0, r0, asr r0

08010594 <CSWTCH.79>:
 8010594:	0000000a 	andeq	r0, r0, sl
 8010598:	00000006 	andeq	r0, r0, r6
 801059c:	00000003 	andeq	r0, r0, r3

080105a0 <color>:
 80105a0:	ffe0f800 			; <UNDEFINED> instruction: 0xffe0f800
 80105a4:	001f07e0 	andseq	r0, pc, r0, ror #15
 80105a8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

080105ac <Stack_reg>:
 80105ac:	08010b28 	stmdaeq	r1, {r3, r5, r8, r9, fp}
 80105b0:	08010b2c 	stmdaeq	r1, {r2, r3, r5, r8, r9, fp}
 80105b4:	08010b30 	stmdaeq	r1, {r4, r5, r8, r9, fp}
 80105b8:	08010b34 	stmdaeq	r1, {r2, r4, r5, r8, r9, fp}
 80105bc:	08010b38 	stmdaeq	r1, {r3, r4, r5, r8, r9, fp}
 80105c0:	08010b3c 	stmdaeq	r1, {r2, r3, r4, r5, r8, r9, fp}
 80105c4:	08010b40 	stmdaeq	r1, {r6, r8, r9, fp}
 80105c8:	08010b44 	stmdaeq	r1, {r2, r6, r8, r9, fp}

080105cc <EXTI9_5_LUT.5014>:
 80105cc:	00000000 	andeq	r0, r0, r0
 80105d0:	00000001 	andeq	r0, r0, r1
 80105d4:	00000002 	andeq	r0, r0, r2
 80105d8:	00000000 	andeq	r0, r0, r0
 80105dc:	00000003 	andeq	r0, r0, r3
	...

080105ec <EXTI15_10_LUT.5069>:
 80105ec:	00000000 	andeq	r0, r0, r0
 80105f0:	00000004 	andeq	r0, r0, r4
 80105f4:	00000005 	andeq	r0, r0, r5
 80105f8:	00000000 	andeq	r0, r0, r0

080105fc <_ctype_>:
 80105fc:	20202000 	eorcs	r2, r0, r0
 8010600:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010604:	28282020 	stmdacs	r8!, {r5, sp}
 8010608:	20282828 	eorcs	r2, r8, r8, lsr #16
 801060c:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010610:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010614:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010618:	20202020 	eorcs	r2, r0, r0, lsr #32
 801061c:	10108820 	andsne	r8, r0, r0, lsr #16
 8010620:	10101010 	andsne	r1, r0, r0, lsl r0
 8010624:	10101010 	andsne	r1, r0, r0, lsl r0
 8010628:	10101010 	andsne	r1, r0, r0, lsl r0
 801062c:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
 8010630:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
 8010634:	10040404 	andne	r0, r4, r4, lsl #8
 8010638:	10101010 	andsne	r1, r0, r0, lsl r0
 801063c:	41411010 	cmpmi	r1, r0, lsl r0
 8010640:	41414141 	cmpmi	r1, r1, asr #2
 8010644:	01010101 	tsteq	r1, r1, lsl #2
 8010648:	01010101 	tsteq	r1, r1, lsl #2
 801064c:	01010101 	tsteq	r1, r1, lsl #2
 8010650:	01010101 	tsteq	r1, r1, lsl #2
 8010654:	01010101 	tsteq	r1, r1, lsl #2
 8010658:	10101010 	andsne	r1, r0, r0, lsl r0
 801065c:	42421010 	submi	r1, r2, #16
 8010660:	42424242 	submi	r4, r2, #536870916	; 0x20000004
 8010664:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 8010668:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 801066c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 8010670:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 8010674:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 8010678:	10101010 	andsne	r1, r0, r0, lsl r0
 801067c:	00000020 	andeq	r0, r0, r0, lsr #32
	...

08010700 <blanks.6752>:
 8010700:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010704:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010708:	20202020 	eorcs	r2, r0, r0, lsr #32
 801070c:	20202020 	eorcs	r2, r0, r0, lsr #32

08010710 <zeroes.6753>:
 8010710:	30303030 	eorscc	r3, r0, r0, lsr r0
 8010714:	30303030 	eorscc	r3, r0, r0, lsr r0
 8010718:	30303030 	eorscc	r3, r0, r0, lsr r0
 801071c:	30303030 	eorscc	r3, r0, r0, lsr r0

08010720 <_global_impure_ptr>:
 8010720:	2000001c 	andcs	r0, r0, ip, lsl r0
 8010724:	00000000 	andeq	r0, r0, r0

08010728 <p05.5301>:
 8010728:	00000005 	andeq	r0, r0, r5
 801072c:	00000019 	andeq	r0, r0, r9, lsl r0
 8010730:	0000007d 	andeq	r0, r0, sp, ror r0
 8010734:	00000000 	andeq	r0, r0, r0

08010738 <__mprec_tens>:
 8010738:	00000000 	andeq	r0, r0, r0
 801073c:	3ff00000 	svccc	0x00f00000	; IMB
 8010740:	00000000 	andeq	r0, r0, r0
 8010744:	40240000 	eormi	r0, r4, r0
 8010748:	00000000 	andeq	r0, r0, r0
 801074c:	40590000 	subsmi	r0, r9, r0
 8010750:	00000000 	andeq	r0, r0, r0
 8010754:	408f4000 	addmi	r4, pc, r0
 8010758:	00000000 	andeq	r0, r0, r0
 801075c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 8010760:	00000000 	andeq	r0, r0, r0
 8010764:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 8010768:	00000000 	andeq	r0, r0, r0
 801076c:	412e8480 	smlawbmi	lr, r0, r4, r8
 8010770:	00000000 	andeq	r0, r0, r0
 8010774:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 8010778:	00000000 	andeq	r0, r0, r0
 801077c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 8010780:	00000000 	andeq	r0, r0, r0
 8010784:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 8010788:	20000000 	andcs	r0, r0, r0
 801078c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 8010790:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 8010794:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 8010798:	a2000000 	andge	r0, r0, #0
 801079c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 80107a0:	e5400000 	strb	r0, [r0, #-0]
 80107a4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 80107a8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 80107ac:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 80107b0:	26340000 	ldrtcs	r0, [r4], -r0
 80107b4:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 80107b8:	37e08000 	strbcc	r8, [r0, r0]!
 80107bc:	4341c379 	movtmi	ip, #4985	; 0x1379
 80107c0:	85d8a000 	ldrbhi	sl, [r8]
 80107c4:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 80107c8:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 80107cc:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 80107d0:	60913d00 	addsvs	r3, r1, r0, lsl #26
 80107d4:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 80107d8:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 80107dc:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 80107e0:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 80107e4:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 80107e8:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 80107ec:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 80107f0:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 80107f4:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 80107f8:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 80107fc:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

08010800 <__mprec_tinytens>:
 8010800:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 8010804:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 8010808:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 801080c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 8010810:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 8010814:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 8010818:	cf8c979d 	svcgt	0x008c979d
 801081c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 8010820:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 8010824:	0ac80628 	beq	72120cc <__RW_SIZE__+0x7211b34>

08010828 <__mprec_bigtens>:
 8010828:	37e08000 	strbcc	r8, [r0, r0]!
 801082c:	4341c379 	movtmi	ip, #4985	; 0x1379
 8010830:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 8010834:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 8010838:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 801083c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 8010840:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 8010844:	5a827748 	bpl	60ae56c <__RW_SIZE__+0x60adfd4>
 8010848:	7f73bf3c 	svcvc	0x0073bf3c
 801084c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

08010850 <blanks.6696>:
 8010850:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010854:	20202020 	eorcs	r2, r0, r0, lsr #32
 8010858:	20202020 	eorcs	r2, r0, r0, lsr #32
 801085c:	20202020 	eorcs	r2, r0, r0, lsr #32

08010860 <zeroes.6697>:
 8010860:	30303030 	eorscc	r3, r0, r0, lsr r0
 8010864:	30303030 	eorscc	r3, r0, r0, lsr r0
 8010868:	30303030 	eorscc	r3, r0, r0, lsr r0
 801086c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8010870:	64253a42 	strtvs	r3, [r5], #-2626	; 0xfffff5be
 8010874:	253a5520 	ldrcs	r5, [sl, #-1312]!	; 0xfffffae0
 8010878:	3a532064 	bcc	94d8a10 <__RO_LIMIT__+0x14c7e58>
 801087c:	00006425 	andeq	r6, r0, r5, lsr #8
 8010880:	4546494c 	strbmi	r4, [r6, #-2380]	; 0xfffff6b4
 8010884:	0064253a 	rsbeq	r2, r4, sl, lsr r5
 8010888:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 801088c:	69575f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 8010890:	0000676e 	andeq	r6, r0, lr, ror #14
 8010894:	73657250 	cmnvc	r5, #80, 4
 8010898:	6e612073 	mcrvs	0, 3, r2, cr1, cr3, {3}
 801089c:	656b2079 	strbvs	r2, [fp, #-121]!	; 0xffffff87
 80108a0:	6f742079 	svcvs	0x00742079
 80108a4:	61747320 	cmnvs	r4, r0, lsr #6
 80108a8:	00007472 	andeq	r7, r0, r2, ror r4
 80108ac:	726f6373 	rsbvc	r6, pc, #-872415231	; 0xcc000001
 80108b0:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
 80108b4:	00000064 	andeq	r0, r0, r4, rrx
 80108b8:	454d4147 	strbmi	r4, [sp, #-327]	; 0xfffffeb9
 80108bc:	45564f20 	ldrbmi	r4, [r6, #-3872]	; 0xfffff0e0
 80108c0:	00000052 	andeq	r0, r0, r2, asr r0
 80108c4:	73657250 	cmnvc	r5, #80, 4
 80108c8:	6e612073 	mcrvs	0, 3, r2, cr1, cr3, {3}
 80108cc:	656b2079 	strbvs	r2, [fp, #-121]!	; 0xffffff87
 80108d0:	6f742079 	svcvs	0x00742079
 80108d4:	74657220 	strbtvc	r7, [r5], #-544	; 0xfffffde0
 80108d8:	00007972 	andeq	r7, r0, r2, ror r9
 80108dc:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 80108e0:	69575f6c 	ldmdbvs	r7, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 80108e4:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
 80108e8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 80108ec:	00000a21 	andeq	r0, r0, r1, lsr #20
 80108f0:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 80108f4:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 80108f8:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 80108fc:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 8010900:	0000000a 	andeq	r0, r0, sl
 8010904:	61766e49 	cmnvs	r6, r9, asr #28
 8010908:	5f64696c 	svcpl	0x0064696c
 801090c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 8010910:	6f697470 	svcvs	0x00697470
 8010914:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 8010918:	000a2164 	andeq	r2, sl, r4, ror #2
 801091c:	61766e49 	cmnvs	r6, r9, asr #28
 8010920:	5f64696c 	svcpl	0x0064696c
 8010924:	3a525349 	bcc	94a5650 <__RO_LIMIT__+0x1494a98>
 8010928:	21642520 	cmncs	r4, r0, lsr #10
 801092c:	0000000a 	andeq	r0, r0, sl
 8010930:	21494d4e 	cmpcs	r9, lr, asr #26
 8010934:	0000000a 	andeq	r0, r0, sl
 8010938:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 801093c:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 8010940:	0a21746c 	beq	886daf8 <__RO_LIMIT__+0x85cf40>
 8010944:	00000000 	andeq	r0, r0, r0
 8010948:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 801094c:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 8010950:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 8010954:	303d294e 	eorscc	r2, sp, lr, asr #18
 8010958:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 801095c:	00000a58 	andeq	r0, r0, r8, asr sl
 8010960:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 8010964:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 8010968:	000a5838 	andeq	r5, sl, r8, lsr r8
 801096c:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 8010970:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 8010974:	000a5838 	andeq	r5, sl, r8, lsr r8
 8010978:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 801097c:	6f697470 	svcvs	0x00697470
 8010980:	636f206e 	cmnvs	pc, #110	; 0x6e
 8010984:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 8010988:	6f726620 	svcvs	0x00726620
 801098c:	6168206d 	cmnvs	r8, sp, rrx
 8010990:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 8010994:	6f6d2072 	svcvs	0x006d2072
 8010998:	000a6564 	andeq	r6, sl, r4, ror #10
 801099c:	0050534d 	subseq	r5, r0, sp, asr #6
 80109a0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 80109a4:	6f697470 	svcvs	0x00697470
 80109a8:	636f206e 	cmnvs	pc, #110	; 0x6e
 80109ac:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 80109b0:	6f726620 	svcvs	0x00726620
 80109b4:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 80109b8:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 80109bc:	646f6d20 	strbtvs	r6, [pc], #-3360	; 80109c4 <zeroes.6697+0x164>
 80109c0:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 80109c4:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 80109c8:	000a5053 	andeq	r5, sl, r3, asr r0
 80109cc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 80109d0:	6f697470 	svcvs	0x00697470
 80109d4:	636f206e 	cmnvs	pc, #110	; 0x6e
 80109d8:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 80109dc:	6f726620 	svcvs	0x00726620
 80109e0:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 80109e4:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 80109e8:	646f6d20 	strbtvs	r6, [pc], #-3360	; 80109f0 <zeroes.6697+0x190>
 80109ec:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 80109f0:	50206874 	eorpl	r6, r0, r4, ror r8
 80109f4:	000a5053 	andeq	r5, sl, r3, asr r0
 80109f8:	00505350 	subseq	r5, r0, r0, asr r3
 80109fc:	61766e49 	cmnvs	r6, r9, asr #28
 8010a00:	2064696c 	rsbcs	r6, r4, ip, ror #18
 8010a04:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 8010a08:	6f697470 	svcvs	0x00697470
 8010a0c:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 8010a10:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 8010a14:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 8010a18:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 8010a1c:	2325203e 	teqcs	r5, #62	; 0x3e
 8010a20:	0a58382e 	beq	961eae0 <__RO_LIMIT__+0x160df28>
 8010a24:	00000000 	andeq	r0, r0, r0
 8010a28:	53434853 	movtpl	r4, #14419	; 0x3853
 8010a2c:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 8010a30:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 8010a34:	000a5838 	andeq	r5, sl, r8, lsr r8
 8010a38:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 8010a3c:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 8010a40:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 8010a44:	6f736165 	svcvs	0x00736165
 8010a48:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 8010a4c:	2325203e 	teqcs	r5, #62	; 0x3e
 8010a50:	0a58382e 	beq	961eb10 <__RO_LIMIT__+0x160df58>
 8010a54:	00000000 	andeq	r0, r0, r0
 8010a58:	41464d4d 	cmpmi	r6, sp, asr #26
 8010a5c:	61562052 	cmpvs	r6, r2, asr r0
 8010a60:	2064696c 	rsbcs	r6, r4, ip, ror #18
 8010a64:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 8010a68:	00000a64 	andeq	r0, r0, r4, ror #20
 8010a6c:	41464d4d 	cmpmi	r6, sp, asr #26
 8010a70:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 8010a74:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 8010a78:	000a5838 	andeq	r5, sl, r8, lsr r8
 8010a7c:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 8010a80:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 8010a84:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 8010a88:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 8010a8c:	0000000a 	andeq	r0, r0, sl
 8010a90:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 8010a94:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 8010a98:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 8010a9c:	00000a58 	andeq	r0, r0, r8, asr sl
 8010aa0:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 8010aa4:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 8010aa8:	61462064 	cmpvs	r6, r4, rrx
 8010aac:	20746c75 	rsbscs	r6, r4, r5, ror ip
 8010ab0:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 8010ab4:	20296e6f 	eorcs	r6, r9, pc, ror #28
 8010ab8:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 8010abc:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 8010ac0:	0000000a 	andeq	r0, r0, sl
 8010ac4:	6f6d654d 	svcvs	0x006d654d
 8010ac8:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 8010acc:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 8010ad0:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 8010ad4:	61462074 	hvcvs	25092	; 0x6204
 8010ad8:	21746c75 	cmncs	r4, r5, ror ip
 8010adc:	0000000a 	andeq	r0, r0, sl
 8010ae0:	20737542 	rsbscs	r7, r3, r2, asr #10
 8010ae4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 8010ae8:	000a2174 	andeq	r2, sl, r4, ror r1
 8010aec:	67617355 			; <UNDEFINED> instruction: 0x67617355
 8010af0:	61462065 	cmpvs	r6, r5, rrx
 8010af4:	21746c75 	cmncs	r4, r5, ror ip
 8010af8:	0000000a 	andeq	r0, r0, sl
 8010afc:	20435653 	subcs	r5, r3, r3, asr r6
 8010b00:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 8010b04:	0000000a 	andeq	r0, r0, sl
 8010b08:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 8010b0c:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 8010b10:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 8010b14:	00000a6c 	andeq	r0, r0, ip, ror #20
 8010b18:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 8010b1c:	43205653 	teqmi	r0, #87031808	; 0x5300000
 8010b20:	0a6c6c61 	beq	9b2bcac <__RO_LIMIT__+0x1b1b0f4>
 8010b24:	00000000 	andeq	r0, r0, r0
 8010b28:	00003052 	andeq	r3, r0, r2, asr r0
 8010b2c:	00003152 	andeq	r3, r0, r2, asr r1
 8010b30:	00003252 	andeq	r3, r0, r2, asr r2
 8010b34:	00003352 	andeq	r3, r0, r2, asr r3
 8010b38:	00323152 	eorseq	r3, r2, r2, asr r1
 8010b3c:	0000524c 	andeq	r5, r0, ip, asr #4
 8010b40:	00004152 	andeq	r4, r0, r2, asr r1
 8010b44:	52535078 	subspl	r5, r3, #120	; 0x78
 8010b48:	00000000 	andeq	r0, r0, r0
 8010b4c:	00082008 	andeq	r2, r8, r8
 8010b50:	00464e49 	subeq	r4, r6, r9, asr #28
 8010b54:	00666e69 	rsbeq	r6, r6, r9, ror #28
 8010b58:	004e414e 	subeq	r4, lr, lr, asr #2
 8010b5c:	006e616e 	rsbeq	r6, lr, lr, ror #2
 8010b60:	33323130 	teqcc	r2, #48, 2
 8010b64:	37363534 			; <UNDEFINED> instruction: 0x37363534
 8010b68:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 8010b6c:	46454443 	strbmi	r4, [r5], -r3, asr #8
 8010b70:	00000000 	andeq	r0, r0, r0
 8010b74:	33323130 	teqcc	r2, #48, 2
 8010b78:	37363534 			; <UNDEFINED> instruction: 0x37363534
 8010b7c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 8010b80:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 8010b84:	00000000 	andeq	r0, r0, r0
 8010b88:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 8010b8c:	0000296c 	andeq	r2, r0, ip, ror #18
 8010b90:	00000030 	andeq	r0, r0, r0, lsr r0
 8010b94:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 8010b98:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 8010b9c:	00000000 	andeq	r0, r0, r0
 8010ba0:	004e614e 	subeq	r6, lr, lr, asr #2
 8010ba4:	00000043 	andeq	r0, r0, r3, asr #32
 8010ba8:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 8010bac:	00000058 	andeq	r0, r0, r8, asr r0
 8010bb0:	0000002e 	andeq	r0, r0, lr, lsr #32
 8010bb4:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <BACK_COLOR>:
20000000:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000004 <player_x>:
20000004:	00000098 	muleq	r0, r8, r0

20000008 <player_y>:
20000008:	000000d6 	ldrdeq	r0, [r0], -r6

2000000c <player_life>:
2000000c:	00000003 	andeq	r0, r0, r3

20000010 <move_speed.5887>:
20000010:	0000000a 	andeq	r0, r0, sl

20000014 <__ctype_ptr__>:
20000014:	080105fc 	stmdaeq	r1, {r2, r3, r4, r5, r6, r7, r8, sl}

20000018 <_impure_ptr>:
20000018:	2000001c 	andcs	r0, r0, ip, lsl r0

2000001c <impure_data>:
	...
2000003c:	08010ba4 	stmdaeq	r1, {r2, r5, r7, r8, r9, fp}
	...

2000010c <lc_ctype_charset>:
2000010c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000110:	00000049 	andeq	r0, r0, r9, asr #32
	...

2000012c <__mb_cur_max>:
2000012c:	00000001 	andeq	r0, r0, r1

20000130 <lc_message_charset>:
20000130:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000134:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000150 <lconv>:
20000150:	08010bb0 	stmdaeq	r1, {r4, r5, r7, r8, r9, fp}
20000154:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000158:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
2000015c:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000160:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000164:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000168:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
2000016c:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000170:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000174:	08010944 	stmdaeq	r1, {r2, r6, r8, fp}
20000178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000017c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000184:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000188 <__malloc_av_>:
	...
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10
20000578:	20000570 	andcs	r0, r0, r0, ror r5
2000057c:	20000570 	andcs	r0, r0, r0, ror r5
20000580:	20000578 	andcs	r0, r0, r8, ror r5
20000584:	20000578 	andcs	r0, r0, r8, ror r5
20000588:	20000580 	andcs	r0, r0, r0, lsl #11
2000058c:	20000580 	andcs	r0, r0, r0, lsl #11

20000590 <__malloc_sbrk_base>:
20000590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000594 <__malloc_trim_threshold>:
20000594:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000598 <__ZI_BASE__>:
	...

200005a4 <POINT_COLOR>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <bullets>:
	...

200006e8 <enemies>:
	...

20000774 <items>:
	...

200007a4 <score>:
200007a4:	00000000 	andeq	r0, r0, r0

200007a8 <bomb_item>:
200007a8:	00000000 	andeq	r0, r0, r0

200007ac <up_item>:
200007ac:	00000000 	andeq	r0, r0, r0

200007b0 <speed_item>:
200007b0:	00000000 	andeq	r0, r0, r0

200007b4 <game_state>:
200007b4:	00000000 	andeq	r0, r0, r0

200007b8 <fire_delay.5886>:
200007b8:	00000000 	andeq	r0, r0, r0

200007bc <bomb_used>:
200007bc:	00000000 	andeq	r0, r0, r0

200007c0 <spawn_timer.5888>:
200007c0:	00000000 	andeq	r0, r0, r0

200007c4 <item_spawn_timer.5889>:
200007c4:	00000000 	andeq	r0, r0, r0

200007c8 <enemy_fire_timer.5890>:
200007c8:	00000000 	andeq	r0, r0, r0

200007cc <screen_clr.5936>:
200007cc:	00000000 	andeq	r0, r0, r0

200007d0 <heap.4877>:
200007d0:	00000000 	andeq	r0, r0, r0

200007d4 <SysTick_Flag>:
200007d4:	00000000 	andeq	r0, r0, r0

200007d8 <Jog_key_in>:
200007d8:	00000000 	andeq	r0, r0, r0

200007dc <Jog_key>:
200007dc:	00000000 	andeq	r0, r0, r0

200007e0 <TIM4_expired>:
200007e0:	00000000 	andeq	r0, r0, r0

200007e4 <USART1_rx_ready>:
200007e4:	00000000 	andeq	r0, r0, r0

200007e8 <USART1_rx_data>:
200007e8:	00000000 	andeq	r0, r0, r0

200007ec <_PathLocale>:
200007ec:	00000000 	andeq	r0, r0, r0

200007f0 <__mlocale_changed>:
200007f0:	00000000 	andeq	r0, r0, r0

200007f4 <__nlocale_changed>:
200007f4:	00000000 	andeq	r0, r0, r0

200007f8 <__malloc_top_pad>:
200007f8:	00000000 	andeq	r0, r0, r0

200007fc <__malloc_current_mallinfo>:
	...

20000824 <__malloc_max_sbrked_mem>:
20000824:	00000000 	andeq	r0, r0, r0

20000828 <__malloc_max_total_mem>:
20000828:	00000000 	andeq	r0, r0, r0

2000082c <__ZI_LIMIT__>:
2000082c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000108 	andeq	r0, r0, r8, lsl #2
      10:	00005e01 	andeq	r5, r0, r1, lsl #28
      14:	00001300 	andeq	r1, r0, r0, lsl #6
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00007008 	andeq	r7, r0, r8
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000099 	muleq	r0, r9, r0
      2c:	97080102 	strls	r0, [r8, -r2, lsl #2]
      30:	02000000 	andeq	r0, r0, #0
      34:	00f20502 	rscseq	r0, r2, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00006f07 	andeq	r6, r0, r7, lsl #30
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001a703 	andeq	sl, r1, r3, lsl #14
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00cc0704 	sbceq	r0, ip, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000c7 	andeq	r0, r0, r7, asr #1
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00d10704 	sbcseq	r0, r1, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	0000de07 	andeq	sp, r0, r7, lsl #28
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	00009208 	andeq	r9, r0, r8, lsl #4
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	008f0804 	addeq	r0, pc, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc6c>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc78>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	a5081400 	strge	r1, [r8, #-1024]	; 0xfffffc00
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00005908 	andeq	r5, r0, r8, lsl #18
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	44090020 	strmi	r0, [r9], #-32	; 0xffffffe0
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	0000084f 	andeq	r0, r0, pc, asr #16
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00be0808 	adcseq	r0, lr, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	66080c00 	strvs	r0, [r8], -r0, lsl #24
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000052 	andeq	r0, r0, r2, asr r0
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	0000ae08 	andeq	sl, r0, r8, lsl #28
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	00b60818 	adcseq	r0, r6, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	00fc0900 	rscseq	r0, ip, r0, lsl #18
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc08>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	000000a0 	andeq	r0, r0, r0, lsr #1
     1a8:	0000e70a 	andeq	lr, r0, sl, lsl #14
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	70080031 	andvc	r0, r8, r1, lsr r0
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	00820b9c 	umulleq	r0, r2, ip, fp
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	08010400 	stmdaeq	r1, {sl}
     1d8:	01000001 	tsteq	r0, r1
     1dc:	000001fc 	strdeq	r0, [r0], -ip
     1e0:	00000013 	andeq	r0, r0, r3, lsl r0
	...
     1ec:	000000ab 	andeq	r0, r0, fp, lsr #1
     1f0:	99060102 	stmdbls	r6, {r1, r8}
     1f4:	03000000 	movweq	r0, #0
     1f8:	0000026b 	andeq	r0, r0, fp, ror #4
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	00009708 	andeq	r9, r0, r8, lsl #14
     208:	02c90300 	sbceq	r0, r9, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	f2050202 	vhsub.s8	d0, d5, d2
     218:	03000000 	movweq	r0, #0
     21c:	000002c8 	andeq	r0, r0, r8, asr #5
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00006f07 	andeq	r6, r0, r7, lsl #30
     22c:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001a7 	andeq	r0, r0, r7, lsr #3
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000cc07 	andeq	ip, r0, r7, lsl #24
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	c7070802 	strgt	r0, [r7, -r2, lsl #16]
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000d107 	andeq	sp, r0, r7, lsl #2
     26c:	021b0500 	andseq	r0, fp, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00325c00 	eorseq	r5, r2, r0, lsl #24
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	00000273 	andeq	r0, r0, r3, ror r2
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00022507 	andeq	r2, r2, r7, lsl #10
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	e3080000 	movw	r0, #32768	; 0x8000
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02070500 	andeq	r0, r7, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00326c00 	eorseq	r6, r2, r0, lsl #24
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	00000273 	andeq	r0, r0, r3, ror r2
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00021107 	andeq	r1, r2, r7, lsl #2
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	82080000 	andhi	r0, r8, #0
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02ba0500 	adcseq	r0, sl, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00327c00 	eorseq	r7, r2, r0, lsl #24
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	00000273 	andeq	r0, r0, r3, ror r2
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00025d07 	andeq	r5, r2, r7, lsl #26
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	cc080000 	stcgt	0, cr0, [r8], {-0}
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02370500 	eorseq	r0, r7, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00328c00 	eorseq	r8, r2, r0, lsl #24
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	00000273 	andeq	r0, r0, r3, ror r2
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	00029107 	andeq	r9, r2, r7, lsl #2
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	db080000 	blle	2003a4 <__RW_SIZE__+0x1ffe0c>
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02ec0500 	rsceq	r0, ip, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00329c00 	eorseq	r9, r2, r0, lsl #24
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	00000273 	andeq	r0, r0, r3, ror r2
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00024507 	andeq	r4, r2, r7, lsl #10
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	f2080000 	vhadd.s8	d0, d8, d0
     3f0:	01000001 	tsteq	r0, r1
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02a50500 	adceq	r0, r5, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	0032ac00 	eorseq	sl, r2, r0, lsl #24
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	00000273 	andeq	r0, r0, r3, ror r2
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001be07 	andeq	fp, r1, r7, lsl #28
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	55080000 	strpl	r0, [r8, #-0]
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	029f0500 	addseq	r0, pc, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032bc00 	eorseq	fp, r2, r0, lsl #24
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001cc 	andeq	r0, r0, ip, asr #3
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	00000273 	andeq	r0, r0, r3, ror r2
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00022f05 	andeq	r2, r2, r5, lsl #30
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	cc090000 	stcgt	0, cr0, [r9], {-0}
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	73060000 	movwvc	r0, #24576	; 0x6000
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	0000027a 	andeq	r0, r0, sl, ror r2
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	c4000000 	strgt	r0, [r0], #-0
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01cc0900 	biceq	r0, ip, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	02730600 	rsbseq	r0, r3, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	b3050000 	movwlt	r0, #20480	; 0x5000
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32c80000 	sbccc	r0, r8, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001cc09 	andeq	ip, r1, r9, lsl #24
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00027306 	andeq	r7, r2, r6, lsl #6
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02da0500 	sbcseq	r0, sl, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032d000 	eorseq	sp, r2, r0
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	00000273 	andeq	r0, r0, r3, ror r2
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	fc050000 	stc2	0, cr0, [r5], {-0}
     57c:	01000002 	tsteq	r0, r2
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32d80000 	sbcscc	r0, r8, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001b909 	andeq	fp, r1, r9, lsl #18
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00027306 	andeq	r7, r2, r6, lsl #6
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001d2 	ldrdeq	r0, [r0], -r2
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	e0000000 	and	r0, r0, r0
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01b90900 			; <UNDEFINED> instruction: 0x01b90900
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	02730600 	rsbseq	r0, r3, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002e305 	andeq	lr, r2, r5, lsl #6
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	cc090000 	stcgt	0, cr0, [r9], {-0}
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	b9080000 	stmdblt	r8, {}	; <UNPREDICTABLE>
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00027306 	andeq	r7, r2, r6, lsl #6
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01b00500 	lslseq	r0, r0, #10
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032f000 	eorseq	pc, r2, r0
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001cc 	andeq	r0, r0, ip, asr #3
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xd8>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc4e8>
     678:	01000003 	tsteq	r0, r3
     67c:	02730651 	rsbseq	r0, r3, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	d10b0000 	mrsle	r0, (UNDEF: 11)
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32f80000 	rscscc	r0, r8, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001cc09 	andeq	ip, r1, r9, lsl #24
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001b908 	andeq	fp, r1, r8, lsl #18
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	73065101 	movwvc	r5, #24833	; 0x6101
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	00000108 	andeq	r0, r0, r8, lsl #2
     6e4:	00030d01 	andeq	r0, r3, r1, lsl #26
     6e8:	00001300 	andeq	r1, r0, r0, lsl #6
     6ec:	00330000 	eorseq	r0, r3, r0
     6f0:	00067e08 	andeq	r7, r6, r8, lsl #28
     6f4:	00019100 	andeq	r9, r1, r0, lsl #2
     6f8:	06010200 	streq	r0, [r1], -r0, lsl #4
     6fc:	00000099 	muleq	r0, r9, r0
     700:	97080102 	strls	r0, [r8, -r2, lsl #2]
     704:	02000000 	andeq	r0, r0, #0
     708:	00f20502 	rscseq	r0, r2, r2, lsl #10
     70c:	02020000 	andeq	r0, r2, #0
     710:	00006f07 	andeq	r6, r0, r7, lsl #30
     714:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     718:	00000005 	andeq	r0, r0, r5
     71c:	cc070402 	cfstrsgt	mvf0, [r7], {2}
     720:	02000000 	andeq	r0, r0, #0
     724:	00000508 	andeq	r0, r0, r8, lsl #10
     728:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     72c:	0000c707 	andeq	ip, r0, r7, lsl #14
     730:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
     734:	00746e69 	rsbseq	r6, r4, r9, ror #28
     738:	d1070402 	tstle	r7, r2, lsl #8
     73c:	02000000 	andeq	r0, r0, #0
     740:	00de0704 	sbcseq	r0, lr, r4, lsl #14
     744:	04040000 	streq	r0, [r4], #-0
     748:	007a0405 	rsbseq	r0, sl, r5, lsl #8
     74c:	01020000 	mrseq	r0, (UNDEF: 2)
     750:	0000a008 	andeq	sl, r0, r8
     754:	87040500 	strhi	r0, [r4, -r0, lsl #10]
     758:	06000000 	streq	r0, [r0], -r0
     75c:	0000007a 	andeq	r0, r0, sl, ror r0
     760:	00033707 	andeq	r3, r3, r7, lsl #14
     764:	97280200 	strls	r0, [r8, -r0, lsl #4]!
     768:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     76c:	00000346 	andeq	r0, r0, r6, asr #6
     770:	ae000704 	cdpge	7, 0, cr0, cr0, cr4, {0}
     774:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     778:	0000036c 	andeq	r0, r0, ip, ror #6
     77c:	00000072 	andeq	r0, r0, r2, ror r0
     780:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
     784:	02000003 	andeq	r0, r0, #3
     788:	00008c62 	andeq	r8, r0, r2, ror #24
     78c:	03710a00 	cmneq	r1, #0, 20
     790:	0d010000 	stceq	0, cr0, [r1, #-0]
     794:	00014d01 	andeq	r4, r1, r1, lsl #26
     798:	00780b00 	rsbseq	r0, r8, r0, lsl #22
     79c:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7a0:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
     7a4:	5d0d0100 	stfpls	f0, [sp, #-0]
     7a8:	0c000000 	stceq	0, cr0, [r0], {-0}
     7ac:	00000d90 	muleq	r0, r0, sp
     7b0:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7b4:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
     7b8:	01000003 	tsteq	r0, r3
     7bc:	00005d0d 	andeq	r5, r0, sp, lsl #26
     7c0:	0ee40c00 	cdpeq	12, 14, cr0, cr4, cr0, {0}
     7c4:	0d010000 	stceq	0, cr0, [r1, #-0]
     7c8:	0000005d 	andeq	r0, r0, sp, asr r0
     7cc:	00787a0b 	rsbseq	r7, r8, fp, lsl #20
     7d0:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7d4:	7a0b0000 	bvc	2c07dc <__RW_SIZE__+0x2c0244>
     7d8:	0d010079 	stceq	0, cr0, [r1, #-484]	; 0xfffffe1c
     7dc:	0000005d 	andeq	r0, r0, sp, asr r0
     7e0:	00037f0d 	andeq	r7, r3, sp, lsl #30
     7e4:	640f0100 	strvs	r0, [pc], #-256	; 7ec <__RW_SIZE__+0x254>
     7e8:	0d000000 	stceq	0, cr0, [r0, #-0]
     7ec:	00000327 	andeq	r0, r0, r7, lsr #6
     7f0:	00640f01 	rsbeq	r0, r4, r1, lsl #30
     7f4:	780e0000 	stmdavc	lr, {}	; <UNPREDICTABLE>
     7f8:	10010073 	andne	r0, r1, r3, ror r0
     7fc:	0000002c 	andeq	r0, r0, ip, lsr #32
     800:	0073790e 	rsbseq	r7, r3, lr, lsl #18
     804:	002c1001 	eoreq	r1, ip, r1
     808:	590d0000 	stmdbpl	sp, {}	; <UNPREDICTABLE>
     80c:	01000003 	tsteq	r0, r3
     810:	00014d11 	andeq	r4, r1, r1, lsl sp
     814:	03860d00 	orreq	r0, r6, #0, 26
     818:	12010000 	andne	r0, r1, #0
     81c:	0000015d 	andeq	r0, r0, sp, asr r1
     820:	002c0f00 	eoreq	r0, ip, r0, lsl #30
     824:	015d0000 	cmpeq	sp, r0
     828:	6b100000 	blvs	400830 <__RW_SIZE__+0x400298>
     82c:	1f000000 	svcne	0x00000000
     830:	002c0f00 	eoreq	r0, ip, r0, lsl #30
     834:	016d0000 	cmneq	sp, r0
     838:	6b100000 	blvs	400840 <__RW_SIZE__+0x4002a8>
     83c:	07000000 	streq	r0, [r0, -r0]
     840:	00b91100 	adcseq	r1, r9, r0, lsl #2
     844:	33000000 	movwcc	r0, #0
     848:	01fa0800 	mvnseq	r0, r0, lsl #16
     84c:	9c010000 	stcls	0, cr0, [r1], {-0}
     850:	0000038d 	andeq	r0, r0, sp, lsl #7
     854:	0000c512 	andeq	ip, r0, r2, lsl r5
     858:	00033a00 	andeq	r3, r3, r0, lsl #20
     85c:	00ce1200 	sbceq	r1, lr, r0, lsl #4
     860:	03660000 	cmneq	r6, #0
     864:	d7120000 	ldrle	r0, [r2, -r0]
     868:	92000000 	andls	r0, r0, #0
     86c:	12000003 	andne	r0, r0, #3
     870:	000000e2 	andeq	r0, r0, r2, ror #1
     874:	000003be 			; <UNDEFINED> instruction: 0x000003be
     878:	0000ed12 	andeq	lr, r0, r2, lsl sp
     87c:	0003ea00 	andeq	lr, r3, r0, lsl #20
     880:	00f81200 	rscseq	r1, r8, r0, lsl #4
     884:	040a0000 	streq	r0, [sl], #-0
     888:	02120000 	andseq	r0, r2, #0
     88c:	2a000001 	bcs	898 <__RW_SIZE__+0x300>
     890:	13000004 	movwne	r0, #4
     894:	0000010c 	andeq	r0, r0, ip, lsl #2
     898:	0000044a 	andeq	r0, r0, sl, asr #8
     89c:	00011714 	andeq	r1, r1, r4, lsl r7
     8a0:	22130000 	andscs	r0, r3, #0
     8a4:	71000001 	tstvc	r0, r1
     8a8:	13000004 	movwne	r0, #4
     8ac:	0000012c 	andeq	r0, r0, ip, lsr #2
     8b0:	000004c0 	andeq	r0, r0, r0, asr #9
     8b4:	00013615 	andeq	r3, r1, r5, lsl r6
     8b8:	b8910300 	ldmlt	r1, {r8, r9}
     8bc:	0141157f 	hvceq	4447	; 0x115f
     8c0:	91030000 	mrsls	r0, (UNDEF: 3)
     8c4:	f4167fb0 			; <UNDEFINED> instruction: 0xf4167fb0
     8c8:	e9080033 	stmdb	r8, {r0, r1, r4, r5}
     8cc:	15000009 	strne	r0, [r0, #-9]
     8d0:	17000002 	strne	r0, [r0, -r2]
     8d4:	7a025201 	bvc	950e0 <__RW_SIZE__+0x94b48>
     8d8:	51011700 	tstpl	r1, r0, lsl #14
     8dc:	7fa49105 	svcvc	0x00a49105
     8e0:	01170294 			; <UNDEFINED> instruction: 0x01170294
     8e4:	00770250 	rsbseq	r0, r7, r0, asr r2
     8e8:	340a1600 	strcc	r1, [sl], #-1536	; 0xfffffa00
     8ec:	09e90800 	stmibeq	r9!, {fp}^
     8f0:	02350000 	eorseq	r0, r5, #0
     8f4:	01170000 	tsteq	r7, r0
     8f8:	007a0252 	rsbseq	r0, sl, r2, asr r2
     8fc:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     900:	01170078 	tsteq	r7, r8, ror r0
     904:	01770250 	cmneq	r7, r0, asr r2
     908:	34141800 	ldrcc	r1, [r4], #-2048	; 0xfffff800
     90c:	09e90800 	stmibeq	r9!, {fp}^
     910:	24160000 	ldrcs	r0, [r6], #-0
     914:	e9080034 	stmdb	r8, {r2, r4, r5}
     918:	5b000009 	blpl	944 <__RW_SIZE__+0x3ac>
     91c:	17000002 	strne	r0, [r0, -r2]
     920:	7a025201 	bvc	9512c <__RW_SIZE__+0x94b94>
     924:	51011700 	tstpl	r1, r0, lsl #14
     928:	7fa49105 	svcvc	0x00a49105
     92c:	16000294 			; <UNDEFINED> instruction: 0x16000294
     930:	08003452 	stmdaeq	r0, {r1, r4, r6, sl, ip, sp}
     934:	000009e9 	andeq	r0, r0, r9, ror #19
     938:	00000281 	andeq	r0, r0, r1, lsl #5
     93c:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     940:	0117007a 	tsteq	r7, sl, ror r0
     944:	007b0251 	rsbseq	r0, fp, r1, asr r2
     948:	08500117 	ldmdaeq	r0, {r0, r1, r2, r4, r8}^
     94c:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 954 <__RW_SIZE__+0x3bc>
     950:	22007402 	andcs	r7, r0, #33554432	; 0x2000000
     954:	34621600 	strbtcc	r1, [r2], #-1536	; 0xfffffa00
     958:	09e90800 	stmibeq	r9!, {fp}^
     95c:	02a70000 	adceq	r0, r7, #0
     960:	01170000 	tsteq	r7, r0
     964:	00790252 	rsbseq	r0, r9, r2, asr r2
     968:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     96c:	0117007b 	tsteq	r7, fp, ror r0
     970:	9c910850 	ldcls	8, cr0, [r1], {80}	; 0x50
     974:	7402947f 	strvc	r9, [r2], #-1151	; 0xfffffb81
     978:	16002200 	strne	r2, [r0], -r0, lsl #4
     97c:	0800346e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp}
     980:	000009e9 	andeq	r0, r0, r9, ror #19
     984:	000002c7 	andeq	r0, r0, r7, asr #5
     988:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     98c:	01170079 	tsteq	r7, r9, ror r0
     990:	007b0251 	rsbseq	r0, fp, r1, asr r2
     994:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     998:	16000077 			; <UNDEFINED> instruction: 0x16000077
     99c:	0800347a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, ip, sp}
     9a0:	000009e9 	andeq	r0, r0, r9, ror #19
     9a4:	000002e7 	andeq	r0, r0, r7, ror #5
     9a8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9ac:	01170079 	tsteq	r7, r9, ror r0
     9b0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9b4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9b8:	16000177 			; <UNDEFINED> instruction: 0x16000177
     9bc:	08003486 	stmdaeq	r0, {r1, r2, r7, sl, ip, sp}
     9c0:	000009e9 	andeq	r0, r0, r9, ror #19
     9c4:	00000307 	andeq	r0, r0, r7, lsl #6
     9c8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9cc:	0117007a 	tsteq	r7, sl, ror r0
     9d0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9d4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9d8:	16000077 			; <UNDEFINED> instruction: 0x16000077
     9dc:	08003492 	stmdaeq	r0, {r1, r4, r7, sl, ip, sp}
     9e0:	000009e9 	andeq	r0, r0, r9, ror #19
     9e4:	00000327 	andeq	r0, r0, r7, lsr #6
     9e8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9ec:	0117007a 	tsteq	r7, sl, ror r0
     9f0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9f4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9f8:	18000177 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r8}
     9fc:	080034c2 	stmdaeq	r0, {r1, r6, r7, sl, ip, sp}
     a00:	000009e9 	andeq	r0, r0, r9, ror #19
     a04:	0034d016 	eorseq	sp, r4, r6, lsl r0
     a08:	0009e908 	andeq	lr, r9, r8, lsl #18
     a0c:	00034d00 	andeq	r4, r3, r0, lsl #26
     a10:	52011700 	andpl	r1, r1, #0, 14
     a14:	17007902 	strne	r7, [r0, -r2, lsl #18]
     a18:	91055101 	tstls	r5, r1, lsl #2
     a1c:	02947fa4 	addseq	r7, r4, #164, 30	; 0x290
     a20:	34dc1600 	ldrbcc	r1, [ip], #1536	; 0x600
     a24:	09e90800 	stmibeq	r9!, {fp}^
     a28:	03700000 	cmneq	r0, #0
     a2c:	01170000 	tsteq	r7, r0
     a30:	00790252 	rsbseq	r0, r9, r2, asr r2
     a34:	05510117 	ldrbeq	r0, [r1, #-279]	; 0xfffffee9
     a38:	947fa491 	ldrbtls	sl, [pc], #-1169	; a40 <__RW_SIZE__+0x4a8>
     a3c:	50011702 	andpl	r1, r1, r2, lsl #14
     a40:	00007702 	andeq	r7, r0, r2, lsl #14
     a44:	0034f219 	eorseq	pc, r4, r9, lsl r2	; <UNPREDICTABLE>
     a48:	0009e908 	andeq	lr, r9, r8, lsl #18
     a4c:	52011700 	andpl	r1, r1, #0, 14
     a50:	17007902 	strne	r7, [r0, -r2, lsl #18]
     a54:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
     a58:	50011700 	andpl	r1, r1, r0, lsl #14
     a5c:	00017702 	andeq	r7, r1, r2, lsl #14
     a60:	03500a00 	cmpeq	r0, #0, 20
     a64:	4a010000 	bmi	40a6c <__RW_SIZE__+0x404d4>
     a68:	0003ec01 	andeq	lr, r3, r1, lsl #24
     a6c:	00780b00 	rsbseq	r0, r8, r0, lsl #22
     a70:	005d4a01 	subseq	r4, sp, r1, lsl #20
     a74:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
     a78:	5d4a0100 	stfple	f0, [sl, #-0]
     a7c:	0c000000 	stceq	0, cr0, [r0], {-0}
     a80:	00000d90 	muleq	r0, r0, sp
     a84:	005d4a01 	subseq	r4, sp, r1, lsl #20
     a88:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
     a8c:	01000003 	tsteq	r0, r3
     a90:	00005d4a 	andeq	r5, r0, sl, asr #26
     a94:	74730b00 	ldrbtvc	r0, [r3], #-2816	; 0xfffff500
     a98:	4a010072 	bmi	40c68 <__RW_SIZE__+0x406d0>
     a9c:	00000081 	andeq	r0, r0, r1, lsl #1
     aa0:	00787a0b 	rsbseq	r7, r8, fp, lsl #20
     aa4:	005d4a01 	subseq	r4, sp, r1, lsl #20
     aa8:	7a0b0000 	bvc	2c0ab0 <__RW_SIZE__+0x2c0518>
     aac:	4a010079 	bmi	40c98 <__RW_SIZE__+0x40700>
     ab0:	0000005d 	andeq	r0, r0, sp, asr r0
     ab4:	000ee40d 	andeq	lr, lr, sp, lsl #8
     ab8:	644c0100 	strbvs	r0, [ip], #-256	; 0xffffff00
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	00038d11 	andeq	r8, r3, r1, lsl sp
     ac4:	0034fc00 	eorseq	pc, r4, r0, lsl #24
     ac8:	00022c08 	andeq	r2, r2, r8, lsl #24
     acc:	619c0100 	orrsvs	r0, ip, r0, lsl #2
     ad0:	12000006 	andne	r0, r0, #6
     ad4:	00000399 	muleq	r0, r9, r3
     ad8:	000004f4 	strdeq	r0, [r0], -r4
     adc:	0003a212 	andeq	sl, r3, r2, lsl r2
     ae0:	00052c00 	andeq	r2, r5, r0, lsl #24
     ae4:	03ab1200 			; <UNDEFINED> instruction: 0x03ab1200
     ae8:	054d0000 	strbeq	r0, [sp, #-0]
     aec:	b6120000 	ldrlt	r0, [r2], -r0
     af0:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
     af4:	12000005 	andne	r0, r0, #5
     af8:	000003c1 	andeq	r0, r0, r1, asr #7
     afc:	0000058f 	andeq	r0, r0, pc, lsl #11
     b00:	0003cc12 	andeq	ip, r3, r2, lsl ip
     b04:	0005d000 	andeq	sp, r5, r0
     b08:	03d61200 	bicseq	r1, r6, #0, 4
     b0c:	05f00000 	ldrbeq	r0, [r0, #0]!
     b10:	e0130000 	ands	r0, r3, r0
     b14:	10000003 	andne	r0, r0, r3
     b18:	1a000006 	bne	b38 <__RW_SIZE__+0x5a0>
     b1c:	000000b9 	strheq	r0, [r0], -r9
     b20:	0800352a 	stmdaeq	r0, {r1, r3, r5, r8, sl, ip, sp}
     b24:	00000010 	andeq	r0, r0, r0, lsl r0
     b28:	02125101 	andseq	r5, r2, #1073741824	; 0x40000000
     b2c:	28000001 	stmdacs	r0, {r0}
     b30:	12000006 	andne	r0, r0, #6
     b34:	000000f8 	strdeq	r0, [r0], -r8
     b38:	00000648 	andeq	r0, r0, r8, asr #12
     b3c:	0000ed12 	andeq	lr, r0, r2, lsl sp
     b40:	00061000 	andeq	r1, r6, r0
     b44:	00e21b00 	rsceq	r1, r2, r0, lsl #22
     b48:	d71b0000 	ldrle	r0, [fp, -r0]
     b4c:	12000000 	andne	r0, r0, #0
     b50:	000000ce 	andeq	r0, r0, lr, asr #1
     b54:	00000668 	andeq	r0, r0, r8, ror #12
     b58:	0000c512 	andeq	ip, r0, r2, lsl r5
     b5c:	00068c00 	andeq	r8, r6, r0, lsl #24
     b60:	00101c00 	andseq	r1, r0, r0, lsl #24
     b64:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
     b68:	13000001 	movwne	r0, #1
     b6c:	00000117 	andeq	r0, r0, r7, lsl r1
     b70:	000006ae 	andeq	r0, r0, lr, lsr #13
     b74:	00012213 	andeq	r2, r1, r3, lsl r2
     b78:	0006ce00 	andeq	ip, r6, r0, lsl #28
     b7c:	012c1300 	teqeq	ip, r0, lsl #6
     b80:	071d0000 	ldreq	r0, [sp, -r0]
     b84:	36150000 	ldrcc	r0, [r5], -r0
     b88:	03000001 	movweq	r0, #1
     b8c:	157fb891 	ldrbne	fp, [pc, #-2193]!	; 303 <__ZI_SIZE__+0x6b>
     b90:	00000141 	andeq	r0, r0, r1, asr #2
     b94:	7fb09103 	svcvc	0x00b09103
     b98:	00360e16 	eorseq	r0, r6, r6, lsl lr
     b9c:	0009e908 	andeq	lr, r9, r8, lsl #18
     ba0:	0004e700 	andeq	lr, r4, r0, lsl #14
     ba4:	52011700 	andpl	r1, r1, #0, 14
     ba8:	17007902 	strne	r7, [r0, -r2, lsl #18]
     bac:	91055101 	tstls	r5, r1, lsl #2
     bb0:	02947f94 	addseq	r7, r4, #148, 30	; 0x250
     bb4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     bb8:	16000077 			; <UNDEFINED> instruction: 0x16000077
     bbc:	08003624 	stmdaeq	r0, {r2, r5, r9, sl, ip, sp}
     bc0:	000009e9 	andeq	r0, r0, r9, ror #19
     bc4:	00000507 	andeq	r0, r0, r7, lsl #10
     bc8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     bcc:	01170079 	tsteq	r7, r9, ror r0
     bd0:	00780251 	rsbseq	r0, r8, r1, asr r2
     bd4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     bd8:	18000177 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r8}
     bdc:	0800362e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, ip, sp}
     be0:	000009e9 	andeq	r0, r0, r9, ror #19
     be4:	00363e16 	eorseq	r3, r6, r6, lsl lr
     be8:	0009e908 	andeq	lr, r9, r8, lsl #18
     bec:	00052d00 	andeq	r2, r5, r0, lsl #26
     bf0:	52011700 	andpl	r1, r1, #0, 14
     bf4:	17007902 	strne	r7, [r0, -r2, lsl #18]
     bf8:	91055101 	tstls	r5, r1, lsl #2
     bfc:	02947f94 	addseq	r7, r4, #148, 30	; 0x250
     c00:	36801600 	strcc	r1, [r0], r0, lsl #12
     c04:	09e90800 	stmibeq	r9!, {fp}^
     c08:	05530000 	ldrbeq	r0, [r3, #-0]
     c0c:	01170000 	tsteq	r7, r0
     c10:	00790252 	rsbseq	r0, r9, r2, asr r2
     c14:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c18:	0117007b 	tsteq	r7, fp, ror r0
     c1c:	8c910850 	ldchi	8, cr0, [r1], {80}	; 0x50
     c20:	7402947f 	strvc	r9, [r2], #-1151	; 0xfffffb81
     c24:	16002200 	strne	r2, [r0], -r0, lsl #4
     c28:	08003690 	stmdaeq	r0, {r4, r7, r9, sl, ip, sp}
     c2c:	000009e9 	andeq	r0, r0, r9, ror #19
     c30:	00000579 	andeq	r0, r0, r9, ror r5
     c34:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     c38:	0117007a 	tsteq	r7, sl, ror r0
     c3c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     c40:	08500117 	ldmdaeq	r0, {r0, r1, r2, r4, r8}^
     c44:	947f8c91 	ldrbtls	r8, [pc], #-3217	; c4c <__RW_SIZE__+0x6b4>
     c48:	22007402 	andcs	r7, r0, #33554432	; 0x2000000
     c4c:	369c1600 	ldrcc	r1, [ip], r0, lsl #12
     c50:	09e90800 	stmibeq	r9!, {fp}^
     c54:	05990000 	ldreq	r0, [r9]
     c58:	01170000 	tsteq	r7, r0
     c5c:	007a0252 	rsbseq	r0, sl, r2, asr r2
     c60:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c64:	0117007b 	tsteq	r7, fp, ror r0
     c68:	00770250 	rsbseq	r0, r7, r0, asr r2
     c6c:	36a81600 	strtcc	r1, [r8], r0, lsl #12
     c70:	09e90800 	stmibeq	r9!, {fp}^
     c74:	05b90000 	ldreq	r0, [r9, #0]!
     c78:	01170000 	tsteq	r7, r0
     c7c:	007a0252 	rsbseq	r0, sl, r2, asr r2
     c80:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c84:	0117007b 	tsteq	r7, fp, ror r0
     c88:	01770250 	cmneq	r7, r0, asr r2
     c8c:	36b41600 	ldrtcc	r1, [r4], r0, lsl #12
     c90:	09e90800 	stmibeq	r9!, {fp}^
     c94:	05d90000 	ldrbeq	r0, [r9]
     c98:	01170000 	tsteq	r7, r0
     c9c:	00790252 	rsbseq	r0, r9, r2, asr r2
     ca0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     ca4:	0117007b 	tsteq	r7, fp, ror r0
     ca8:	00770250 	rsbseq	r0, r7, r0, asr r2
     cac:	36c01600 	strbcc	r1, [r0], r0, lsl #12
     cb0:	09e90800 	stmibeq	r9!, {fp}^
     cb4:	05f90000 	ldrbeq	r0, [r9, #0]!
     cb8:	01170000 	tsteq	r7, r0
     cbc:	00790252 	rsbseq	r0, r9, r2, asr r2
     cc0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     cc4:	0117007b 	tsteq	r7, fp, ror r0
     cc8:	01770250 	cmneq	r7, r0, asr r2
     ccc:	36f01800 	ldrbtcc	r1, [r0], r0, lsl #16
     cd0:	09e90800 	stmibeq	r9!, {fp}^
     cd4:	fe160000 	cdp2	0, 1, cr0, cr6, cr0, {0}
     cd8:	e9080036 	stmdb	r8, {r1, r2, r4, r5}
     cdc:	1f000009 	svcne	0x00000009
     ce0:	17000006 	strne	r0, [r0, -r6]
     ce4:	7a025201 	bvc	954f0 <__RW_SIZE__+0x94f58>
     ce8:	51011700 	tstpl	r1, r0, lsl #14
     cec:	7f949105 	svcvc	0x00949105
     cf0:	16000294 			; <UNDEFINED> instruction: 0x16000294
     cf4:	0800370a 	stmdaeq	r0, {r1, r3, r8, r9, sl, ip, sp}
     cf8:	000009e9 	andeq	r0, r0, r9, ror #19
     cfc:	00000642 	andeq	r0, r0, r2, asr #12
     d00:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     d04:	0117007a 	tsteq	r7, sl, ror r0
     d08:	94910551 	ldrls	r0, [r1], #1361	; 0x551
     d0c:	1702947f 	smlsdxne	r2, pc, r4, r9	; <UNPREDICTABLE>
     d10:	77025001 	strvc	r5, [r2, -r1]
     d14:	20190000 	andscs	r0, r9, r0
     d18:	e9080037 	stmdb	r8, {r0, r1, r2, r4, r5}
     d1c:	17000009 	strne	r0, [r0, -r9]
     d20:	7a025201 	bvc	9552c <__RW_SIZE__+0x94f94>
     d24:	51011700 	tstpl	r1, r0, lsl #14
     d28:	17007802 	strne	r7, [r0, -r2, lsl #16]
     d2c:	77025001 	strvc	r5, [r2, -r1]
     d30:	00000001 	andeq	r0, r0, r1
     d34:	032c1e00 	teqeq	ip, #0, 28
     d38:	56010000 	strpl	r0, [r1], -r0
     d3c:	08003728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp}
     d40:	00000256 	andeq	r0, r0, r6, asr r2
     d44:	09a19c01 	stmibeq	r1!, {r0, sl, fp, ip, pc}
     d48:	781f0000 	ldmdavc	pc, {}	; <UNPREDICTABLE>
     d4c:	5d560100 	ldfple	f0, [r6, #-0]
     d50:	51000000 	mrspl	r0, (UNDEF: 0)
     d54:	1f000007 	svcne	0x00000007
     d58:	56010079 			; <UNDEFINED> instruction: 0x56010079
     d5c:	0000005d 	andeq	r0, r0, sp, asr r0
     d60:	0000077f 	andeq	r0, r0, pc, ror r7
     d64:	000d9020 	andeq	r9, sp, r0, lsr #32
     d68:	5d560100 	ldfple	f0, [r6, #-0]
     d6c:	ab000000 	blge	d74 <__RW_SIZE__+0x7dc>
     d70:	20000007 	andcs	r0, r0, r7
     d74:	00000318 	andeq	r0, r0, r8, lsl r3
     d78:	005d5601 	subseq	r5, sp, r1, lsl #12
     d7c:	07d70000 	ldrbeq	r0, [r7, r0]
     d80:	7a1f0000 	bvc	7c0d88 <__RW_SIZE__+0x7c07f0>
     d84:	56010078 			; <UNDEFINED> instruction: 0x56010078
     d88:	0000005d 	andeq	r0, r0, sp, asr r0
     d8c:	00000803 	andeq	r0, r0, r3, lsl #16
     d90:	00797a1f 	rsbseq	r7, r9, pc, lsl sl
     d94:	005d5601 	subseq	r5, sp, r1, lsl #12
     d98:	08230000 	stmdaeq	r3!, {}	; <UNPREDICTABLE>
     d9c:	661f0000 	ldrvs	r0, [pc], -r0
     da0:	0100746d 	tsteq	r0, sp, ror #8
     da4:	00008156 	andeq	r8, r0, r6, asr r1
     da8:	00084300 	andeq	r4, r8, r0, lsl #6
     dac:	61222100 	teqvs	r2, r0, lsl #2
     db0:	58010070 	stmdapl	r1, {r4, r5, r6}
     db4:	000000ae 	andeq	r0, r0, lr, lsr #1
     db8:	7dac9103 	stfvcd	f1, [ip, #12]!
     dbc:	00032023 	andeq	r2, r3, r3, lsr #32
     dc0:	a1590100 	cmpge	r9, r0, lsl #2
     dc4:	03000009 	movweq	r0, #9
     dc8:	247dd891 	ldrbtcs	sp, [sp], #-2193	; 0xfffff76f
     dcc:	0000038d 	andeq	r0, r0, sp, lsl #7
     dd0:	0800374a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip, sp}
     dd4:	00000028 	andeq	r0, r0, r8, lsr #32
     dd8:	09825d01 	stmibeq	r2, {r0, r8, sl, fp, ip, lr}
     ddc:	d6120000 	ldrle	r0, [r2], -r0
     de0:	63000003 	movwvs	r0, #3
     de4:	12000008 	andne	r0, r0, #8
     de8:	000003cc 	andeq	r0, r0, ip, asr #7
     dec:	00000882 	andeq	r0, r0, r2, lsl #17
     df0:	0003c112 	andeq	ip, r3, r2, lsl r1
     df4:	0008a100 	andeq	sl, r8, r0, lsl #2
     df8:	03b61200 			; <UNDEFINED> instruction: 0x03b61200
     dfc:	08f10000 	ldmeq	r1!, {}^	; <UNPREDICTABLE>
     e00:	ab120000 	blge	480e08 <__RW_SIZE__+0x480870>
     e04:	12000003 	andne	r0, r0, #3
     e08:	12000009 	andne	r0, r0, #9
     e0c:	000003a2 	andeq	r0, r0, r2, lsr #7
     e10:	00000933 	andeq	r0, r0, r3, lsr r9
     e14:	00039912 	andeq	r9, r3, r2, lsl r9
     e18:	00095400 	andeq	r5, r9, r0, lsl #8
     e1c:	00281c00 	eoreq	r1, r8, r0, lsl #24
     e20:	e0130000 	ands	r0, r3, r0
     e24:	81000003 	tsthi	r0, r3
     e28:	1a000009 	bne	e54 <__RW_SIZE__+0x8bc>
     e2c:	000000b9 	strheq	r0, [r0], -r9
     e30:	08003766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, ip, sp}
     e34:	00000040 	andeq	r0, r0, r0, asr #32
     e38:	02125101 	andseq	r5, r2, #1073741824	; 0x40000000
     e3c:	99000001 	stmdbls	r0, {r0}
     e40:	12000009 	andne	r0, r0, #9
     e44:	000000f8 	strdeq	r0, [r0], -r8
     e48:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
     e4c:	0000ed12 	andeq	lr, r0, r2, lsl sp
     e50:	00098100 	andeq	r8, r9, r0, lsl #2
     e54:	00e21b00 	rsceq	r1, r2, r0, lsl #22
     e58:	d71b0000 	ldrle	r0, [fp, -r0]
     e5c:	12000000 	andne	r0, r0, #0
     e60:	000000ce 	andeq	r0, r0, lr, asr #1
     e64:	000009d9 	ldrdeq	r0, [r0], -r9
     e68:	0000c512 	andeq	ip, r0, r2, lsl r5
     e6c:	0009fd00 	andeq	pc, r9, r0, lsl #26
     e70:	00401c00 	subeq	r1, r0, r0, lsl #24
     e74:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
     e78:	13000001 	movwne	r0, #1
     e7c:	00000117 	andeq	r0, r0, r7, lsl r1
     e80:	00000a1f 	andeq	r0, r0, pc, lsl sl
     e84:	00012213 	andeq	r2, r1, r3, lsl r2
     e88:	000a3f00 	andeq	r3, sl, r0, lsl #30
     e8c:	012c1300 	teqeq	ip, r0, lsl #6
     e90:	0a8e0000 	beq	fe380e98 <MSP_BASE+0xde37be98>
     e94:	36150000 	ldrcc	r0, [r5], -r0
     e98:	03000001 	movweq	r0, #1
     e9c:	157db891 	ldrbne	fp, [sp, #-2193]!	; 0xfffff76f
     ea0:	00000141 	andeq	r0, r0, r1, asr #2
     ea4:	7db09103 	ldfvcd	f1, [r0, #12]!
     ea8:	00385a16 	eorseq	r5, r8, r6, lsl sl
     eac:	0009e908 	andeq	lr, r9, r8, lsl #18
     eb0:	0007fa00 	andeq	pc, r7, r0, lsl #20
     eb4:	52011700 	andpl	r1, r1, #0, 14
     eb8:	7cfc9105 	ldfvcp	f1, [ip], #20
     ebc:	01170294 			; <UNDEFINED> instruction: 0x01170294
     ec0:	8c910551 	cfldr32hi	mvfx0, [r1], {81}	; 0x51
     ec4:	1702947d 	smlsdxne	r2, sp, r4, r9
     ec8:	78025001 	stmdavc	r2, {r0, ip, lr}
     ecc:	70160000 	andsvc	r0, r6, r0
     ed0:	e9080038 	stmdb	r8, {r3, r4, r5}
     ed4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
     ed8:	17000008 	strne	r0, [r0, -r8]
     edc:	91055201 	tstls	r5, r1, lsl #4
     ee0:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     ee4:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     ee8:	0117007a 	tsteq	r7, sl, ror r0
     eec:	01780250 	cmneq	r8, r0, asr r2
     ef0:	387a1800 	ldmdacc	sl!, {fp, ip}^
     ef4:	09e90800 	stmibeq	r9!, {fp}^
     ef8:	8a160000 	bhi	580f00 <__RW_SIZE__+0x580968>
     efc:	e9080038 	stmdb	r8, {r3, r4, r5}
     f00:	46000009 	strmi	r0, [r0], -r9
     f04:	17000008 	strne	r0, [r0, -r8]
     f08:	91055201 	tstls	r5, r1, lsl #4
     f0c:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     f10:	05510117 	ldrbeq	r0, [r1, #-279]	; 0xfffffee9
     f14:	947d8c91 	ldrbtls	r8, [sp], #-3217	; 0xfffff36f
     f18:	d2160002 	andsle	r0, r6, #2
     f1c:	e9080038 	stmdb	r8, {r3, r4, r5}
     f20:	6e000009 	cdpvs	0, 0, cr0, cr0, cr9, {0}
     f24:	17000008 	strne	r0, [r0, -r8]
     f28:	91055201 	tstls	r5, r1, lsl #4
     f2c:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     f30:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     f34:	0117007b 	tsteq	r7, fp, ror r0
     f38:	84910750 	ldrhi	r0, [r1], #1872	; 0x750
     f3c:	0074067d 	rsbseq	r0, r4, sp, ror r6
     f40:	e2160022 	ands	r0, r6, #34	; 0x22
     f44:	e9080038 	stmdb	r8, {r3, r4, r5}
     f48:	93000009 	movwls	r0, #9
     f4c:	17000008 	strne	r0, [r0, -r8]
     f50:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
     f54:	51011700 	tstpl	r1, r0, lsl #14
     f58:	17007b02 	strne	r7, [r0, -r2, lsl #22]
     f5c:	91075001 	tstls	r7, r1
     f60:	74067d84 	strvc	r7, [r6], #-3460	; 0xfffff27c
     f64:	16002200 	strne	r2, [r0], -r0, lsl #4
     f68:	080038ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip, sp}
     f6c:	000009e9 	andeq	r0, r0, r9, ror #19
     f70:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     f74:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     f78:	01170079 	tsteq	r7, r9, ror r0
     f7c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     f80:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     f84:	16000078 			; <UNDEFINED> instruction: 0x16000078
     f88:	080038fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp}
     f8c:	000009e9 	andeq	r0, r0, r9, ror #19
     f90:	000008d3 	ldrdeq	r0, [r0], -r3
     f94:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     f98:	01170079 	tsteq	r7, r9, ror r0
     f9c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     fa0:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     fa4:	16000178 			; <UNDEFINED> instruction: 0x16000178
     fa8:	08003908 	stmdaeq	r0, {r3, r8, fp, ip, sp}
     fac:	000009e9 	andeq	r0, r0, r9, ror #19
     fb0:	000008f6 	strdeq	r0, [r0], -r6
     fb4:	05520117 	ldrbeq	r0, [r2, #-279]	; 0xfffffee9
     fb8:	947cfc91 	ldrbtls	pc, [ip], #-3217	; 0xfffff36f	; <UNPREDICTABLE>
     fbc:	51011702 	tstpl	r1, r2, lsl #14
     fc0:	17007b02 	strne	r7, [r0, -r2, lsl #22]
     fc4:	78025001 	stmdavc	r2, {r0, ip, lr}
     fc8:	16160000 	ldrne	r0, [r6], -r0
     fcc:	e9080039 	stmdb	r8, {r0, r3, r4, r5}
     fd0:	19000009 	stmdbne	r0, {r0, r3}
     fd4:	17000009 	strne	r0, [r0, -r9]
     fd8:	91055201 	tstls	r5, r1, lsl #4
     fdc:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     fe0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     fe4:	0117007b 	tsteq	r7, fp, ror r0
     fe8:	01780250 	cmneq	r8, r0, asr r2
     fec:	39461800 	stmdbcc	r6, {fp, ip}^
     ff0:	09e90800 	stmibeq	r9!, {fp}^
     ff4:	54160000 	ldrpl	r0, [r6], #-0
     ff8:	e9080039 	stmdb	r8, {r0, r3, r4, r5}
     ffc:	3f000009 	svccc	0x00000009
    1000:	17000009 	strne	r0, [r0, -r9]
    1004:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    1008:	51011700 	tstpl	r1, r0, lsl #14
    100c:	7d8c9105 	stfvcd	f1, [ip, #20]
    1010:	16000294 			; <UNDEFINED> instruction: 0x16000294
    1014:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    1018:	000009e9 	andeq	r0, r0, r9, ror #19
    101c:	00000962 	andeq	r0, r0, r2, ror #18
    1020:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    1024:	01170079 	tsteq	r7, r9, ror r0
    1028:	8c910551 	cfldr32hi	mvfx0, [r1], {81}	; 0x51
    102c:	1702947d 	smlsdxne	r2, sp, r4, r9
    1030:	78025001 	stmdavc	r2, {r0, ip, lr}
    1034:	76190000 	ldrvc	r0, [r9], -r0
    1038:	e9080039 	stmdb	r8, {r0, r3, r4, r5}
    103c:	17000009 	strne	r0, [r0, -r9]
    1040:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    1044:	51011700 	tstpl	r1, r0, lsl #14
    1048:	17007a02 	strne	r7, [r0, -r2, lsl #20]
    104c:	78025001 	stmdavc	r2, {r0, ip, lr}
    1050:	00000001 	andeq	r0, r0, r1
    1054:	4a190000 	bmi	64105c <__RW_SIZE__+0x640ac4>
    1058:	04080037 	streq	r0, [r8], #-55	; 0xffffffc9
    105c:	1700000a 	strne	r0, [r0, -sl]
    1060:	91025201 	tstls	r2, r1, lsl #4
    1064:	5101170c 	tstpl	r1, ip, lsl #14
    1068:	06089103 	streq	r9, [r8], -r3, lsl #2
    106c:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
    1070:	007dd891 			; <UNDEFINED> instruction: 0x007dd891
    1074:	007a0f00 	rsbseq	r0, sl, r0, lsl #30
    1078:	09b10000 	ldmibeq	r1!, {}	; <UNPREDICTABLE>
    107c:	6b100000 	blvs	401084 <__RW_SIZE__+0x400aec>
    1080:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1084:	00822500 	addeq	r2, r2, r0, lsl #10
    1088:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    108c:	0009bd06 	andeq	fp, r9, r6, lsl #26
    1090:	005d2600 	subseq	r2, sp, r0, lsl #12
    1094:	2c0f0000 	stccs	0, cr0, [pc], {-0}
    1098:	d3000000 	movwle	r0, #0
    109c:	27000009 	strcs	r0, [r0, -r9]
    10a0:	0000006b 	andeq	r0, r0, fp, rrx
    10a4:	28000fff 	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    10a8:	00000305 	andeq	r0, r0, r5, lsl #6
    10ac:	09e40104 	stmibeq	r4!, {r2, r8}^
    10b0:	03050000 	movweq	r0, #20480	; 0x5000
    10b4:	0800f580 	stmdaeq	r0, {r7, r8, sl, ip, sp, lr, pc}
    10b8:	0009c206 	andeq	ip, r9, r6, lsl #4
    10bc:	035e2900 	cmpeq	lr, #0, 18
    10c0:	10050000 	andne	r0, r5, r0
    10c4:	00000a04 	andeq	r0, r0, r4, lsl #20
    10c8:	00003a2a 	andeq	r3, r0, sl, lsr #20
    10cc:	003a2a00 	eorseq	r2, sl, r0, lsl #20
    10d0:	3a2a0000 	bcc	a810d8 <__RW_SIZE__+0xa80b40>
    10d4:	00000000 	andeq	r0, r0, r0
    10d8:	00038e2b 	andeq	r8, r3, fp, lsr #28
    10dc:	5ddc0600 	ldclpl	6, cr0, [ip]
    10e0:	2a000000 	bcs	10e8 <__RW_SIZE__+0xb50>
    10e4:	00000074 	andeq	r0, r0, r4, ror r0
    10e8:	0000812a 	andeq	r8, r0, sl, lsr #2
    10ec:	008c2a00 	addeq	r2, ip, r0, lsl #20
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	0000079a 	muleq	r0, sl, r7
    10f8:	03730004 	cmneq	r3, #4
    10fc:	01040000 	mrseq	r0, (UNDEF: 4)
    1100:	00000108 	andeq	r0, r0, r8, lsl #2
    1104:	0006b301 	andeq	fp, r6, r1, lsl #6
    1108:	00001300 	andeq	r1, r0, r0, lsl #6
    110c:	00398000 	eorseq	r8, r9, r0
    1110:	00028808 	andeq	r8, r2, r8, lsl #16
    1114:	0003aa00 	andeq	sl, r3, r0, lsl #20
    1118:	04210200 	strteq	r0, [r1], #-512	; 0xfffffe00
    111c:	03010000 	movweq	r0, #4096	; 0x1000
    1120:	000164a8 	andeq	r6, r1, r8, lsr #9
    1124:	064c0300 	strbeq	r0, [ip], -r0, lsl #6
    1128:	03720000 	cmneq	r2, #0
    112c:	00000449 	andeq	r0, r0, r9, asr #8
    1130:	05890374 	streq	r0, [r9, #884]	; 0x374
    1134:	03750000 	cmneq	r5, #0
    1138:	0000070c 	andeq	r0, r0, ip, lsl #14
    113c:	07290376 			; <UNDEFINED> instruction: 0x07290376
    1140:	037b0000 	cmneq	fp, #0
    1144:	000006fa 	strdeq	r0, [r0], -sl
    1148:	0426037c 	strteq	r0, [r6], #-892	; 0xfffffc84
    114c:	037e0000 	cmneq	lr, #0
    1150:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    1154:	057f037f 	ldrbeq	r0, [pc, #-895]!	; ddd <__RW_SIZE__+0x845>
    1158:	03000000 	movweq	r0, #0
    115c:	000005a2 	andeq	r0, r0, r2, lsr #11
    1160:	07ad0301 	streq	r0, [sp, r1, lsl #6]!
    1164:	03020000 	movweq	r0, #8192	; 0x2000
    1168:	000005f8 	strdeq	r0, [r0], -r8
    116c:	03fc0303 	mvnseq	r0, #201326592	; 0xc000000
    1170:	03040000 	movweq	r0, #16384	; 0x4000
    1174:	00000440 	andeq	r0, r0, r0, asr #8
    1178:	040c0305 	streq	r0, [ip], #-773	; 0xfffffcfb
    117c:	03060000 	movweq	r0, #24576	; 0x6000
    1180:	00000672 	andeq	r0, r0, r2, ror r6
    1184:	04ef0307 	strbteq	r0, [pc], #775	; 118c <__RW_SIZE__+0xbf4>
    1188:	03080000 	movweq	r0, #32768	; 0x8000
    118c:	0000076b 	andeq	r0, r0, fp, ror #14
    1190:	05970309 	ldreq	r0, [r7, #777]	; 0x309
    1194:	030a0000 	movweq	r0, #40960	; 0xa000
    1198:	00000556 	andeq	r0, r0, r6, asr r5
    119c:	03e9030b 	mvneq	r0, #738197504	; 0x2c000000
    11a0:	030c0000 	movweq	r0, #49152	; 0xc000
    11a4:	000005c6 	andeq	r0, r0, r6, asr #11
    11a8:	0485030d 	streq	r0, [r5], #781	; 0x30d
    11ac:	030e0000 	movweq	r0, #57344	; 0xe000
    11b0:	00000758 	andeq	r0, r0, r8, asr r7
    11b4:	0524030f 	streq	r0, [r4, #-783]!	; 0xfffffcf1
    11b8:	03100000 	tsteq	r0, #0
    11bc:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
    11c0:	077b0311 			; <UNDEFINED> instruction: 0x077b0311
    11c4:	03120000 	tsteq	r2, #0
    11c8:	000004c5 	andeq	r0, r0, r5, asr #9
    11cc:	03970313 	orrseq	r0, r7, #1275068416	; 0x4c000000
    11d0:	03140000 	tsteq	r4, #0
    11d4:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    11d8:	03b10315 			; <UNDEFINED> instruction: 0x03b10315
    11dc:	03160000 	tsteq	r6, #0
    11e0:	0000071c 	andeq	r0, r0, ip, lsl r7
    11e4:	04640317 	strbteq	r0, [r4], #-791	; 0xfffffce9
    11e8:	03180000 	tsteq	r8, #0
    11ec:	000005e6 	andeq	r0, r0, r6, ror #11
    11f0:	06870319 	pkhbteq	r0, r7, r9, lsl #6
    11f4:	031a0000 	tsteq	sl, #0
    11f8:	00000660 	andeq	r0, r0, r0, ror #12
    11fc:	06d6031b 			; <UNDEFINED> instruction: 0x06d6031b
    1200:	031c0000 	tsteq	ip, #0
    1204:	0000054c 	andeq	r0, r0, ip, asr #10
    1208:	03df031d 	bicseq	r0, pc, #1946157056	; 0x74000000
    120c:	031e0000 	tsteq	lr, #0
    1210:	000005d9 	ldrdeq	r0, [r0], -r9
    1214:	06a6031f 	ssateq	r0, #7, pc, lsl #6	; <UNPREDICTABLE>
    1218:	03200000 	teqeq	r0, #0
    121c:	0000050a 	andeq	r0, r0, sl, lsl #10
    1220:	03d20321 	bicseq	r0, r2, #-2080374784	; 0x84000000
    1224:	03220000 	teqeq	r2, #0
    1228:	0000047b 	andeq	r0, r0, fp, ror r4
    122c:	07490323 	strbeq	r0, [r9, -r3, lsr #6]
    1230:	03240000 	teqeq	r4, #0
    1234:	00000640 	andeq	r0, r0, r0, asr #12
    1238:	04e30325 	strbteq	r0, [r3], #805	; 0x325
    123c:	03260000 	teqeq	r6, #0
    1240:	00000787 	andeq	r0, r0, r7, lsl #15
    1244:	04170327 	ldreq	r0, [r7], #-807	; 0xfffffcd9
    1248:	03280000 	teqeq	r8, #0
    124c:	000007be 			; <UNDEFINED> instruction: 0x000007be
    1250:	05700329 	ldrbeq	r0, [r0, #-809]!	; 0xfffffcd7
    1254:	002a0000 	eoreq	r0, sl, r0
    1258:	0004d904 	andeq	sp, r4, r4, lsl #18
    125c:	01d90300 	bicseq	r0, r9, r0, lsl #6
    1260:	00000025 	andeq	r0, r0, r5, lsr #32
    1264:	99060105 	stmdbls	r6, {r0, r2, r8}
    1268:	06000000 	streq	r0, [r0], -r0
    126c:	0000026b 	andeq	r0, r0, fp, ror #4
    1270:	01822a04 	orreq	r2, r2, r4, lsl #20
    1274:	01050000 	mrseq	r0, (UNDEF: 5)
    1278:	00009708 	andeq	r9, r0, r8, lsl #14
    127c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    1280:	000000f2 	strdeq	r0, [r0], -r2
    1284:	6f070205 	svcvs	0x00070205
    1288:	05000000 	streq	r0, [r0, #-0]
    128c:	00050504 	andeq	r0, r5, r4, lsl #10
    1290:	a7060000 	strge	r0, [r6, -r0]
    1294:	04000001 	streq	r0, [r0], #-1
    1298:	0001a950 	andeq	sl, r1, r0, asr r9
    129c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    12a0:	000000cc 	andeq	r0, r0, ip, asr #1
    12a4:	00050805 	andeq	r0, r5, r5, lsl #16
    12a8:	05000000 	streq	r0, [r0, #-0]
    12ac:	00c70708 	sbceq	r0, r7, r8, lsl #14
    12b0:	04070000 	streq	r0, [r7], #-0
    12b4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    12b8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    12bc:	000000d1 	ldrdeq	r0, [r0], -r1
    12c0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    12c4:	00027a84 	andeq	r7, r2, r4, lsl #21
    12c8:	045f0900 	ldrbeq	r0, [pc], #-2304	; 12d0 <__RW_SIZE__+0xd38>
    12cc:	86020000 	strhi	r0, [r2], -r0
    12d0:	00000291 	muleq	r0, r1, r2
    12d4:	06010900 	streq	r0, [r1], -r0, lsl #18
    12d8:	87020000 	strhi	r0, [r2, -r0]
    12dc:	00000296 	muleq	r0, r6, r2
    12e0:	07440920 	strbeq	r0, [r4, -r0, lsr #18]
    12e4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    12e8:	000002a6 	andeq	r0, r0, r6, lsr #5
    12ec:	04720980 	ldrbteq	r0, [r2], #-2432	; 0xfffff680
    12f0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    12f4:	00000296 	muleq	r0, r6, r2
    12f8:	07760aa0 	ldrbeq	r0, [r6, -r0, lsr #21]!
    12fc:	8a020000 	bhi	81304 <__RW_SIZE__+0x80d6c>
    1300:	000002ab 	andeq	r0, r0, fp, lsr #5
    1304:	0b0a0100 	bleq	28170c <__RW_SIZE__+0x281174>
    1308:	02000006 	andeq	r0, r0, #6
    130c:	0002968b 	andeq	r9, r2, fp, lsl #13
    1310:	0a012000 	beq	49318 <__RW_SIZE__+0x48d80>
    1314:	000005ab 	andeq	r0, r0, fp, lsr #11
    1318:	02b08c02 	adcseq	r8, r0, #512	; 0x200
    131c:	01800000 	orreq	r0, r0, r0
    1320:	0006150a 	andeq	r1, r6, sl, lsl #10
    1324:	968d0200 	strls	r0, [sp], r0, lsl #4
    1328:	a0000002 	andge	r0, r0, r2
    132c:	07530a01 	ldrbeq	r0, [r3, -r1, lsl #20]
    1330:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    1334:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    1338:	1f0a0200 	svcne	0x000a0200
    133c:	02000006 	andeq	r0, r0, #6
    1340:	0002ba8f 	andeq	fp, r2, pc, lsl #21
    1344:	0b022000 	bleq	8934c <__RW_SIZE__+0x88db4>
    1348:	02005049 	andeq	r5, r0, #73	; 0x49
    134c:	0002da90 	muleq	r2, r0, sl
    1350:	0a030000 	beq	c1358 <__RW_SIZE__+0xc0dc0>
    1354:	00000629 	andeq	r0, r0, r9, lsr #12
    1358:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
    135c:	03f00000 	mvnseq	r0, #0
    1360:	0005f30a 	andeq	pc, r5, sl, lsl #6
    1364:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
    1368:	00000002 	andeq	r0, r0, r2
    136c:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
    1370:	8a000001 	bhi	137c <__RW_SIZE__+0xde4>
    1374:	0d000002 	stceq	0, cr0, [r0, #-8]
    1378:	0000028a 	andeq	r0, r0, sl, lsl #5
    137c:	04050007 	streq	r0, [r5], #-7
    1380:	0000de07 	andeq	sp, r0, r7, lsl #28
    1384:	027a0e00 	rsbseq	r0, sl, #0, 28
    1388:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    138c:	a6000001 	strge	r0, [r0], -r1
    1390:	0d000002 	stceq	0, cr0, [r0, #-8]
    1394:	0000028a 	andeq	r0, r0, sl, lsl #5
    1398:	7a0e0017 	bvc	3813fc <__RW_SIZE__+0x380e64>
    139c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    13a0:	0000027a 	andeq	r0, r0, sl, ror r2
    13a4:	00027a0e 	andeq	r7, r2, lr, lsl #20
    13a8:	027a0e00 	rsbseq	r0, sl, #0, 28
    13ac:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    13b0:	ca000001 	bgt	13bc <__RW_SIZE__+0xe24>
    13b4:	0d000002 	stceq	0, cr0, [r0, #-8]
    13b8:	0000028a 	andeq	r0, r0, sl, lsl #5
    13bc:	770c0037 	smladxvc	ip, r7, r0, r0
    13c0:	da000001 	ble	13cc <__RW_SIZE__+0xe34>
    13c4:	0d000002 	stceq	0, cr0, [r0, #-8]
    13c8:	0000028a 	andeq	r0, r0, sl, lsl #5
    13cc:	ca0e00ef 	bgt	381790 <__RW_SIZE__+0x3811f8>
    13d0:	0c000002 	stceq	0, cr0, [r0], {2}
    13d4:	0000019e 	muleq	r0, lr, r1
    13d8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13dc:	00028a0f 	andeq	r8, r2, pc, lsl #20
    13e0:	00028300 	andeq	r8, r2, r0, lsl #6
    13e4:	00019e0e 	andeq	r9, r1, lr, lsl #28
    13e8:	067d0600 	ldrbteq	r0, [sp], -r0, lsl #12
    13ec:	93020000 	movwls	r0, #8192	; 0x2000
    13f0:	000001cc 	andeq	r0, r0, ip, asr #3
    13f4:	00019e0c 	andeq	r9, r1, ip, lsl #28
    13f8:	00031000 	andeq	r1, r3, r0
    13fc:	028a0d00 	addeq	r0, sl, #0, 26
    1400:	00030000 	andeq	r0, r3, r0
    1404:	77031810 	smladvc	r3, r0, r8, r1
    1408:	00036703 	andeq	r6, r3, r3, lsl #14
    140c:	4d491100 	stfmie	f1, [r9, #-0]
    1410:	79030052 	stmdbvc	r3, {r1, r4, r6}
    1414:	0002f003 	andeq	pc, r2, r3
    1418:	45110000 	ldrmi	r0, [r1, #-0]
    141c:	0300524d 	movweq	r5, #589	; 0x24d
    1420:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
    1424:	12040000 	andne	r0, r4, #0
    1428:	0000066d 	andeq	r0, r0, sp, ror #12
    142c:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
    1430:	08000002 	stmdaeq	r0, {r1}
    1434:	0006e012 	andeq	lr, r6, r2, lsl r0
    1438:	037c0300 	cmneq	ip, #0, 6
    143c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1440:	06d0120c 	ldrbeq	r1, [r0], ip, lsl #4
    1444:	7d030000 	stcvc	0, cr0, [r3, #-0]
    1448:	0002f003 	andeq	pc, r2, r3
    144c:	50111000 	andspl	r1, r1, r0
    1450:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
    1454:	0002f003 	andeq	pc, r2, r3
    1458:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
    145c:	00000633 	andeq	r0, r0, r3, lsr r6
    1460:	10037f03 	andne	r7, r3, r3, lsl #30
    1464:	10000003 	andne	r0, r0, r3
    1468:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
    146c:	000003d8 	ldrdeq	r0, [r0], -r8
    1470:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
    1474:	03eb0300 	mvneq	r0, #0, 6
    1478:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    147c:	52431100 	subpl	r1, r3, #0, 2
    1480:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    1484:	0002f003 	andeq	pc, r2, r3
    1488:	49110400 	ldmdbmi	r1, {sl}
    148c:	03005244 	movweq	r5, #580	; 0x244
    1490:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
    1494:	11080000 	mrsne	r0, (UNDEF: 8)
    1498:	0052444f 	subseq	r4, r2, pc, asr #8
    149c:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
    14a0:	0c000002 	stceq	0, cr0, [r0], {2}
    14a4:	0003ac12 	andeq	sl, r3, r2, lsl ip
    14a8:	03ef0300 	mvneq	r0, #0, 6
    14ac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14b0:	52421110 	subpl	r1, r2, #16, 2
    14b4:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    14b8:	0002f003 	andeq	pc, r2, r3
    14bc:	b9121400 	ldmdblt	r2, {sl, ip}
    14c0:	03000007 	movweq	r0, #7
    14c4:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
    14c8:	00180000 	andseq	r0, r8, r0
    14cc:	00069904 	andeq	r9, r6, r4, lsl #18
    14d0:	03f20300 	mvnseq	r0, #0, 6
    14d4:	00000373 	andeq	r0, r0, r3, ror r3
    14d8:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
    14dc:	00042f03 	andeq	r2, r4, r3, lsl #30
    14e0:	07931200 	ldreq	r1, [r3, r0, lsl #4]
    14e4:	fa030000 	blx	c14ec <__RW_SIZE__+0xc0f54>
    14e8:	0002f003 	andeq	pc, r2, r3
    14ec:	07120000 	ldreq	r0, [r2, -r0]
    14f0:	03000004 	movweq	r0, #4
    14f4:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
    14f8:	12040000 	andne	r0, r4, #0
    14fc:	00000569 	andeq	r0, r0, r9, ror #10
    1500:	2f03fc03 	svccs	0x0003fc03
    1504:	08000004 	stmdaeq	r0, {r2}
    1508:	00060112 	andeq	r0, r6, r2, lsl r1
    150c:	03fd0300 	mvnseq	r0, #0, 6
    1510:	0000019e 	muleq	r0, lr, r1
    1514:	06ca1218 			; <UNDEFINED> instruction: 0x06ca1218
    1518:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    151c:	0002f003 	andeq	pc, r2, r3
    1520:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
    1524:	00000300 	andeq	r0, r0, r0, lsl #6
    1528:	00051704 	andeq	r1, r5, r4, lsl #14
    152c:	03ff0300 	mvnseq	r0, #0, 6
    1530:	000003e4 	andeq	r0, r0, r4, ror #7
    1534:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
    1538:	0004cb04 	andeq	ip, r4, r4, lsl #22
    153c:	52431100 	subpl	r1, r3, #0, 2
    1540:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    1544:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1548:	084f1200 	stmdaeq	pc, {r9, ip}^	; <UNPREDICTABLE>
    154c:	37030000 	strcc	r0, [r3, -r0]
    1550:	0002f004 	andeq	pc, r2, r4
    1554:	43110400 	tstmi	r1, #0, 8
    1558:	03005249 	movweq	r5, #585	; 0x249
    155c:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
    1560:	12080000 	andne	r0, r8, #0
    1564:	000000be 	strheq	r0, [r0], -lr
    1568:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
    156c:	0c000002 	stceq	0, cr0, [r0], {2}
    1570:	00006612 	andeq	r6, r0, r2, lsl r6
    1574:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    1578:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    157c:	00521210 	subseq	r1, r2, r0, lsl r2
    1580:	3b030000 	blcc	c1588 <__RW_SIZE__+0xc0ff0>
    1584:	0002f004 	andeq	pc, r2, r4
    1588:	ae121400 	cfmulsge	mvf1, mvf2, mvf0
    158c:	03000000 	movweq	r0, #0
    1590:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
    1594:	12180000 	andsne	r0, r8, #0
    1598:	000000b6 	strheq	r0, [r0], -r6
    159c:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
    15a0:	1c000002 	stcne	0, cr0, [r0], {2}
    15a4:	00000e12 	andeq	r0, r0, r2, lsl lr
    15a8:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    15ac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15b0:	53431120 	movtpl	r1, #12576	; 0x3120
    15b4:	3f030052 	svccc	0x00030052
    15b8:	0002f004 	andeq	pc, r2, r4
    15bc:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
    15c0:	000000fc 	strdeq	r0, [r0], -ip
    15c4:	40044a03 	andmi	r4, r4, r3, lsl #20
    15c8:	05000004 	streq	r0, [r0, #-4]
    15cc:	00a00801 	adceq	r0, r0, r1, lsl #16
    15d0:	37130000 	ldrcc	r0, [r3, -r0]
    15d4:	02000005 	andeq	r0, r0, #5
    15d8:	f8030613 			; <UNDEFINED> instruction: 0xf8030613
    15dc:	14000004 	strne	r0, [r0], #-4
    15e0:	00000421 	andeq	r0, r0, r1, lsr #8
    15e4:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    15e8:	00000001 	andeq	r0, r0, r1
    15ec:	00049813 	andeq	r9, r4, r3, lsl r8
    15f0:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    15f4:	00051203 	andeq	r1, r5, r3, lsl #4
    15f8:	04211400 	strteq	r1, [r1], #-1024	; 0xfffffc00
    15fc:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    1600:	00016405 	andeq	r6, r1, r5, lsl #8
    1604:	32150000 	andscc	r0, r5, #0
    1608:	01000004 	tsteq	r0, r4
    160c:	00398009 	eorseq	r8, r9, r9
    1610:	00007c08 	andeq	r7, r0, r8, lsl #24
    1614:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    1618:	000004a7 	andeq	r0, r0, r7, lsr #9
    161c:	01be2301 			; <UNDEFINED> instruction: 0x01be2301
    1620:	3f010000 	svccc	0x00010000
    1624:	17000005 	strne	r0, [r0, -r5]
    1628:	0079656b 	rsbseq	r6, r9, fp, ror #10
    162c:	01be2701 			; <UNDEFINED> instruction: 0x01be2701
    1630:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1634:	000006e5 	andeq	r0, r0, r5, ror #13
    1638:	01be3001 			; <UNDEFINED> instruction: 0x01be3001
    163c:	39fc0000 	ldmibcc	ip!, {}^	; <UNPREDICTABLE>
    1640:	00660800 	rsbeq	r0, r6, r0, lsl #16
    1644:	9c010000 	stcls	0, cr0, [r1], {-0}
    1648:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    164c:	01006919 	tsteq	r0, r9, lsl r9
    1650:	0001c532 	andeq	ip, r1, r2, lsr r5
    1654:	000ac200 	andeq	ip, sl, r0, lsl #4
    1658:	006b1a00 	rsbeq	r1, fp, r0, lsl #20
    165c:	01c53201 	biceq	r3, r5, r1, lsl #4
    1660:	50010000 	andpl	r0, r1, r0
    1664:	0005231b 	andeq	r2, r5, fp, lsl r3
    1668:	0039fe00 	eorseq	pc, r9, r0, lsl #28
    166c:	00003608 	andeq	r3, r0, r8, lsl #12
    1670:	97360100 	ldrls	r0, [r6, -r0, lsl #2]!
    1674:	1c000005 	stcne	0, cr0, [r0], {5}
    1678:	080039fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    167c:	00000036 	andeq	r0, r0, r6, lsr r0
    1680:	0005331d 	andeq	r3, r5, sp, lsl r3
    1684:	000ad600 	andeq	sp, sl, r0, lsl #12
    1688:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    168c:	00000523 	andeq	r0, r0, r3, lsr #10
    1690:	08003a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip, sp}
    1694:	00000022 	andeq	r0, r0, r2, lsr #32
    1698:	341c3a01 	ldrcc	r3, [ip], #-2561	; 0xfffff5ff
    169c:	2208003a 	andcs	r0, r8, #58	; 0x3a
    16a0:	1d000000 	stcne	0, cr0, [r0, #-0]
    16a4:	00000533 	andeq	r0, r0, r3, lsr r5
    16a8:	00000b62 	andeq	r0, r0, r2, ror #22
    16ac:	1f000000 	svcne	0x00000000
    16b0:	000004fa 	strdeq	r0, [r0], -sl
    16b4:	01be4601 			; <UNDEFINED> instruction: 0x01be4601
    16b8:	d7010000 	strle	r0, [r1, -r0]
    16bc:	17000005 	strne	r0, [r0, -r5]
    16c0:	0079656b 	rsbseq	r6, r9, fp, ror #10
    16c4:	01be4901 			; <UNDEFINED> instruction: 0x01be4901
    16c8:	20000000 	andcs	r0, r0, r0
    16cc:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    16d0:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
    16d4:	00000034 	andeq	r0, r0, r4, lsr r0
    16d8:	05f49c01 	ldrbeq	r9, [r4, #3073]!	; 0xc01
    16dc:	cb1d0000 	blgt	7416e4 <__RW_SIZE__+0x74114c>
    16e0:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	00079818 	andeq	r9, r7, r8, lsl r8
    16ec:	be500100 	rdflts	f0, f0, f0
    16f0:	98000001 	stmdals	r0, {r0}
    16f4:	3c08003a 	stccc	0, cr0, [r8], {58}	; 0x3a
    16f8:	01000000 	mrseq	r0, (UNDEF: 0)
    16fc:	0006409c 	muleq	r6, ip, r0
    1700:	656b1900 	strbvs	r1, [fp, #-2304]!	; 0xfffff700
    1704:	52010079 	andpl	r0, r1, #121	; 0x79
    1708:	000001be 			; <UNDEFINED> instruction: 0x000001be
    170c:	00000cd8 	ldrdeq	r0, [r0], -r8
    1710:	0005bb1e 	andeq	fp, r5, lr, lsl fp
    1714:	003a9a00 	eorseq	r9, sl, r0, lsl #20
    1718:	00003008 	andeq	r3, r0, r8
    171c:	1c530100 	ldfnee	f0, [r3], {-0}
    1720:	08003a9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, fp, ip, sp}
    1724:	00000030 	andeq	r0, r0, r0, lsr r0
    1728:	0005cb1d 	andeq	ip, r5, sp, lsl fp
    172c:	000cec00 	andeq	lr, ip, r0, lsl #24
    1730:	00000000 	andeq	r0, r0, r0
    1734:	0005b021 	andeq	fp, r5, r1, lsr #32
    1738:	d4570100 	ldrble	r0, [r7], #-256	; 0xffffff00
    173c:	3c08003a 	stccc	0, cr0, [r8], {58}	; 0x3a
    1740:	01000000 	mrseq	r0, (UNDEF: 0)
    1744:	0006799c 	muleq	r6, ip, r9
    1748:	05bb1e00 	ldreq	r1, [fp, #3584]!	; 0xe00
    174c:	3ad60000 	bcc	ff581754 <MSP_BASE+0xdf57c754>
    1750:	00300800 	eorseq	r0, r0, r0, lsl #16
    1754:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    1758:	003ad61c 	eorseq	sp, sl, ip, lsl r6
    175c:	00003008 	andeq	r3, r0, r8
    1760:	05cb1d00 	strbeq	r1, [fp, #3328]	; 0xd00
    1764:	0d880000 	stceq	0, cr0, [r8]
    1768:	00000000 	andeq	r0, r0, r0
    176c:	07352100 	ldreq	r2, [r5, -r0, lsl #2]!
    1770:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1774:	08003b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, sp}
    1778:	000000f8 	strdeq	r0, [r0], -r8
    177c:	078c9c01 	streq	r9, [ip, r1, lsl #24]
    1780:	65220000 	strvs	r0, [r2, #-0]!
    1784:	5c01006e 	stcpl	0, cr0, [r1], {110}	; 0x6e
    1788:	000001be 			; <UNDEFINED> instruction: 0x000001be
    178c:	00000e43 	andeq	r0, r0, r3, asr #28
    1790:	0004f823 	andeq	pc, r4, r3, lsr #16
    1794:	003b1400 	eorseq	r1, fp, r0, lsl #8
    1798:	00005808 	andeq	r5, r0, r8, lsl #16
    179c:	b97c0100 	ldmdblt	ip!, {r8}^
    17a0:	24000006 	strcs	r0, [r0], #-6
    17a4:	00000505 	andeq	r0, r0, r5, lsl #10
    17a8:	00000e7d 	andeq	r0, r0, sp, ror lr
    17ac:	04f82300 	ldrbteq	r2, [r8], #768	; 0x300
    17b0:	3b200000 	blcc	8017b8 <__RW_SIZE__+0x801220>
    17b4:	00700800 	rsbseq	r0, r0, r0, lsl #16
    17b8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    17bc:	000006d6 	ldrdeq	r0, [r0], -r6
    17c0:	00050524 	andeq	r0, r5, r4, lsr #10
    17c4:	000e9100 	andeq	r9, lr, r0, lsl #2
    17c8:	f8230000 			; <UNDEFINED> instruction: 0xf8230000
    17cc:	24000004 	strcs	r0, [r0], #-4
    17d0:	8808003b 	stmdahi	r8, {r0, r1, r3, r4, r5}
    17d4:	01000000 	mrseq	r0, (UNDEF: 0)
    17d8:	0006f37e 	andeq	pc, r6, lr, ror r3	; <UNPREDICTABLE>
    17dc:	05052400 	streq	r2, [r5, #-1024]	; 0xfffffc00
    17e0:	0ea50000 	cdpeq	0, 10, cr0, cr5, cr0, {0}
    17e4:	23000000 	movwcs	r0, #0
    17e8:	000004de 	ldrdeq	r0, [r0], -lr
    17ec:	08003b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp, ip, sp}
    17f0:	000000a0 	andeq	r0, r0, r0, lsr #1
    17f4:	070d6e01 	streq	r6, [sp, -r1, lsl #28]
    17f8:	eb250000 	bl	941800 <__RW_SIZE__+0x941268>
    17fc:	09000004 	stmdbeq	r0, {r2}
    1800:	04de2300 	ldrbeq	r2, [lr], #768	; 0x300
    1804:	3bca0000 	blcc	ff28180c <MSP_BASE+0xdf27c80c>
    1808:	00c80800 	sbceq	r0, r8, r0, lsl #16
    180c:	6f010000 	svcvs	0x00010000
    1810:	00000727 	andeq	r0, r0, r7, lsr #14
    1814:	0004eb25 	andeq	lr, r4, r5, lsr #22
    1818:	23001700 	movwcs	r1, #1792	; 0x700
    181c:	000004de 	ldrdeq	r0, [r0], -lr
    1820:	08003bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp, ip, sp}
    1824:	000000e0 	andeq	r0, r0, r0, ror #1
    1828:	07417001 	strbeq	r7, [r1, -r1]
    182c:	eb250000 	bl	941834 <__RW_SIZE__+0x94129c>
    1830:	28000004 	stmdacs	r0, {r2}
    1834:	04f81b00 	ldrbteq	r1, [r8], #2816	; 0xb00
    1838:	3bfe0000 	blcc	fff81840 <MSP_BASE+0xdff7c840>
    183c:	00020800 	andeq	r0, r2, r0, lsl #16
    1840:	76010000 	strvc	r0, [r1], -r0
    1844:	0000075b 	andeq	r0, r0, fp, asr r7
    1848:	00050525 	andeq	r0, r5, r5, lsr #10
    184c:	1b000900 	blne	3c54 <__RW_SIZE__+0x36bc>
    1850:	000004f8 	strdeq	r0, [r0], -r8
    1854:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
    1858:	00000002 	andeq	r0, r0, r2
    185c:	07757701 	ldrbeq	r7, [r5, -r1, lsl #14]!
    1860:	05250000 	streq	r0, [r5, #-0]!
    1864:	17000005 	strne	r0, [r0, -r5]
    1868:	04f81e00 	ldrbteq	r1, [r8], #3584	; 0xe00
    186c:	3c020000 	stccc	0, cr0, [r2], {-0}
    1870:	00020800 	andeq	r0, r2, r0, lsl #16
    1874:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    1878:	00050525 	andeq	r0, r5, r5, lsr #10
    187c:	00002800 	andeq	r2, r0, r0, lsl #16
    1880:	00008226 	andeq	r8, r0, r6, lsr #4
    1884:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    1888:	00000798 	muleq	r0, r8, r7
    188c:	0001be0e 	andeq	fp, r1, lr, lsl #28
    1890:	062e0000 	strteq	r0, [lr], -r0
    1894:	00040000 	andeq	r0, r4, r0
    1898:	0000059c 	muleq	r0, ip, r5
    189c:	01080104 	tsteq	r8, r4, lsl #2
    18a0:	b7010000 	strlt	r0, [r1, -r0]
    18a4:	13000006 	movwne	r0, #6
    18a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    18ac:	1a08003c 	bne	2019a4 <__RW_SIZE__+0x20140c>
    18b0:	a6000001 	strge	r0, [r0], -r1
    18b4:	02000005 	andeq	r0, r0, #5
    18b8:	00000421 	andeq	r0, r0, r1, lsr #8
    18bc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    18c0:	03000001 	movweq	r0, #1
    18c4:	0000064c 	andeq	r0, r0, ip, asr #12
    18c8:	04490372 	strbeq	r0, [r9], #-882	; 0xfffffc8e
    18cc:	03740000 	cmneq	r4, #0
    18d0:	00000589 	andeq	r0, r0, r9, lsl #11
    18d4:	070c0375 	smlsdxeq	ip, r5, r3, r0
    18d8:	03760000 	cmneq	r6, #0
    18dc:	00000729 	andeq	r0, r0, r9, lsr #14
    18e0:	06fa037b 			; <UNDEFINED> instruction: 0x06fa037b
    18e4:	037c0000 	cmneq	ip, #0
    18e8:	00000426 	andeq	r0, r0, r6, lsr #8
    18ec:	06bd037e 			; <UNDEFINED> instruction: 0x06bd037e
    18f0:	037f0000 	cmneq	pc, #0
    18f4:	0000057f 	andeq	r0, r0, pc, ror r5
    18f8:	05a20300 	streq	r0, [r2, #768]!	; 0x300
    18fc:	03010000 	movweq	r0, #4096	; 0x1000
    1900:	000007ad 	andeq	r0, r0, sp, lsr #15
    1904:	05f80302 	ldrbeq	r0, [r8, #770]!	; 0x302
    1908:	03030000 	movweq	r0, #12288	; 0x3000
    190c:	000003fc 	strdeq	r0, [r0], -ip
    1910:	04400304 	strbeq	r0, [r0], #-772	; 0xfffffcfc
    1914:	03050000 	movweq	r0, #20480	; 0x5000
    1918:	0000040c 	andeq	r0, r0, ip, lsl #8
    191c:	06720306 	ldrbteq	r0, [r2], -r6, lsl #6
    1920:	03070000 	movweq	r0, #28672	; 0x7000
    1924:	000004ef 	andeq	r0, r0, pc, ror #9
    1928:	076b0308 	strbeq	r0, [fp, -r8, lsl #6]!
    192c:	03090000 	movweq	r0, #36864	; 0x9000
    1930:	00000597 	muleq	r0, r7, r5
    1934:	0556030a 	ldrbeq	r0, [r6, #-778]	; 0xfffffcf6
    1938:	030b0000 	movweq	r0, #45056	; 0xb000
    193c:	000003e9 	andeq	r0, r0, r9, ror #7
    1940:	05c6030c 	strbeq	r0, [r6, #780]	; 0x30c
    1944:	030d0000 	movweq	r0, #53248	; 0xd000
    1948:	00000485 	andeq	r0, r0, r5, lsl #9
    194c:	0758030e 	ldrbeq	r0, [r8, -lr, lsl #6]
    1950:	030f0000 	movweq	r0, #61440	; 0xf000
    1954:	00000524 	andeq	r0, r0, r4, lsr #10
    1958:	03bf0310 			; <UNDEFINED> instruction: 0x03bf0310
    195c:	03110000 	tsteq	r1, #0
    1960:	0000077b 	andeq	r0, r0, fp, ror r7
    1964:	04c50312 	strbeq	r0, [r5], #786	; 0x312
    1968:	03130000 	tsteq	r3, #0
    196c:	00000397 	muleq	r0, r7, r3
    1970:	04b70314 	ldrteq	r0, [r7], #788	; 0x314
    1974:	03150000 	tsteq	r5, #0
    1978:	000003b1 			; <UNDEFINED> instruction: 0x000003b1
    197c:	071c0316 			; <UNDEFINED> instruction: 0x071c0316
    1980:	03170000 	tsteq	r7, #0
    1984:	00000464 	andeq	r0, r0, r4, ror #8
    1988:	05e60318 	strbeq	r0, [r6, #792]!	; 0x318
    198c:	03190000 	tsteq	r9, #0
    1990:	00000687 	andeq	r0, r0, r7, lsl #13
    1994:	0660031a 			; <UNDEFINED> instruction: 0x0660031a
    1998:	031b0000 	tsteq	fp, #0
    199c:	000006d6 	ldrdeq	r0, [r0], -r6
    19a0:	054c031c 	strbeq	r0, [ip, #-796]	; 0xfffffce4
    19a4:	031d0000 	tsteq	sp, #0
    19a8:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    19ac:	05d9031e 	ldrbeq	r0, [r9, #798]	; 0x31e
    19b0:	031f0000 	tsteq	pc, #0
    19b4:	000006a6 	andeq	r0, r0, r6, lsr #13
    19b8:	050a0320 	streq	r0, [sl, #-800]	; 0xfffffce0
    19bc:	03210000 	teqeq	r1, #0
    19c0:	000003d2 	ldrdeq	r0, [r0], -r2
    19c4:	047b0322 	ldrbteq	r0, [fp], #-802	; 0xfffffcde
    19c8:	03230000 	teqeq	r3, #0
    19cc:	00000749 	andeq	r0, r0, r9, asr #14
    19d0:	06400324 	strbeq	r0, [r0], -r4, lsr #6
    19d4:	03250000 	teqeq	r5, #0
    19d8:	000004e3 	andeq	r0, r0, r3, ror #9
    19dc:	07870326 	streq	r0, [r7, r6, lsr #6]
    19e0:	03270000 	teqeq	r7, #0
    19e4:	00000417 	andeq	r0, r0, r7, lsl r4
    19e8:	07be0328 	ldreq	r0, [lr, r8, lsr #6]!
    19ec:	03290000 	teqeq	r9, #0
    19f0:	00000570 	andeq	r0, r0, r0, ror r5
    19f4:	d904002a 	stmdble	r4, {r1, r3, r5}
    19f8:	03000004 	movweq	r0, #4
    19fc:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    1a00:	01050000 	mrseq	r0, (UNDEF: 5)
    1a04:	00009906 	andeq	r9, r0, r6, lsl #18
    1a08:	026b0600 	rsbeq	r0, fp, #0, 12
    1a0c:	2a040000 	bcs	101a14 <__RW_SIZE__+0x10147c>
    1a10:	00000182 	andeq	r0, r0, r2, lsl #3
    1a14:	97080105 	strls	r0, [r8, -r5, lsl #2]
    1a18:	05000000 	streq	r0, [r0, #-0]
    1a1c:	00f20502 	rscseq	r0, r2, r2, lsl #10
    1a20:	02050000 	andeq	r0, r5, #0
    1a24:	00006f07 	andeq	r6, r0, r7, lsl #30
    1a28:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    1a2c:	00000005 	andeq	r0, r0, r5
    1a30:	0001a706 	andeq	sl, r1, r6, lsl #14
    1a34:	a9500400 	ldmdbge	r0, {sl}^
    1a38:	05000001 	streq	r0, [r0, #-1]
    1a3c:	00cc0704 	sbceq	r0, ip, r4, lsl #14
    1a40:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    1a44:	00000005 	andeq	r0, r0, r5
    1a48:	07080500 	streq	r0, [r8, -r0, lsl #10]
    1a4c:	000000c7 	andeq	r0, r0, r7, asr #1
    1a50:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
    1a54:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    1a58:	00d10704 	sbcseq	r0, r1, r4, lsl #14
    1a5c:	04080000 	streq	r0, [r8], #-0
    1a60:	7a84020e 	bvc	fe1022a0 <MSP_BASE+0xde0fd2a0>
    1a64:	09000002 	stmdbeq	r0, {r1}
    1a68:	0000045f 	andeq	r0, r0, pc, asr r4
    1a6c:	02918602 	addseq	r8, r1, #2097152	; 0x200000
    1a70:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1a74:	00000601 	andeq	r0, r0, r1, lsl #12
    1a78:	02968702 	addseq	r8, r6, #524288	; 0x80000
    1a7c:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    1a80:	00000744 	andeq	r0, r0, r4, asr #14
    1a84:	02a68802 	adceq	r8, r6, #131072	; 0x20000
    1a88:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
    1a8c:	00000472 	andeq	r0, r0, r2, ror r4
    1a90:	02968902 	addseq	r8, r6, #32768	; 0x8000
    1a94:	0aa00000 	beq	fe801a9c <MSP_BASE+0xde7fca9c>
    1a98:	00000776 	andeq	r0, r0, r6, ror r7
    1a9c:	02ab8a02 	adceq	r8, fp, #8192	; 0x2000
    1aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    1aa4:	00060b0a 	andeq	r0, r6, sl, lsl #22
    1aa8:	968b0200 	strls	r0, [fp], r0, lsl #4
    1aac:	20000002 	andcs	r0, r0, r2
    1ab0:	05ab0a01 	streq	r0, [fp, #2561]!	; 0xa01
    1ab4:	8c020000 	stchi	0, cr0, [r2], {-0}
    1ab8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1abc:	150a0180 	strne	r0, [sl, #-384]	; 0xfffffe80
    1ac0:	02000006 	andeq	r0, r0, #6
    1ac4:	0002968d 	andeq	r9, r2, sp, lsl #13
    1ac8:	0a01a000 	beq	69ad0 <__RW_SIZE__+0x69538>
    1acc:	00000753 	andeq	r0, r0, r3, asr r7
    1ad0:	02b58e02 	adcseq	r8, r5, #2, 28
    1ad4:	02000000 	andeq	r0, r0, #0
    1ad8:	00061f0a 	andeq	r1, r6, sl, lsl #30
    1adc:	ba8f0200 	blt	fe3c22e4 <MSP_BASE+0xde3bd2e4>
    1ae0:	20000002 	andcs	r0, r0, r2
    1ae4:	50490b02 	subpl	r0, r9, r2, lsl #22
    1ae8:	da900200 	ble	fe4022f0 <MSP_BASE+0xde3fd2f0>
    1aec:	00000002 	andeq	r0, r0, r2
    1af0:	06290a03 	strteq	r0, [r9], -r3, lsl #20
    1af4:	91020000 	mrsls	r0, (UNDEF: 2)
    1af8:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1afc:	f30a03f0 	vcge.u8	q0, q13, q8
    1b00:	02000005 	andeq	r0, r0, #5
    1b04:	0002f092 	muleq	r2, r2, r0
    1b08:	000e0000 	andeq	r0, lr, r0
    1b0c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b10:	00028a00 	andeq	r8, r2, r0, lsl #20
    1b14:	028a0d00 	addeq	r0, sl, #0, 26
    1b18:	00070000 	andeq	r0, r7, r0
    1b1c:	de070405 	cdple	4, 0, cr0, cr7, cr5, {0}
    1b20:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1b24:	0000027a 	andeq	r0, r0, sl, ror r2
    1b28:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b2c:	0002a600 	andeq	sl, r2, r0, lsl #12
    1b30:	028a0d00 	addeq	r0, sl, #0, 26
    1b34:	00170000 	andseq	r0, r7, r0
    1b38:	00027a0e 	andeq	r7, r2, lr, lsl #20
    1b3c:	027a0e00 	rsbseq	r0, sl, #0, 28
    1b40:	7a0e0000 	bvc	381b48 <__RW_SIZE__+0x3815b0>
    1b44:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1b48:	0000027a 	andeq	r0, r0, sl, ror r2
    1b4c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b50:	0002ca00 	andeq	ip, r2, r0, lsl #20
    1b54:	028a0d00 	addeq	r0, sl, #0, 26
    1b58:	00370000 	eorseq	r0, r7, r0
    1b5c:	0001770c 	andeq	r7, r1, ip, lsl #14
    1b60:	0002da00 	andeq	sp, r2, r0, lsl #20
    1b64:	028a0d00 	addeq	r0, sl, #0, 26
    1b68:	00ef0000 	rsceq	r0, pc, r0
    1b6c:	0002ca0e 	andeq	ip, r2, lr, lsl #20
    1b70:	019e0c00 	orrseq	r0, lr, r0, lsl #24
    1b74:	02f00000 	rscseq	r0, r0, #0
    1b78:	8a0f0000 	bhi	3c1b80 <__RW_SIZE__+0x3c15e8>
    1b7c:	83000002 	movwhi	r0, #2
    1b80:	9e0e0002 	cdpls	0, 0, cr0, cr14, cr2, {0}
    1b84:	06000001 	streq	r0, [r0], -r1
    1b88:	0000067d 	andeq	r0, r0, sp, ror r6
    1b8c:	01cc9302 	biceq	r9, ip, r2, lsl #6
    1b90:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    1b94:	10000001 	andne	r0, r0, r1
    1b98:	0d000003 	stceq	0, cr0, [r0, #-12]
    1b9c:	0000028a 	andeq	r0, r0, sl, lsl #5
    1ba0:	18100003 	ldmdane	r0, {r0, r1}
    1ba4:	67037703 	strvs	r7, [r3, -r3, lsl #14]
    1ba8:	11000003 	tstne	r0, r3
    1bac:	00524d49 	subseq	r4, r2, r9, asr #26
    1bb0:	f0037903 			; <UNDEFINED> instruction: 0xf0037903
    1bb4:	00000002 	andeq	r0, r0, r2
    1bb8:	524d4511 	subpl	r4, sp, #71303168	; 0x4400000
    1bbc:	037a0300 	cmneq	sl, #0, 6
    1bc0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1bc4:	066d1204 	strbteq	r1, [sp], -r4, lsl #4
    1bc8:	7b030000 	blvc	c1bd0 <__RW_SIZE__+0xc1638>
    1bcc:	0002f003 	andeq	pc, r2, r3
    1bd0:	e0120800 	ands	r0, r2, r0, lsl #16
    1bd4:	03000006 	movweq	r0, #6
    1bd8:	02f0037c 	rscseq	r0, r0, #124, 6	; 0xf0000001
    1bdc:	120c0000 	andne	r0, ip, #0
    1be0:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1be4:	f0037d03 			; <UNDEFINED> instruction: 0xf0037d03
    1be8:	10000002 	andne	r0, r0, r2
    1bec:	00525011 	subseq	r5, r2, r1, lsl r0
    1bf0:	f0037e03 			; <UNDEFINED> instruction: 0xf0037e03
    1bf4:	14000002 	strne	r0, [r0], #-2
    1bf8:	06330400 	ldrteq	r0, [r3], -r0, lsl #8
    1bfc:	7f030000 	svcvc	0x00030000
    1c00:	00031003 	andeq	r1, r3, r3
    1c04:	031c1000 	tsteq	ip, #0
    1c08:	03d803e9 	bicseq	r0, r8, #-1543503869	; 0xa4000003
    1c0c:	43110000 	tstmi	r1, #0
    1c10:	03004c52 	movweq	r4, #3154	; 0xc52
    1c14:	02f003eb 	rscseq	r0, r0, #-1409286141	; 0xac000003
    1c18:	11000000 	mrsne	r0, (UNDEF: 0)
    1c1c:	00485243 	subeq	r5, r8, r3, asr #4
    1c20:	f003ec03 			; <UNDEFINED> instruction: 0xf003ec03
    1c24:	04000002 	streq	r0, [r0], #-2
    1c28:	52444911 	subpl	r4, r4, #278528	; 0x44000
    1c2c:	03ed0300 	mvneq	r0, #0, 6
    1c30:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c34:	444f1108 	strbmi	r1, [pc], #-264	; 1c3c <__RW_SIZE__+0x16a4>
    1c38:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    1c3c:	0002f003 	andeq	pc, r2, r3
    1c40:	ac120c00 	ldcge	12, cr0, [r2], {-0}
    1c44:	03000003 	movweq	r0, #3
    1c48:	02f003ef 	rscseq	r0, r0, #-1140850685	; 0xbc000003
    1c4c:	11100000 	tstne	r0, r0
    1c50:	00525242 	subseq	r5, r2, r2, asr #4
    1c54:	f003f003 			; <UNDEFINED> instruction: 0xf003f003
    1c58:	14000002 	strne	r0, [r0], #-2
    1c5c:	0007b912 	andeq	fp, r7, r2, lsl r9
    1c60:	03f10300 	mvnseq	r0, #0, 6
    1c64:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c68:	99040018 	stmdbls	r4, {r3, r4}
    1c6c:	03000006 	movweq	r0, #6
    1c70:	037303f2 	cmneq	r3, #-939524093	; 0xc8000003
    1c74:	20100000 	andscs	r0, r0, r0
    1c78:	2f03f803 	svccs	0x0003f803
    1c7c:	12000004 	andne	r0, r0, #4
    1c80:	00000793 	muleq	r0, r3, r7
    1c84:	f003fa03 			; <UNDEFINED> instruction: 0xf003fa03
    1c88:	00000002 	andeq	r0, r0, r2
    1c8c:	00040712 	andeq	r0, r4, r2, lsl r7
    1c90:	03fb0300 	mvnseq	r0, #0, 6
    1c94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c98:	05691204 	strbeq	r1, [r9, #-516]!	; 0xfffffdfc
    1c9c:	fc030000 	stc2	0, cr0, [r3], {-0}
    1ca0:	00042f03 	andeq	r2, r4, r3, lsl #30
    1ca4:	01120800 	tsteq	r2, r0, lsl #16
    1ca8:	03000006 	movweq	r0, #6
    1cac:	019e03fd 			; <UNDEFINED> instruction: 0x019e03fd
    1cb0:	12180000 	andsne	r0, r8, #0
    1cb4:	000006ca 	andeq	r0, r0, sl, asr #13
    1cb8:	f003fe03 			; <UNDEFINED> instruction: 0xf003fe03
    1cbc:	1c000002 	stcne	0, cr0, [r0], {2}
    1cc0:	03000e00 	movweq	r0, #3584	; 0xe00
    1cc4:	17040000 	strne	r0, [r4, -r0]
    1cc8:	03000005 	movweq	r0, #5
    1ccc:	03e403ff 	mvneq	r0, #-67108861	; 0xfc000003
    1cd0:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1cd4:	cb043403 	blgt	10ece8 <__RW_SIZE__+0x10e750>
    1cd8:	11000004 	tstne	r0, r4
    1cdc:	03005243 	movweq	r5, #579	; 0x243
    1ce0:	02f00436 	rscseq	r0, r0, #905969664	; 0x36000000
    1ce4:	12000000 	andne	r0, r0, #0
    1ce8:	0000084f 	andeq	r0, r0, pc, asr #16
    1cec:	f0043703 			; <UNDEFINED> instruction: 0xf0043703
    1cf0:	04000002 	streq	r0, [r0], #-2
    1cf4:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    1cf8:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    1cfc:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d00:	00be1208 	adcseq	r1, lr, r8, lsl #4
    1d04:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    1d08:	0002f004 	andeq	pc, r2, r4
    1d0c:	66120c00 	ldrvs	r0, [r2], -r0, lsl #24
    1d10:	03000000 	movweq	r0, #0
    1d14:	02f0043a 	rscseq	r0, r0, #973078528	; 0x3a000000
    1d18:	12100000 	andsne	r0, r0, #0
    1d1c:	00000052 	andeq	r0, r0, r2, asr r0
    1d20:	f0043b03 			; <UNDEFINED> instruction: 0xf0043b03
    1d24:	14000002 	strne	r0, [r0], #-2
    1d28:	0000ae12 	andeq	sl, r0, r2, lsl lr
    1d2c:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    1d30:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d34:	00b61218 	adcseq	r1, r6, r8, lsl r2
    1d38:	3d030000 	stccc	0, cr0, [r3, #-0]
    1d3c:	0002f004 	andeq	pc, r2, r4
    1d40:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    1d44:	03000000 	movweq	r0, #0
    1d48:	02f0043e 	rscseq	r0, r0, #1040187392	; 0x3e000000
    1d4c:	11200000 	teqne	r0, r0
    1d50:	00525343 	subseq	r5, r2, r3, asr #6
    1d54:	f0043f03 			; <UNDEFINED> instruction: 0xf0043f03
    1d58:	24000002 	strcs	r0, [r0], #-2
    1d5c:	00fc0400 	rscseq	r0, ip, r0, lsl #8
    1d60:	4a030000 	bmi	c1d68 <__RW_SIZE__+0xc17d0>
    1d64:	00044004 	andeq	r4, r4, r4
    1d68:	08010500 	stmdaeq	r1, {r8, sl}
    1d6c:	000000a0 	andeq	r0, r0, r0, lsr #1
    1d70:	00080513 	andeq	r0, r8, r3, lsl r5
    1d74:	be110100 	muflts	f0, f1, f0
    1d78:	01000001 	tsteq	r0, r1
    1d7c:	00053714 	andeq	r3, r5, r4, lsl r7
    1d80:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    1d84:	00050403 	andeq	r0, r5, r3, lsl #8
    1d88:	04211500 	strteq	r1, [r1], #-1280	; 0xfffffb00
    1d8c:	13020000 	movwne	r0, #8192	; 0x2000
    1d90:	00016406 	andeq	r6, r1, r6, lsl #8
    1d94:	98140000 	ldmdals	r4, {}	; <UNPREDICTABLE>
    1d98:	02000004 	andeq	r0, r0, #4
    1d9c:	1e0305de 	mcrne	5, 0, r0, cr3, cr14, {6}
    1da0:	15000005 	strne	r0, [r0, #-5]
    1da4:	00000421 	andeq	r0, r0, r1, lsr #8
    1da8:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    1dac:	00000001 	andeq	r0, r0, r1
    1db0:	00081514 	andeq	r1, r8, r4, lsl r5
    1db4:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    1db8:	00053803 	andeq	r3, r5, r3, lsl #16
    1dbc:	04211500 	strteq	r1, [r1], #-1280	; 0xfffffb00
    1dc0:	eb020000 	bl	81dc8 <__RW_SIZE__+0x81830>
    1dc4:	00016405 	andeq	r6, r1, r5, lsl #8
    1dc8:	f7160000 			; <UNDEFINED> instruction: 0xf7160000
    1dcc:	01000007 	tsteq	r0, r7
    1dd0:	003c0803 	eorseq	r0, ip, r3, lsl #16
    1dd4:	00004e08 	andeq	r4, r0, r8, lsl #28
    1dd8:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    1ddc:	000004de 	ldrdeq	r0, [r0], -lr
    1de0:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
    1de4:	00000012 	andeq	r0, r0, r2, lsl r0
    1de8:	e1189c01 	tst	r8, r1, lsl #24
    1dec:	01000007 	tsteq	r0, r7
    1df0:	003c6c16 	eorseq	r6, ip, r6, lsl ip
    1df4:	00001408 	andeq	r1, r0, r8, lsl #8
    1df8:	7d9c0100 	ldfvcs	f0, [ip]
    1dfc:	19000005 	stmdbne	r0, {r0, r2}
    1e00:	000004de 	ldrdeq	r0, [r0], -lr
    1e04:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	1a001801 	bne	7e18 <__RW_SIZE__+0x7880>
    1e10:	000007cc 	andeq	r0, r0, ip, asr #15
    1e14:	01be1b01 			; <UNDEFINED> instruction: 0x01be1b01
    1e18:	3c800000 	stccc	0, cr0, [r0], {0}
    1e1c:	00160800 	andseq	r0, r6, r0, lsl #16
    1e20:	9c010000 	stcls	0, cr0, [r1], {-0}
    1e24:	000005af 	andeq	r0, r0, pc, lsr #11
    1e28:	01006b1b 	tsteq	r0, fp, lsl fp
    1e2c:	0001be1d 	andeq	fp, r1, sp, lsl lr
    1e30:	04de1900 	ldrbeq	r1, [lr], #2304	; 0x900
    1e34:	3c800000 	stccc	0, cr0, [r0], {0}
    1e38:	00100800 	andseq	r0, r0, r0, lsl #16
    1e3c:	21010000 	mrscs	r0, (UNDEF: 1)
    1e40:	08251800 	stmdaeq	r5!, {fp, ip}
    1e44:	27010000 	strcs	r0, [r1, -r0]
    1e48:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    1e4c:	0000008a 	andeq	r0, r0, sl, lsl #1
    1e50:	06209c01 	strteq	r9, [r0], -r1, lsl #24
    1e54:	651c0000 	ldrvs	r0, [ip, #-0]
    1e58:	2701006e 	strcs	r0, [r1, -lr, rrx]
    1e5c:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1e60:	00000eba 			; <UNDEFINED> instruction: 0x00000eba
    1e64:	00051e1d 	andeq	r1, r5, sp, lsl lr
    1e68:	003c9c00 	eorseq	r9, ip, r0, lsl #24
    1e6c:	00001008 	andeq	r1, r0, r8
    1e70:	ef3a0100 	svc	0x003a0100
    1e74:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    1e78:	0000052b 	andeq	r0, r0, fp, lsr #10
    1e7c:	00000edb 	ldrdeq	r0, [r0], -fp
    1e80:	04ea1f00 	strbteq	r1, [sl], #3840	; 0xf00
    1e84:	3d040000 	stccc	0, cr0, [r4, #-0]
    1e88:	00f80800 	rscseq	r0, r8, r0, lsl #16
    1e8c:	34010000 	strcc	r0, [r1], #-0
    1e90:	00000609 	andeq	r0, r0, r9, lsl #12
    1e94:	0004f720 	andeq	pc, r4, r0, lsr #14
    1e98:	21001700 	tstcs	r0, r0, lsl #14
    1e9c:	00000504 	andeq	r0, r0, r4, lsl #10
    1ea0:	08003d1a 	stmdaeq	r0, {r1, r3, r4, r8, sl, fp, ip, sp}
    1ea4:	00000002 	andeq	r0, r0, r2
    1ea8:	11203501 	teqne	r0, r1, lsl #10
    1eac:	17000005 	strne	r0, [r0, -r5]
    1eb0:	82220000 	eorhi	r0, r2, #0
    1eb4:	02000000 	andeq	r0, r0, #0
    1eb8:	062c06ce 	strteq	r0, [ip], -lr, asr #13
    1ebc:	be0e0000 	cdplt	0, 0, cr0, cr14, cr0, {0}
    1ec0:	00000001 	andeq	r0, r0, r1
    1ec4:	0000282a 	andeq	r2, r0, sl, lsr #16
    1ec8:	078d0004 	streq	r0, [sp, r4]
    1ecc:	01040000 	mrseq	r0, (UNDEF: 4)
    1ed0:	00000108 	andeq	r0, r0, r8, lsl #2
    1ed4:	00092b01 	andeq	r2, r9, r1, lsl #22
    1ed8:	00001300 	andeq	r1, r0, r0, lsl #6
    1edc:	003d2400 	eorseq	r2, sp, r0, lsl #8
    1ee0:	0030a008 	eorseq	sl, r0, r8
    1ee4:	0006b100 	andeq	fp, r6, r0, lsl #2
    1ee8:	06010200 	streq	r0, [r1], -r0, lsl #4
    1eec:	00000099 	muleq	r0, r9, r0
    1ef0:	97080102 	strls	r0, [r8, -r2, lsl #2]
    1ef4:	02000000 	andeq	r0, r0, #0
    1ef8:	00f20502 	rscseq	r0, r2, r2, lsl #10
    1efc:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    1f00:	02000002 	andeq	r0, r0, #2
    1f04:	00004536 	andeq	r4, r0, r6, lsr r5
    1f08:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1f0c:	0000006f 	andeq	r0, r0, pc, rrx
    1f10:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    1f14:	03000000 	movweq	r0, #0
    1f18:	000001a7 	andeq	r0, r0, r7, lsr #3
    1f1c:	005e5002 	subseq	r5, lr, r2
    1f20:	04020000 	streq	r0, [r2], #-0
    1f24:	0000cc07 	andeq	ip, r0, r7, lsl #24
    1f28:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1f2c:	00000000 	andeq	r0, r0, r0
    1f30:	c7070802 	strgt	r0, [r7, -r2, lsl #16]
    1f34:	04000000 	streq	r0, [r0], #-0
    1f38:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1f3c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1f40:	0000d107 	andeq	sp, r0, r7, lsl #2
    1f44:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1f48:	000000de 	ldrdeq	r0, [r0], -lr
    1f4c:	00005305 	andeq	r5, r0, r5, lsl #6
    1f50:	003a0500 	eorseq	r0, sl, r0, lsl #10
    1f54:	1c060000 	stcne	0, cr0, [r6], {-0}
    1f58:	f703e903 			; <UNDEFINED> instruction: 0xf703e903
    1f5c:	07000000 	streq	r0, [r0, -r0]
    1f60:	004c5243 	subeq	r5, ip, r3, asr #4
    1f64:	8803eb03 	stmdahi	r3, {r0, r1, r8, r9, fp, sp, lr, pc}
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
    1f70:	03ec0300 	mvneq	r0, #0, 6
    1f74:	00000088 	andeq	r0, r0, r8, lsl #1
    1f78:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
    1f7c:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
    1f80:	00008803 	andeq	r8, r0, r3, lsl #16
    1f84:	4f070800 	svcmi	0x00070800
    1f88:	03005244 	movweq	r5, #580	; 0x244
    1f8c:	008803ee 	addeq	r0, r8, lr, ror #7
    1f90:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1f94:	000003ac 	andeq	r0, r0, ip, lsr #7
    1f98:	8803ef03 	stmdahi	r3, {r0, r1, r8, r9, sl, fp, sp, lr, pc}
    1f9c:	10000000 	andne	r0, r0, r0
    1fa0:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
    1fa4:	03f00300 	mvnseq	r0, #0, 6
    1fa8:	00000088 	andeq	r0, r0, r8, lsl #1
    1fac:	07b90814 			; <UNDEFINED> instruction: 0x07b90814
    1fb0:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    1fb4:	00008803 	andeq	r8, r0, r3, lsl #16
    1fb8:	09001800 	stmdbeq	r0, {fp, ip}
    1fbc:	00000699 	muleq	r0, r9, r6
    1fc0:	9203f203 	andls	pc, r3, #805306368	; 0x30000000
    1fc4:	06000000 	streq	r0, [r0], -r0
    1fc8:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
    1fcc:	0000018e 	andeq	r0, r0, lr, lsl #3
    1fd0:	00524307 	subseq	r4, r2, r7, lsl #6
    1fd4:	88043603 	stmdahi	r4, {r0, r1, r9, sl, ip, sp}
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	00084f08 	andeq	r4, r8, r8, lsl #30
    1fe0:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
    1fe4:	00000088 	andeq	r0, r0, r8, lsl #1
    1fe8:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
    1fec:	38030052 	stmdacc	r3, {r1, r4, r6}
    1ff0:	00008804 	andeq	r8, r0, r4, lsl #16
    1ff4:	be080800 	cdplt	8, 0, cr0, cr8, cr0, {0}
    1ff8:	03000000 	movweq	r0, #0
    1ffc:	00880439 	addeq	r0, r8, r9, lsr r4
    2000:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    2004:	00000066 	andeq	r0, r0, r6, rrx
    2008:	88043a03 	stmdahi	r4, {r0, r1, r9, fp, ip, sp}
    200c:	10000000 	andne	r0, r0, r0
    2010:	00005208 	andeq	r5, r0, r8, lsl #4
    2014:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
    2018:	00000088 	andeq	r0, r0, r8, lsl #1
    201c:	00ae0814 	adceq	r0, lr, r4, lsl r8
    2020:	3c030000 	stccc	0, cr0, [r3], {-0}
    2024:	00008804 	andeq	r8, r0, r4, lsl #16
    2028:	b6081800 	strlt	r1, [r8], -r0, lsl #16
    202c:	03000000 	movweq	r0, #0
    2030:	0088043d 	addeq	r0, r8, sp, lsr r4
    2034:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    2038:	0000000e 	andeq	r0, r0, lr
    203c:	88043e03 	stmdahi	r4, {r0, r1, r9, sl, fp, ip, sp}
    2040:	20000000 	andcs	r0, r0, r0
    2044:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
    2048:	043f0300 	ldrteq	r0, [pc], #-768	; 2050 <__RW_SIZE__+0x1ab8>
    204c:	00000088 	andeq	r0, r0, r8, lsl #1
    2050:	fc090024 	stc2	0, cr0, [r9], {36}	; 0x24
    2054:	03000000 	movweq	r0, #0
    2058:	0103044a 	tsteq	r3, sl, asr #8
    205c:	24060000 	strcs	r0, [r6], #-0
    2060:	8c048803 	stchi	8, cr8, [r4], {3}
    2064:	07000002 	streq	r0, [r0, -r2]
    2068:	00315243 	eorseq	r5, r1, r3, asr #4
    206c:	8d048a03 	vstrhi	s16, [r4, #-12]
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00060108 	andeq	r0, r6, r8, lsl #2
    2078:	048b0300 	streq	r0, [fp], #768	; 0x300
    207c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2080:	52430702 	subpl	r0, r3, #524288	; 0x80000
    2084:	8c030032 	stchi	0, cr0, [r3], {50}	; 0x32
    2088:	00008d04 	andeq	r8, r0, r4, lsl #26
    208c:	5d080400 	cfstrspl	mvf0, [r8, #-0]
    2090:	03000009 	movweq	r0, #9
    2094:	003a048d 	eorseq	r0, sl, sp, lsl #9
    2098:	07060000 	streq	r0, [r6, -r0]
    209c:	03005253 	movweq	r5, #595	; 0x253
    20a0:	008d048e 	addeq	r0, sp, lr, lsl #9
    20a4:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    20a8:	0000060b 	andeq	r0, r0, fp, lsl #12
    20ac:	3a048f03 	bcc	125cc0 <__RW_SIZE__+0x125728>
    20b0:	0a000000 	beq	20b8 <__RW_SIZE__+0x1b20>
    20b4:	00524407 	subseq	r4, r2, r7, lsl #8
    20b8:	8d049003 	stchi	0, cr9, [r4, #-12]
    20bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    20c0:	00061508 	andeq	r1, r6, r8, lsl #10
    20c4:	04910300 	ldreq	r0, [r1], #768	; 0x300
    20c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    20cc:	094c080e 	stmdbeq	ip, {r1, r2, r3, fp}^
    20d0:	92030000 	andls	r0, r3, #0
    20d4:	00008d04 	andeq	r8, r0, r4, lsl #26
    20d8:	1f081000 	svcne	0x00081000
    20dc:	03000006 	movweq	r0, #6
    20e0:	003a0493 	mlaseq	sl, r3, r4, r0
    20e4:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    20e8:	00000869 	andeq	r0, r0, r9, ror #16
    20ec:	8d049403 	cfstrshi	mvf9, [r4, #-12]
    20f0:	14000000 	strne	r0, [r0], #-0
    20f4:	00062908 	andeq	r2, r6, r8, lsl #18
    20f8:	04950300 	ldreq	r0, [r5], #768	; 0x300
    20fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    2100:	08620816 	stmdaeq	r2!, {r1, r2, r4, fp}^
    2104:	96030000 	strls	r0, [r3], -r0
    2108:	00008d04 	andeq	r8, r0, r4, lsl #26
    210c:	67081800 	strvs	r1, [r8, -r0, lsl #16]
    2110:	03000009 	movweq	r0, #9
    2114:	003a0497 	mlaseq	sl, r7, r4, r0
    2118:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    211c:	0000084c 	andeq	r0, r0, ip, asr #16
    2120:	8d049803 	stchi	8, cr9, [r4, #-12]
    2124:	1c000000 	stcne	0, cr0, [r0], {-0}
    2128:	00097108 	andeq	r7, r9, r8, lsl #2
    212c:	04990300 	ldreq	r0, [r9], #768	; 0x300
    2130:	0000003a 	andeq	r0, r0, sl, lsr r0
    2134:	0931081e 	ldmdbeq	r1!, {r1, r2, r3, r4, fp}
    2138:	9a030000 	bls	c2140 <__RW_SIZE__+0xc1ba8>
    213c:	00008d04 	andeq	r8, r0, r4, lsl #26
    2140:	7b082000 	blvc	20a148 <__RW_SIZE__+0x209bb0>
    2144:	03000009 	movweq	r0, #9
    2148:	003a049b 	mlaseq	sl, fp, r4, r0
    214c:	00220000 	eoreq	r0, r2, r0
    2150:	00091f09 	andeq	r1, r9, r9, lsl #30
    2154:	049c0300 	ldreq	r0, [ip], #768	; 0x300
    2158:	0000019a 	muleq	r0, sl, r1
    215c:	a0080102 	andge	r0, r8, r2, lsl #2
    2160:	0a000000 	beq	2168 <__RW_SIZE__+0x1bd0>
    2164:	f023010c 			; <UNDEFINED> instruction: 0xf023010c
    2168:	0b000002 	bleq	2178 <__RW_SIZE__+0x1be0>
    216c:	00000885 	andeq	r0, r0, r5, lsl #17
    2170:	00452501 	subeq	r2, r5, r1, lsl #10
    2174:	0b000000 	bleq	217c <__RW_SIZE__+0x1be4>
    2178:	000008d4 	ldrdeq	r0, [r0], -r4
    217c:	00452601 	subeq	r2, r5, r1, lsl #12
    2180:	0c020000 	stceq	0, cr0, [r2], {-0}
    2184:	00726964 	rsbseq	r6, r2, r4, ror #18
    2188:	002c2701 	eoreq	r2, ip, r1, lsl #14
    218c:	0b040000 	bleq	102194 <__RW_SIZE__+0x101bfc>
    2190:	000008ee 	andeq	r0, r0, lr, ror #17
    2194:	00452801 	subeq	r2, r5, r1, lsl #16
    2198:	0b060000 	bleq	1821a0 <__RW_SIZE__+0x181c08>
    219c:	000008cc 	andeq	r0, r0, ip, asr #17
    21a0:	00452901 	subeq	r2, r5, r1, lsl #18
    21a4:	0b080000 	bleq	2021ac <__RW_SIZE__+0x201c14>
    21a8:	0000088b 	andeq	r0, r0, fp, lsl #17
    21ac:	00452a01 	subeq	r2, r5, r1, lsl #20
    21b0:	000a0000 	andeq	r0, sl, r0
    21b4:	00090903 	andeq	r0, r9, r3, lsl #18
    21b8:	9f2b0100 	svcls	0x002b0100
    21bc:	0d000002 	stceq	0, cr0, [r0, #-8]
    21c0:	00000893 	muleq	r0, r3, r8
    21c4:	13013d01 	movwne	r3, #7425	; 0x1d01
    21c8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    21cc:	00000ee4 	andeq	r0, r0, r4, ror #29
    21d0:	002c3d01 	eoreq	r3, ip, r1, lsl #26
    21d4:	0d000000 	stceq	0, cr0, [r0, #-0]
    21d8:	000013e3 	andeq	r1, r0, r3, ror #7
    21dc:	33015d01 	movwcc	r5, #7425	; 0x1d01
    21e0:	0f000003 	svceq	0x00000003
    21e4:	0100736d 	tsteq	r0, sp, ror #6
    21e8:	0000735d 	andeq	r7, r0, sp, asr r3
    21ec:	00691000 	rsbeq	r1, r9, r0
    21f0:	03335f01 	teqeq	r3, #1, 30
    21f4:	05000000 	streq	r0, [r0, #-0]
    21f8:	00000073 	andeq	r0, r0, r3, ror r0
    21fc:	00099211 	andeq	r9, r9, r1, lsl r2
    2200:	01760100 	cmneq	r6, r0, lsl #2
    2204:	0000035b 	andeq	r0, r0, fp, asr r3
    2208:	0009010e 	andeq	r0, r9, lr, lsl #2
    220c:	2c760100 	ldfcse	f0, [r6], #-0
    2210:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2214:	00000985 	andeq	r0, r0, r5, lsl #19
    2218:	00457601 	subeq	r7, r5, r1, lsl #12
    221c:	12000000 	andne	r0, r0, #0
    2220:	000008b6 			; <UNDEFINED> instruction: 0x000008b6
    2224:	1301d701 	movwne	sp, #5889	; 0x1701
    2228:	0000083d 	andeq	r0, r0, sp, lsr r8
    222c:	01010601 	tsteq	r1, r1, lsl #12
    2230:	0009d411 	andeq	sp, r9, r1, lsl r4
    2234:	01ed0100 	mvneq	r0, r0, lsl #2
    2238:	0000038b 	andeq	r0, r0, fp, lsl #7
    223c:	0100780f 	tsteq	r0, pc, lsl #16
    2240:	000045ed 	andeq	r4, r0, sp, ror #11
    2244:	00790f00 	rsbseq	r0, r9, r0, lsl #30
    2248:	0045ed01 	subeq	lr, r5, r1, lsl #26
    224c:	12000000 	andne	r0, r0, #0
    2250:	000009ba 			; <UNDEFINED> instruction: 0x000009ba
    2254:	14016d01 	strne	r6, [r1], #-3329	; 0xfffff2ff
    2258:	0000038b 	andeq	r0, r0, fp, lsl #7
    225c:	08003d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp}
    2260:	00000042 	andeq	r0, r0, r2, asr #32
    2264:	52119c01 	andspl	r9, r1, #256	; 0x100
    2268:	01000009 	tsteq	r0, r9
    226c:	03ba01a0 			; <UNDEFINED> instruction: 0x03ba01a0
    2270:	e40e0000 	str	r0, [lr], #-0
    2274:	0100000e 	tsteq	r0, lr
    2278:	00002ca0 	andeq	r2, r0, r0, lsr #25
    227c:	c8110000 	ldmdagt	r1, {}	; <UNPREDICTABLE>
    2280:	01000009 	tsteq	r0, r9
    2284:	03d201a8 	bicseq	r0, r2, #168, 2	; 0x2a
    2288:	e40e0000 	str	r0, [lr], #-0
    228c:	0100000e 	tsteq	r0, lr
    2290:	00002ca8 	andeq	r2, r0, r8, lsr #25
    2294:	38150000 	ldmdacc	r5, {}	; <UNPREDICTABLE>
    2298:	68000003 	stmdavs	r0, {r0, r1}
    229c:	a208003d 	andge	r0, r8, #61	; 0x3d
    22a0:	01000000 	mrseq	r0, (UNDEF: 0)
    22a4:	00045c9c 	muleq	r4, ip, ip
    22a8:	03441600 	movteq	r1, #17920	; 0x4600
    22ac:	0eef0000 	cdpeq	0, 14, cr0, cr15, cr0, {0}
    22b0:	4f160000 	svcmi	0x00160000
    22b4:	10000003 	andne	r0, r0, r3
    22b8:	1700000f 	strne	r0, [r0, -pc]
    22bc:	000003a2 	andeq	r0, r0, r2, lsr #7
    22c0:	08003d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, ip, sp}
    22c4:	00000118 	andeq	r0, r0, r8, lsl r1
    22c8:	042d7801 	strteq	r7, [sp], #-2049	; 0xfffff7ff
    22cc:	ae160000 	cdpge	0, 1, cr0, cr6, cr0, {0}
    22d0:	31000003 	tstcc	r0, r3
    22d4:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    22d8:	000002fb 	strdeq	r0, [r0], -fp
    22dc:	08003d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, sp}
    22e0:	00000130 	andeq	r0, r0, r0, lsr r1
    22e4:	0716a401 	ldreq	sl, [r6, -r1, lsl #8]
    22e8:	44000003 	strmi	r0, [r0], #-3
    22ec:	0000000f 	andeq	r0, r0, pc
    22f0:	03ba1800 			; <UNDEFINED> instruction: 0x03ba1800
    22f4:	3dbc0000 	ldccc	0, cr0, [ip]
    22f8:	01480800 	cmpeq	r8, r0, lsl #16
    22fc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    2300:	0003c616 	andeq	ip, r3, r6, lsl r6
    2304:	000f5700 	andeq	r5, pc, r0, lsl #14
    2308:	02fb1800 	rscseq	r1, fp, #0, 16
    230c:	3dd40000 	ldclcc	0, cr0, [r4]
    2310:	01600800 	cmneq	r0, r0, lsl #16
    2314:	ac010000 	stcge	0, cr0, [r1], {-0}
    2318:	00030719 	andeq	r0, r3, r9, lsl r7
    231c:	00000000 	andeq	r0, r0, r0
    2320:	00093711 	andeq	r3, r9, r1, lsl r7
    2324:	017c0100 	cmneq	ip, r0, lsl #2
    2328:	00000474 	andeq	r0, r0, r4, ror r4
    232c:	0008b10e 	andeq	fp, r8, lr, lsl #2
    2330:	457c0100 	ldrbmi	r0, [ip, #-256]!	; 0xffffff00
    2334:	00000000 	andeq	r0, r0, r0
    2338:	00045c15 	andeq	r5, r4, r5, lsl ip
    233c:	003e0c00 	eorseq	r0, lr, r0, lsl #24
    2340:	00007a08 	andeq	r7, r0, r8, lsl #20
    2344:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
    2348:	16000004 	strne	r0, [r0], -r4
    234c:	00000468 	andeq	r0, r0, r8, ror #8
    2350:	00000f6a 	andeq	r0, r0, sl, ror #30
    2354:	0002fb17 	andeq	pc, r2, r7, lsl fp	; <UNPREDICTABLE>
    2358:	003e2800 	eorseq	r2, lr, r0, lsl #16
    235c:	00017808 	andeq	r7, r1, r8, lsl #16
    2360:	ad800100 	stfges	f0, [r0]
    2364:	16000004 	strne	r0, [r0], -r4
    2368:	00000307 	andeq	r0, r0, r7, lsl #6
    236c:	00000f8b 	andeq	r0, r0, fp, lsl #31
    2370:	02fb1a00 	rscseq	r1, fp, #0, 20
    2374:	3e580000 	cdpcc	0, 5, cr0, cr8, cr0, {0}
    2378:	00180800 	andseq	r0, r8, r0, lsl #16
    237c:	81010000 	mrshi	r0, (UNDEF: 1)
    2380:	00030716 	andeq	r0, r3, r6, lsl r7
    2384:	000fad00 	andeq	sl, pc, r0, lsl #26
    2388:	12000000 	andne	r0, r0, #0
    238c:	000009a0 	andeq	r0, r0, r0, lsr #19
    2390:	15019801 	strne	r9, [r1, #-2049]	; 0xfffff7ff
    2394:	000004c7 	andeq	r0, r0, r7, asr #9
    2398:	08003e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip, sp}
    239c:	00000062 	andeq	r0, r0, r2, rrx
    23a0:	052f9c01 	streq	r9, [pc, #-3073]!	; 17a7 <__RW_SIZE__+0x120f>
    23a4:	13170000 	tstne	r7, #0
    23a8:	94000003 	strls	r0, [r0], #-3
    23ac:	9808003e 	stmdals	r8, {r1, r2, r3, r4, r5}
    23b0:	01000001 	tsteq	r0, r1
    23b4:	00050a9b 	muleq	r5, fp, sl
    23b8:	031f1b00 	tsteq	pc, #0, 22
    23bc:	1c640000 	stclne	0, cr0, [r4], #-0
    23c0:	00000198 	muleq	r0, r8, r1
    23c4:	0003291d 	andeq	r2, r3, sp, lsl r9
    23c8:	78910200 	ldmvc	r1, {r9}
    23cc:	13180000 	tstne	r8, #0
    23d0:	c2000003 	andgt	r0, r0, #3
    23d4:	b008003e 	andlt	r0, r8, lr, lsr r0
    23d8:	01000001 	tsteq	r0, r1
    23dc:	031f1b9d 	tsteq	pc, #160768	; 0x27400
    23e0:	1c320000 	ldcne	0, cr0, [r2], #-0
    23e4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    23e8:	0003291d 	andeq	r2, r3, sp, lsl r9
    23ec:	7c910200 	lfmvc	f0, 4, [r1], {0}
    23f0:	15000000 	strne	r0, [r0, #-0]
    23f4:	000003a2 	andeq	r0, r0, r2, lsr #7
    23f8:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
    23fc:	00000052 	andeq	r0, r0, r2, asr r0
    2400:	05659c01 	strbeq	r9, [r5, #-3073]!	; 0xfffff3ff
    2404:	ae160000 	cdpge	0, 1, cr0, cr6, cr0, {0}
    2408:	c0000003 	andgt	r0, r0, r3
    240c:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    2410:	000002fb 	strdeq	r0, [r0], -fp
    2414:	08003f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, sp}
    2418:	000001c8 	andeq	r0, r0, r8, asr #3
    241c:	0716a401 	ldreq	sl, [r6, -r1, lsl #8]
    2420:	e1000003 	tst	r0, r3
    2424:	0000000f 	andeq	r0, r0, pc
    2428:	03ba1500 			; <UNDEFINED> instruction: 0x03ba1500
    242c:	3f400000 	svccc	0x00400000
    2430:	00520800 	subseq	r0, r2, r0, lsl #16
    2434:	9c010000 	stcls	0, cr0, [r1], {-0}
    2438:	00000597 	muleq	r0, r7, r5
    243c:	0003c61e 	andeq	ip, r3, lr, lsl r6
    2440:	18500100 	ldmdane	r0, {r8}^
    2444:	000002fb 	strdeq	r0, [r0], -fp
    2448:	08003f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    244c:	000001e0 	andeq	r0, r0, r0, ror #3
    2450:	071eac01 	ldreq	sl, [lr, -r1, lsl #24]
    2454:	01000003 	tsteq	r0, r3
    2458:	1f000050 	svcne	0x00000050
    245c:	00000870 	andeq	r0, r0, r0, ror r8
    2460:	3f94b001 	svccc	0x0094b001
    2464:	03360800 	teqeq	r6, #0, 16
    2468:	9c010000 	stcls	0, cr0, [r1], {-0}
    246c:	0000086e 	andeq	r0, r0, lr, ror #16
    2470:	00085420 	andeq	r5, r8, r0, lsr #8
    2474:	73b00100 	movsvc	r0, #0, 2
    2478:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    247c:	1700000f 	strne	r0, [r0, -pc]
    2480:	00000338 	andeq	r0, r0, r8, lsr r3
    2484:	08003fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip, sp}
    2488:	000001f8 	strdeq	r0, [r0], -r8
    248c:	0649d001 	strbeq	sp, [r9], -r1
    2490:	4f160000 	svcmi	0x00160000
    2494:	79000003 	stmdbvc	r0, {r0, r1}
    2498:	16000010 			; <UNDEFINED> instruction: 0x16000010
    249c:	00000344 	andeq	r0, r0, r4, asr #6
    24a0:	0000108e 	andeq	r1, r0, lr, lsl #1
    24a4:	0003a217 	andeq	sl, r3, r7, lsl r2
    24a8:	003fc400 	eorseq	ip, pc, r0, lsl #8
    24ac:	00021008 	andeq	r1, r2, r8
    24b0:	16780100 	ldrbtne	r0, [r8], -r0, lsl #2
    24b4:	16000006 	strne	r0, [r0], -r6
    24b8:	000003ae 	andeq	r0, r0, lr, lsr #7
    24bc:	0000108e 	andeq	r1, r0, lr, lsl #1
    24c0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    24c4:	003fe200 	eorseq	lr, pc, r0, lsl #4
    24c8:	00023008 	andeq	r3, r2, r8
    24cc:	16a40100 	strtne	r0, [r4], r0, lsl #2
    24d0:	00000307 	andeq	r0, r0, r7, lsl #6
    24d4:	000010a3 	andeq	r1, r0, r3, lsr #1
    24d8:	ba180000 	blt	6024e0 <__RW_SIZE__+0x601f48>
    24dc:	1c000003 	stcne	0, cr0, [r0], {3}
    24e0:	50080040 	andpl	r0, r8, r0, asr #32
    24e4:	01000002 	tsteq	r0, r2
    24e8:	03c61679 	biceq	r1, r6, #126877696	; 0x7900000
    24ec:	10b80000 	adcsne	r0, r8, r0
    24f0:	fb180000 	blx	6024fa <__RW_SIZE__+0x601f62>
    24f4:	34000002 	strcc	r0, [r0], #-2
    24f8:	68080040 	stmdavs	r8, {r6}
    24fc:	01000002 	tsteq	r0, r2
    2500:	030716ac 	movweq	r1, #30380	; 0x76ac
    2504:	10cd0000 	sbcne	r0, sp, r0
    2508:	00000000 	andeq	r0, r0, r0
    250c:	03381700 	teqeq	r8, #0, 14
    2510:	40700000 	rsbsmi	r0, r0, r0
    2514:	02800800 	addeq	r0, r0, #0, 16
    2518:	bc010000 	stclt	0, cr0, [r1], {-0}
    251c:	000006d7 	ldrdeq	r0, [r0], -r7
    2520:	00034f16 	andeq	r4, r3, r6, lsl pc
    2524:	0010e200 	andseq	lr, r0, r0, lsl #4
    2528:	03441600 	movteq	r1, #17920	; 0x4600
    252c:	10f60000 	rscsne	r0, r6, r0
    2530:	a2170000 	andsge	r0, r7, #0
    2534:	70000003 	andvc	r0, r0, r3
    2538:	98080040 	stmdals	r8, {r6}
    253c:	01000002 	tsteq	r0, r2
    2540:	0006a478 	andeq	sl, r6, r8, ror r4
    2544:	03ae1600 			; <UNDEFINED> instruction: 0x03ae1600
    2548:	10f60000 	rscsne	r0, r6, r0
    254c:	fb180000 	blx	602556 <__RW_SIZE__+0x601fbe>
    2550:	8e000002 	cdphi	0, 0, cr0, cr0, cr2, {0}
    2554:	b8080040 	stmdalt	r8, {r6}
    2558:	01000002 	tsteq	r0, r2
    255c:	030716a4 	movweq	r1, #30372	; 0x76a4
    2560:	110b0000 	mrsne	r0, (UNDEF: 11)
    2564:	00000000 	andeq	r0, r0, r0
    2568:	0003ba18 	andeq	fp, r3, r8, lsl sl
    256c:	0040c800 	subeq	ip, r0, r0, lsl #16
    2570:	0002d808 	andeq	sp, r2, r8, lsl #16
    2574:	16790100 	ldrbtne	r0, [r9], -r0, lsl #2
    2578:	000003c6 	andeq	r0, r0, r6, asr #7
    257c:	00001120 	andeq	r1, r0, r0, lsr #2
    2580:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2584:	0040e000 	subeq	lr, r0, r0
    2588:	0002f008 	andeq	pc, r2, r8
    258c:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    2590:	00000307 	andeq	r0, r0, r7, lsl #6
    2594:	00001134 	andeq	r1, r0, r4, lsr r1
    2598:	17000000 	strne	r0, [r0, -r0]
    259c:	00000338 	andeq	r0, r0, r8, lsr r3
    25a0:	08004108 	stmdaeq	r0, {r3, r8, lr}
    25a4:	00000308 	andeq	r0, r0, r8, lsl #6
    25a8:	0765c601 	strbeq	ip, [r5, -r1, lsl #12]!
    25ac:	4f160000 	svcmi	0x00160000
    25b0:	48000003 	stmdami	r0, {r0, r1}
    25b4:	16000011 			; <UNDEFINED> instruction: 0x16000011
    25b8:	00000344 	andeq	r0, r0, r4, asr #6
    25bc:	0000115d 	andeq	r1, r0, sp, asr r1
    25c0:	0003a217 	andeq	sl, r3, r7, lsl r2
    25c4:	00410800 	subeq	r0, r1, r0, lsl #16
    25c8:	00032008 	andeq	r2, r3, r8
    25cc:	32780100 	rsbscc	r0, r8, #0, 2
    25d0:	16000007 	strne	r0, [r0], -r7
    25d4:	000003ae 	andeq	r0, r0, lr, lsr #7
    25d8:	0000115d 	andeq	r1, r0, sp, asr r1
    25dc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    25e0:	00412600 	subeq	r2, r1, r0, lsl #12
    25e4:	00034008 	andeq	r4, r3, r8
    25e8:	16a40100 	strtne	r0, [r4], r0, lsl #2
    25ec:	00000307 	andeq	r0, r0, r7, lsl #6
    25f0:	00001172 	andeq	r1, r0, r2, ror r1
    25f4:	ba180000 	blt	6025fc <__RW_SIZE__+0x602064>
    25f8:	60000003 	andvs	r0, r0, r3
    25fc:	60080041 	andvs	r0, r8, r1, asr #32
    2600:	01000003 	tsteq	r0, r3
    2604:	03c61679 	biceq	r1, r6, #126877696	; 0x7900000
    2608:	11870000 	orrne	r0, r7, r0
    260c:	fb180000 	blx	602616 <__RW_SIZE__+0x60207e>
    2610:	78000002 	stmdavc	r0, {r1}
    2614:	78080041 	stmdavc	r8, {r0, r6}
    2618:	01000003 	tsteq	r0, r3
    261c:	030716ac 	movweq	r1, #30380	; 0x76ac
    2620:	119c0000 	orrsne	r0, ip, r0
    2624:	00000000 	andeq	r0, r0, r0
    2628:	03381700 	teqeq	r8, #0, 14
    262c:	41a00000 	movmi	r0, r0
    2630:	03900800 	orrseq	r0, r0, #0, 16
    2634:	c1010000 	mrsgt	r0, (UNDEF: 1)
    2638:	000007f3 	strdeq	r0, [r0], -r3
    263c:	00034f16 	andeq	r4, r3, r6, lsl pc
    2640:	0011b100 	andseq	fp, r1, r0, lsl #2
    2644:	03441600 	movteq	r1, #17920	; 0x4600
    2648:	11c60000 	bicne	r0, r6, r0
    264c:	a2170000 	andsge	r0, r7, #0
    2650:	a0000003 	andge	r0, r0, r3
    2654:	a8080041 	stmdage	r8, {r0, r6}
    2658:	01000003 	tsteq	r0, r3
    265c:	0007c078 	andeq	ip, r7, r8, ror r0
    2660:	03ae1600 			; <UNDEFINED> instruction: 0x03ae1600
    2664:	11c60000 	bicne	r0, r6, r0
    2668:	fb180000 	blx	602672 <__RW_SIZE__+0x6020da>
    266c:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    2670:	c8080041 	stmdagt	r8, {r0, r6}
    2674:	01000003 	tsteq	r0, r3
    2678:	030716a4 	movweq	r1, #30372	; 0x76a4
    267c:	11db0000 	bicsne	r0, fp, r0
    2680:	00000000 	andeq	r0, r0, r0
    2684:	0003ba18 	andeq	fp, r3, r8, lsl sl
    2688:	0041f800 	subeq	pc, r1, r0, lsl #16
    268c:	0003e808 	andeq	lr, r3, r8, lsl #16
    2690:	16790100 	ldrbtne	r0, [r9], -r0, lsl #2
    2694:	000003c6 	andeq	r0, r0, r6, asr #7
    2698:	000011f0 	strdeq	r1, [r0], -r0
    269c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    26a0:	00421000 	subeq	r1, r2, r0
    26a4:	00040008 	andeq	r0, r4, r8
    26a8:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    26ac:	00000307 	andeq	r0, r0, r7, lsl #6
    26b0:	00001205 	andeq	r1, r0, r5, lsl #4
    26b4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    26b8:	00000338 	andeq	r0, r0, r8, lsr r3
    26bc:	08004238 	stmdaeq	r0, {r3, r4, r5, r9, lr}
    26c0:	00000418 	andeq	r0, r0, r8, lsl r4
    26c4:	4f1bcb01 	svcmi	0x001bcb01
    26c8:	a8000003 	stmdage	r0, {r0, r1}
    26cc:	0003441b 	andeq	r4, r3, fp, lsl r4
    26d0:	a2173600 	andsge	r3, r7, #0, 12
    26d4:	38000003 	stmdacc	r0, {r0, r1}
    26d8:	30080042 	andcc	r0, r8, r2, asr #32
    26dc:	01000004 	tsteq	r0, r4
    26e0:	00083e78 	andeq	r3, r8, r8, ror lr
    26e4:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
    26e8:	18360000 	ldmdane	r6!, {}	; <UNPREDICTABLE>
    26ec:	000002fb 	strdeq	r0, [r0], -fp
    26f0:	08004256 	stmdaeq	r0, {r1, r2, r4, r6, r9, lr}
    26f4:	00000450 	andeq	r0, r0, r0, asr r4
    26f8:	071ba401 	ldreq	sl, [fp, -r1, lsl #8]
    26fc:	36000003 	strcc	r0, [r0], -r3
    2700:	ba180000 	blt	602708 <__RW_SIZE__+0x602170>
    2704:	90000003 	andls	r0, r0, r3
    2708:	70080042 	andvc	r0, r8, r2, asr #32
    270c:	01000004 	tsteq	r0, r4
    2710:	03c62179 	biceq	r2, r6, #1073741854	; 0x4000001e
    2714:	7fa80000 	svcvc	0x00a80000
    2718:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    271c:	0042a800 	subeq	sl, r2, r0, lsl #16
    2720:	00048808 	andeq	r8, r4, r8, lsl #16
    2724:	21ac0100 			; <UNDEFINED> instruction: 0x21ac0100
    2728:	00000307 	andeq	r0, r0, r7, lsl #6
    272c:	00007fa8 	andeq	r7, r0, r8, lsr #31
    2730:	5b150000 	blpl	542738 <__RW_SIZE__+0x5421a0>
    2734:	cc000003 	stcgt	0, cr0, [r0], {3}
    2738:	5e080042 	cdppl	0, 0, cr0, cr8, cr2, {2}
    273c:	01000000 	mrseq	r0, (UNDEF: 0)
    2740:	0008b09c 	muleq	r8, ip, r0
    2744:	03a21800 			; <UNDEFINED> instruction: 0x03a21800
    2748:	42cc0000 	sbcmi	r0, ip, #0
    274c:	04a00800 	strteq	r0, [r0], #2048	; 0x800
    2750:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    2754:	0003ae16 	andeq	sl, r3, r6, lsl lr
    2758:	00121a00 	andseq	r1, r2, r0, lsl #20
    275c:	02fb1800 	rscseq	r1, fp, #0, 16
    2760:	42f00000 	rscsmi	r0, r0, #0
    2764:	04c80800 	strbeq	r0, [r8], #2048	; 0x800
    2768:	a4010000 	strge	r0, [r1], #-0
    276c:	00030719 	andeq	r0, r3, r9, lsl r7
    2770:	00000000 	andeq	r0, r0, r0
    2774:	0009aa11 	andeq	sl, r9, r1, lsl sl
    2778:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    277c:	000008e5 	andeq	r0, r0, r5, ror #17
    2780:	0031780f 	eorseq	r7, r1, pc, lsl #16
    2784:	0045dc01 	subeq	sp, r5, r1, lsl #24
    2788:	790f0000 	stmdbvc	pc, {}	; <UNPREDICTABLE>
    278c:	dc010031 	stcle	0, cr0, [r1], {49}	; 0x31
    2790:	00000045 	andeq	r0, r0, r5, asr #32
    2794:	0032780f 	eorseq	r7, r2, pc, lsl #16
    2798:	0045dc01 	subeq	sp, r5, r1, lsl #24
    279c:	790f0000 	stmdbvc	pc, {}	; <UNPREDICTABLE>
    27a0:	dc010032 	stcle	0, cr0, [r1], {50}	; 0x32
    27a4:	00000045 	andeq	r0, r0, r5, asr #32
    27a8:	08b01500 	ldmeq	r0!, {r8, sl, ip}
    27ac:	432c0000 	teqmi	ip, #0
    27b0:	03640800 	cmneq	r4, #0, 16
    27b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    27b8:	00000b3f 	andeq	r0, r0, pc, lsr fp
    27bc:	0008bc16 	andeq	fp, r8, r6, lsl ip
    27c0:	00122d00 	andseq	r2, r2, r0, lsl #26
    27c4:	08c61600 	stmiaeq	r6, {r9, sl, ip}^
    27c8:	124e0000 	subne	r0, lr, #0
    27cc:	d0160000 	andsle	r0, r6, r0
    27d0:	6f000008 	svcvs	0x00000008
    27d4:	16000012 			; <UNDEFINED> instruction: 0x16000012
    27d8:	000008da 	ldrdeq	r0, [r0], -sl
    27dc:	00001290 	muleq	r0, r0, r2
    27e0:	0003a217 	andeq	sl, r3, r7, lsl r2
    27e4:	00432e00 	subeq	r2, r3, r0, lsl #28
    27e8:	0004e008 	andeq	lr, r4, r8
    27ec:	4ede0100 	cdpmi	1, 13, cr0, cr14, cr0, {0}
    27f0:	16000009 	strne	r0, [r0], -r9
    27f4:	000003ae 	andeq	r0, r0, lr, lsr #7
    27f8:	000012b1 			; <UNDEFINED> instruction: 0x000012b1
    27fc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2800:	00435600 	subeq	r5, r3, r0, lsl #12
    2804:	00051008 	andeq	r1, r5, r8
    2808:	19a40100 	stmibne	r4!, {r8}
    280c:	00000307 	andeq	r0, r0, r7, lsl #6
    2810:	ba170000 	blt	5c2818 <__RW_SIZE__+0x5c2280>
    2814:	94000003 	strls	r0, [r0], #-3
    2818:	28080043 	stmdacs	r8, {r0, r1, r6}
    281c:	01000005 	tsteq	r0, r5
    2820:	00097cdf 	ldrdeq	r7, [r9], -pc	; <UNPREDICTABLE>
    2824:	03c61900 	biceq	r1, r6, #0, 18
    2828:	fb1a0000 	blx	682832 <__RW_SIZE__+0x68229a>
    282c:	bc000002 	stclt	0, cr0, [r0], {2}
    2830:	22080043 	andcs	r0, r8, #67	; 0x43
    2834:	01000000 	mrseq	r0, (UNDEF: 0)
    2838:	030719ac 	movweq	r1, #31148	; 0x79ac
    283c:	00000000 	andeq	r0, r0, r0
    2840:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2844:	0043ea00 	subeq	lr, r3, r0, lsl #20
    2848:	00055008 	andeq	r5, r5, r8
    284c:	aee00100 	cdpge	1, 14, cr0, cr0, cr0, {0}
    2850:	16000009 	strne	r0, [r0], -r9
    2854:	000003c6 	andeq	r0, r0, r6, asr #7
    2858:	000012c4 	andeq	r1, r0, r4, asr #5
    285c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2860:	00440800 	subeq	r0, r4, r0, lsl #16
    2864:	00057008 	andeq	r7, r5, r8
    2868:	19ac0100 	stmibne	ip!, {r8}
    286c:	00000307 	andeq	r0, r0, r7, lsl #6
    2870:	ba170000 	blt	5c2878 <__RW_SIZE__+0x5c22e0>
    2874:	3a000003 	bcc	2888 <__RW_SIZE__+0x22f0>
    2878:	88080044 	stmdahi	r8, {r2, r6}
    287c:	01000005 	tsteq	r0, r5
    2880:	0009dce1 	andeq	sp, r9, r1, ror #25
    2884:	03c61900 	biceq	r1, r6, #0, 18
    2888:	fb1a0000 	blx	682892 <__RW_SIZE__+0x6822fa>
    288c:	5a000002 	bpl	289c <__RW_SIZE__+0x2304>
    2890:	20080044 	andcs	r0, r8, r4, asr #32
    2894:	01000000 	mrseq	r0, (UNDEF: 0)
    2898:	030719ac 	movweq	r1, #31148	; 0x79ac
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	0003ba17 	andeq	fp, r3, r7, lsl sl
    28a4:	00448400 	subeq	r8, r4, r0, lsl #8
    28a8:	0005b008 	andeq	fp, r5, r8
    28ac:	0ee20100 	cdpeq	1, 14, cr0, cr2, cr0, {0}
    28b0:	1600000a 	strne	r0, [r0], -sl
    28b4:	000003c6 	andeq	r0, r0, r6, asr #7
    28b8:	000012d7 	ldrdeq	r1, [r0], -r7
    28bc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    28c0:	00449c00 	subeq	r9, r4, r0, lsl #24
    28c4:	0005d008 	andeq	sp, r5, r8
    28c8:	19ac0100 	stmibne	ip!, {r8}
    28cc:	00000307 	andeq	r0, r0, r7, lsl #6
    28d0:	a2170000 	andsge	r0, r7, #0
    28d4:	ce000003 	cdpgt	0, 0, cr0, cr0, cr3, {0}
    28d8:	e8080044 	stmda	r8, {r2, r6}
    28dc:	01000005 	tsteq	r0, r5
    28e0:	000a40e4 	andeq	r4, sl, r4, ror #1
    28e4:	03ae1600 			; <UNDEFINED> instruction: 0x03ae1600
    28e8:	12ea0000 	rscne	r0, sl, #0
    28ec:	fb180000 	blx	6028f6 <__RW_SIZE__+0x60235e>
    28f0:	e8000002 	stmda	r0, {r1}
    28f4:	10080044 	andne	r0, r8, r4, asr #32
    28f8:	01000006 	tsteq	r0, r6
    28fc:	030719a4 	movweq	r1, #31140	; 0x79a4
    2900:	00000000 	andeq	r0, r0, r0
    2904:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2908:	00451a00 	subeq	r1, r5, r0, lsl #20
    290c:	00062808 	andeq	r2, r6, r8, lsl #16
    2910:	6ee50100 	cdpvs	1, 14, cr0, cr5, cr0, {0}
    2914:	1900000a 	stmdbne	r0, {r1, r3}
    2918:	000003c6 	andeq	r0, r0, r6, asr #7
    291c:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    2920:	00453a00 	subeq	r3, r5, r0, lsl #20
    2924:	00002008 	andeq	r2, r0, r8
    2928:	19ac0100 	stmibne	ip!, {r8}
    292c:	00000307 	andeq	r0, r0, r7, lsl #6
    2930:	ba170000 	blt	5c2938 <__RW_SIZE__+0x5c23a0>
    2934:	64000003 	strvs	r0, [r0], #-3
    2938:	50080045 	andpl	r0, r8, r5, asr #32
    293c:	01000006 	tsteq	r0, r6
    2940:	000aa0e6 	andeq	sl, sl, r6, ror #1
    2944:	03c61600 	biceq	r1, r6, #0, 12
    2948:	12fd0000 	rscsne	r0, sp, #0
    294c:	fb180000 	blx	602956 <__RW_SIZE__+0x6023be>
    2950:	7c000002 	stcvc	0, cr0, [r0], {2}
    2954:	70080045 	andvc	r0, r8, r5, asr #32
    2958:	01000006 	tsteq	r0, r6
    295c:	030719ac 	movweq	r1, #31148	; 0x79ac
    2960:	00000000 	andeq	r0, r0, r0
    2964:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2968:	0045ae00 	subeq	sl, r5, r0, lsl #28
    296c:	00068808 	andeq	r8, r6, r8, lsl #16
    2970:	cee70100 	cdpgt	1, 14, cr0, cr7, cr0, {0}
    2974:	1900000a 	stmdbne	r0, {r1, r3}
    2978:	000003c6 	andeq	r0, r0, r6, asr #7
    297c:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    2980:	0045ce00 	subeq	ip, r5, r0, lsl #28
    2984:	00002008 	andeq	r2, r0, r8
    2988:	19ac0100 	stmibne	ip!, {r8}
    298c:	00000307 	andeq	r0, r0, r7, lsl #6
    2990:	ba170000 	blt	5c2998 <__RW_SIZE__+0x5c2400>
    2994:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    2998:	b0080045 	andlt	r0, r8, r5, asr #32
    299c:	01000006 	tsteq	r0, r6
    29a0:	000b00e8 	andeq	r0, fp, r8, ror #1
    29a4:	03c61600 	biceq	r1, r6, #0, 12
    29a8:	13100000 	tstne	r0, #0
    29ac:	fb180000 	blx	6029b6 <__RW_SIZE__+0x60241e>
    29b0:	10000002 	andne	r0, r0, r2
    29b4:	d0080046 	andle	r0, r8, r6, asr #32
    29b8:	01000006 	tsteq	r0, r6
    29bc:	030719ac 	movweq	r1, #31148	; 0x79ac
    29c0:	00000000 	andeq	r0, r0, r0
    29c4:	00035b18 	andeq	r5, r3, r8, lsl fp
    29c8:	00464200 	subeq	r4, r6, r0, lsl #4
    29cc:	0006e808 	andeq	lr, r6, r8, lsl #16
    29d0:	18ea0100 	stmiane	sl!, {r8}^
    29d4:	000003a2 	andeq	r0, r0, r2, lsr #7
    29d8:	08004642 	stmdaeq	r0, {r1, r6, r9, sl, lr}
    29dc:	00000700 	andeq	r0, r0, r0, lsl #14
    29e0:	ae16d901 	cdpge	9, 1, cr13, cr6, cr1, {0}
    29e4:	23000003 	movwcs	r0, #3
    29e8:	18000013 	stmdane	r0, {r0, r1, r4}
    29ec:	000002fb 	strdeq	r0, [r0], -fp
    29f0:	0800465c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, lr}
    29f4:	00000720 	andeq	r0, r0, r0, lsr #14
    29f8:	0719a401 	ldreq	sl, [r9, -r1, lsl #8]
    29fc:	00000003 	andeq	r0, r0, r3
    2a00:	1f000000 	svcne	0x00000000
    2a04:	00000834 	andeq	r0, r0, r4, lsr r8
    2a08:	46908501 	ldrmi	r8, [r0], r1, lsl #10
    2a0c:	00b80800 	adcseq	r0, r8, r0, lsl #16
    2a10:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a14:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2a18:	00787322 	rsbseq	r7, r8, r2, lsr #6
    2a1c:	00458501 	subeq	r8, r5, r1, lsl #10
    2a20:	13360000 	teqne	r6, #0
    2a24:	73220000 	teqvc	r2, #0
    2a28:	85010079 	strhi	r0, [r1, #-121]	; 0xffffff87
    2a2c:	00000045 	andeq	r0, r0, r5, asr #32
    2a30:	00001357 	andeq	r1, r0, r7, asr r3
    2a34:	00786522 	rsbseq	r6, r8, r2, lsr #10
    2a38:	00458501 	subeq	r8, r5, r1, lsl #10
    2a3c:	13780000 	cmnne	r8, #0
    2a40:	65220000 	strvs	r0, [r2, #-0]!
    2a44:	85010079 	strhi	r0, [r1, #-121]	; 0xffffff87
    2a48:	00000045 	andeq	r0, r0, r5, asr #32
    2a4c:	00001399 	muleq	r0, r9, r3
    2a50:	000d9020 	andeq	r9, sp, r0, lsr #32
    2a54:	45850100 	strmi	r0, [r5, #256]	; 0x100
    2a58:	ba000000 	blt	2a60 <__RW_SIZE__+0x24c8>
    2a5c:	23000013 	movwcs	r0, #19
    2a60:	87010069 	strhi	r0, [r1, -r9, rrx]
    2a64:	00000045 	andeq	r0, r0, r5, asr #32
    2a68:	000013da 	ldrdeq	r1, [r0], -sl
    2a6c:	01006a23 	tsteq	r0, r3, lsr #20
    2a70:	00004587 	andeq	r4, r0, r7, lsl #11
    2a74:	00141100 	andseq	r1, r4, r0, lsl #2
    2a78:	08852400 	stmeq	r5, {sl, sp}
    2a7c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    2a80:	00000045 	andeq	r0, r0, r5, asr #32
    2a84:	00001448 	andeq	r1, r0, r8, asr #8
    2a88:	0008d424 	andeq	sp, r8, r4, lsr #8
    2a8c:	45890100 	strmi	r0, [r9, #256]	; 0x100
    2a90:	5b000000 	blpl	2a98 <__RW_SIZE__+0x2500>
    2a94:	17000014 	smladne	r0, r4, r0, r0
    2a98:	0000045c 	andeq	r0, r0, ip, asr r4
    2a9c:	080046ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, lr}
    2aa0:	00000738 	andeq	r0, r0, r8, lsr r7
    2aa4:	0c1e9101 	ldfeqd	f1, [lr], {1}
    2aa8:	68190000 	ldmdavs	r9, {}	; <UNPREDICTABLE>
    2aac:	17000004 	strne	r0, [r0, -r4]
    2ab0:	000002fb 	strdeq	r0, [r0], -fp
    2ab4:	080046b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, lr}
    2ab8:	00000760 	andeq	r0, r0, r0, ror #14
    2abc:	0c088001 	stceq	0, cr8, [r8], {1}
    2ac0:	07160000 	ldreq	r0, [r6, -r0]
    2ac4:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    2ac8:	00000014 	andeq	r0, r0, r4, lsl r0
    2acc:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    2ad0:	0046fc00 	subeq	pc, r6, r0, lsl #24
    2ad4:	00001008 	andeq	r1, r0, r8
    2ad8:	19810100 	stmibne	r1, {r8}
    2adc:	00000307 	andeq	r0, r0, r7, lsl #6
    2ae0:	a8250000 	stmdage	r5!, {}	; <UNPREDICTABLE>
    2ae4:	b0080046 	andlt	r0, r8, r6, asr #32
    2ae8:	26000008 	strcs	r0, [r0], -r8
    2aec:	08004748 	stmdaeq	r0, {r3, r6, r8, r9, sl, lr}
    2af0:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    2af4:	01510127 	cmpeq	r1, r7, lsr #2
    2af8:	50012730 	andpl	r2, r1, r0, lsr r7
    2afc:	00003001 	andeq	r3, r0, r1
    2b00:	00036c15 	andeq	r6, r3, r5, lsl ip
    2b04:	00474800 	subeq	r4, r7, r0, lsl #16
    2b08:	00034208 	andeq	r4, r3, r8, lsl #4
    2b0c:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    2b10:	1600000e 	strne	r0, [r0], -lr
    2b14:	00000378 	andeq	r0, r0, r8, ror r3
    2b18:	00001481 	andeq	r1, r0, r1, lsl #9
    2b1c:	00038116 	andeq	r8, r3, r6, lsl r1
    2b20:	0014a200 	andseq	sl, r4, r0, lsl #4
    2b24:	08b01a00 	ldmeq	r0!, {r9, fp, ip}
    2b28:	474a0000 	strbmi	r0, [sl, -r0]
    2b2c:	033c0800 	teqeq	ip, #0, 16
    2b30:	ef010000 	svc	0x00010000
    2b34:	0008da16 	andeq	sp, r8, r6, lsl sl
    2b38:	0014c300 	andseq	ip, r4, r0, lsl #6
    2b3c:	08d01600 	ldmeq	r0, {r9, sl, ip}^
    2b40:	14d60000 	ldrbne	r0, [r6], #0
    2b44:	c6160000 	ldrgt	r0, [r6], -r0
    2b48:	c3000008 	movwgt	r0, #8
    2b4c:	16000014 			; <UNDEFINED> instruction: 0x16000014
    2b50:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
    2b54:	000014d6 	ldrdeq	r1, [r0], -r6
    2b58:	0003a217 	andeq	sl, r3, r7, lsl r2
    2b5c:	00474a00 	subeq	r4, r7, r0, lsl #20
    2b60:	00078008 	andeq	r8, r7, r8
    2b64:	c6de0100 	ldrbgt	r0, [lr], r0, lsl #2
    2b68:	1600000c 	strne	r0, [r0], -ip
    2b6c:	000003ae 	andeq	r0, r0, lr, lsr #7
    2b70:	000014e9 	andeq	r1, r0, r9, ror #9
    2b74:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2b78:	00476e00 	subeq	r6, r7, r0, lsl #28
    2b7c:	0007b008 	andeq	fp, r7, r8
    2b80:	19a40100 	stmibne	r4!, {r8}
    2b84:	00000307 	andeq	r0, r0, r7, lsl #6
    2b88:	ba170000 	blt	5c2b90 <__RW_SIZE__+0x5c25f8>
    2b8c:	a8000003 	stmdage	r0, {r0, r1}
    2b90:	c8080047 	stmdagt	r8, {r0, r1, r2, r6}
    2b94:	01000007 	tsteq	r0, r7
    2b98:	000cfcdf 	ldrdeq	pc, [ip], -pc	; <UNPREDICTABLE>
    2b9c:	03c61600 	biceq	r1, r6, #0, 12
    2ba0:	14fc0000 	ldrbtne	r0, [ip], #0
    2ba4:	fb1a0000 	blx	682bae <__RW_SIZE__+0x682616>
    2ba8:	c8000002 	stmdagt	r0, {r1}
    2bac:	20080047 	andcs	r0, r8, r7, asr #32
    2bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb4:	030716ac 	movweq	r1, #30380	; 0x76ac
    2bb8:	150f0000 	strne	r0, [pc, #-0]	; 2bc0 <__RW_SIZE__+0x2628>
    2bbc:	00000000 	andeq	r0, r0, r0
    2bc0:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2bc4:	0047f200 	subeq	pc, r7, r0, lsl #4
    2bc8:	0007f008 	andeq	pc, r7, r8
    2bcc:	2ee00100 	cdpcs	1, 14, cr0, cr0, cr0, {0}
    2bd0:	1600000d 	strne	r0, [r0], -sp
    2bd4:	000003c6 	andeq	r0, r0, r6, asr #7
    2bd8:	00001522 	andeq	r1, r0, r2, lsr #10
    2bdc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2be0:	00480a00 	subeq	r0, r8, r0, lsl #20
    2be4:	00081008 	andeq	r1, r8, r8
    2be8:	19ac0100 	stmibne	ip!, {r8}
    2bec:	00000307 	andeq	r0, r0, r7, lsl #6
    2bf0:	ba170000 	blt	5c2bf8 <__RW_SIZE__+0x5c2660>
    2bf4:	3c000003 	stccc	0, cr0, [r0], {3}
    2bf8:	28080048 	stmdacs	r8, {r3, r6}
    2bfc:	01000008 	tsteq	r0, r8
    2c00:	000d64e1 	andeq	r6, sp, r1, ror #9
    2c04:	03c61600 	biceq	r1, r6, #0, 12
    2c08:	15350000 	ldrne	r0, [r5, #-0]!
    2c0c:	fb180000 	blx	602c16 <__RW_SIZE__+0x60267e>
    2c10:	54000002 	strpl	r0, [r0], #-2
    2c14:	48080048 	stmdami	r8, {r3, r6}
    2c18:	01000008 	tsteq	r0, r8
    2c1c:	030716ac 	movweq	r1, #30380	; 0x76ac
    2c20:	15480000 	strbne	r0, [r8, #-0]
    2c24:	00000000 	andeq	r0, r0, r0
    2c28:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2c2c:	00488400 	subeq	r8, r8, r0, lsl #8
    2c30:	00086008 	andeq	r6, r8, r8
    2c34:	92e20100 	rscls	r0, r2, #0, 2
    2c38:	1900000d 	stmdbne	r0, {r0, r2, r3}
    2c3c:	000003c6 	andeq	r0, r0, r6, asr #7
    2c40:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2c44:	00489c00 	subeq	r9, r8, r0, lsl #24
    2c48:	00088008 	andeq	r8, r8, r8
    2c4c:	19ac0100 	stmibne	ip!, {r8}
    2c50:	00000307 	andeq	r0, r0, r7, lsl #6
    2c54:	a2170000 	andsge	r0, r7, #0
    2c58:	cc000003 	stcgt	0, cr0, [r0], {3}
    2c5c:	98080048 	stmdals	r8, {r3, r6}
    2c60:	01000008 	tsteq	r0, r8
    2c64:	000dc4e4 	andeq	ip, sp, r4, ror #9
    2c68:	03ae1600 			; <UNDEFINED> instruction: 0x03ae1600
    2c6c:	155b0000 	ldrbne	r0, [fp, #-0]
    2c70:	fb180000 	blx	602c7a <__RW_SIZE__+0x6026e2>
    2c74:	e6000002 	str	r0, [r0], -r2
    2c78:	c0080048 	andgt	r0, r8, r8, asr #32
    2c7c:	01000008 	tsteq	r0, r8
    2c80:	030719a4 	movweq	r1, #31140	; 0x79a4
    2c84:	00000000 	andeq	r0, r0, r0
    2c88:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2c8c:	00491800 	subeq	r1, r9, r0, lsl #16
    2c90:	0008d808 	andeq	sp, r8, r8, lsl #16
    2c94:	fae50100 	blx	ff94309c <MSP_BASE+0xdf93e09c>
    2c98:	1600000d 	strne	r0, [r0], -sp
    2c9c:	000003c6 	andeq	r0, r0, r6, asr #7
    2ca0:	0000156e 	andeq	r1, r0, lr, ror #10
    2ca4:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    2ca8:	00493800 	subeq	r3, r9, r0, lsl #16
    2cac:	00002008 	andeq	r2, r0, r8
    2cb0:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    2cb4:	00000307 	andeq	r0, r0, r7, lsl #6
    2cb8:	00001581 	andeq	r1, r0, r1, lsl #11
    2cbc:	ba170000 	blt	5c2cc4 <__RW_SIZE__+0x5c272c>
    2cc0:	62000003 	andvs	r0, r0, #3
    2cc4:	00080049 	andeq	r0, r8, r9, asr #32
    2cc8:	01000009 	tsteq	r0, r9
    2ccc:	000e2ce6 	andeq	r2, lr, r6, ror #25
    2cd0:	03c61600 	biceq	r1, r6, #0, 12
    2cd4:	15940000 	ldrne	r0, [r4]
    2cd8:	fb180000 	blx	602ce2 <__RW_SIZE__+0x60274a>
    2cdc:	7a000002 	bvc	2cec <__RW_SIZE__+0x2754>
    2ce0:	20080049 	andcs	r0, r8, r9, asr #32
    2ce4:	01000009 	tsteq	r0, r9
    2ce8:	030719ac 	movweq	r1, #31148	; 0x79ac
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	0003ba17 	andeq	fp, r3, r7, lsl sl
    2cf4:	0049ac00 	subeq	sl, r9, r0, lsl #24
    2cf8:	00093808 	andeq	r3, r9, r8, lsl #16
    2cfc:	62e70100 	rscvs	r0, r7, #0, 2
    2d00:	1600000e 	strne	r0, [r0], -lr
    2d04:	000003c6 	andeq	r0, r0, r6, asr #7
    2d08:	000015a7 	andeq	r1, r0, r7, lsr #11
    2d0c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    2d10:	0049c400 	subeq	ip, r9, r0, lsl #8
    2d14:	00095808 	andeq	r5, r9, r8, lsl #16
    2d18:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    2d1c:	00000307 	andeq	r0, r0, r7, lsl #6
    2d20:	000015ba 			; <UNDEFINED> instruction: 0x000015ba
    2d24:	ba170000 	blt	5c2d2c <__RW_SIZE__+0x5c2794>
    2d28:	f4000003 	vst4.8	{d0-d3}, [r0], r3
    2d2c:	70080049 	andvc	r0, r8, r9, asr #32
    2d30:	01000009 	tsteq	r0, r9
    2d34:	000e90e8 	andeq	r9, lr, r8, ror #1
    2d38:	03c61900 	biceq	r1, r6, #0, 18
    2d3c:	fb180000 	blx	602d46 <__RW_SIZE__+0x6027ae>
    2d40:	0c000002 	stceq	0, cr0, [r0], {2}
    2d44:	9008004a 	andls	r0, r8, sl, asr #32
    2d48:	01000009 	tsteq	r0, r9
    2d4c:	030719ac 	movweq	r1, #31148	; 0x79ac
    2d50:	00000000 	andeq	r0, r0, r0
    2d54:	00035b18 	andeq	r5, r3, r8, lsl fp
    2d58:	004a3c00 	subeq	r3, sl, r0, lsl #24
    2d5c:	0009a808 	andeq	sl, r9, r8, lsl #16
    2d60:	18ea0100 	stmiane	sl!, {r8}^
    2d64:	000003a2 	andeq	r0, r0, r2, lsr #7
    2d68:	08004a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, lr}
    2d6c:	000009c0 	andeq	r0, r0, r0, asr #19
    2d70:	ae16d901 	cdpge	9, 1, cr13, cr6, cr1, {0}
    2d74:	cd000003 	stcgt	0, cr0, [r0, #-12]
    2d78:	18000015 	stmdane	r0, {r0, r2, r4}
    2d7c:	000002fb 	strdeq	r0, [r0], -fp
    2d80:	08004a56 	stmdaeq	r0, {r1, r2, r4, r6, r9, fp, lr}
    2d84:	000009e0 	andeq	r0, r0, r0, ror #19
    2d88:	0716a401 	ldreq	sl, [r6, -r1, lsl #8]
    2d8c:	e0000003 	and	r0, r0, r3
    2d90:	00000015 	andeq	r0, r0, r5, lsl r0
    2d94:	00000000 	andeq	r0, r0, r0
    2d98:	0009e31f 	andeq	lr, r9, pc, lsl r3
    2d9c:	8cf20100 	ldfhie	f0, [r2]
    2da0:	9408004a 	strls	r0, [r8], #-74	; 0xffffffb6
    2da4:	01000000 	mrseq	r0, (UNDEF: 0)
    2da8:	000f6b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    2dac:	09f12000 	ldmibeq	r1!, {sp}^
    2db0:	f2010000 	vhadd.s8	d0, d1, d0
    2db4:	00000045 	andeq	r0, r0, r5, asr #32
    2db8:	000015f3 	strdeq	r1, [r0], -r3
    2dbc:	01006923 	tsteq	r0, r3, lsr #18
    2dc0:	00007af4 	strdeq	r7, [r0], -r4
    2dc4:	00161400 	andseq	r1, r6, r0, lsl #8
    2dc8:	30632800 	rsbcc	r2, r3, r0, lsl #16
    2dcc:	2cf50100 	ldfcse	f0, [r5]
    2dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2dd4:	31632356 	cmncc	r3, r6, asr r3
    2dd8:	2cf60100 	ldfcse	f0, [r6]
    2ddc:	33000000 	movwcc	r0, #0
    2de0:	17000016 	smladne	r0, r6, r0, r0
    2de4:	000002fb 	strdeq	r0, [r0], -fp
    2de8:	08004ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, lr}
    2dec:	000009f8 	strdeq	r0, [r0], -r8
    2df0:	0f3cff01 	svceq	0x003cff01
    2df4:	07160000 	ldreq	r0, [r6, -r0]
    2df8:	46000003 	strmi	r0, [r0], -r3
    2dfc:	00000016 	andeq	r0, r0, r6, lsl r0
    2e00:	0002fb29 	andeq	pc, r2, r9, lsr #22
    2e04:	004afa00 	subeq	pc, sl, r0, lsl #20
    2e08:	00000e08 	andeq	r0, r0, r8, lsl #28
    2e0c:	01000100 	mrseq	r0, (UNDEF: 16)
    2e10:	00000f56 	andeq	r0, r0, r6, asr pc
    2e14:	00030719 	andeq	r0, r3, r9, lsl r7
    2e18:	ac2a0000 	stcge	0, cr0, [sl], #-0
    2e1c:	b008004a 	andlt	r0, r8, sl, asr #32
    2e20:	27000008 	strcs	r0, [r0, -r8]
    2e24:	30015101 	andcc	r5, r1, r1, lsl #2
    2e28:	01500127 	cmpeq	r0, r7, lsr #2
    2e2c:	15000030 	strne	r0, [r0, #-48]	; 0xffffffd0
    2e30:	00000363 	andeq	r0, r0, r3, ror #6
    2e34:	08004b20 	stmdaeq	r0, {r5, r8, r9, fp, lr}
    2e38:	00000006 	andeq	r0, r0, r6
    2e3c:	0f8e9c01 	svceq	0x008e9c01
    2e40:	26260000 	strtcs	r0, [r6], -r0
    2e44:	d408004b 	strle	r0, [r8], #-75	; 0xffffffb5
    2e48:	2700000e 	strcs	r0, [r0, -lr]
    2e4c:	30015001 	andcc	r5, r1, r1
    2e50:	a42b0000 	strtge	r0, [fp], #-0
    2e54:	01000008 	tsteq	r0, r8
    2e58:	4b28010b 	blmi	a0328c <__RW_SIZE__+0xa02cf4>
    2e5c:	00b40800 	adcseq	r0, r4, r0, lsl #16
    2e60:	9c010000 	stcls	0, cr0, [r1], {-0}
    2e64:	0000108e 	andeq	r1, r0, lr, lsl #1
    2e68:	0073782c 	rsbseq	r7, r3, ip, lsr #16
    2e6c:	73010b01 	movwvc	r0, #6913	; 0x1b01
    2e70:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    2e74:	2c000016 	stccs	0, cr0, [r0], {22}
    2e78:	01007379 	tsteq	r0, r9, ror r3
    2e7c:	0073010b 	rsbseq	r0, r3, fp, lsl #2
    2e80:	16850000 	strne	r0, [r5], r0
    2e84:	772c0000 	strvc	r0, [ip, -r0]!
    2e88:	010b0100 	mrseq	r0, (UNDEF: 27)
    2e8c:	00000073 	andeq	r0, r0, r3, ror r0
    2e90:	000016b1 			; <UNDEFINED> instruction: 0x000016b1
    2e94:	0100682c 	tsteq	r0, ip, lsr #16
    2e98:	0073010b 	rsbseq	r0, r3, fp, lsl #2
    2e9c:	16d20000 	ldrbne	r0, [r2], r0
    2ea0:	f12d0000 			; <UNDEFINED> instruction: 0xf12d0000
    2ea4:	01000009 	tsteq	r0, r9
    2ea8:	0045010b 	subeq	r0, r5, fp, lsl #2
    2eac:	91020000 	mrsls	r0, (UNDEF: 2)
    2eb0:	00692e00 	rsbeq	r2, r9, r0, lsl #28
    2eb4:	7a010d01 	bvc	462c0 <__RW_SIZE__+0x45d28>
    2eb8:	f3000000 	vhadd.u8	d0, d0, d0
    2ebc:	2f000016 	svccs	0x00000016
    2ec0:	01003063 	tsteq	r0, r3, rrx
    2ec4:	002c010e 	eoreq	r0, ip, lr, lsl #2
    2ec8:	56010000 	strpl	r0, [r1], -r0
    2ecc:	0031632e 	eorseq	r6, r1, lr, lsr #6
    2ed0:	2c010f01 	stccs	15, cr0, [r1], {1}
    2ed4:	12000000 	andne	r0, r0, #0
    2ed8:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    2edc:	01006578 	tsteq	r0, r8, ror r5
    2ee0:	00730110 	rsbseq	r0, r3, r0, lsl r1
    2ee4:	17250000 	strne	r0, [r5, -r0]!
    2ee8:	792f0000 	stmdbvc	pc!, {}	; <UNPREDICTABLE>
    2eec:	10010065 	andne	r0, r1, r5, rrx
    2ef0:	00007301 	andeq	r7, r0, r1, lsl #6
    2ef4:	30580100 	subscc	r0, r8, r0, lsl #2
    2ef8:	000002fb 	strdeq	r0, [r0], -fp
    2efc:	08004b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp, lr}
    2f00:	00000a10 	andeq	r0, r0, r0, lsl sl
    2f04:	51011d01 	tstpl	r1, r1, lsl #26
    2f08:	16000010 			; <UNDEFINED> instruction: 0x16000010
    2f0c:	00000307 	andeq	r0, r0, r7, lsl #6
    2f10:	00001758 	andeq	r1, r0, r8, asr r7
    2f14:	02fb2900 	rscseq	r2, fp, #0, 18
    2f18:	4bb40000 	blmi	fed02f20 <MSP_BASE+0xdecfdf20>
    2f1c:	000e0800 	andeq	r0, lr, r0, lsl #16
    2f20:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    2f24:	00106b01 	andseq	r6, r0, r1, lsl #22
    2f28:	03071900 	movweq	r1, #30976	; 0x7900
    2f2c:	2a000000 	bcs	2f34 <__RW_SIZE__+0x299c>
    2f30:	08004b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp, lr}
    2f34:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    2f38:	02530127 	subseq	r0, r3, #-1073741815	; 0xc0000009
    2f3c:	01270078 	teqeq	r7, r8, ror r0
    2f40:	00770252 	rsbseq	r0, r7, r2, asr r2
    2f44:	02510127 	subseq	r0, r1, #-1073741815	; 0xc0000009
    2f48:	01270074 	teqeq	r7, r4, ror r0
    2f4c:	00760250 	rsbseq	r0, r6, r0, asr r2
    2f50:	f6310000 			; <UNDEFINED> instruction: 0xf6310000
    2f54:	01000008 	tsteq	r0, r8
    2f58:	592b0132 	stmdbpl	fp!, {r1, r4, r5, r8}
    2f5c:	01000008 	tsteq	r0, r8
    2f60:	4bdc0124 	blmi	ff7033f8 <MSP_BASE+0xdf6fe3f8>
    2f64:	1e260800 	cdpne	8, 2, cr0, cr6, cr0, {0}
    2f68:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f6c:	000024ca 	andeq	r2, r0, sl, asr #9
    2f70:	00085432 	andeq	r5, r8, r2, lsr r4
    2f74:	01240100 	teqeq	r4, r0, lsl #2
    2f78:	00000073 	andeq	r0, r0, r3, ror r0
    2f7c:	0000176b 	andeq	r1, r0, fp, ror #14
    2f80:	00108e33 	andseq	r8, r0, r3, lsr lr
    2f84:	004bde00 	subeq	sp, fp, r0, lsl #28
    2f88:	000a3008 	andeq	r3, sl, r8
    2f8c:	01260100 	teqeq	r6, r0, lsl #2
    2f90:	00038b33 	andeq	r8, r3, r3, lsr fp
    2f94:	004c2400 	subeq	r2, ip, r0, lsl #8
    2f98:	000a4808 	andeq	r4, sl, r8, lsl #16
    2f9c:	01270100 	teqeq	r7, r0, lsl #2
    2fa0:	0004c730 	andeq	ip, r4, r0, lsr r7
    2fa4:	004c5000 	subeq	r5, ip, r0
    2fa8:	000a7808 	andeq	r7, sl, r8, lsl #16
    2fac:	01290100 	teqeq	r9, r0, lsl #2
    2fb0:	0000113d 	andeq	r1, r0, sp, lsr r1
    2fb4:	00031317 	andeq	r1, r3, r7, lsl r3
    2fb8:	004c5000 	subeq	r5, ip, r0
    2fbc:	000aa008 	andeq	sl, sl, r8
    2fc0:	189b0100 	ldmne	fp, {r8}
    2fc4:	1b000011 	blne	3010 <__RW_SIZE__+0x2a78>
    2fc8:	0000031f 	andeq	r0, r0, pc, lsl r3
    2fcc:	0aa01c64 	beq	fe80a164 <MSP_BASE+0xde805164>
    2fd0:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    2fd4:	02000003 	andeq	r0, r0, #3
    2fd8:	00006c91 	muleq	r0, r1, ip
    2fdc:	00031318 	andeq	r1, r3, r8, lsl r3
    2fe0:	004c9e00 	subeq	r9, ip, r0, lsl #28
    2fe4:	000ac808 	andeq	ip, sl, r8, lsl #16
    2fe8:	1b9d0100 	blne	fe7433f0 <MSP_BASE+0xde73e3f0>
    2fec:	0000031f 	andeq	r0, r0, pc, lsl r3
    2ff0:	0ac81c32 	beq	ff20a0c0 <MSP_BASE+0xdf2050c0>
    2ff4:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    2ff8:	02000003 	andeq	r0, r0, #3
    2ffc:	00006891 	muleq	r0, r1, r8
    3000:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    3004:	4cc20000 	stclmi	0, cr0, [r2], {0}
    3008:	0ae00800 	beq	ff805010 <MSP_BASE+0xdf800010>
    300c:	2b010000 	blcs	43014 <__RW_SIZE__+0x42a7c>
    3010:	00116e01 	andseq	r6, r1, r1, lsl #28
    3014:	03ae2100 			; <UNDEFINED> instruction: 0x03ae2100
    3018:	184f0000 	stmdane	pc, {}^	; <UNPREDICTABLE>
    301c:	000002fb 	strdeq	r0, [r0], -fp
    3020:	08004cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, lr}
    3024:	00000af8 	strdeq	r0, [r0], -r8
    3028:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    302c:	4f000003 	svcmi	0x00000003
    3030:	ba300000 	blt	c03038 <__RW_SIZE__+0xc02aa0>
    3034:	1c000003 	stcne	0, cr0, [r0], {3}
    3038:	1808004d 	stmdane	r8, {r0, r2, r3, r6}
    303c:	0100000b 	tsteq	r0, fp
    3040:	119f012c 	orrsne	r0, pc, ip, lsr #2
    3044:	c61b0000 	ldrgt	r0, [fp], -r0
    3048:	00000003 	andeq	r0, r0, r3
    304c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3050:	004d3400 	subeq	r3, sp, r0, lsl #8
    3054:	000b3808 	andeq	r3, fp, r8, lsl #16
    3058:	1bac0100 	blne	feb03460 <MSP_BASE+0xdeafe460>
    305c:	00000307 	andeq	r0, r0, r7, lsl #6
    3060:	30000000 	andcc	r0, r0, r0
    3064:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3068:	08004d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, lr}
    306c:	00000b50 	andeq	r0, r0, r0, asr fp
    3070:	d0012d01 	andle	r2, r1, r1, lsl #26
    3074:	21000011 	tstcs	r0, r1, lsl r0
    3078:	000003c6 	andeq	r0, r0, r6, asr #7
    307c:	02fb1859 	rscseq	r1, fp, #5832704	; 0x590000
    3080:	4d7c0000 	ldclmi	0, cr0, [ip, #-0]
    3084:	0b700800 	bleq	1c0508c <__RW_SIZE__+0x1c04af4>
    3088:	ac010000 	stcge	0, cr0, [r1], {-0}
    308c:	00030721 	andeq	r0, r3, r1, lsr #14
    3090:	00005900 	andeq	r5, r0, r0, lsl #18
    3094:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3098:	004dae00 	subeq	sl, sp, r0, lsl #28
    309c:	000b8808 	andeq	r8, fp, r8, lsl #16
    30a0:	012e0100 	teqeq	lr, r0, lsl #2
    30a4:	00001201 	andeq	r1, r0, r1, lsl #4
    30a8:	0003c61b 	andeq	ip, r3, fp, lsl r6
    30ac:	fb183000 	blx	60f0b6 <__RW_SIZE__+0x60eb1e>
    30b0:	c6000002 	strgt	r0, [r0], -r2
    30b4:	a808004d 	stmdage	r8, {r0, r2, r3, r6}
    30b8:	0100000b 	tsteq	r0, fp
    30bc:	03071bac 	movweq	r1, #31660	; 0x7bac
    30c0:	00300000 	eorseq	r0, r0, r0
    30c4:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    30c8:	4df80000 	ldclmi	0, cr0, [r8]
    30cc:	0bc00800 	bleq	ff0050d4 <MSP_BASE+0xdf0000d4>
    30d0:	2f010000 	svccs	0x00010000
    30d4:	00123201 	andseq	r3, r2, r1, lsl #4
    30d8:	03ae2100 			; <UNDEFINED> instruction: 0x03ae2100
    30dc:	186d0000 	stmdane	sp!, {}^	; <UNPREDICTABLE>
    30e0:	000002fb 	strdeq	r0, [r0], -fp
    30e4:	08004e10 	stmdaeq	r0, {r4, r9, sl, fp, lr}
    30e8:	00000be0 	andeq	r0, r0, r0, ror #23
    30ec:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    30f0:	6d000003 	stcvs	0, cr0, [r0, #-12]
    30f4:	ba300000 	blt	c030fc <__RW_SIZE__+0xc02b64>
    30f8:	42000003 	andmi	r0, r0, #3
    30fc:	f808004e 			; <UNDEFINED> instruction: 0xf808004e
    3100:	0100000b 	tsteq	r0, fp
    3104:	12630130 	rsbne	r0, r3, #48, 2
    3108:	c61b0000 	ldrgt	r0, [fp], -r0
    310c:	64000003 	strvs	r0, [r0], #-3
    3110:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3114:	004e5a00 	subeq	r5, lr, r0, lsl #20
    3118:	000c1808 	andeq	r1, ip, r8, lsl #16
    311c:	1bac0100 	blne	feb03524 <MSP_BASE+0xdeafe524>
    3120:	00000307 	andeq	r0, r0, r7, lsl #6
    3124:	30000064 	andcc	r0, r0, r4, rrx
    3128:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    312c:	08004e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp, lr}
    3130:	00000c30 	andeq	r0, r0, r0, lsr ip
    3134:	94013101 	strls	r3, [r1], #-257	; 0xfffffeff
    3138:	1b000012 	blne	3188 <__RW_SIZE__+0x2bf0>
    313c:	000003c6 	andeq	r0, r0, r6, asr #7
    3140:	02fb1803 	rscseq	r1, fp, #196608	; 0x30000
    3144:	4ea40000 	cdpmi	0, 10, cr0, cr4, cr0, {0}
    3148:	0c500800 	mrrceq	8, 0, r0, r0, cr0	; <UNPREDICTABLE>
    314c:	ac010000 	stcge	0, cr0, [r1], {-0}
    3150:	0003071b 	andeq	r0, r3, fp, lsl r7
    3154:	00000300 	andeq	r0, r0, r0, lsl #6
    3158:	0003ba30 	andeq	fp, r3, r0, lsr sl
    315c:	004ed600 	subeq	sp, lr, r0, lsl #12
    3160:	000c6808 	andeq	r6, ip, r8, lsl #16
    3164:	01320100 	teqeq	r2, r0, lsl #2
    3168:	000012c5 	andeq	r1, r0, r5, asr #5
    316c:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3170:	fb181200 	blx	60797a <__RW_SIZE__+0x6073e2>
    3174:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    3178:	8808004e 	stmdahi	r8, {r1, r2, r3, r6}
    317c:	0100000c 	tsteq	r0, ip
    3180:	03071bac 	movweq	r1, #31660	; 0x7bac
    3184:	00120000 	andseq	r0, r2, r0
    3188:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    318c:	4f200000 	svcmi	0x00200000
    3190:	0ca00800 	stceq	8, cr0, [r0]
    3194:	33010000 	movwcc	r0, #4096	; 0x1000
    3198:	0012f801 	andseq	pc, r2, r1, lsl #16
    319c:	03c62100 	biceq	r2, r6, #0, 2
    31a0:	7f810000 	svcvc	0x00810000
    31a4:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    31a8:	004f3800 	subeq	r3, pc, r0, lsl #16
    31ac:	000cc008 	andeq	ip, ip, r8
    31b0:	21ac0100 			; <UNDEFINED> instruction: 0x21ac0100
    31b4:	00000307 	andeq	r0, r0, r7, lsl #6
    31b8:	00007f81 	andeq	r7, r0, r1, lsl #31
    31bc:	0003a230 	andeq	sl, r3, r0, lsr r2
    31c0:	004f6a00 	subeq	r6, pc, r0, lsl #20
    31c4:	000cd808 	andeq	sp, ip, r8, lsl #16
    31c8:	01340100 	teqeq	r4, r0, lsl #2
    31cc:	00001329 	andeq	r1, r0, r9, lsr #6
    31d0:	0003ae21 	andeq	sl, r3, r1, lsr #28
    31d4:	fb186800 	blx	61d1de <__RW_SIZE__+0x61cc46>
    31d8:	82000002 	andhi	r0, r0, #2
    31dc:	f808004f 			; <UNDEFINED> instruction: 0xf808004f
    31e0:	0100000c 	tsteq	r0, ip
    31e4:	030721a4 	movweq	r2, #29092	; 0x71a4
    31e8:	00680000 	rsbeq	r0, r8, r0
    31ec:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    31f0:	4fb40000 	svcmi	0x00b40000
    31f4:	0d100800 	ldceq	8, cr0, [r0, #-0]
    31f8:	35010000 	strcc	r0, [r1, #-0]
    31fc:	00135c01 	andseq	r5, r3, r1, lsl #24
    3200:	03c62100 	biceq	r2, r6, #0, 2
    3204:	7f850000 	svcvc	0x00850000
    3208:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    320c:	004fcc00 	subeq	ip, pc, r0, lsl #24
    3210:	000d3008 	andeq	r3, sp, r8
    3214:	21ac0100 			; <UNDEFINED> instruction: 0x21ac0100
    3218:	00000307 	andeq	r0, r0, r7, lsl #6
    321c:	00007f85 	andeq	r7, r0, r5, lsl #31
    3220:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3224:	004ffe00 	subeq	pc, pc, r0, lsl #28
    3228:	000d4808 	andeq	r4, sp, r8, lsl #16
    322c:	01360100 	teqeq	r6, r0, lsl #2
    3230:	0000138d 	andeq	r1, r0, sp, lsl #7
    3234:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3238:	fb181000 	blx	607242 <__RW_SIZE__+0x606caa>
    323c:	16000002 	strne	r0, [r0], -r2
    3240:	68080050 	stmdavs	r8, {r4, r6}
    3244:	0100000d 	tsteq	r0, sp
    3248:	03071bac 	movweq	r1, #31660	; 0x7bac
    324c:	00100000 	andseq	r0, r0, r0
    3250:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3254:	50480000 	subpl	r0, r8, r0
    3258:	0d800800 	stceq	8, cr0, [r0]
    325c:	37010000 	strcc	r0, [r1, -r0]
    3260:	0013be01 	andseq	fp, r3, r1, lsl #28
    3264:	03c61b00 	biceq	r1, r6, #0, 22
    3268:	187a0000 	ldmdane	sl!, {}^	; <UNPREDICTABLE>
    326c:	000002fb 	strdeq	r0, [r0], -fp
    3270:	08005060 	stmdaeq	r0, {r5, r6, ip, lr}
    3274:	00000da0 	andeq	r0, r0, r0, lsr #27
    3278:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    327c:	7a000003 	bvc	3290 <__RW_SIZE__+0x2cf8>
    3280:	a2300000 	eorsge	r0, r0, #0
    3284:	92000003 	andls	r0, r0, #3
    3288:	b8080050 	stmdalt	r8, {r4, r6}
    328c:	0100000d 	tsteq	r0, sp
    3290:	13ef0138 	mvnne	r0, #56, 2
    3294:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    3298:	4b000003 	blmi	32ac <__RW_SIZE__+0x2d14>
    329c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    32a0:	0050aa00 	subseq	sl, r0, r0, lsl #20
    32a4:	000dd808 	andeq	sp, sp, r8, lsl #16
    32a8:	21a40100 			; <UNDEFINED> instruction: 0x21a40100
    32ac:	00000307 	andeq	r0, r0, r7, lsl #6
    32b0:	3000004b 	andcc	r0, r0, fp, asr #32
    32b4:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    32b8:	080050dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip, lr}
    32bc:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    32c0:	20013901 	andcs	r3, r1, r1, lsl #18
    32c4:	1b000014 	blne	331c <__RW_SIZE__+0x2d84>
    32c8:	000003c6 	andeq	r0, r0, r6, asr #7
    32cc:	02fb1839 	rscseq	r1, fp, #3735552	; 0x390000
    32d0:	50f40000 	rscspl	r0, r4, r0
    32d4:	0e100800 	cdpeq	8, 1, cr0, cr0, cr0, {0}
    32d8:	ac010000 	stcge	0, cr0, [r1], {-0}
    32dc:	0003071b 	andeq	r0, r3, fp, lsl r7
    32e0:	00003900 	andeq	r3, r0, r0, lsl #18
    32e4:	0003ba30 	andeq	fp, r3, r0, lsr sl
    32e8:	00512600 	subseq	r2, r1, r0, lsl #12
    32ec:	000e2808 	andeq	r2, lr, r8, lsl #16
    32f0:	013a0100 	teqeq	sl, r0, lsl #2
    32f4:	00001451 	andeq	r1, r0, r1, asr r4
    32f8:	0003c61b 	andeq	ip, r3, fp, lsl r6
    32fc:	fb182c00 	blx	60e306 <__RW_SIZE__+0x60dd6e>
    3300:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    3304:	48080051 	stmdami	r8, {r0, r4, r6}
    3308:	0100000e 	tsteq	r0, lr
    330c:	03071bac 	movweq	r1, #31660	; 0x7bac
    3310:	002c0000 	eoreq	r0, ip, r0
    3314:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3318:	51760000 	cmnpl	r6, r0
    331c:	0e600800 	cdpeq	8, 6, cr0, cr0, cr0, {0}
    3320:	3b010000 	blcc	43328 <__RW_SIZE__+0x42d90>
    3324:	00148201 	andseq	r8, r4, r1, lsl #4
    3328:	03c61b00 	biceq	r1, r6, #0, 22
    332c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3330:	000002fb 	strdeq	r0, [r0], -fp
    3334:	0800518e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, lr}
    3338:	00000e80 	andeq	r0, r0, r0, lsl #29
    333c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3340:	00000003 	andeq	r0, r0, r3
    3344:	ba300000 	blt	c0334c <__RW_SIZE__+0xc02db4>
    3348:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    334c:	98080051 	stmdals	r8, {r0, r4, r6}
    3350:	0100000e 	tsteq	r0, lr
    3354:	14b3013c 	ldrtne	r0, [r3], #316	; 0x13c
    3358:	c61b0000 	ldrgt	r0, [fp], -r0
    335c:	34000003 	strcc	r0, [r0], #-3
    3360:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3364:	0051d600 	subseq	sp, r1, r0, lsl #12
    3368:	000eb808 	andeq	fp, lr, r8, lsl #16
    336c:	1bac0100 	blne	feb03774 <MSP_BASE+0xdeafe774>
    3370:	00000307 	andeq	r0, r0, r7, lsl #6
    3374:	30000034 	andcc	r0, r0, r4, lsr r0
    3378:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    337c:	08005208 	stmdaeq	r0, {r3, r9, ip, lr}
    3380:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3384:	e4013d01 	str	r3, [r1], #-3329	; 0xfffff2ff
    3388:	1b000014 	blne	33e0 <__RW_SIZE__+0x2e48>
    338c:	000003c6 	andeq	r0, r0, r6, asr #7
    3390:	02fb1802 	rscseq	r1, fp, #131072	; 0x20000
    3394:	52200000 	eorpl	r0, r0, #0
    3398:	0ef00800 	cdpeq	8, 15, cr0, cr0, cr0, {0}
    339c:	ac010000 	stcge	0, cr0, [r1], {-0}
    33a0:	0003071b 	andeq	r0, r3, fp, lsl r7
    33a4:	00000200 	andeq	r0, r0, r0, lsl #4
    33a8:	0003a230 	andeq	sl, r3, r0, lsr r2
    33ac:	00525200 	subseq	r5, r2, r0, lsl #4
    33b0:	000f0808 	andeq	r0, pc, r8, lsl #16
    33b4:	013e0100 	teqeq	lr, r0, lsl #2
    33b8:	00001515 	andeq	r1, r0, r5, lsl r5
    33bc:	0003ae21 	andeq	sl, r3, r1, lsr #28
    33c0:	fb187700 	blx	620fca <__RW_SIZE__+0x620a32>
    33c4:	6a000002 	bvs	33d4 <__RW_SIZE__+0x2e3c>
    33c8:	28080052 	stmdacs	r8, {r1, r4, r6}
    33cc:	0100000f 	tsteq	r0, pc
    33d0:	030721a4 	movweq	r2, #29092	; 0x71a4
    33d4:	00770000 	rsbseq	r0, r7, r0
    33d8:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    33dc:	529c0000 	addspl	r0, ip, #0
    33e0:	0f400800 	svceq	0x00400800
    33e4:	3f010000 	svccc	0x00010000
    33e8:	00154601 	andseq	r4, r5, r1, lsl #12
    33ec:	03c61b00 	biceq	r1, r6, #0, 22
    33f0:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
    33f4:	000002fb 	strdeq	r0, [r0], -fp
    33f8:	080052b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, lr}
    33fc:	00000f60 	andeq	r0, r0, r0, ror #30
    3400:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3404:	20000003 	andcs	r0, r0, r3
    3408:	a2300000 	eorsge	r0, r0, #0
    340c:	e6000003 	str	r0, [r0], -r3
    3410:	78080052 	stmdavc	r8, {r1, r4, r6}
    3414:	0100000f 	tsteq	r0, pc
    3418:	15770140 	ldrbne	r0, [r7, #-320]!	; 0xfffffec0
    341c:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    3420:	6a000003 	bvs	3434 <__RW_SIZE__+0x2e9c>
    3424:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3428:	0052fe00 	subseq	pc, r2, r0, lsl #28
    342c:	000f9808 	andeq	r9, pc, r8, lsl #16
    3430:	21a40100 			; <UNDEFINED> instruction: 0x21a40100
    3434:	00000307 	andeq	r0, r0, r7, lsl #6
    3438:	3000006a 	andcc	r0, r0, sl, rrx
    343c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3440:	08005336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, ip, lr}
    3444:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    3448:	a8014101 	stmdage	r1, {r0, r8, lr}
    344c:	1b000015 	blne	34a8 <__RW_SIZE__+0x2f10>
    3450:	000003c6 	andeq	r0, r0, r6, asr #7
    3454:	02fb1800 	rscseq	r1, fp, #0, 16
    3458:	534e0000 	movtpl	r0, #57344	; 0xe000
    345c:	0fd00800 	svceq	0x00d00800
    3460:	ac010000 	stcge	0, cr0, [r1], {-0}
    3464:	0003071b 	andeq	r0, r3, fp, lsl r7
    3468:	00000000 	andeq	r0, r0, r0
    346c:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3470:	00538400 	subseq	r8, r3, r0, lsl #8
    3474:	000fe808 	andeq	lr, pc, r8, lsl #16
    3478:	01420100 	mrseq	r0, (UNDEF: 82)
    347c:	000015d9 	ldrdeq	r1, [r0], -r9
    3480:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3484:	fb180000 	blx	60348e <__RW_SIZE__+0x602ef6>
    3488:	9c000002 	stcls	0, cr0, [r0], {2}
    348c:	08080053 	stmdaeq	r8, {r0, r1, r4, r6}
    3490:	01000010 	tsteq	r0, r0, lsl r0
    3494:	03071bac 	movweq	r1, #31660	; 0x7bac
    3498:	00000000 	andeq	r0, r0, r0
    349c:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    34a0:	53cc0000 	bicpl	r0, ip, #0
    34a4:	10200800 	eorne	r0, r0, r0, lsl #16
    34a8:	44010000 	strmi	r0, [r1], #-0
    34ac:	00160a01 	andseq	r0, r6, r1, lsl #20
    34b0:	03ae2100 			; <UNDEFINED> instruction: 0x03ae2100
    34b4:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    34b8:	000002fb 	strdeq	r0, [r0], -fp
    34bc:	080053e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip, lr}
    34c0:	00001040 	andeq	r1, r0, r0, asr #32
    34c4:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    34c8:	40000003 	andmi	r0, r0, r3
    34cc:	ba300000 	blt	c034d4 <__RW_SIZE__+0xc02f3c>
    34d0:	16000003 	strne	r0, [r0], -r3
    34d4:	58080054 	stmdapl	r8, {r2, r4, r6}
    34d8:	01000010 	tsteq	r0, r0, lsl r0
    34dc:	163b0146 	ldrtne	r0, [fp], -r6, asr #2
    34e0:	c61b0000 	ldrgt	r0, [fp], -r0
    34e4:	08000003 	stmdaeq	r0, {r0, r1}
    34e8:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    34ec:	00542e00 	subseq	r2, r4, r0, lsl #28
    34f0:	00107808 	andseq	r7, r0, r8, lsl #16
    34f4:	1bac0100 	blne	feb038fc <MSP_BASE+0xdeafe8fc>
    34f8:	00000307 	andeq	r0, r0, r7, lsl #6
    34fc:	30000008 	andcc	r0, r0, r8
    3500:	000003a2 	andeq	r0, r0, r2, lsr #7
    3504:	08005460 	stmdaeq	r0, {r5, r6, sl, ip, lr}
    3508:	00001090 	muleq	r0, r0, r0
    350c:	6c014801 	stcvs	8, cr4, [r1], {1}
    3510:	21000016 	tstcs	r0, r6, lsl r0
    3514:	000003ae 	andeq	r0, r0, lr, lsr #7
    3518:	02fb1841 	rscseq	r1, fp, #4259840	; 0x410000
    351c:	54780000 	ldrbtpl	r0, [r8], #-0
    3520:	10b00800 	adcsne	r0, r0, r0, lsl #16
    3524:	a4010000 	strge	r0, [r1], #-0
    3528:	00030721 	andeq	r0, r3, r1, lsr #14
    352c:	00004100 	andeq	r4, r0, r0, lsl #2
    3530:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3534:	0054aa00 	subseq	sl, r4, r0, lsl #20
    3538:	0010c808 	andseq	ip, r0, r8, lsl #16
    353c:	01490100 	mrseq	r0, (UNDEF: 89)
    3540:	0000169d 	muleq	r0, sp, r6
    3544:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3548:	fb181200 	blx	607d52 <__RW_SIZE__+0x6077ba>
    354c:	c2000002 	andgt	r0, r0, #2
    3550:	e8080054 	stmda	r8, {r2, r4, r6}
    3554:	01000010 	tsteq	r0, r0, lsl r0
    3558:	03071bac 	movweq	r1, #31660	; 0x7bac
    355c:	00120000 	andseq	r0, r2, r0
    3560:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    3564:	54f40000 	ldrbtpl	r0, [r4], #0
    3568:	11000800 	tstne	r0, r0, lsl #16
    356c:	4b010000 	blmi	43574 <__RW_SIZE__+0x42fdc>
    3570:	0016ce01 	andseq	ip, r6, r1, lsl #28
    3574:	03ae2100 			; <UNDEFINED> instruction: 0x03ae2100
    3578:	18450000 	stmdane	r5, {}^	; <UNPREDICTABLE>
    357c:	000002fb 	strdeq	r0, [r0], -fp
    3580:	0800550c 	stmdaeq	r0, {r2, r3, r8, sl, ip, lr}
    3584:	00001120 	andeq	r1, r0, r0, lsr #2
    3588:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    358c:	45000003 	strmi	r0, [r0, #-3]
    3590:	ba300000 	blt	c03598 <__RW_SIZE__+0xc03000>
    3594:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    3598:	38080055 	stmdacc	r8, {r0, r2, r4, r6}
    359c:	01000011 	tsteq	r0, r1, lsl r0
    35a0:	16ff014c 	ldrbtne	r0, [pc], ip, asr #2
    35a4:	c61b0000 	ldrgt	r0, [fp], -r0
    35a8:	08000003 	stmdaeq	r0, {r0, r1}
    35ac:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    35b0:	00555600 	subseq	r5, r5, r0, lsl #12
    35b4:	00115808 	andseq	r5, r1, r8, lsl #16
    35b8:	1bac0100 	blne	feb039c0 <MSP_BASE+0xdeafe9c0>
    35bc:	00000307 	andeq	r0, r0, r7, lsl #6
    35c0:	30000008 	andcc	r0, r0, r8
    35c4:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    35c8:	08005588 	stmdaeq	r0, {r3, r7, r8, sl, ip, lr}
    35cc:	00001170 	andeq	r1, r0, r0, ror r1
    35d0:	30014d01 	andcc	r4, r1, r1, lsl #26
    35d4:	1b000017 	blne	3638 <__RW_SIZE__+0x30a0>
    35d8:	000003c6 	andeq	r0, r0, r6, asr #7
    35dc:	02fb1826 	rscseq	r1, fp, #2490368	; 0x260000
    35e0:	55a00000 	strpl	r0, [r0, #0]!
    35e4:	11900800 	orrsne	r0, r0, r0, lsl #16
    35e8:	ac010000 	stcge	0, cr0, [r1], {-0}
    35ec:	0003071b 	andeq	r0, r3, fp, lsl r7
    35f0:	00002600 	andeq	r2, r0, r0, lsl #12
    35f4:	0003a230 	andeq	sl, r3, r0, lsr r2
    35f8:	0055d200 	subseq	sp, r5, r0, lsl #4
    35fc:	0011a808 	andseq	sl, r1, r8, lsl #16
    3600:	014f0100 	mrseq	r0, (UNDEF: 95)
    3604:	00001761 	andeq	r1, r0, r1, ror #14
    3608:	0003ae21 	andeq	sl, r3, r1, lsr #28
    360c:	fb184700 	blx	615216 <__RW_SIZE__+0x614c7e>
    3610:	ea000002 	b	3620 <__RW_SIZE__+0x3088>
    3614:	c8080055 	stmdagt	r8, {r0, r2, r4, r6}
    3618:	01000011 	tsteq	r0, r1, lsl r0
    361c:	030721a4 	movweq	r2, #29092	; 0x71a4
    3620:	00470000 	subeq	r0, r7, r0
    3624:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3628:	561c0000 	ldrpl	r0, [ip], -r0
    362c:	11e00800 	mvnne	r0, r0, lsl #16
    3630:	50010000 	andpl	r0, r1, r0
    3634:	00179401 	andseq	r9, r7, r1, lsl #8
    3638:	03c62100 	biceq	r2, r6, #0, 2
    363c:	7fb70000 	svcvc	0x00b70000
    3640:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3644:	00563400 	subseq	r3, r6, r0, lsl #8
    3648:	00120008 	andseq	r0, r2, r8
    364c:	21ac0100 			; <UNDEFINED> instruction: 0x21ac0100
    3650:	00000307 	andeq	r0, r0, r7, lsl #6
    3654:	00007fb7 			; <UNDEFINED> instruction: 0x00007fb7
    3658:	0003a230 	andeq	sl, r3, r0, lsr r2
    365c:	00566600 	subseq	r6, r6, r0, lsl #12
    3660:	00121808 	andseq	r1, r2, r8, lsl #16
    3664:	01530100 	cmpeq	r3, r0, lsl #2
    3668:	000017c7 	andeq	r1, r0, r7, asr #15
    366c:	0003ae21 	andeq	sl, r3, r1, lsr #28
    3670:	187fb800 	ldmdane	pc!, {fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3674:	000002fb 	strdeq	r0, [r0], -fp
    3678:	0800567e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip, lr}
    367c:	00001238 	andeq	r1, r0, r8, lsr r2
    3680:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    3684:	b8000003 	stmdalt	r0, {r0, r1}
    3688:	3000007f 	andcc	r0, r0, pc, ror r0
    368c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3690:	080056b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip, lr}
    3694:	00001250 	andeq	r1, r0, r0, asr r2
    3698:	f8015401 			; <UNDEFINED> instruction: 0xf8015401
    369c:	1b000017 	blne	3700 <__RW_SIZE__+0x3168>
    36a0:	000003c6 	andeq	r0, r0, r6, asr #7
    36a4:	02fb180f 	rscseq	r1, fp, #983040	; 0xf0000
    36a8:	56c80000 	strbpl	r0, [r8], r0
    36ac:	12700800 	rsbsne	r0, r0, #0, 16
    36b0:	ac010000 	stcge	0, cr0, [r1], {-0}
    36b4:	0003071b 	andeq	r0, r3, fp, lsl r7
    36b8:	00000f00 	andeq	r0, r0, r0, lsl #30
    36bc:	0003a230 	andeq	sl, r3, r0, lsr r2
    36c0:	0056fa00 	subseq	pc, r6, r0, lsl #20
    36c4:	00128808 	andseq	r8, r2, r8, lsl #16
    36c8:	01550100 	cmpeq	r5, r0, lsl #2
    36cc:	0000182b 	andeq	r1, r0, fp, lsr #16
    36d0:	0003ae21 	andeq	sl, r3, r1, lsr #28
    36d4:	187fba00 	ldmdane	pc!, {r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    36d8:	000002fb 	strdeq	r0, [r0], -fp
    36dc:	08005712 	stmdaeq	r0, {r1, r4, r8, r9, sl, ip, lr}
    36e0:	000012a8 	andeq	r1, r0, r8, lsr #5
    36e4:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    36e8:	ba000003 	blt	36fc <__RW_SIZE__+0x3164>
    36ec:	3000007f 	andcc	r0, r0, pc, ror r0
    36f0:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    36f4:	08005744 	stmdaeq	r0, {r2, r6, r8, r9, sl, ip, lr}
    36f8:	000012c0 	andeq	r1, r0, r0, asr #5
    36fc:	5c015601 	stcpl	6, cr5, [r1], {1}
    3700:	1b000018 	blne	3768 <__RW_SIZE__+0x31d0>
    3704:	000003c6 	andeq	r0, r0, r6, asr #7
    3708:	02fb180f 	rscseq	r1, fp, #983040	; 0xf0000
    370c:	575c0000 	ldrbpl	r0, [ip, -r0]
    3710:	12e00800 	rscne	r0, r0, #0, 16
    3714:	ac010000 	stcge	0, cr0, [r1], {-0}
    3718:	0003071b 	andeq	r0, r3, fp, lsl r7
    371c:	00000f00 	andeq	r0, r0, r0, lsl #30
    3720:	0003a230 	andeq	sl, r3, r0, lsr r2
    3724:	00578e00 	subseq	r8, r7, r0, lsl #28
    3728:	0012f808 	andseq	pc, r2, r8, lsl #16
    372c:	01570100 	cmpeq	r7, r0, lsl #2
    3730:	0000188f 	andeq	r1, r0, pc, lsl #17
    3734:	0003ae21 	andeq	sl, r3, r1, lsr #28
    3738:	187fbb00 	ldmdane	pc!, {r8, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    373c:	000002fb 	strdeq	r0, [r0], -fp
    3740:	080057a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, ip, lr}
    3744:	00001318 	andeq	r1, r0, r8, lsl r3
    3748:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    374c:	bb000003 	bllt	3760 <__RW_SIZE__+0x31c8>
    3750:	3000007f 	andcc	r0, r0, pc, ror r0
    3754:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3758:	080057d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, ip, lr}
    375c:	00001330 	andeq	r1, r0, r0, lsr r3
    3760:	c0015801 	andgt	r5, r1, r1, lsl #16
    3764:	21000018 	tstcs	r0, r8, lsl r0
    3768:	000003c6 	andeq	r0, r0, r6, asr #7
    376c:	02fb187f 	rscseq	r1, fp, #8323072	; 0x7f0000
    3770:	57f00000 	ldrbpl	r0, [r0, r0]!
    3774:	13500800 	cmpne	r0, #0, 16
    3778:	ac010000 	stcge	0, cr0, [r1], {-0}
    377c:	00030721 	andeq	r0, r3, r1, lsr #14
    3780:	00007f00 	andeq	r7, r0, r0, lsl #30
    3784:	0003a230 	andeq	sl, r3, r0, lsr r2
    3788:	00582200 	subseq	r2, r8, r0, lsl #4
    378c:	00136808 	andseq	r6, r3, r8, lsl #16
    3790:	01590100 	cmpeq	r9, r0, lsl #2
    3794:	000018f3 	strdeq	r1, [r0], -r3
    3798:	0003ae21 	andeq	sl, r3, r1, lsr #28
    379c:	187fbe00 	ldmdane	pc!, {r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    37a0:	000002fb 	strdeq	r0, [r0], -fp
    37a4:	0800583a 	stmdaeq	r0, {r1, r3, r4, r5, fp, ip, lr}
    37a8:	00001388 	andeq	r1, r0, r8, lsl #7
    37ac:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    37b0:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    37b4:	3000007f 	andcc	r0, r0, pc, ror r0
    37b8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    37bc:	0800586c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, lr}
    37c0:	000013a0 	andeq	r1, r0, r0, lsr #7
    37c4:	24015a01 	strcs	r5, [r1], #-2561	; 0xfffff5ff
    37c8:	21000019 	tstcs	r0, r9, lsl r0
    37cc:	000003c6 	andeq	r0, r0, r6, asr #7
    37d0:	02fb187f 	rscseq	r1, fp, #8323072	; 0x7f0000
    37d4:	58840000 	stmpl	r4, {}	; <UNPREDICTABLE>
    37d8:	13c00800 	bicne	r0, r0, #0, 16
    37dc:	ac010000 	stcge	0, cr0, [r1], {-0}
    37e0:	00030721 	andeq	r0, r3, r1, lsr #14
    37e4:	00007f00 	andeq	r7, r0, r0, lsl #30
    37e8:	0003a230 	andeq	sl, r3, r0, lsr r2
    37ec:	0058b600 	subseq	fp, r8, r0, lsl #12
    37f0:	0013d808 	andseq	sp, r3, r8, lsl #16
    37f4:	015d0100 	cmpeq	sp, r0, lsl #2
    37f8:	00001955 	andeq	r1, r0, r5, asr r9
    37fc:	0003ae1b 	andeq	sl, r3, fp, lsl lr
    3800:	fb183600 	blx	61100a <__RW_SIZE__+0x610a72>
    3804:	ce000002 	cdpgt	0, 0, cr0, cr0, cr2, {0}
    3808:	f8080058 			; <UNDEFINED> instruction: 0xf8080058
    380c:	01000013 	tsteq	r0, r3, lsl r0
    3810:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    3814:	00360000 	eorseq	r0, r6, r0
    3818:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    381c:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    3820:	14100800 	ldrne	r0, [r0], #-2048	; 0xfffff800
    3824:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    3828:	00198601 	andseq	r8, r9, r1, lsl #12
    382c:	03c61b00 	biceq	r1, r6, #0, 22
    3830:	18080000 	stmdane	r8, {}	; <UNPREDICTABLE>
    3834:	000002fb 	strdeq	r0, [r0], -fp
    3838:	08005918 	stmdaeq	r0, {r3, r4, r8, fp, ip, lr}
    383c:	00001430 	andeq	r1, r0, r0, lsr r4
    3840:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3844:	08000003 	stmdaeq	r0, {r0, r1}
    3848:	a2300000 	eorsge	r0, r0, #0
    384c:	4a000003 	bmi	3860 <__RW_SIZE__+0x32c8>
    3850:	48080059 	stmdami	r8, {r0, r3, r4, r6}
    3854:	01000014 	tsteq	r0, r4, lsl r0
    3858:	19b7015f 	ldmibne	r7!, {r0, r1, r2, r3, r4, r6, r8}
    385c:	ae1b0000 	cdpge	0, 1, cr0, cr11, cr0, {0}
    3860:	3a000003 	bcc	3874 <__RW_SIZE__+0x32dc>
    3864:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3868:	00596200 	subseq	r6, r9, r0, lsl #4
    386c:	00146808 	andseq	r6, r4, r8, lsl #16
    3870:	1ba40100 	blne	fe903c78 <MSP_BASE+0xde8fec78>
    3874:	00000307 	andeq	r0, r0, r7, lsl #6
    3878:	3000003a 	andcc	r0, r0, sl, lsr r0
    387c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3880:	08005994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip, lr}
    3884:	00001480 	andeq	r1, r0, r0, lsl #9
    3888:	e8016001 	stmda	r1, {r0, sp, lr}
    388c:	1b000019 	blne	38f8 <__RW_SIZE__+0x3360>
    3890:	000003c6 	andeq	r0, r0, r6, asr #7
    3894:	02fb1855 	rscseq	r1, fp, #5570560	; 0x550000
    3898:	59ac0000 	stmibpl	ip!, {}	; <UNPREDICTABLE>
    389c:	14a00800 	strtne	r0, [r0], #2048	; 0x800
    38a0:	ac010000 	stcge	0, cr0, [r1], {-0}
    38a4:	0003071b 	andeq	r0, r3, fp, lsl r7
    38a8:	00005500 	andeq	r5, r0, r0, lsl #10
    38ac:	0003a230 	andeq	sl, r3, r0, lsr r2
    38b0:	0059de00 	subseq	sp, r9, r0, lsl #28
    38b4:	0014b808 	andseq	fp, r4, r8, lsl #16
    38b8:	01610100 	cmneq	r1, r0, lsl #2
    38bc:	00001a1b 	andeq	r1, r0, fp, lsl sl
    38c0:	0003ae21 	andeq	sl, r3, r1, lsr #28
    38c4:	187fb100 	ldmdane	pc!, {r8, ip, sp, pc}^	; <UNPREDICTABLE>
    38c8:	000002fb 	strdeq	r0, [r0], -fp
    38cc:	080059f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr}
    38d0:	000014d8 	ldrdeq	r1, [r0], -r8
    38d4:	0721a401 	streq	sl, [r1, -r1, lsl #8]!
    38d8:	b1000003 	tstlt	r0, r3
    38dc:	3000007f 	andcc	r0, r0, pc, ror r0
    38e0:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    38e4:	08005a2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, fp, ip, lr}
    38e8:	000014f0 	strdeq	r1, [r0], -r0
    38ec:	4c016201 	sfmmi	f6, 4, [r1], {1}
    38f0:	1b00001a 	blne	3960 <__RW_SIZE__+0x33c8>
    38f4:	000003c6 	andeq	r0, r0, r6, asr #7
    38f8:	02fb1800 	rscseq	r1, fp, #0, 16
    38fc:	5a460000 	bpl	1183904 <__RW_SIZE__+0x118336c>
    3900:	15100800 	ldrne	r0, [r0, #-2048]	; 0xfffff800
    3904:	ac010000 	stcge	0, cr0, [r1], {-0}
    3908:	0003071b 	andeq	r0, r3, fp, lsl r7
    390c:	00000000 	andeq	r0, r0, r0
    3910:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3914:	005a7600 	subseq	r7, sl, r0, lsl #12
    3918:	00152808 	andseq	r2, r5, r8, lsl #16
    391c:	01630100 	cmneq	r3, r0, lsl #2
    3920:	00001a7d 	andeq	r1, r0, sp, ror sl
    3924:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3928:	fb181a00 	blx	60a132 <__RW_SIZE__+0x609b9a>
    392c:	8e000002 	cdphi	0, 0, cr0, cr0, cr2, {0}
    3930:	4808005a 	stmdami	r8, {r1, r3, r4, r6}
    3934:	01000015 	tsteq	r0, r5, lsl r0
    3938:	03071bac 	movweq	r1, #31660	; 0x7bac
    393c:	001a0000 	andseq	r0, sl, r0
    3940:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    3944:	5ac00000 	bpl	ff00394c <MSP_BASE+0xdeffe94c>
    3948:	15600800 	strbne	r0, [r0, #-2048]!	; 0xfffff800
    394c:	65010000 	strvs	r0, [r1, #-0]
    3950:	001ab001 	andseq	fp, sl, r1
    3954:	03ae2100 			; <UNDEFINED> instruction: 0x03ae2100
    3958:	7fb60000 	svcvc	0x00b60000
    395c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3960:	005ad800 	subseq	sp, sl, r0, lsl #16
    3964:	00158008 	andseq	r8, r5, r8
    3968:	21a40100 			; <UNDEFINED> instruction: 0x21a40100
    396c:	00000307 	andeq	r0, r0, r7, lsl #6
    3970:	00007fb6 			; <UNDEFINED> instruction: 0x00007fb6
    3974:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3978:	005b0a00 	subseq	r0, fp, r0, lsl #20
    397c:	00159808 	andseq	r9, r5, r8, lsl #16
    3980:	01660100 	cmneq	r6, r0, lsl #2
    3984:	00001ae1 	andeq	r1, r0, r1, ror #21
    3988:	0003c61b 	andeq	ip, r3, fp, lsl r6
    398c:	fb180a00 	blx	606196 <__RW_SIZE__+0x605bfe>
    3990:	22000002 	andcs	r0, r0, #2
    3994:	b808005b 	stmdalt	r8, {r0, r1, r3, r4, r6}
    3998:	01000015 	tsteq	r0, r5, lsl r0
    399c:	03071bac 	movweq	r1, #31660	; 0x7bac
    39a0:	000a0000 	andeq	r0, sl, r0
    39a4:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    39a8:	5b540000 	blpl	15039b0 <__RW_SIZE__+0x1503418>
    39ac:	15d00800 	ldrbne	r0, [r0, #2048]	; 0x800
    39b0:	67010000 	strvs	r0, [r1, -r0]
    39b4:	001b1401 	andseq	r1, fp, r1, lsl #8
    39b8:	03c62100 	biceq	r2, r6, #0, 2
    39bc:	7fa20000 	svcvc	0x00a20000
    39c0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    39c4:	005b6c00 	subseq	r6, fp, r0, lsl #24
    39c8:	0015f008 	andseq	pc, r5, r8
    39cc:	21ac0100 			; <UNDEFINED> instruction: 0x21ac0100
    39d0:	00000307 	andeq	r0, r0, r7, lsl #6
    39d4:	00007fa2 	andeq	r7, r0, r2, lsr #31
    39d8:	0003a230 	andeq	sl, r3, r0, lsr r2
    39dc:	005b9e00 	subseq	r9, fp, r0, lsl #28
    39e0:	00160808 	andseq	r0, r6, r8, lsl #16
    39e4:	01680100 	cmneq	r8, r0, lsl #2
    39e8:	00001b45 	andeq	r1, r0, r5, asr #22
    39ec:	0003ae21 	andeq	sl, r3, r1, lsr #28
    39f0:	fb187200 	blx	6201fa <__RW_SIZE__+0x61fc62>
    39f4:	b6000002 	strlt	r0, [r0], -r2
    39f8:	2808005b 	stmdacs	r8, {r0, r1, r3, r4, r6}
    39fc:	01000016 	tsteq	r0, r6, lsl r0
    3a00:	030721a4 	movweq	r2, #29092	; 0x71a4
    3a04:	00720000 	rsbseq	r0, r2, r0
    3a08:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3a0c:	5bee0000 	blpl	ffb83a14 <MSP_BASE+0xdfb7ea14>
    3a10:	16400800 	strbne	r0, [r0], -r0, lsl #16
    3a14:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    3a18:	001b7601 	andseq	r7, fp, r1, lsl #12
    3a1c:	03c61b00 	biceq	r1, r6, #0, 22
    3a20:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3a24:	000002fb 	strdeq	r0, [r0], -fp
    3a28:	08005c06 	stmdaeq	r0, {r1, r2, sl, fp, ip, lr}
    3a2c:	00001660 	andeq	r1, r0, r0, ror #12
    3a30:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3a34:	00000003 	andeq	r0, r0, r3
    3a38:	a2300000 	eorsge	r0, r0, #0
    3a3c:	36000003 	strcc	r0, [r0], -r3
    3a40:	7808005c 	stmdavc	r8, {r2, r3, r4, r6}
    3a44:	01000016 	tsteq	r0, r6, lsl r0
    3a48:	1ba7016a 	blne	fe9c3ff8 <MSP_BASE+0xde9beff8>
    3a4c:	ae1b0000 	cdpge	0, 1, cr0, cr11, cr0, {0}
    3a50:	26000003 	strcs	r0, [r0], -r3
    3a54:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3a58:	005c4e00 	subseq	r4, ip, r0, lsl #28
    3a5c:	00169808 	andseq	r9, r6, r8, lsl #16
    3a60:	1ba40100 	blne	fe903e68 <MSP_BASE+0xde8fee68>
    3a64:	00000307 	andeq	r0, r0, r7, lsl #6
    3a68:	30000026 	andcc	r0, r0, r6, lsr #32
    3a6c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3a70:	08005c80 	stmdaeq	r0, {r7, sl, fp, ip, lr}
    3a74:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
    3a78:	d8016b01 	stmdale	r1, {r0, r8, r9, fp, sp, lr}
    3a7c:	1b00001b 	blne	3af0 <__RW_SIZE__+0x3558>
    3a80:	000003c6 	andeq	r0, r0, r6, asr #7
    3a84:	02fb1801 	rscseq	r1, fp, #65536	; 0x10000
    3a88:	5c980000 	ldcpl	0, cr0, [r8], {0}
    3a8c:	16d00800 	ldrbne	r0, [r0], r0, lsl #16
    3a90:	ac010000 	stcge	0, cr0, [r1], {-0}
    3a94:	0003071b 	andeq	r0, r3, fp, lsl r7
    3a98:	00000100 	andeq	r0, r0, r0, lsl #2
    3a9c:	0003a230 	andeq	sl, r3, r0, lsr r2
    3aa0:	005cca00 	subseq	ip, ip, r0, lsl #20
    3aa4:	0016e808 	andseq	lr, r6, r8, lsl #16
    3aa8:	016c0100 	cmneq	ip, r0, lsl #2
    3aac:	00001c09 	andeq	r1, r0, r9, lsl #24
    3ab0:	0003ae21 	andeq	sl, r3, r1, lsr #28
    3ab4:	fb186000 	blx	61babe <__RW_SIZE__+0x61b526>
    3ab8:	e2000002 	and	r0, r0, #2
    3abc:	0808005c 	stmdaeq	r8, {r2, r3, r4, r6}
    3ac0:	01000017 	tsteq	r0, r7, lsl r0
    3ac4:	030721a4 	movweq	r2, #29092	; 0x71a4
    3ac8:	00600000 	rsbeq	r0, r0, r0
    3acc:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3ad0:	5d140000 	ldcpl	0, cr0, [r4, #-0]
    3ad4:	17200800 	strne	r0, [r0, -r0, lsl #16]!
    3ad8:	6d010000 	stcvs	0, cr0, [r1, #-0]
    3adc:	001c3a01 	andseq	r3, ip, r1, lsl #20
    3ae0:	03c61b00 	biceq	r1, r6, #0, 22
    3ae4:	180f0000 	stmdane	pc, {}	; <UNPREDICTABLE>
    3ae8:	000002fb 	strdeq	r0, [r0], -fp
    3aec:	08005d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, ip, lr}
    3af0:	00001740 	andeq	r1, r0, r0, asr #14
    3af4:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3af8:	0f000003 	svceq	0x00000003
    3afc:	ba300000 	blt	c03b04 <__RW_SIZE__+0xc0356c>
    3b00:	5e000003 	cdppl	0, 0, cr0, cr0, cr3, {0}
    3b04:	5808005d 	stmdapl	r8, {r0, r2, r3, r4, r6}
    3b08:	01000017 	tsteq	r0, r7, lsl r0
    3b0c:	1c6b016e 	stfnee	f0, [fp], #-440	; 0xfffffe48
    3b10:	c61b0000 	ldrgt	r0, [fp], -r0
    3b14:	1d000003 	stcne	0, cr0, [r0, #-12]
    3b18:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3b1c:	005d7600 	subseq	r7, sp, r0, lsl #12
    3b20:	00177808 	andseq	r7, r7, r8, lsl #16
    3b24:	1bac0100 	blne	feb03f2c <MSP_BASE+0xdeafef2c>
    3b28:	00000307 	andeq	r0, r0, r7, lsl #6
    3b2c:	3000001d 	andcc	r0, r0, sp, lsl r0
    3b30:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3b34:	08005da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, lr}
    3b38:	00001790 	muleq	r0, r0, r7
    3b3c:	9c016f01 	stcls	15, cr6, [r1], {1}
    3b40:	1b00001c 	blne	3bb8 <__RW_SIZE__+0x3620>
    3b44:	000003c6 	andeq	r0, r0, r6, asr #7
    3b48:	02fb181a 	rscseq	r1, fp, #1703936	; 0x1a0000
    3b4c:	5dc00000 	stclpl	0, cr0, [r0]
    3b50:	17b00800 	ldrne	r0, [r0, r0, lsl #16]!
    3b54:	ac010000 	stcge	0, cr0, [r1], {-0}
    3b58:	0003071b 	andeq	r0, r3, fp, lsl r7
    3b5c:	00001a00 	andeq	r1, r0, r0, lsl #20
    3b60:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3b64:	005df200 	subseq	pc, sp, r0, lsl #4
    3b68:	0017c808 	andseq	ip, r7, r8, lsl #16
    3b6c:	01700100 	cmneq	r0, r0, lsl #2
    3b70:	00001ccd 	andeq	r1, r0, sp, asr #25
    3b74:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3b78:	fb180a00 	blx	606382 <__RW_SIZE__+0x605dea>
    3b7c:	0a000002 	beq	3b8c <__RW_SIZE__+0x35f4>
    3b80:	e808005e 	stmda	r8, {r1, r2, r3, r4, r6}
    3b84:	01000017 	tsteq	r0, r7, lsl r0
    3b88:	03071bac 	movweq	r1, #31660	; 0x7bac
    3b8c:	000a0000 	andeq	r0, sl, r0
    3b90:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3b94:	5e3c0000 	cdppl	0, 3, cr0, cr12, cr0, {0}
    3b98:	18000800 	stmdane	r0, {fp}
    3b9c:	71010000 	mrsvc	r0, (UNDEF: 1)
    3ba0:	001cfe01 	andseq	pc, ip, r1, lsl #28
    3ba4:	03c61b00 	biceq	r1, r6, #0, 22
    3ba8:	180d0000 	stmdane	sp, {}	; <UNPREDICTABLE>
    3bac:	000002fb 	strdeq	r0, [r0], -fp
    3bb0:	08005e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, ip, lr}
    3bb4:	00001820 	andeq	r1, r0, r0, lsr #16
    3bb8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3bbc:	0d000003 	stceq	0, cr0, [r0, #-12]
    3bc0:	ba300000 	blt	c03bc8 <__RW_SIZE__+0xc03630>
    3bc4:	86000003 	strhi	r0, [r0], -r3
    3bc8:	3808005e 	stmdacc	r8, {r1, r2, r3, r4, r6}
    3bcc:	01000018 	tsteq	r0, r8, lsl r0
    3bd0:	1d2f0172 	stfnes	f0, [pc, #-456]!	; 3a10 <__RW_SIZE__+0x3478>
    3bd4:	c61b0000 	ldrgt	r0, [fp], -r0
    3bd8:	07000003 	streq	r0, [r0, -r3]
    3bdc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3be0:	005e9e00 	subseq	r9, lr, r0, lsl #28
    3be4:	00185808 	andseq	r5, r8, r8, lsl #16
    3be8:	1bac0100 	blne	feb03ff0 <MSP_BASE+0xdeafeff0>
    3bec:	00000307 	andeq	r0, r0, r7, lsl #6
    3bf0:	30000007 	andcc	r0, r0, r7
    3bf4:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3bf8:	08005ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip, lr}
    3bfc:	00001870 	andeq	r1, r0, r0, ror r8
    3c00:	60017301 	andvs	r7, r1, r1, lsl #6
    3c04:	1b00001d 	blne	3c80 <__RW_SIZE__+0x36e8>
    3c08:	000003c6 	andeq	r0, r0, r6, asr #7
    3c0c:	02fb1849 	rscseq	r1, fp, #4784128	; 0x490000
    3c10:	5ee80000 	cdppl	0, 14, cr0, cr8, cr0, {0}
    3c14:	18900800 	ldmne	r0, {fp}
    3c18:	ac010000 	stcge	0, cr0, [r1], {-0}
    3c1c:	0003071b 	andeq	r0, r3, fp, lsl r7
    3c20:	00004900 	andeq	r4, r0, r0, lsl #18
    3c24:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3c28:	005f1a00 	subseq	r1, pc, r0, lsl #20
    3c2c:	0018a808 	andseq	sl, r8, r8, lsl #16
    3c30:	01740100 	cmneq	r4, r0, lsl #2
    3c34:	00001d91 	muleq	r0, r1, sp
    3c38:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3c3c:	fb186600 	blx	61d446 <__RW_SIZE__+0x61ceae>
    3c40:	32000002 	andcc	r0, r0, #2
    3c44:	c808005f 	stmdagt	r8, {r0, r1, r2, r3, r4, r6}
    3c48:	01000018 	tsteq	r0, r8, lsl r0
    3c4c:	03071bac 	movweq	r1, #31660	; 0x7bac
    3c50:	00660000 	rsbeq	r0, r6, r0
    3c54:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3c58:	5f640000 	svcpl	0x00640000
    3c5c:	18e00800 	stmiane	r0!, {fp}^
    3c60:	75010000 	strvc	r0, [r1, #-0]
    3c64:	001dc201 	andseq	ip, sp, r1, lsl #4
    3c68:	03c61b00 	biceq	r1, r6, #0, 22
    3c6c:	183b0000 	ldmdane	fp!, {}	; <UNPREDICTABLE>
    3c70:	000002fb 	strdeq	r0, [r0], -fp
    3c74:	08005f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    3c78:	00001900 	andeq	r1, r0, r0, lsl #18
    3c7c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3c80:	3b000003 	blcc	3c94 <__RW_SIZE__+0x36fc>
    3c84:	ba300000 	blt	c03c8c <__RW_SIZE__+0xc036f4>
    3c88:	ae000003 	cdpge	0, 0, cr0, cr0, cr3, {0}
    3c8c:	1808005f 	stmdane	r8, {r0, r1, r2, r3, r4, r6}
    3c90:	01000019 	tsteq	r0, r9, lsl r0
    3c94:	1df30176 	ldfnee	f0, [r3, #472]!	; 0x1d8
    3c98:	c61b0000 	ldrgt	r0, [fp], -r0
    3c9c:	07000003 	streq	r0, [r0, -r3]
    3ca0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3ca4:	005fc600 	subseq	ip, pc, r0, lsl #12
    3ca8:	00193808 	andseq	r3, r9, r8, lsl #16
    3cac:	1bac0100 	blne	feb040b4 <MSP_BASE+0xdeaff0b4>
    3cb0:	00000307 	andeq	r0, r0, r7, lsl #6
    3cb4:	30000007 	andcc	r0, r0, r7
    3cb8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3cbc:	08005ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    3cc0:	00001950 	andeq	r1, r0, r0, asr r9
    3cc4:	24017701 	strcs	r7, [r1], #-1793	; 0xfffff8ff
    3cc8:	1b00001e 	blne	3d48 <__RW_SIZE__+0x37b0>
    3ccc:	000003c6 	andeq	r0, r0, r6, asr #7
    3cd0:	02fb1811 	rscseq	r1, fp, #1114112	; 0x110000
    3cd4:	60100000 	andsvs	r0, r0, r0
    3cd8:	19700800 	ldmdbne	r0!, {fp}^
    3cdc:	ac010000 	stcge	0, cr0, [r1], {-0}
    3ce0:	0003071b 	andeq	r0, r3, fp, lsl r7
    3ce4:	00001100 	andeq	r1, r0, r0, lsl #2
    3ce8:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3cec:	00604200 	rsbeq	r4, r0, r0, lsl #4
    3cf0:	00198808 	andseq	r8, r9, r8, lsl #16
    3cf4:	01780100 	cmneq	r8, r0, lsl #2
    3cf8:	00001e55 	andeq	r1, r0, r5, asr lr
    3cfc:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3d00:	fb180100 	blx	60410a <__RW_SIZE__+0x603b72>
    3d04:	5a000002 	bpl	3d14 <__RW_SIZE__+0x377c>
    3d08:	a8080060 	stmdage	r8, {r5, r6}
    3d0c:	01000019 	tsteq	r0, r9, lsl r0
    3d10:	03071bac 	movweq	r1, #31660	; 0x7bac
    3d14:	00010000 	andeq	r0, r1, r0
    3d18:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3d1c:	608c0000 	addvs	r0, ip, r0
    3d20:	19c00800 	stmibne	r0, {fp}^
    3d24:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    3d28:	001e8601 	andseq	r8, lr, r1, lsl #12
    3d2c:	03c61b00 	biceq	r1, r6, #0, 22
    3d30:	18090000 	stmdane	r9, {}	; <UNPREDICTABLE>
    3d34:	000002fb 	strdeq	r0, [r0], -fp
    3d38:	080060a4 	stmdaeq	r0, {r2, r5, r7, sp, lr}
    3d3c:	000019e0 	andeq	r1, r0, r0, ror #19
    3d40:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3d44:	09000003 	stmdbeq	r0, {r0, r1}
    3d48:	ba300000 	blt	c03d50 <__RW_SIZE__+0xc037b8>
    3d4c:	d6000003 	strle	r0, [r0], -r3
    3d50:	f8080060 			; <UNDEFINED> instruction: 0xf8080060
    3d54:	01000019 	tsteq	r0, r9, lsl r0
    3d58:	1eb7017a 	mrcne	1, 5, r0, cr7, cr10, {3}
    3d5c:	c61b0000 	ldrgt	r0, [fp], -r0
    3d60:	05000003 	streq	r0, [r0, #-3]
    3d64:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3d68:	0060ee00 	rsbeq	lr, r0, r0, lsl #28
    3d6c:	001a1808 	andseq	r1, sl, r8, lsl #16
    3d70:	1bac0100 	blne	feb04178 <MSP_BASE+0xdeaff178>
    3d74:	00000307 	andeq	r0, r0, r7, lsl #6
    3d78:	30000005 	andcc	r0, r0, r5
    3d7c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3d80:	08006120 	stmdaeq	r0, {r5, r8, sp, lr}
    3d84:	00001a30 	andeq	r1, r0, r0, lsr sl
    3d88:	e8017b01 	stmda	r1, {r0, r8, r9, fp, ip, sp, lr}
    3d8c:	1b00001e 	blne	3e0c <__RW_SIZE__+0x3874>
    3d90:	000003c6 	andeq	r0, r0, r6, asr #7
    3d94:	02fb1804 	rscseq	r1, fp, #4, 16	; 0x40000
    3d98:	61380000 	teqvs	r8, r0
    3d9c:	1a500800 	bne	1405da4 <__RW_SIZE__+0x140580c>
    3da0:	ac010000 	stcge	0, cr0, [r1], {-0}
    3da4:	0003071b 	andeq	r0, r3, fp, lsl r7
    3da8:	00000400 	andeq	r0, r0, r0, lsl #8
    3dac:	0003a230 	andeq	sl, r3, r0, lsr r2
    3db0:	00616a00 	rsbeq	r6, r1, r0, lsl #20
    3db4:	001a6808 	andseq	r6, sl, r8, lsl #16
    3db8:	017c0100 	cmneq	ip, r0, lsl #2
    3dbc:	00001f19 	andeq	r1, r0, r9, lsl pc
    3dc0:	0003ae21 	andeq	sl, r3, r1, lsr #28
    3dc4:	fb186100 	blx	61c1ce <__RW_SIZE__+0x61bc36>
    3dc8:	82000002 	andhi	r0, r0, #2
    3dcc:	88080061 	stmdahi	r8, {r0, r5, r6}
    3dd0:	0100001a 	tsteq	r0, sl, lsl r0
    3dd4:	030721a4 	movweq	r2, #29092	; 0x71a4
    3dd8:	00610000 	rsbeq	r0, r1, r0
    3ddc:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3de0:	61ba0000 			; <UNDEFINED> instruction: 0x61ba0000
    3de4:	1aa00800 	bne	fe805dec <MSP_BASE+0xde800dec>
    3de8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    3dec:	001f4a01 	andseq	r4, pc, r1, lsl #20
    3df0:	03c61b00 	biceq	r1, r6, #0, 22
    3df4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3df8:	000002fb 	strdeq	r0, [r0], -fp
    3dfc:	080061d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sp, lr}
    3e00:	00001ac0 	andeq	r1, r0, r0, asr #21
    3e04:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3e08:	00000003 	andeq	r0, r0, r3
    3e0c:	ba300000 	blt	c03e14 <__RW_SIZE__+0xc0387c>
    3e10:	02000003 	andeq	r0, r0, #3
    3e14:	d8080062 	stmdale	r8, {r1, r5, r6}
    3e18:	0100001a 	tsteq	r0, sl, lsl r0
    3e1c:	1f7b017e 	svcne	0x007b017e
    3e20:	c61b0000 	ldrgt	r0, [fp], -r0
    3e24:	18000003 	stmdane	r0, {r0, r1}
    3e28:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3e2c:	00621a00 	rsbeq	r1, r2, r0, lsl #20
    3e30:	001af808 	andseq	pc, sl, r8, lsl #16
    3e34:	1bac0100 	blne	feb0423c <MSP_BASE+0xdeaff23c>
    3e38:	00000307 	andeq	r0, r0, r7, lsl #6
    3e3c:	30000018 	andcc	r0, r0, r8, lsl r0
    3e40:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3e44:	0800624c 	stmdaeq	r0, {r2, r3, r6, r9, sp, lr}
    3e48:	00001b10 	andeq	r1, r0, r0, lsl fp
    3e4c:	ac017f01 	stcge	15, cr7, [r1], {1}
    3e50:	1b00001f 	blne	3ed4 <__RW_SIZE__+0x393c>
    3e54:	000003c6 	andeq	r0, r0, r6, asr #7
    3e58:	02fb181d 	rscseq	r1, fp, #1900544	; 0x1d0000
    3e5c:	62640000 	rsbvs	r0, r4, #0
    3e60:	1b300800 	blne	c05e68 <__RW_SIZE__+0xc058d0>
    3e64:	ac010000 	stcge	0, cr0, [r1], {-0}
    3e68:	0003071b 	andeq	r0, r3, fp, lsl r7
    3e6c:	00001d00 	andeq	r1, r0, r0, lsl #26
    3e70:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3e74:	00629600 	rsbeq	r9, r2, r0, lsl #12
    3e78:	001b4808 	andseq	r4, fp, r8, lsl #16
    3e7c:	01800100 	orreq	r0, r0, r0, lsl #2
    3e80:	00001fdd 	ldrdeq	r1, [r0], -sp
    3e84:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3e88:	fb180200 	blx	604692 <__RW_SIZE__+0x6040fa>
    3e8c:	ae000002 	cdpge	0, 0, cr0, cr0, cr2, {0}
    3e90:	68080062 	stmdavs	r8, {r1, r5, r6}
    3e94:	0100001b 	tsteq	r0, fp, lsl r0
    3e98:	03071bac 	movweq	r1, #31660	; 0x7bac
    3e9c:	00020000 	andeq	r0, r2, r0
    3ea0:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3ea4:	62e00000 	rscvs	r0, r0, #0
    3ea8:	1b800800 	blne	fe005eb0 <MSP_BASE+0xde000eb0>
    3eac:	81010000 	mrshi	r0, (UNDEF: 1)
    3eb0:	00200e01 	eoreq	r0, r0, r1, lsl #28
    3eb4:	03c61b00 	biceq	r1, r6, #0, 22
    3eb8:	180f0000 	stmdane	pc, {}	; <UNPREDICTABLE>
    3ebc:	000002fb 	strdeq	r0, [r0], -fp
    3ec0:	080062f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sp, lr}
    3ec4:	00001ba0 	andeq	r1, r0, r0, lsr #23
    3ec8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3ecc:	0f000003 	svceq	0x00000003
    3ed0:	ba300000 	blt	c03ed8 <__RW_SIZE__+0xc03940>
    3ed4:	2a000003 	bcs	3ee8 <__RW_SIZE__+0x3950>
    3ed8:	b8080063 	stmdalt	r8, {r0, r1, r5, r6}
    3edc:	0100001b 	tsteq	r0, fp, lsl r0
    3ee0:	203f0182 	eorscs	r0, pc, r2, lsl #3
    3ee4:	c61b0000 	ldrgt	r0, [fp], -r0
    3ee8:	04000003 	streq	r0, [r0], #-3
    3eec:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3ef0:	00634200 	rsbeq	r4, r3, r0, lsl #4
    3ef4:	001bd808 	andseq	sp, fp, r8, lsl #16
    3ef8:	1bac0100 	blne	feb04300 <MSP_BASE+0xdeaff300>
    3efc:	00000307 	andeq	r0, r0, r7, lsl #6
    3f00:	30000004 	andcc	r0, r0, r4
    3f04:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3f08:	08006374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sp, lr}
    3f0c:	00001bf0 	strdeq	r1, [r0], -r0
    3f10:	70018301 	andvc	r8, r1, r1, lsl #6
    3f14:	1b000020 	blne	3f9c <__RW_SIZE__+0x3a04>
    3f18:	000003c6 	andeq	r0, r0, r6, asr #7
    3f1c:	02fb1836 	rscseq	r1, fp, #3538944	; 0x360000
    3f20:	638c0000 	orrvs	r0, ip, #0
    3f24:	1c100800 	ldcne	8, cr0, [r0], {-0}
    3f28:	ac010000 	stcge	0, cr0, [r1], {-0}
    3f2c:	0003071b 	andeq	r0, r3, fp, lsl r7
    3f30:	00003600 	andeq	r3, r0, r0, lsl #12
    3f34:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3f38:	0063be00 	rsbeq	fp, r3, r0, lsl #28
    3f3c:	001c2808 	andseq	r2, ip, r8, lsl #16
    3f40:	01840100 	orreq	r0, r4, r0, lsl #2
    3f44:	000020a1 	andeq	r2, r0, r1, lsr #1
    3f48:	0003c61b 	andeq	ip, r3, fp, lsl r6
    3f4c:	fb181300 	blx	608b56 <__RW_SIZE__+0x6085be>
    3f50:	d6000002 	strle	r0, [r0], -r2
    3f54:	48080063 	stmdami	r8, {r0, r1, r5, r6}
    3f58:	0100001c 	tsteq	r0, ip, lsl r0
    3f5c:	03071bac 	movweq	r1, #31660	; 0x7bac
    3f60:	00130000 	andseq	r0, r3, r0
    3f64:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    3f68:	64080000 	strvs	r0, [r8], #-0
    3f6c:	1c600800 	stclne	8, cr0, [r0], #-0
    3f70:	85010000 	strhi	r0, [r1, #-0]
    3f74:	0020d201 	eoreq	sp, r0, r1, lsl #4
    3f78:	03c61b00 	biceq	r1, r6, #0, 22
    3f7c:	184c0000 	stmdane	ip, {}^	; <UNPREDICTABLE>
    3f80:	000002fb 	strdeq	r0, [r0], -fp
    3f84:	08006420 	stmdaeq	r0, {r5, sl, sp, lr}
    3f88:	00001c80 	andeq	r1, r0, r0, lsl #25
    3f8c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    3f90:	4c000003 	stcmi	0, cr0, [r0], {3}
    3f94:	ba300000 	blt	c03f9c <__RW_SIZE__+0xc03a04>
    3f98:	52000003 	andpl	r0, r0, #3
    3f9c:	98080064 	stmdals	r8, {r2, r5, r6}
    3fa0:	0100001c 	tsteq	r0, ip, lsl r0
    3fa4:	21030186 	smlabbcs	r3, r6, r1, r0
    3fa8:	c61b0000 	ldrgt	r0, [fp], -r0
    3fac:	07000003 	streq	r0, [r0, -r3]
    3fb0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    3fb4:	00646a00 	rsbeq	r6, r4, r0, lsl #20
    3fb8:	001cb808 	andseq	fp, ip, r8, lsl #16
    3fbc:	1bac0100 	blne	feb043c4 <MSP_BASE+0xdeaff3c4>
    3fc0:	00000307 	andeq	r0, r0, r7, lsl #6
    3fc4:	30000007 	andcc	r0, r0, r7
    3fc8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3fcc:	0800649c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp, lr}
    3fd0:	00001cd0 	ldrdeq	r1, [r0], -r0
    3fd4:	34018701 	strcc	r8, [r1], #-1793	; 0xfffff8ff
    3fd8:	1b000021 	blne	4064 <__RW_SIZE__+0x3acc>
    3fdc:	000003c6 	andeq	r0, r0, r6, asr #7
    3fe0:	02fb1813 	rscseq	r1, fp, #1245184	; 0x130000
    3fe4:	64b40000 	ldrtvs	r0, [r4], #0
    3fe8:	1cf00800 	ldclne	8, cr0, [r0]
    3fec:	ac010000 	stcge	0, cr0, [r1], {-0}
    3ff0:	0003071b 	andeq	r0, r3, fp, lsl r7
    3ff4:	00001300 	andeq	r1, r0, r0, lsl #6
    3ff8:	0003ba30 	andeq	fp, r3, r0, lsr sl
    3ffc:	0064e600 	rsbeq	lr, r4, r0, lsl #12
    4000:	001d0808 	andseq	r0, sp, r8, lsl #16
    4004:	01880100 	orreq	r0, r8, r0, lsl #2
    4008:	00002165 	andeq	r2, r0, r5, ror #2
    400c:	0003c61b 	andeq	ip, r3, fp, lsl r6
    4010:	fb180f00 	blx	607c1a <__RW_SIZE__+0x607682>
    4014:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    4018:	28080064 	stmdacs	r8, {r2, r5, r6}
    401c:	0100001d 	tsteq	r0, sp, lsl r0
    4020:	03071bac 	movweq	r1, #31660	; 0x7bac
    4024:	000f0000 	andeq	r0, pc, r0
    4028:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    402c:	65300000 	ldrvs	r0, [r0, #-0]!
    4030:	1d400800 	stclne	8, cr0, [r0, #-0]
    4034:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    4038:	00219601 	eoreq	r9, r1, r1, lsl #12
    403c:	03c61b00 	biceq	r1, r6, #0, 22
    4040:	182e0000 	stmdane	lr!, {}	; <UNPREDICTABLE>
    4044:	000002fb 	strdeq	r0, [r0], -fp
    4048:	08006548 	stmdaeq	r0, {r3, r6, r8, sl, sp, lr}
    404c:	00001d60 	andeq	r1, r0, r0, ror #26
    4050:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    4054:	2e000003 	cdpcs	0, 0, cr0, cr0, cr3, {0}
    4058:	ba300000 	blt	c04060 <__RW_SIZE__+0xc03ac8>
    405c:	7a000003 	bvc	4070 <__RW_SIZE__+0x3ad8>
    4060:	78080065 	stmdavc	r8, {r0, r2, r5, r6}
    4064:	0100001d 	tsteq	r0, sp, lsl r0
    4068:	21c7018a 	biccs	r0, r7, sl, lsl #3
    406c:	c61b0000 	ldrgt	r0, [fp], -r0
    4070:	2f000003 	svccs	0x00000003
    4074:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4078:	00659200 	rsbeq	r9, r5, r0, lsl #4
    407c:	001d9808 	andseq	r9, sp, r8, lsl #16
    4080:	1bac0100 	blne	feb04488 <MSP_BASE+0xdeaff488>
    4084:	00000307 	andeq	r0, r0, r7, lsl #6
    4088:	3000002f 	andcc	r0, r0, pc, lsr #32
    408c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4090:	080065c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, sp, lr}
    4094:	00001db0 			; <UNDEFINED> instruction: 0x00001db0
    4098:	f8018b01 			; <UNDEFINED> instruction: 0xf8018b01
    409c:	1b000021 	blne	4128 <__RW_SIZE__+0x3b90>
    40a0:	000003c6 	andeq	r0, r0, r6, asr #7
    40a4:	02fb1805 	rscseq	r1, fp, #327680	; 0x50000
    40a8:	65dc0000 	ldrbvs	r0, [ip]
    40ac:	1dd00800 	ldclne	8, cr0, [r0]
    40b0:	ac010000 	stcge	0, cr0, [r1], {-0}
    40b4:	0003071b 	andeq	r0, r3, fp, lsl r7
    40b8:	00000500 	andeq	r0, r0, r0, lsl #10
    40bc:	0003a230 	andeq	sl, r3, r0, lsr r2
    40c0:	00660e00 	rsbeq	r0, r6, r0, lsl #28
    40c4:	001de808 	andseq	lr, sp, r8, lsl #16
    40c8:	018c0100 	orreq	r0, ip, r0, lsl #2
    40cc:	00002229 	andeq	r2, r0, r9, lsr #4
    40d0:	0003ae1b 	andeq	sl, r3, fp, lsl lr
    40d4:	fb182b00 	blx	60ecde <__RW_SIZE__+0x60e746>
    40d8:	26000002 	strcs	r0, [r0], -r2
    40dc:	08080066 	stmdaeq	r8, {r1, r2, r5, r6}
    40e0:	0100001e 	tsteq	r0, lr, lsl r0
    40e4:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    40e8:	002b0000 	eoreq	r0, fp, r0
    40ec:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    40f0:	665e0000 	ldrbvs	r0, [lr], -r0
    40f4:	1e200800 	cdpne	8, 2, cr0, cr0, cr0, {0}
    40f8:	8d010000 	stchi	0, cr0, [r1, #-0]
    40fc:	00225a01 	eoreq	r5, r2, r1, lsl #20
    4100:	03c61b00 	biceq	r1, r6, #0, 22
    4104:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4108:	000002fb 	strdeq	r0, [r0], -fp
    410c:	08006676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, sp, lr}
    4110:	00001e40 	andeq	r1, r0, r0, asr #28
    4114:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    4118:	00000003 	andeq	r0, r0, r3
    411c:	ba300000 	blt	c04124 <__RW_SIZE__+0xc03b8c>
    4120:	ac000003 	stcge	0, cr0, [r0], {3}
    4124:	58080066 	stmdapl	r8, {r1, r2, r5, r6}
    4128:	0100001e 	tsteq	r0, lr, lsl r0
    412c:	228b018e 	addcs	r0, fp, #-2147483613	; 0x80000023
    4130:	c61b0000 	ldrgt	r0, [fp], -r0
    4134:	00000003 	andeq	r0, r0, r3
    4138:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    413c:	0066c400 	rsbeq	ip, r6, r0, lsl #8
    4140:	001e7808 	andseq	r7, lr, r8, lsl #16
    4144:	1bac0100 	blne	feb0454c <MSP_BASE+0xdeaff54c>
    4148:	00000307 	andeq	r0, r0, r7, lsl #6
    414c:	30000000 	andcc	r0, r0, r0
    4150:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4154:	080066f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, sp, lr}
    4158:	00001e90 	muleq	r0, r0, lr
    415c:	bc018f01 	stclt	15, cr8, [r1], {1}
    4160:	1b000022 	blne	41f0 <__RW_SIZE__+0x3c58>
    4164:	000003c6 	andeq	r0, r0, r6, asr #7
    4168:	02fb1801 	rscseq	r1, fp, #65536	; 0x10000
    416c:	670c0000 	strvs	r0, [ip, -r0]
    4170:	1eb00800 	cdpne	8, 11, cr0, cr0, cr0, {0}
    4174:	ac010000 	stcge	0, cr0, [r1], {-0}
    4178:	0003071b 	andeq	r0, r3, fp, lsl r7
    417c:	00000100 	andeq	r0, r0, r0, lsl #2
    4180:	0003ba30 	andeq	fp, r3, r0, lsr sl
    4184:	00673e00 	rsbeq	r3, r7, r0, lsl #28
    4188:	001ec808 	andseq	ip, lr, r8, lsl #16
    418c:	01900100 	orrseq	r0, r0, r0, lsl #2
    4190:	000022ed 	andeq	r2, r0, sp, ror #5
    4194:	0003c61b 	andeq	ip, r3, fp, lsl r6
    4198:	fb183f00 	blx	613da2 <__RW_SIZE__+0x61380a>
    419c:	56000002 	strpl	r0, [r0], -r2
    41a0:	e8080067 	stmda	r8, {r0, r1, r2, r5, r6}
    41a4:	0100001e 	tsteq	r0, lr, lsl r0
    41a8:	03071bac 	movweq	r1, #31660	; 0x7bac
    41ac:	003f0000 	eorseq	r0, pc, r0
    41b0:	03a23000 			; <UNDEFINED> instruction: 0x03a23000
    41b4:	67880000 	strvs	r0, [r8, r0]
    41b8:	1f000800 	svcne	0x00000800
    41bc:	91010000 	mrsls	r0, (UNDEF: 1)
    41c0:	00231e01 	eoreq	r1, r3, r1, lsl #28
    41c4:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
    41c8:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
    41cc:	000002fb 	strdeq	r0, [r0], -fp
    41d0:	080067a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, sp, lr}
    41d4:	00001f20 	andeq	r1, r0, r0, lsr #30
    41d8:	071ba401 	ldreq	sl, [fp, -r1, lsl #8]
    41dc:	2a000003 	bcs	41f0 <__RW_SIZE__+0x3c58>
    41e0:	ba300000 	blt	c041e8 <__RW_SIZE__+0xc03c50>
    41e4:	d8000003 	stmdale	r0, {r0, r1}
    41e8:	38080067 	stmdacc	r8, {r0, r1, r2, r5, r6}
    41ec:	0100001f 	tsteq	r0, pc, lsl r0
    41f0:	234f0192 	movtcs	r0, #61842	; 0xf192
    41f4:	c61b0000 	ldrgt	r0, [fp], -r0
    41f8:	00000003 	andeq	r0, r0, r3
    41fc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4200:	0067f000 	rsbeq	pc, r7, r0
    4204:	001f5808 	andseq	r5, pc, r8, lsl #16
    4208:	1bac0100 	blne	feb04610 <MSP_BASE+0xdeaff610>
    420c:	00000307 	andeq	r0, r0, r7, lsl #6
    4210:	30000000 	andcc	r0, r0, r0
    4214:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4218:	08006826 	stmdaeq	r0, {r1, r2, r5, fp, sp, lr}
    421c:	00001f70 	andeq	r1, r0, r0, ror pc
    4220:	80019301 	andhi	r9, r1, r1, lsl #6
    4224:	1b000023 	blne	42b8 <__RW_SIZE__+0x3d20>
    4228:	000003c6 	andeq	r0, r0, r6, asr #7
    422c:	02fb1800 	rscseq	r1, fp, #0, 16
    4230:	683e0000 	ldmdavs	lr!, {}	; <UNPREDICTABLE>
    4234:	1f900800 	svcne	0x00900800
    4238:	ac010000 	stcge	0, cr0, [r1], {-0}
    423c:	0003071b 	andeq	r0, r3, fp, lsl r7
    4240:	00000000 	andeq	r0, r0, r0
    4244:	0003ba30 	andeq	fp, r3, r0, lsr sl
    4248:	00687400 	rsbeq	r7, r8, r0, lsl #8
    424c:	001fa808 	andseq	sl, pc, r8, lsl #16
    4250:	01940100 	orrseq	r0, r4, r0, lsl #2
    4254:	000023b1 			; <UNDEFINED> instruction: 0x000023b1
    4258:	0003c61b 	andeq	ip, r3, fp, lsl r6
    425c:	fb180000 	blx	604266 <__RW_SIZE__+0x603cce>
    4260:	8c000002 	stchi	0, cr0, [r0], {2}
    4264:	c8080068 	stmdagt	r8, {r3, r5, r6}
    4268:	0100001f 	tsteq	r0, pc, lsl r0
    426c:	03071bac 	movweq	r1, #31660	; 0x7bac
    4270:	00000000 	andeq	r0, r0, r0
    4274:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    4278:	68bc0000 	ldmvs	ip!, {}	; <UNPREDICTABLE>
    427c:	1fe00800 	svcne	0x00e00800
    4280:	95010000 	strls	r0, [r1, #-0]
    4284:	0023e201 	eoreq	lr, r3, r1, lsl #4
    4288:	03c62100 	biceq	r2, r6, #0, 2
    428c:	186f0000 	stmdane	pc!, {}^	; <UNPREDICTABLE>
    4290:	000002fb 	strdeq	r0, [r0], -fp
    4294:	080068d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, sp, lr}
    4298:	00002000 	andeq	r2, r0, r0
    429c:	0721ac01 	streq	sl, [r1, -r1, lsl #24]!
    42a0:	6f000003 	svcvs	0x00000003
    42a4:	a2300000 	eorsge	r0, r0, #0
    42a8:	06000003 	streq	r0, [r0], -r3
    42ac:	18080069 	stmdane	r8, {r0, r3, r5, r6}
    42b0:	01000020 	tsteq	r0, r0, lsr #32
    42b4:	24130196 	ldrcs	r0, [r3], #-406	; 0xfffffe6a
    42b8:	ae1b0000 	cdpge	0, 1, cr0, cr11, cr0, {0}
    42bc:	11000003 	tstne	r0, r3
    42c0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    42c4:	00691e00 	rsbeq	r1, r9, r0, lsl #28
    42c8:	00203808 	eoreq	r3, r0, r8, lsl #16
    42cc:	1ba40100 	blne	fe9046d4 <MSP_BASE+0xde8ff6d4>
    42d0:	00000307 	andeq	r0, r0, r7, lsl #6
    42d4:	30000011 	andcc	r0, r0, r1, lsl r0
    42d8:	00000313 	andeq	r0, r0, r3, lsl r3
    42dc:	0800694e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, sp, lr}
    42e0:	00002050 	andeq	r2, r0, r0, asr r0
    42e4:	3c019701 	stccc	7, cr9, [r1], {1}
    42e8:	1b000024 	blne	4380 <__RW_SIZE__+0x3de8>
    42ec:	0000031f 	andeq	r0, r0, pc, lsl r3
    42f0:	20501c78 	subscs	r1, r0, r8, ror ip
    42f4:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    42f8:	02000003 	andeq	r0, r0, #3
    42fc:	00006091 	muleq	r0, r1, r0
    4300:	0003a229 	andeq	sl, r3, r9, lsr #4
    4304:	00697000 	rsbeq	r7, r9, r0
    4308:	00005808 	andeq	r5, r0, r8, lsl #16
    430c:	01990100 	orrseq	r0, r9, r0, lsl #2
    4310:	0000246d 	andeq	r2, r0, sp, ror #8
    4314:	0003ae1b 	andeq	sl, r3, fp, lsl lr
    4318:	fb182900 	blx	60e722 <__RW_SIZE__+0x60e18a>
    431c:	8a000002 	bhi	432c <__RW_SIZE__+0x3d94>
    4320:	68080069 	stmdavs	r8, {r0, r3, r5, r6}
    4324:	01000020 	tsteq	r0, r0, lsr #32
    4328:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    432c:	00290000 	eoreq	r0, r9, r0
    4330:	03632900 	cmneq	r3, #0, 18
    4334:	69cc0000 	stmibvs	ip, {}^	; <UNPREDICTABLE>
    4338:	00060800 	andeq	r0, r6, r0, lsl #16
    433c:	9d010000 	stcls	0, cr0, [r1, #-0]
    4340:	00249201 	eoreq	r9, r4, r1, lsl #4
    4344:	69d22a00 	ldmibvs	r2, {r9, fp, sp}^
    4348:	0ed40800 	cdpeq	8, 13, cr0, cr4, cr0, {0}
    434c:	01270000 	teqeq	r7, r0
    4350:	00740250 	rsbseq	r0, r4, r0, asr r2
    4354:	13290000 	teqne	r9, #0
    4358:	d2000003 	andle	r0, r0, #3
    435c:	1c080069 	stcne	0, cr0, [r8], {105}	; 0x69
    4360:	01000000 	mrseq	r0, (UNDEF: 0)
    4364:	24c0019e 	strbcs	r0, [r0], #414	; 0x19e
    4368:	1f340000 	svcne	0x00340000
    436c:	2c000003 	stccs	0, cr0, [r0], {3}
    4370:	69d23501 	ldmibvs	r2, {r0, r8, sl, ip, sp}^
    4374:	001c0800 	andseq	r0, ip, r0, lsl #16
    4378:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    437c:	02000003 	andeq	r0, r0, #3
    4380:	00006491 	muleq	r0, r1, r4
    4384:	0069cc25 	rsbeq	ip, r9, r5, lsr #24
    4388:	00059708 	andeq	r9, r5, r8, lsl #14
    438c:	5e2b0000 	cdppl	0, 2, cr0, cr11, cr0, {0}
    4390:	01000003 	tsteq	r0, r3
    4394:	6a0401a3 	bvs	104a28 <__RW_SIZE__+0x104490>
    4398:	03c00800 	biceq	r0, r0, #0, 16
    439c:	9c010000 	stcls	0, cr0, [r1], {-0}
    43a0:	000027ee 	andeq	r2, r0, lr, ror #15
    43a4:	0100782c 	tsteq	r0, ip, lsr #16
    43a8:	004501a3 	subeq	r0, r5, r3, lsr #3
    43ac:	178c0000 	strne	r0, [ip, r0]
    43b0:	792c0000 	stmdbvc	ip!, {}	; <UNPREDICTABLE>
    43b4:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    43b8:	00000045 	andeq	r0, r0, r5, asr #32
    43bc:	000017ad 	andeq	r1, r0, sp, lsr #15
    43c0:	000d9032 	andeq	r9, sp, r2, lsr r0
    43c4:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    43c8:	00000045 	andeq	r0, r0, r5, asr #32
    43cc:	000017ce 	andeq	r1, r0, lr, asr #15
    43d0:	00036c30 	andeq	r6, r3, r0, lsr ip
    43d4:	006a0600 	rsbeq	r0, sl, r0, lsl #12
    43d8:	00208808 	eoreq	r8, r0, r8, lsl #16
    43dc:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    43e0:	000027a1 	andeq	r2, r0, r1, lsr #15
    43e4:	00038116 	andeq	r8, r3, r6, lsl r1
    43e8:	0017ef00 	andseq	lr, r7, r0, lsl #30
    43ec:	03781600 	cmneq	r8, #0, 12
    43f0:	18020000 	stmdane	r2, {}	; <UNPREDICTABLE>
    43f4:	b0180000 	andslt	r0, r8, r0
    43f8:	06000008 	streq	r0, [r0], -r8
    43fc:	8808006a 	stmdahi	r8, {r1, r3, r5, r6}
    4400:	01000020 	tsteq	r0, r0, lsr #32
    4404:	08da16ef 	ldmeq	sl, {r0, r1, r2, r3, r5, r6, r7, r9, sl, ip}^
    4408:	17ef0000 	strbne	r0, [pc, r0]!
    440c:	d0160000 	andsle	r0, r6, r0
    4410:	02000008 	andeq	r0, r0, #8
    4414:	16000018 			; <UNDEFINED> instruction: 0x16000018
    4418:	000008c6 	andeq	r0, r0, r6, asr #17
    441c:	000017ef 	andeq	r1, r0, pc, ror #15
    4420:	0008bc16 	andeq	fp, r8, r6, lsl ip
    4424:	00180200 	andseq	r0, r8, r0, lsl #4
    4428:	03a21700 			; <UNDEFINED> instruction: 0x03a21700
    442c:	6a060000 	bvs	184434 <__RW_SIZE__+0x183e9c>
    4430:	20a00800 	adccs	r0, r0, r0, lsl #16
    4434:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    4438:	00002597 	muleq	r0, r7, r5
    443c:	0003ae16 	andeq	sl, r3, r6, lsl lr
    4440:	00181500 	andseq	r1, r8, r0, lsl #10
    4444:	02fb1800 	rscseq	r1, fp, #0, 16
    4448:	6a2a0000 	bvs	a84450 <__RW_SIZE__+0xa83eb8>
    444c:	20d00800 	sbcscs	r0, r0, r0, lsl #16
    4450:	a4010000 	strge	r0, [r1], #-0
    4454:	00030719 	andeq	r0, r3, r9, lsl r7
    4458:	17000000 	strne	r0, [r0, -r0]
    445c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4460:	08006a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, sp, lr}
    4464:	000020e8 	andeq	r2, r0, r8, ror #1
    4468:	25cddf01 	strbcs	sp, [sp, #3841]	; 0xf01
    446c:	c6160000 	ldrgt	r0, [r6], -r0
    4470:	28000003 	stmdacs	r0, {r0, r1}
    4474:	1a000018 	bne	44dc <__RW_SIZE__+0x3f44>
    4478:	000002fb 	strdeq	r0, [r0], -fp
    447c:	08006a84 	stmdaeq	r0, {r2, r7, r9, fp, sp, lr}
    4480:	00000020 	andeq	r0, r0, r0, lsr #32
    4484:	0716ac01 	ldreq	sl, [r6, -r1, lsl #24]
    4488:	3b000003 	blcc	449c <__RW_SIZE__+0x3f04>
    448c:	00000018 	andeq	r0, r0, r8, lsl r0
    4490:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    4494:	6ab00000 	bvs	fec0449c <MSP_BASE+0xdebff49c>
    4498:	21100800 	tstcs	r0, r0, lsl #16
    449c:	e0010000 	and	r0, r1, r0
    44a0:	000025ff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    44a4:	0003c616 	andeq	ip, r3, r6, lsl r6
    44a8:	00184e00 	andseq	r4, r8, r0, lsl #28
    44ac:	02fb1800 	rscseq	r1, fp, #0, 16
    44b0:	6ace0000 	bvs	ff3844b8 <MSP_BASE+0xdf37f4b8>
    44b4:	21300800 	teqcs	r0, r0, lsl #16
    44b8:	ac010000 	stcge	0, cr0, [r1], {-0}
    44bc:	00030719 	andeq	r0, r3, r9, lsl r7
    44c0:	17000000 	strne	r0, [r0, -r0]
    44c4:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    44c8:	08006b02 	stmdaeq	r0, {r1, r8, r9, fp, sp, lr}
    44cc:	00002148 	andeq	r2, r0, r8, asr #2
    44d0:	2635e101 	ldrtcs	lr, [r5], -r1, lsl #2
    44d4:	c6160000 	ldrgt	r0, [r6], -r0
    44d8:	61000003 	tstvs	r0, r3
    44dc:	18000018 	stmdane	r0, {r3, r4}
    44e0:	000002fb 	strdeq	r0, [r0], -fp
    44e4:	08006b22 	stmdaeq	r0, {r1, r5, r8, r9, fp, sp, lr}
    44e8:	00002168 	andeq	r2, r0, r8, ror #2
    44ec:	0716ac01 	ldreq	sl, [r6, -r1, lsl #24]
    44f0:	74000003 	strvc	r0, [r0], #-3
    44f4:	00000018 	andeq	r0, r0, r8, lsl r0
    44f8:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    44fc:	6b540000 	blvs	1504504 <__RW_SIZE__+0x1503f6c>
    4500:	21800800 	orrcs	r0, r0, r0, lsl #16
    4504:	e2010000 	and	r0, r1, #0
    4508:	00002663 	andeq	r2, r0, r3, ror #12
    450c:	0003c619 	andeq	ip, r3, r9, lsl r6
    4510:	02fb1800 	rscseq	r1, fp, #0, 16
    4514:	6b6c0000 	blvs	1b0451c <__RW_SIZE__+0x1b03f84>
    4518:	21a00800 	lslcs	r0, r0, #16
    451c:	ac010000 	stcge	0, cr0, [r1], {-0}
    4520:	00030719 	andeq	r0, r3, r9, lsl r7
    4524:	17000000 	strne	r0, [r0, -r0]
    4528:	000003a2 	andeq	r0, r0, r2, lsr #7
    452c:	08006b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr}
    4530:	000021b8 			; <UNDEFINED> instruction: 0x000021b8
    4534:	2695e401 	ldrcs	lr, [r5], r1, lsl #8
    4538:	ae160000 	cdpge	0, 1, cr0, cr6, cr0, {0}
    453c:	87000003 	strhi	r0, [r0, -r3]
    4540:	18000018 	stmdane	r0, {r3, r4}
    4544:	000002fb 	strdeq	r0, [r0], -fp
    4548:	08006bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr}
    454c:	000021e0 	andeq	r2, r0, r0, ror #3
    4550:	0719a401 	ldreq	sl, [r9, -r1, lsl #8]
    4554:	00000003 	andeq	r0, r0, r3
    4558:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    455c:	6be80000 	blvs	ffa04564 <MSP_BASE+0xdf9ff564>
    4560:	21f80800 	mvnscs	r0, r0, lsl #16
    4564:	e5010000 	str	r0, [r1, #-0]
    4568:	000026cb 	andeq	r2, r0, fp, asr #13
    456c:	0003c616 	andeq	ip, r3, r6, lsl r6
    4570:	00189a00 	andseq	r9, r8, r0, lsl #20
    4574:	02fb1a00 	rscseq	r1, fp, #0, 20
    4578:	6c080000 	stcvs	0, cr0, [r8], {-0}
    457c:	00200800 	eoreq	r0, r0, r0, lsl #16
    4580:	ac010000 	stcge	0, cr0, [r1], {-0}
    4584:	00030716 	andeq	r0, r3, r6, lsl r7
    4588:	0018ad00 	andseq	sl, r8, r0, lsl #26
    458c:	17000000 	strne	r0, [r0, -r0]
    4590:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4594:	08006c32 	stmdaeq	r0, {r1, r4, r5, sl, fp, sp, lr}
    4598:	00002220 	andeq	r2, r0, r0, lsr #4
    459c:	26fde601 	ldrbtcs	lr, [sp], r1, lsl #12
    45a0:	c6160000 	ldrgt	r0, [r6], -r0
    45a4:	c0000003 	andgt	r0, r0, r3
    45a8:	18000018 	stmdane	r0, {r3, r4}
    45ac:	000002fb 	strdeq	r0, [r0], -fp
    45b0:	08006c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp, sp, lr}
    45b4:	00002240 	andeq	r2, r0, r0, asr #4
    45b8:	0719ac01 	ldreq	sl, [r9, -r1, lsl #24]
    45bc:	00000003 	andeq	r0, r0, r3
    45c0:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    45c4:	6c7c0000 	ldclvs	0, cr0, [ip], #-0
    45c8:	22580800 	subscs	r0, r8, #0, 16
    45cc:	e7010000 	str	r0, [r1, -r0]
    45d0:	00002733 	andeq	r2, r0, r3, lsr r7
    45d4:	0003c616 	andeq	ip, r3, r6, lsl r6
    45d8:	0018d300 	andseq	sp, r8, r0, lsl #6
    45dc:	02fb1800 	rscseq	r1, fp, #0, 16
    45e0:	6c940000 	ldcvs	0, cr0, [r4], {0}
    45e4:	22780800 	rsbscs	r0, r8, #0, 16
    45e8:	ac010000 	stcge	0, cr0, [r1], {-0}
    45ec:	00030716 	andeq	r0, r3, r6, lsl r7
    45f0:	0018e600 	andseq	lr, r8, r0, lsl #12
    45f4:	17000000 	strne	r0, [r0, -r0]
    45f8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    45fc:	08006cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, sp, lr}
    4600:	00002290 	muleq	r0, r0, r2
    4604:	2761e801 	strbcs	lr, [r1, -r1, lsl #16]!
    4608:	c6190000 	ldrgt	r0, [r9], -r0
    460c:	18000003 	stmdane	r0, {r0, r1}
    4610:	000002fb 	strdeq	r0, [r0], -fp
    4614:	08006cdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr}
    4618:	000022b0 			; <UNDEFINED> instruction: 0x000022b0
    461c:	0719ac01 	ldreq	sl, [r9, -r1, lsl #24]
    4620:	00000003 	andeq	r0, r0, r3
    4624:	035b1800 	cmpeq	fp, #0, 16
    4628:	6d0c0000 	stcvs	0, cr0, [ip, #-0]
    462c:	22c80800 	sbccs	r0, r8, #0, 16
    4630:	ea010000 	b	44638 <__RW_SIZE__+0x440a0>
    4634:	0003a218 	andeq	sl, r3, r8, lsl r2
    4638:	006d0c00 	rsbeq	r0, sp, r0, lsl #24
    463c:	0022e808 	eoreq	lr, r2, r8, lsl #16
    4640:	16d90100 	ldrbne	r0, [r9], r0, lsl #2
    4644:	000003ae 	andeq	r0, r0, lr, lsr #7
    4648:	000018f9 	strdeq	r1, [r0], -r9
    464c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4650:	006d2600 	rsbeq	r2, sp, r0, lsl #12
    4654:	00231008 	eoreq	r1, r3, r8
    4658:	19a40100 	stmibne	r4!, {r8}
    465c:	00000307 	andeq	r0, r0, r7, lsl #6
    4660:	00000000 	andeq	r0, r0, r0
    4664:	045c3600 	ldrbeq	r3, [ip], #-1536	; 0xfffffa00
    4668:	6d580000 	ldclvs	0, cr0, [r8, #-0]
    466c:	23280800 	teqcs	r8, #0, 16
    4670:	a6010000 	strge	r0, [r1], -r0
    4674:	04681601 	strbteq	r1, [r8], #-1537	; 0xfffff9ff
    4678:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
    467c:	fb370000 	blx	dc4686 <__RW_SIZE__+0xdc40ee>
    4680:	78000002 	stmdavc	r0, {r1}
    4684:	2008006d 	andcs	r0, r8, sp, rrx
    4688:	01000000 	mrseq	r0, (UNDEF: 0)
    468c:	0027d380 	eoreq	sp, r7, r0, lsl #7
    4690:	03071900 	movweq	r1, #30976	; 0x7900
    4694:	1a000000 	bne	469c <__RW_SIZE__+0x4104>
    4698:	000002fb 	strdeq	r0, [r0], -fp
    469c:	08006d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, sp, lr}
    46a0:	00000018 	andeq	r0, r0, r8, lsl r0
    46a4:	07168101 	ldreq	r8, [r6, -r1, lsl #2]
    46a8:	1f000003 	svcne	0x00000003
    46ac:	00000019 	andeq	r0, r0, r9, lsl r0
    46b0:	82380000 	eorshi	r0, r8, #0
    46b4:	04000000 	streq	r0, [r0], #-0
    46b8:	033306ce 	teqeq	r3, #216006656	; 0xce00000
    46bc:	db390000 	blle	e446c4 <__RW_SIZE__+0xe4412c>
    46c0:	01000008 	tsteq	r0, r8
    46c4:	0002f02d 	andeq	pc, r2, sp, lsr #32
    46c8:	98030500 	stmdals	r3, {r8, sl}
    46cc:	39200005 	stmdbcc	r0!, {r0, r2}
    46d0:	000008e2 	andeq	r0, r0, r2, ror #17
    46d4:	00452f01 	subeq	r2, r5, r1, lsl #30
    46d8:	03050000 	movweq	r0, #20480	; 0x5000
    46dc:	200005a4 	andcs	r0, r0, r4, lsr #11
    46e0:	00091439 	andeq	r1, r9, r9, lsr r4
    46e4:	45300100 	ldrmi	r0, [r0, #-256]!	; 0xffffff00
    46e8:	05000000 	streq	r0, [r0, #-0]
    46ec:	00000003 	andeq	r0, r0, r3
    46f0:	01f70020 	mvnseq	r0, r0, lsr #32
    46f4:	00040000 	andeq	r0, r4, r0
    46f8:	00000ab5 			; <UNDEFINED> instruction: 0x00000ab5
    46fc:	01080104 	tsteq	r8, r4, lsl #2
    4700:	0f010000 	svceq	0x00010000
    4704:	1300000a 	movwne	r0, #10
    4708:	c4000000 	strgt	r0, [r0], #-0
    470c:	7208006d 	andvc	r0, r8, #109	; 0x6d
    4710:	eb000000 	bl	4718 <__RW_SIZE__+0x4180>
    4714:	02000018 	andeq	r0, r0, #24
    4718:	00990601 	addseq	r0, r9, r1, lsl #12
    471c:	01020000 	mrseq	r0, (UNDEF: 2)
    4720:	00009708 	andeq	r9, r0, r8, lsl #14
    4724:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    4728:	000000f2 	strdeq	r0, [r0], -r2
    472c:	6f070202 	svcvs	0x00070202
    4730:	02000000 	andeq	r0, r0, #0
    4734:	00050504 	andeq	r0, r5, r4, lsl #10
    4738:	a7030000 	strge	r0, [r3, -r0]
    473c:	03000001 	movweq	r0, #1
    4740:	00005350 	andeq	r5, r0, r0, asr r3
    4744:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4748:	000000cc 	andeq	r0, r0, ip, asr #1
    474c:	00050802 	andeq	r0, r5, r2, lsl #16
    4750:	02000000 	andeq	r0, r0, #0
    4754:	00c70708 	sbceq	r0, r7, r8, lsl #14
    4758:	04040000 	streq	r0, [r4], #-0
    475c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4760:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4764:	000000d1 	ldrdeq	r0, [r0], -r1
    4768:	de070402 	cdple	4, 0, cr0, cr7, cr2, {0}
    476c:	05000000 	streq	r0, [r0, #-0]
    4770:	00000048 	andeq	r0, r0, r8, asr #32
    4774:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
    4778:	0000e703 	andeq	lr, r0, r3, lsl #14
    477c:	52430700 	subpl	r0, r3, #0, 14
    4780:	eb02004c 	bl	848b8 <__RW_SIZE__+0x84320>
    4784:	00007d03 	andeq	r7, r0, r3, lsl #26
    4788:	43070000 	movwmi	r0, #28672	; 0x7000
    478c:	02004852 	andeq	r4, r0, #5373952	; 0x520000
    4790:	007d03ec 	rsbseq	r0, sp, ip, ror #7
    4794:	07040000 	streq	r0, [r4, -r0]
    4798:	00524449 	subseq	r4, r2, r9, asr #8
    479c:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
    47a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    47a4:	52444f07 	subpl	r4, r4, #7, 30
    47a8:	03ee0200 	mvneq	r0, #0, 4
    47ac:	0000007d 	andeq	r0, r0, sp, ror r0
    47b0:	03ac080c 			; <UNDEFINED> instruction: 0x03ac080c
    47b4:	ef020000 	svc	0x00020000
    47b8:	00007d03 	andeq	r7, r0, r3, lsl #26
    47bc:	42071000 	andmi	r1, r7, #0
    47c0:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
    47c4:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
    47c8:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    47cc:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
    47d0:	7d03f102 	stfvcd	f7, [r3, #-8]
    47d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    47d8:	06990900 	ldreq	r0, [r9], r0, lsl #18
    47dc:	f2020000 	vhadd.s8	d0, d2, d0
    47e0:	00008203 	andeq	r8, r0, r3, lsl #4
    47e4:	02280600 	eoreq	r0, r8, #0, 12
    47e8:	017e0434 	cmneq	lr, r4, lsr r4
    47ec:	43070000 	movwmi	r0, #28672	; 0x7000
    47f0:	36020052 			; <UNDEFINED> instruction: 0x36020052
    47f4:	00007d04 	andeq	r7, r0, r4, lsl #26
    47f8:	4f080000 	svcmi	0x00080000
    47fc:	02000008 	andeq	r0, r0, #8
    4800:	007d0437 	rsbseq	r0, sp, r7, lsr r4
    4804:	07040000 	streq	r0, [r4, -r0]
    4808:	00524943 	subseq	r4, r2, r3, asr #18
    480c:	7d043802 	stcvc	8, cr3, [r4, #-8]
    4810:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4814:	0000be08 	andeq	fp, r0, r8, lsl #28
    4818:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
    481c:	0000007d 	andeq	r0, r0, sp, ror r0
    4820:	0066080c 	rsbeq	r0, r6, ip, lsl #16
    4824:	3a020000 	bcc	8482c <__RW_SIZE__+0x84294>
    4828:	00007d04 	andeq	r7, r0, r4, lsl #26
    482c:	52081000 	andpl	r1, r8, #0
    4830:	02000000 	andeq	r0, r0, #0
    4834:	007d043b 	rsbseq	r0, sp, fp, lsr r4
    4838:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    483c:	000000ae 	andeq	r0, r0, lr, lsr #1
    4840:	7d043c02 	stcvc	12, cr3, [r4, #-8]
    4844:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4848:	0000b608 	andeq	fp, r0, r8, lsl #12
    484c:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
    4850:	0000007d 	andeq	r0, r0, sp, ror r0
    4854:	000e081c 	andeq	r0, lr, ip, lsl r8
    4858:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    485c:	00007d04 	andeq	r7, r0, r4, lsl #26
    4860:	43072000 	movwmi	r2, #28672	; 0x7000
    4864:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
    4868:	007d043f 	rsbseq	r0, sp, pc, lsr r4
    486c:	00240000 	eoreq	r0, r4, r0
    4870:	0000fc09 	andeq	pc, r0, r9, lsl #24
    4874:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
    4878:	000000f3 	strdeq	r0, [r0], -r3
    487c:	a0080102 	andge	r0, r8, r2, lsl #2
    4880:	0a000000 	beq	4888 <__RW_SIZE__+0x42f0>
    4884:	00000a20 	andeq	r0, r0, r0, lsr #20
    4888:	6dc40301 	stclvs	3, cr0, [r4, #4]
    488c:	002e0800 	eoreq	r0, lr, r0, lsl #16
    4890:	9c010000 	stcls	0, cr0, [r1], {-0}
    4894:	000a030b 	andeq	r0, sl, fp, lsl #6
    4898:	f40a0100 	vst4.8	{d0,d2,d4,d6}, [sl], r0
    489c:	1c08006d 	stcne	0, cr0, [r8], {109}	; 0x6d
    48a0:	01000000 	mrseq	r0, (UNDEF: 0)
    48a4:	0001c79c 	muleq	r1, ip, r7
    48a8:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
    48ac:	0a01006d 	beq	44a68 <__RW_SIZE__+0x444d0>
    48b0:	0000006f 	andeq	r0, r0, pc, rrx
    48b4:	00001932 	andeq	r1, r0, r2, lsr r9
    48b8:	0a150a00 	beq	5470c0 <__RW_SIZE__+0x546b28>
    48bc:	0f010000 	svceq	0x00010000
    48c0:	08006e10 	stmdaeq	r0, {r4, r9, sl, fp, sp, lr}
    48c4:	00000012 	andeq	r0, r0, r2, lsl r0
    48c8:	f70a9c01 			; <UNDEFINED> instruction: 0xf70a9c01
    48cc:	01000009 	tsteq	r0, r9
    48d0:	006e2414 	rsbeq	r2, lr, r4, lsl r4
    48d4:	00001208 	andeq	r1, r0, r8, lsl #4
    48d8:	0d9c0100 	ldfeqs	f0, [ip]
    48dc:	00000082 	andeq	r0, r0, r2, lsl #1
    48e0:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
    48e4:	05000001 	streq	r0, [r0, #-1]
    48e8:	00000068 	andeq	r0, r0, r8, rrx
    48ec:	001ca200 	andseq	sl, ip, r0, lsl #4
    48f0:	7d000400 	cfstrsvc	mvf0, [r0, #-0]
    48f4:	0400000b 	streq	r0, [r0], #-11
    48f8:	00010801 	andeq	r0, r1, r1, lsl #16
    48fc:	0c310100 	ldfeqs	f0, [r1], #-0
    4900:	00130000 	andseq	r0, r3, r0
    4904:	6e380000 	cdpvs	0, 3, cr0, cr8, cr0, {0}
    4908:	15500800 	ldrbne	r0, [r0, #-2048]	; 0xfffff800
    490c:	198a0000 	stmibne	sl, {}	; <UNPREDICTABLE>
    4910:	01020000 	mrseq	r0, (UNDEF: 2)
    4914:	00009906 	andeq	r9, r0, r6, lsl #18
    4918:	026b0300 	rsbeq	r0, fp, #0, 6
    491c:	2a020000 	bcs	84924 <__RW_SIZE__+0x8438c>
    4920:	00000037 	andeq	r0, r0, r7, lsr r0
    4924:	97080102 	strls	r0, [r8, -r2, lsl #2]
    4928:	02000000 	andeq	r0, r0, #0
    492c:	00f20502 	rscseq	r0, r2, r2, lsl #10
    4930:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    4934:	02000002 	andeq	r0, r0, #2
    4938:	00005036 	andeq	r5, r0, r6, lsr r0
    493c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4940:	0000006f 	andeq	r0, r0, pc, rrx
    4944:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    4948:	03000000 	movweq	r0, #0
    494c:	000001a7 	andeq	r0, r0, r7, lsr #3
    4950:	00695002 	rsbeq	r5, r9, r2
    4954:	04020000 	streq	r0, [r2], #-0
    4958:	0000cc07 	andeq	ip, r0, r7, lsl #24
    495c:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    4960:	00000000 	andeq	r0, r0, r0
    4964:	c7070802 	strgt	r0, [r7, -r2, lsl #16]
    4968:	04000000 	streq	r0, [r0], #-0
    496c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4970:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    4974:	0000d107 	andeq	sp, r0, r7, lsl #2
    4978:	07040200 	streq	r0, [r4, -r0, lsl #4]
    497c:	000000de 	ldrdeq	r0, [r0], -lr
    4980:	00005e05 	andeq	r5, r0, r5, lsl #28
    4984:	03740600 	cmneq	r4, #0, 12
    4988:	0001859b 	muleq	r1, fp, r5
    498c:	0a9a0700 	beq	fe686594 <MSP_BASE+0xde681594>
    4990:	9d030000 	stcls	0, cr0, [r3, #-0]
    4994:	00000185 	andeq	r0, r0, r5, lsl #3
    4998:	0bf70700 	bleq	ffdc65a0 <MSP_BASE+0xdfdc15a0>
    499c:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    49a0:	00000093 	muleq	r0, r3, r0
    49a4:	0bf20704 	bleq	ffc865bc <MSP_BASE+0xdfc815bc>
    49a8:	9f030000 	svcls	0x00030000
    49ac:	00000093 	muleq	r0, r3, r0
    49b0:	0c080708 	stceq	7, cr0, [r8], {8}
    49b4:	a0030000 	andge	r0, r3, r0
    49b8:	00000093 	muleq	r0, r3, r0
    49bc:	4353080c 	cmpmi	r3, #12, 16	; 0xc0000
    49c0:	a1030052 	qaddge	r0, r2, r3
    49c4:	00000093 	muleq	r0, r3, r0
    49c8:	43430810 	movtmi	r0, #14352	; 0x3810
    49cc:	a2030052 	andge	r0, r3, #82	; 0x52
    49d0:	00000093 	muleq	r0, r3, r0
    49d4:	48530814 	ldmdami	r3, {r2, r4, fp}^
    49d8:	a3030050 	movwge	r0, #12368	; 0x3050
    49dc:	0000019a 	muleq	r0, sl, r1
    49e0:	0d410718 	stcleq	7, cr0, [r1, #-96]	; 0xffffffa0
    49e4:	a4030000 	strge	r0, [r3], #-0
    49e8:	00000093 	muleq	r0, r3, r0
    49ec:	0cea0724 	stcleq	7, cr0, [sl], #144	; 0x90
    49f0:	a5030000 	strge	r0, [r3, #-0]
    49f4:	00000093 	muleq	r0, r3, r0
    49f8:	0e5f0728 	cdpeq	7, 5, cr0, cr15, cr8, {1}
    49fc:	a6030000 	strge	r0, [r3], -r0
    4a00:	00000093 	muleq	r0, r3, r0
    4a04:	0c0e072c 	stceq	7, cr0, [lr], {44}	; 0x2c
    4a08:	a7030000 	strge	r0, [r3, -r0]
    4a0c:	00000093 	muleq	r0, r3, r0
    4a10:	0c200730 	stceq	7, cr0, [r0], #-192	; 0xffffff40
    4a14:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    4a18:	00000093 	muleq	r0, r3, r0
    4a1c:	0b770734 	bleq	1dc66f4 <__RW_SIZE__+0x1dc615c>
    4a20:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    4a24:	00000093 	muleq	r0, r3, r0
    4a28:	0b9b0738 	bleq	fe6c6710 <MSP_BASE+0xde6c1710>
    4a2c:	aa030000 	bge	c4a34 <__RW_SIZE__+0xc449c>
    4a30:	00000093 	muleq	r0, r3, r0
    4a34:	4650083c 			; <UNDEFINED> instruction: 0x4650083c
    4a38:	ab030052 	blge	c4b88 <__RW_SIZE__+0xc45f0>
    4a3c:	000001af 	andeq	r0, r0, pc, lsr #3
    4a40:	46440840 	strbmi	r0, [r4], -r0, asr #16
    4a44:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    4a48:	00000185 	andeq	r0, r0, r5, lsl #3
    4a4c:	44410848 	strbmi	r0, [r1], #-2120	; 0xfffff7b8
    4a50:	ad030052 	stcge	0, cr0, [r3, #-328]	; 0xfffffeb8
    4a54:	00000185 	andeq	r0, r0, r5, lsl #3
    4a58:	0c7f074c 	ldcleq	7, cr0, [pc], #-304	; 4930 <__RW_SIZE__+0x4398>
    4a5c:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    4a60:	000001c9 	andeq	r0, r0, r9, asr #3
    4a64:	0ac50750 	beq	ff1467ac <MSP_BASE+0xdf1417ac>
    4a68:	af030000 	svcge	0x00030000
    4a6c:	000001e3 	andeq	r0, r0, r3, ror #3
    4a70:	93090060 	movwls	r0, #36960	; 0x9060
    4a74:	0a000000 	beq	4a7c <__RW_SIZE__+0x44e4>
    4a78:	0000002c 	andeq	r0, r0, ip, lsr #32
    4a7c:	0000019a 	muleq	r0, sl, r1
    4a80:	00008c0b 	andeq	r8, r0, fp, lsl #24
    4a84:	05000b00 	streq	r0, [r0, #-2816]	; 0xfffff500
    4a88:	0000018a 	andeq	r0, r0, sl, lsl #3
    4a8c:	00005e0a 	andeq	r5, r0, sl, lsl #28
    4a90:	0001af00 	andeq	sl, r1, r0, lsl #30
    4a94:	008c0b00 	addeq	r0, ip, r0, lsl #22
    4a98:	00010000 	andeq	r0, r1, r0
    4a9c:	0001b409 	andeq	fp, r1, r9, lsl #8
    4aa0:	019f0500 	orrseq	r0, pc, r0, lsl #10
    4aa4:	5e0a0000 	cdppl	0, 0, cr0, cr10, cr0, {0}
    4aa8:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    4aac:	0b000001 	bleq	4ab8 <__RW_SIZE__+0x4520>
    4ab0:	0000008c 	andeq	r0, r0, ip, lsl #1
    4ab4:	ce090003 	cdpgt	0, 0, cr0, cr9, cr3, {0}
    4ab8:	05000001 	streq	r0, [r0, #-1]
    4abc:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    4ac0:	00005e0a 	andeq	r5, r0, sl, lsl #28
    4ac4:	0001e300 	andeq	lr, r1, r0, lsl #6
    4ac8:	008c0b00 	addeq	r0, ip, r0, lsl #22
    4acc:	00040000 	andeq	r0, r4, r0
    4ad0:	0001e809 	andeq	lr, r1, r9, lsl #16
    4ad4:	01d30500 	bicseq	r0, r3, r0, lsl #10
    4ad8:	b5030000 	strlt	r0, [r3, #-0]
    4adc:	0300000b 	movweq	r0, #11
    4ae0:	000098b0 			; <UNDEFINED> instruction: 0x000098b0
    4ae4:	03100c00 	tsteq	r0, #0, 24
    4ae8:	0236016d 	eorseq	r0, r6, #1073741851	; 0x4000001b
    4aec:	e90d0000 	stmdb	sp, {}	; <UNPREDICTABLE>
    4af0:	0300000d 	movweq	r0, #13
    4af4:	0093016f 	addseq	r0, r3, pc, ror #2
    4af8:	0d000000 	stceq	0, cr0, [r0, #-0]
    4afc:	00000cc8 	andeq	r0, r0, r8, asr #25
    4b00:	93017003 	movwls	r7, #4099	; 0x1003
    4b04:	04000000 	streq	r0, [r0], #-0
    4b08:	4c41560e 	mcrrmi	6, 0, r5, r1, cr14
    4b0c:	01710300 	cmneq	r1, r0, lsl #6
    4b10:	00000093 	muleq	r0, r3, r0
    4b14:	0dee0d08 	stcleq	13, cr0, [lr, #32]!
    4b18:	72030000 	andvc	r0, r3, #0
    4b1c:	00018501 	andeq	r8, r1, r1, lsl #10
    4b20:	0f000c00 	svceq	0x00000c00
    4b24:	00000b7c 	andeq	r0, r0, ip, ror fp
    4b28:	f8017303 			; <UNDEFINED> instruction: 0xf8017303
    4b2c:	05000001 	streq	r0, [r0, #-1]
    4b30:	00000045 	andeq	r0, r0, r5, asr #32
    4b34:	e9041c0c 	stmdb	r4, {r2, r3, sl, fp, ip}
    4b38:	0002ac03 	andeq	sl, r2, r3, lsl #24
    4b3c:	52430e00 	subpl	r0, r3, #0, 28
    4b40:	eb04004c 	bl	104c78 <__RW_SIZE__+0x1046e0>
    4b44:	00009303 	andeq	r9, r0, r3, lsl #6
    4b48:	430e0000 	movwmi	r0, #57344	; 0xe000
    4b4c:	04004852 	streq	r4, [r0], #-2130	; 0xfffff7ae
    4b50:	009303ec 	addseq	r0, r3, ip, ror #7
    4b54:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    4b58:	00524449 	subseq	r4, r2, r9, asr #8
    4b5c:	9303ed04 	movwls	lr, #15620	; 0x3d04
    4b60:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4b64:	52444f0e 	subpl	r4, r4, #14, 30	; 0x38
    4b68:	03ee0400 	mvneq	r0, #0, 8
    4b6c:	00000093 	muleq	r0, r3, r0
    4b70:	03ac0d0c 			; <UNDEFINED> instruction: 0x03ac0d0c
    4b74:	ef040000 	svc	0x00040000
    4b78:	00009303 	andeq	r9, r0, r3, lsl #6
    4b7c:	420e1000 	andmi	r1, lr, #0
    4b80:	04005252 	streq	r5, [r0], #-594	; 0xfffffdae
    4b84:	009303f0 			; <UNDEFINED> instruction: 0x009303f0
    4b88:	0d140000 	ldceq	0, cr0, [r4, #-0]
    4b8c:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
    4b90:	9303f104 	movwls	pc, #12548	; 0x3104	; <UNPREDICTABLE>
    4b94:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4b98:	06990f00 	ldreq	r0, [r9], r0, lsl #30
    4b9c:	f2040000 	vhadd.s8	d0, d4, d0
    4ba0:	00024703 	andeq	r4, r2, r3, lsl #14
    4ba4:	04500c00 	ldrbeq	r0, [r0], #-3072	; 0xfffff400
    4ba8:	04c904a2 	strbeq	r0, [r9], #1186	; 0x4a2
    4bac:	430e0000 	movwmi	r0, #57344	; 0xe000
    4bb0:	04003152 	streq	r3, [r0], #-338	; 0xfffffeae
    4bb4:	024204a4 	subeq	r0, r2, #164, 8	; 0xa4000000
    4bb8:	0d000000 	stceq	0, cr0, [r0, #-0]
    4bbc:	00000601 	andeq	r0, r0, r1, lsl #12
    4bc0:	4504a504 	strmi	sl, [r4, #-1284]	; 0xfffffafc
    4bc4:	02000000 	andeq	r0, r0, #0
    4bc8:	3252430e 	subscc	r4, r2, #939524096	; 0x38000000
    4bcc:	04a60400 	strteq	r0, [r6], #1024	; 0x400
    4bd0:	00000242 	andeq	r0, r0, r2, asr #4
    4bd4:	095d0d04 	ldmdbeq	sp, {r2, r8, sl, fp}^
    4bd8:	a7040000 	strge	r0, [r4, -r0]
    4bdc:	00004504 	andeq	r4, r0, r4, lsl #10
    4be0:	a40d0600 	strge	r0, [sp], #-1536	; 0xfffffa00
    4be4:	0400000d 	streq	r0, [r0], #-13
    4be8:	024204a8 	subeq	r0, r2, #168, 8	; 0xa8000000
    4bec:	0d080000 	stceq	0, cr0, [r8, #-0]
    4bf0:	0000060b 	andeq	r0, r0, fp, lsl #12
    4bf4:	4504a904 	strmi	sl, [r4, #-2308]	; 0xfffff6fc
    4bf8:	0a000000 	beq	4c00 <__RW_SIZE__+0x4668>
    4bfc:	000a310d 	andeq	r3, sl, sp, lsl #2
    4c00:	04aa0400 	strteq	r0, [sl], #1024	; 0x400
    4c04:	00000242 	andeq	r0, r0, r2, asr #4
    4c08:	06150d0c 	ldreq	r0, [r5], -ip, lsl #26
    4c0c:	ab040000 	blge	104c14 <__RW_SIZE__+0x10467c>
    4c10:	00004504 	andeq	r4, r0, r4, lsl #10
    4c14:	530e0e00 	movwpl	r0, #60928	; 0xee00
    4c18:	ac040052 	stcge	0, cr0, [r4], {82}	; 0x52
    4c1c:	00024204 	andeq	r4, r2, r4, lsl #4
    4c20:	1f0d1000 	svcne	0x000d1000
    4c24:	04000006 	streq	r0, [r0], #-6
    4c28:	004504ad 	subeq	r0, r5, sp, lsr #9
    4c2c:	0e120000 	cdpeq	0, 1, cr0, cr2, cr0, {0}
    4c30:	00524745 	subseq	r4, r2, r5, asr #14
    4c34:	4204ae04 	andmi	sl, r4, #4, 28	; 0x40
    4c38:	14000002 	strne	r0, [r0], #-2
    4c3c:	0006290d 	andeq	r2, r6, sp, lsl #18
    4c40:	04af0400 	strteq	r0, [pc], #1024	; 4c48 <__RW_SIZE__+0x46b0>
    4c44:	00000045 	andeq	r0, r0, r5, asr #32
    4c48:	0aa50d16 	beq	fe9480a8 <MSP_BASE+0xde9430a8>
    4c4c:	b0040000 	andlt	r0, r4, r0
    4c50:	00024204 	andeq	r4, r2, r4, lsl #4
    4c54:	670d1800 	strvs	r1, [sp, -r0, lsl #16]
    4c58:	04000009 	streq	r0, [r0], #-9
    4c5c:	004504b1 	strheq	r0, [r5], #-65	; 0xffffffbf
    4c60:	0d1a0000 	ldceq	0, cr0, [sl, #-0]
    4c64:	00000aab 	andeq	r0, r0, fp, lsr #21
    4c68:	4204b204 	andmi	fp, r4, #4, 4	; 0x40000000
    4c6c:	1c000002 	stcne	0, cr0, [r0], {2}
    4c70:	0009710d 	andeq	r7, r9, sp, lsl #2
    4c74:	04b30400 	ldrteq	r0, [r3], #1024	; 0x400
    4c78:	00000045 	andeq	r0, r0, r5, asr #32
    4c7c:	0dc00d1e 	stcleq	13, cr0, [r0, #120]	; 0x78
    4c80:	b4040000 	strlt	r0, [r4], #-0
    4c84:	00024204 	andeq	r4, r2, r4, lsl #4
    4c88:	7b0d2000 	blvc	34cc90 <__RW_SIZE__+0x34c6f8>
    4c8c:	04000009 	streq	r0, [r0], #-9
    4c90:	004504b5 	strheq	r0, [r5], #-69	; 0xffffffbb
    4c94:	0e220000 	cdpeq	0, 2, cr0, cr2, cr0, {0}
    4c98:	00544e43 	subseq	r4, r4, r3, asr #28
    4c9c:	4204b604 	andmi	fp, r4, #4, 12	; 0x400000
    4ca0:	24000002 	strcs	r0, [r0], #-2
    4ca4:	000d1e0d 	andeq	r1, sp, sp, lsl #28
    4ca8:	04b70400 	ldrteq	r0, [r7], #1024	; 0x400
    4cac:	00000045 	andeq	r0, r0, r5, asr #32
    4cb0:	53500e26 	cmppl	r0, #608	; 0x260
    4cb4:	b8040043 	stmdalt	r4, {r0, r1, r6}
    4cb8:	00024204 	andeq	r4, r2, r4, lsl #4
    4cbc:	ca0d2800 	bgt	34ecc4 <__RW_SIZE__+0x34e72c>
    4cc0:	0400000a 	streq	r0, [r0], #-10
    4cc4:	004504b9 	strheq	r0, [r5], #-73	; 0xffffffb7
    4cc8:	0e2a0000 	cdpeq	0, 2, cr0, cr10, cr0, {0}
    4ccc:	00525241 	subseq	r5, r2, r1, asr #4
    4cd0:	4204ba04 	andmi	fp, r4, #4, 20	; 0x4000
    4cd4:	2c000002 	stccs	0, cr0, [r0], {2}
    4cd8:	000ad50d 	andeq	sp, sl, sp, lsl #10
    4cdc:	04bb0400 	ldrteq	r0, [fp], #1024	; 0x400
    4ce0:	00000045 	andeq	r0, r0, r5, asr #32
    4ce4:	43520e2e 	cmpmi	r2, #736	; 0x2e0
    4ce8:	bc040052 	stclt	0, cr0, [r4], {82}	; 0x52
    4cec:	00024204 	andeq	r4, r2, r4, lsl #4
    4cf0:	e00d3000 	and	r3, sp, r0
    4cf4:	0400000a 	streq	r0, [r0], #-10
    4cf8:	004504bd 	strheq	r0, [r5], #-77	; 0xffffffb3
    4cfc:	0d320000 	ldceq	0, cr0, [r2, #-0]
    4d00:	00000e00 	andeq	r0, r0, r0, lsl #28
    4d04:	4204be04 	andmi	fp, r4, #4, 28	; 0x40
    4d08:	34000002 	strcc	r0, [r0], #-2
    4d0c:	000aeb0d 	andeq	lr, sl, sp, lsl #22
    4d10:	04bf0400 	ldrteq	r0, [pc], #1024	; 4d18 <__RW_SIZE__+0x4780>
    4d14:	00000045 	andeq	r0, r0, r5, asr #32
    4d18:	0e050d36 	mcreq	13, 0, r0, cr5, cr6, {1}
    4d1c:	c0040000 	andgt	r0, r4, r0
    4d20:	00024204 	andeq	r4, r2, r4, lsl #4
    4d24:	f60d3800 			; <UNDEFINED> instruction: 0xf60d3800
    4d28:	0400000a 	streq	r0, [r0], #-10
    4d2c:	004504c1 	subeq	r0, r5, r1, asr #9
    4d30:	0d3a0000 	ldceq	0, cr0, [sl, #-0]
    4d34:	00000e0a 	andeq	r0, r0, sl, lsl #28
    4d38:	4204c204 	andmi	ip, r4, #4, 4	; 0x40000000
    4d3c:	3c000002 	stccc	0, cr0, [r0], {2}
    4d40:	000b010d 	andeq	r0, fp, sp, lsl #2
    4d44:	04c30400 	strbeq	r0, [r3], #1024	; 0x400
    4d48:	00000045 	andeq	r0, r0, r5, asr #32
    4d4c:	0e0f0d3e 	mcreq	13, 0, r0, cr15, cr14, {1}
    4d50:	c4040000 	strgt	r0, [r4], #-0
    4d54:	00024204 	andeq	r4, r2, r4, lsl #4
    4d58:	140d4000 	strne	r4, [sp], #-0
    4d5c:	0400000e 	streq	r0, [r0], #-14
    4d60:	004504c5 	subeq	r0, r5, r5, asr #9
    4d64:	0d420000 	stcleq	0, cr0, [r2, #-0]
    4d68:	00000aa0 	andeq	r0, r0, r0, lsr #21
    4d6c:	4204c604 	andmi	ip, r4, #4, 12	; 0x400000
    4d70:	44000002 	strmi	r0, [r0], #-2
    4d74:	000e1f0d 	andeq	r1, lr, sp, lsl #30
    4d78:	04c70400 	strbeq	r0, [r7], #1024	; 0x400
    4d7c:	00000045 	andeq	r0, r0, r5, asr #32
    4d80:	43440e46 	movtmi	r0, #20038	; 0x4e46
    4d84:	c8040052 	stmdagt	r4, {r1, r4, r6}
    4d88:	00024204 	andeq	r4, r2, r4, lsl #4
    4d8c:	130d4800 	movwne	r4, #55296	; 0xd800
    4d90:	0400000b 	streq	r0, [r0], #-11
    4d94:	004504c9 	subeq	r0, r5, r9, asr #9
    4d98:	0d4a0000 	stcleq	0, cr0, [sl, #-0]
    4d9c:	00000da9 	andeq	r0, r0, r9, lsr #27
    4da0:	4204ca04 	andmi	ip, r4, #4, 20	; 0x4000
    4da4:	4c000002 	stcmi	0, cr0, [r0], {2}
    4da8:	000b1e0d 	andeq	r1, fp, sp, lsl #28
    4dac:	04cb0400 	strbeq	r0, [fp], #1024	; 0x400
    4db0:	00000045 	andeq	r0, r0, r5, asr #32
    4db4:	630f004e 	movwvs	r0, #61518	; 0xf04e
    4db8:	0400000a 	streq	r0, [r0], #-10
    4dbc:	02b804cc 	adcseq	r0, r8, #204, 8	; 0xcc000000
    4dc0:	04100000 	ldreq	r0, [r0], #-0
    4dc4:	000004db 	ldrdeq	r0, [r0], -fp
    4dc8:	a0080102 	andge	r0, r8, r2, lsl #2
    4dcc:	10000000 	andne	r0, r0, r0
    4dd0:	0004e804 	andeq	lr, r4, r4, lsl #16
    4dd4:	04db0900 	ldrbeq	r0, [fp], #2304	; 0x900
    4dd8:	01110000 	tsteq	r1, r0
    4ddc:	05083201 	streq	r3, [r8, #-513]	; 0xfffffdff
    4de0:	d8120000 	ldmdale	r2, {}	; <UNPREDICTABLE>
    4de4:	0000000b 	andeq	r0, r0, fp
    4de8:	000d5312 	andeq	r5, sp, r2, lsl r3
    4dec:	66120100 	ldrvs	r0, [r2], -r0, lsl #2
    4df0:	0200000d 	andeq	r0, r0, #13
    4df4:	0c260300 	stceq	3, cr0, [r6], #-0
    4df8:	36010000 	strcc	r0, [r1], -r0
    4dfc:	000004ed 	andeq	r0, r0, sp, ror #9
    4e00:	38010111 	stmdacc	r1, {r0, r4, r8}
    4e04:	0000052e 	andeq	r0, r0, lr, lsr #10
    4e08:	000cb312 	andeq	fp, ip, r2, lsl r3
    4e0c:	29120000 	ldmdbcs	r2, {}	; <UNPREDICTABLE>
    4e10:	0100000a 	tsteq	r0, sl
    4e14:	000b6212 	andeq	r6, fp, r2, lsl r2
    4e18:	03000200 	movweq	r0, #512	; 0x200
    4e1c:	00000a90 	muleq	r0, r0, sl
    4e20:	05133c01 	ldreq	r3, [r3, #-3073]	; 0xfffff3ff
    4e24:	10060000 	andne	r0, r6, r0
    4e28:	056e4801 	strbeq	r4, [lr, #-2049]!	; 0xfffff7ff
    4e2c:	78080000 	stmdavc	r8, {}	; <UNPREDICTABLE>
    4e30:	7e490100 	dvfvce	f0, f1, f0
    4e34:	00000000 	andeq	r0, r0, r0
    4e38:	01007908 	tsteq	r0, r8, lsl #18
    4e3c:	00007e49 	andeq	r7, r0, r9, asr #28
    4e40:	0c070400 	cfstrseq	mvf0, [r7], {-0}
    4e44:	0100000b 	tsteq	r0, fp
    4e48:	00007e4a 	andeq	r7, r0, sl, asr #28
    4e4c:	9e070800 	cdpls	8, 0, cr0, cr7, cr0, {0}
    4e50:	0100000d 	tsteq	r0, sp
    4e54:	00007e4b 	andeq	r7, r0, fp, asr #28
    4e58:	03000c00 	movweq	r0, #3072	; 0xc00
    4e5c:	00000a36 	andeq	r0, r0, r6, lsr sl
    4e60:	05394c01 	ldreq	r4, [r9, #-3073]!	; 0xfffff3ff
    4e64:	1c060000 	stcne	0, cr0, [r6], {-0}
    4e68:	05d24f01 	ldrbeq	r4, [r2, #3841]	; 0xf01
    4e6c:	78080000 	stmdavc	r8, {}	; <UNPREDICTABLE>
    4e70:	7e500100 	rdfvcs	f0, f0, f0
    4e74:	00000000 	andeq	r0, r0, r0
    4e78:	01007908 	tsteq	r0, r8, lsl #18
    4e7c:	00007e50 	andeq	r7, r0, r0, asr lr
    4e80:	0c070400 	cfstrseq	mvf0, [r7], {-0}
    4e84:	0100000b 	tsteq	r0, fp
    4e88:	00007e51 	andeq	r7, r0, r1, asr lr
    4e8c:	b1070800 	tstlt	r7, r0, lsl #16
    4e90:	0100000a 	tsteq	r0, sl
    4e94:	00007e52 	andeq	r7, r0, r2, asr lr
    4e98:	48070c00 	stmdami	r7, {sl, fp}
    4e9c:	0100000a 	tsteq	r0, sl
    4ea0:	00007e53 	andeq	r7, r0, r3, asr lr
    4ea4:	50071000 	andpl	r1, r7, r0
    4ea8:	0100000b 	tsteq	r0, fp
    4eac:	00007e54 	andeq	r7, r0, r4, asr lr
    4eb0:	de071400 	cfcpysle	mvf1, mvf7
    4eb4:	0100000d 	tsteq	r0, sp
    4eb8:	00007e55 	andeq	r7, r0, r5, asr lr
    4ebc:	03001800 	movweq	r1, #2048	; 0x800
    4ec0:	00000a54 	andeq	r0, r0, r4, asr sl
    4ec4:	05795601 	ldrbeq	r5, [r9, #-1537]!	; 0xfffff9ff
    4ec8:	10060000 	andne	r0, r6, r0
    4ecc:	06125901 	ldreq	r5, [r2], -r1, lsl #18
    4ed0:	78080000 	stmdavc	r8, {}	; <UNPREDICTABLE>
    4ed4:	7e5a0100 	rdfvce	f0, f2, f0
    4ed8:	00000000 	andeq	r0, r0, r0
    4edc:	01007908 	tsteq	r0, r8, lsl #18
    4ee0:	00007e5a 	andeq	r7, r0, sl, asr lr
    4ee4:	0c070400 	cfstrseq	mvf0, [r7], {-0}
    4ee8:	0100000b 	tsteq	r0, fp
    4eec:	00007e5b 	andeq	r7, r0, fp, asr lr
    4ef0:	e2070800 	and	r0, r7, #0, 16
    4ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ef8:	00052e5c 	andeq	r2, r5, ip, asr lr
    4efc:	03000c00 	movweq	r0, #3072	; 0xc00
    4f00:	00000ca0 	andeq	r0, r0, r0, lsr #25
    4f04:	05dd5d01 	ldrbeq	r5, [sp, #3329]	; 0xd01
    4f08:	94130000 	ldrls	r0, [r3], #-0
    4f0c:	0100000c 	tsteq	r0, ip
    4f10:	0658018a 	ldrbeq	r0, [r8], -sl, lsl #3
    4f14:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    4f18:	7e8a0100 	rmfvce	f0, f2, f0
    4f1c:	14000000 	strne	r0, [r0], #-0
    4f20:	8a010079 	bhi	4510c <__RW_SIZE__+0x44b74>
    4f24:	0000007e 	andeq	r0, r0, lr, ror r0
    4f28:	01007714 	tsteq	r0, r4, lsl r7
    4f2c:	00007e8a 	andeq	r7, r0, sl, lsl #29
    4f30:	00681400 	rsbeq	r1, r8, r0, lsl #8
    4f34:	007e8a01 	rsbseq	r8, lr, r1, lsl #20
    4f38:	63140000 	tstvs	r4, #0
    4f3c:	8a010069 	bhi	450e8 <__RW_SIZE__+0x44b50>
    4f40:	0000007e 	andeq	r0, r0, lr, ror r0
    4f44:	0ccd1500 	cfstr64eq	mvdx1, [sp], {0}
    4f48:	b5010000 	strlt	r0, [r1, #-0]
    4f4c:	00068201 	andeq	r8, r6, r1, lsl #4
    4f50:	78651400 	stmdavc	r5!, {sl, ip}^
    4f54:	7eb50100 	frdvcs	f0, f5, f0
    4f58:	14000000 	strne	r0, [r0], #-0
    4f5c:	01007965 	tsteq	r0, r5, ror #18
    4f60:	00007eb5 			; <UNDEFINED> instruction: 0x00007eb5
    4f64:	00691600 	rsbeq	r1, r9, r0, lsl #12
    4f68:	007eb701 	rsbseq	fp, lr, r1, lsl #14
    4f6c:	17000000 	strne	r0, [r0, -r0]
    4f70:	00000bbe 			; <UNDEFINED> instruction: 0x00000bbe
    4f74:	7e011901 	cdpvc	9, 0, cr1, cr1, cr1, {0}
    4f78:	01000000 	mrseq	r0, (UNDEF: 0)
    4f7c:	000006ec 	andeq	r0, r0, ip, ror #13
    4f80:	00317818 	eorseq	r7, r1, r8, lsl r8
    4f84:	7e011901 	cdpvc	9, 0, cr1, cr1, cr1, {0}
    4f88:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4f8c:	01003179 	tsteq	r0, r9, ror r1
    4f90:	007e0119 	rsbseq	r0, lr, r9, lsl r1
    4f94:	77180000 	ldrvc	r0, [r8, -r0]
    4f98:	19010031 	stmdbne	r1, {r0, r4, r5}
    4f9c:	00007e01 	andeq	r7, r0, r1, lsl #28
    4fa0:	31681800 	cmncc	r8, r0, lsl #16
    4fa4:	01190100 	tsteq	r9, r0, lsl #2
    4fa8:	0000007e 	andeq	r0, r0, lr, ror r0
    4fac:	00327818 	eorseq	r7, r2, r8, lsl r8
    4fb0:	7e011901 	cdpvc	9, 0, cr1, cr1, cr1, {0}
    4fb4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4fb8:	01003279 	tsteq	r0, r9, ror r2
    4fbc:	007e0119 	rsbseq	r0, lr, r9, lsl r1
    4fc0:	77180000 	ldrvc	r0, [r8, -r0]
    4fc4:	19010032 	stmdbne	r1, {r1, r4, r5}
    4fc8:	00007e01 	andeq	r7, r0, r1, lsl #28
    4fcc:	32681800 	rsbcc	r1, r8, #0, 16
    4fd0:	01190100 	tsteq	r9, r0, lsl #2
    4fd4:	0000007e 	andeq	r0, r0, lr, ror r0
    4fd8:	0d471500 	cfstr64eq	mvdx1, [r7, #-0]
    4fdc:	71010000 	mrsvc	r0, (UNDEF: 1)
    4fe0:	00070401 	andeq	r0, r7, r1, lsl #8
    4fe4:	69161900 	ldmdbvs	r6, {r8, fp, ip}
    4fe8:	7e730100 	rpwvcs	f0, f3, f0
    4fec:	00000000 	andeq	r0, r0, r0
    4ff0:	0b451500 	bleq	114a3f8 <__RW_SIZE__+0x1149e60>
    4ff4:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    4ff8:	00071c01 	andeq	r1, r7, r1, lsl #24
    4ffc:	69161900 	ldmdbvs	r6, {r8, fp, ip}
    5000:	7e7b0100 	rpwvce	f0, f3, f0
    5004:	00000000 	andeq	r0, r0, r0
    5008:	0c441500 	cfstr64eq	mvdx1, [r4], {-0}
    500c:	81010000 	mrshi	r0, (UNDEF: 1)
    5010:	00073401 	andeq	r3, r7, r1, lsl #8
    5014:	69161900 	ldmdbvs	r6, {r8, fp, ip}
    5018:	7e830100 	rmfvcs	f0, f3, f0
    501c:	00000000 	andeq	r0, r0, r0
    5020:	0b8f1a00 	bleq	fe3cb828 <MSP_BASE+0xde3c6828>
    5024:	63010000 	movwvs	r0, #4096	; 0x1000
    5028:	08006e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, lr}
    502c:	0000004c 	andeq	r0, r0, ip, asr #32
    5030:	07849c01 	streq	r9, [r4, r1, lsl #24]
    5034:	3e1b0000 	cdpcc	0, 1, cr0, cr11, cr0, {0}
    5038:	9308006e 	movwls	r0, #32878	; 0x806e
    503c:	1b00001b 	blne	50b0 <__RW_SIZE__+0x4b18>
    5040:	08006e42 	stmdaeq	r0, {r1, r6, r9, sl, fp, sp, lr}
    5044:	00001b9a 	muleq	r0, sl, fp
    5048:	006e461b 	rsbeq	r4, lr, fp, lsl r6
    504c:	001ba108 	andseq	sl, fp, r8, lsl #2
    5050:	6e4e1c00 	cdpvs	12, 4, cr1, cr14, cr0, {0}
    5054:	1ba80800 	blne	fea0705c <MSP_BASE+0xdea0205c>
    5058:	077a0000 	ldrbeq	r0, [sl, -r0]!
    505c:	011d0000 	tsteq	sp, r0
    5060:	e1080450 	tst	r8, r0, asr r4
    5064:	1e002439 	cfmvdhrne	mvd0, r2
    5068:	08006e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, sp, lr}
    506c:	00001bb9 			; <UNDEFINED> instruction: 0x00001bb9
    5070:	06ec1f00 	strbteq	r1, [ip], r0, lsl #30
    5074:	6e840000 	cdpvs	0, 8, cr0, cr4, cr0, {0}
    5078:	00180800 	andseq	r0, r8, r0, lsl #16
    507c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5080:	000007ab 	andeq	r0, r0, fp, lsr #15
    5084:	006e9020 	rsbeq	r9, lr, r0, lsr #32
    5088:	00000a08 	andeq	r0, r0, r8, lsl #20
    508c:	06f92100 	ldrbteq	r2, [r9], r0, lsl #2
    5090:	19610000 	stmdbne	r1!, {}^	; <UNPREDICTABLE>
    5094:	00000000 	andeq	r0, r0, r0
    5098:	0007041f 	andeq	r0, r7, pc, lsl r4
    509c:	006e9c00 	rsbeq	r9, lr, r0, lsl #24
    50a0:	00002008 	andeq	r2, r0, r8
    50a4:	d29c0100 	addsle	r0, ip, #0, 2
    50a8:	20000007 	andcs	r0, r0, r7
    50ac:	08006e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr}
    50b0:	00000020 	andeq	r0, r0, r0, lsr #32
    50b4:	00071121 	andeq	r1, r7, r1, lsr #2
    50b8:	00197500 	andseq	r7, r9, r0, lsl #10
    50bc:	1f000000 	svcne	0x00000000
    50c0:	0000071c 	andeq	r0, r0, ip, lsl r7
    50c4:	08006ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr}
    50c8:	00000018 	andeq	r0, r0, r8, lsl r0
    50cc:	07f99c01 	ldrbeq	r9, [r9, r1, lsl #24]!
    50d0:	bc200000 	stclt	0, cr0, [r0], #-0
    50d4:	1808006e 	stmdane	r8, {r1, r2, r3, r5, r6}
    50d8:	21000000 	mrscs	r0, (UNDEF: 0)
    50dc:	00000729 	andeq	r0, r0, r9, lsr #14
    50e0:	000019c5 	andeq	r1, r0, r5, asr #19
    50e4:	fc1a0000 	ldc2	0, cr0, [sl], {-0}
    50e8:	0100000b 	tsteq	r0, fp
    50ec:	006ed490 	mlseq	lr, r0, r4, sp
    50f0:	00013c08 	andeq	r3, r1, r8, lsl #24
    50f4:	629c0100 	addsvs	r0, ip, #0, 2
    50f8:	22000008 	andcs	r0, r0, #8
    50fc:	00002340 	andeq	r2, r0, r0, asr #6
    5100:	01006923 	tsteq	r0, r3, lsr #18
    5104:	00007e92 	muleq	r0, r2, lr
    5108:	0019fd00 	andseq	pc, r9, r0, lsl #26
    510c:	6fb22400 	svcvs	0x00b22400
    5110:	00420800 	subeq	r0, r2, r0, lsl #16
    5114:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    5118:	29250000 	stmdbcs	r5!, {}	; <UNPREDICTABLE>
    511c:	0100000b 	tsteq	r0, fp
    5120:	0008629d 	muleq	r8, sp, r2
    5124:	4c910200 	lfmmi	f0, 4, [r1], {0}
    5128:	6f1a1b00 	svcvs	0x001a1b00
    512c:	1bca0800 	blne	ff287134 <MSP_BASE+0xdf282134>
    5130:	4e1b0000 	cdpmi	0, 1, cr0, cr11, cr0, {0}
    5134:	ca08006f 	bgt	2052f8 <__RW_SIZE__+0x204d60>
    5138:	1b00001b 	blne	51ac <__RW_SIZE__+0x4c14>
    513c:	08006f68 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr}
    5140:	00001bca 	andeq	r1, r0, sl, asr #23
    5144:	006fb21b 	rsbeq	fp, pc, fp, lsl r2	; <UNPREDICTABLE>
    5148:	001bb908 	andseq	fp, fp, r8, lsl #18
    514c:	0a000000 	beq	5154 <__RW_SIZE__+0x4bbc>
    5150:	0000007e 	andeq	r0, r0, lr, ror r0
    5154:	00000872 	andeq	r0, r0, r2, ror r8
    5158:	00008c0b 	andeq	r8, r0, fp, lsl #24
    515c:	15000400 	strne	r0, [r0, #-1024]	; 0xfffffc00
    5160:	00000e54 	andeq	r0, r0, r4, asr lr
    5164:	8a01a501 	bhi	6e570 <__RW_SIZE__+0x6dfd8>
    5168:	19000008 	stmdbne	r0, {r3}
    516c:	01006916 	tsteq	r0, r6, lsl r9
    5170:	00007ea7 	andeq	r7, r0, r7, lsr #29
    5174:	1f000000 	svcne	0x00000000
    5178:	00000872 	andeq	r0, r0, r2, ror r8
    517c:	08007010 	stmdaeq	r0, {r4, ip, sp, lr}
    5180:	00000078 	andeq	r0, r0, r8, ror r0
    5184:	08c39c01 	stmiaeq	r3, {r0, sl, fp, ip, pc}^
    5188:	12200000 	eorne	r0, r0, #0
    518c:	76080070 			; <UNDEFINED> instruction: 0x76080070
    5190:	21000000 	mrscs	r0, (UNDEF: 0)
    5194:	0000087f 	andeq	r0, r0, pc, ror r8
    5198:	00001a71 	andeq	r1, r0, r1, ror sl
    519c:	0070361b 	rsbseq	r3, r0, fp, lsl r6
    51a0:	001bca08 	andseq	ip, fp, r8, lsl #20
    51a4:	70621b00 	rsbvc	r1, r2, r0, lsl #22
    51a8:	1bca0800 	blne	ff2871b0 <MSP_BASE+0xdf2821b0>
    51ac:	00000000 	andeq	r0, r0, r0
    51b0:	0006581f 	andeq	r5, r6, pc, lsl r8
    51b4:	00708800 	rsbseq	r8, r0, r0, lsl #16
    51b8:	00003408 	andeq	r3, r0, r8, lsl #8
    51bc:	f29c0100 	vaddw.s16	q0, q6, d0
    51c0:	26000008 	strcs	r0, [r0], -r8
    51c4:	00000664 	andeq	r0, r0, r4, ror #12
    51c8:	00001ab5 			; <UNDEFINED> instruction: 0x00001ab5
    51cc:	00066e26 	andeq	r6, r6, r6, lsr #28
    51d0:	001ad500 	andseq	sp, sl, r0, lsl #10
    51d4:	06782100 	ldrbteq	r2, [r8], -r0, lsl #2
    51d8:	1af50000 	bne	ffd451e0 <MSP_BASE+0xdfd401e0>
    51dc:	1a000000 	bne	51e4 <__RW_SIZE__+0x4c4c>
    51e0:	00000cd4 	ldrdeq	r0, [r0], -r4
    51e4:	70bcc501 	adcsvc	ip, ip, r1, lsl #10
    51e8:	00ec0800 	rsceq	r0, ip, r0, lsl #16
    51ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    51f0:	000009ac 	andeq	r0, r0, ip, lsr #19
    51f4:	00236822 	eoreq	r6, r3, r2, lsr #16
    51f8:	00692300 	rsbeq	r2, r9, r0, lsl #6
    51fc:	007ec701 	rsbseq	ip, lr, r1, lsl #14
    5200:	1b140000 	blne	505208 <__RW_SIZE__+0x504c70>
    5204:	1d270000 	stcne	0, cr0, [r7, #-0]
    5208:	d8000006 	stmdale	r0, {r1, r2}
    520c:	88080070 	stmdahi	r8, {r4, r5, r6}
    5210:	01000023 	tsteq	r0, r3, lsr #32
    5214:	00096ccb 	andeq	r6, r9, fp, asr #25
    5218:	064d2800 	strbeq	r2, [sp], -r0, lsl #16
    521c:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    5220:	00000644 	andeq	r0, r0, r4, asr #12
    5224:	063b2810 			; <UNDEFINED> instruction: 0x063b2810
    5228:	26100000 	ldrcs	r0, [r0], -r0
    522c:	00000632 	andeq	r0, r0, r2, lsr r6
    5230:	00001b28 	andeq	r1, r0, r8, lsr #22
    5234:	00062926 	andeq	r2, r6, r6, lsr #18
    5238:	001b4700 	andseq	r4, fp, r0, lsl #14
    523c:	710a2900 	tstvc	sl, r0, lsl #18
    5240:	1bd50800 	blne	ff547248 <MSP_BASE+0xdf542248>
    5244:	011d0000 	tsteq	sp, r0
    5248:	1d400153 	stfnee	f0, [r0, #-332]	; 0xfffffeb4
    524c:	40015201 	andmi	r5, r1, r1, lsl #4
    5250:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    5254:	00007702 	andeq	r7, r0, r2, lsl #14
    5258:	06582700 	ldrbeq	r2, [r8], -r0, lsl #14
    525c:	71640000 	cmnvc	r4, r0
    5260:	23a00800 	movcs	r0, #0, 16
    5264:	db010000 	blle	4526c <__RW_SIZE__+0x44cd4>
    5268:	000009a1 	andeq	r0, r0, r1, lsr #19
    526c:	00066e26 	andeq	r6, r6, r6, lsr #28
    5270:	001b6600 	andseq	r6, fp, r0, lsl #12
    5274:	06642600 	strbteq	r2, [r4], -r0, lsl #12
    5278:	1b910000 	blne	fe445280 <MSP_BASE+0xde440280>
    527c:	a0220000 	eorge	r0, r2, r0
    5280:	21000023 	tstcs	r0, r3, lsr #32
    5284:	00000678 	andeq	r0, r0, r8, ror r6
    5288:	00001baf 	andeq	r1, r0, pc, lsr #23
    528c:	741b0000 	ldrvc	r0, [fp], #-0
    5290:	ca080071 	bgt	20545c <__RW_SIZE__+0x204ec4>
    5294:	0000001b 	andeq	r0, r0, fp, lsl r0
    5298:	0ca51500 	cfstr32eq	mvfx1, [r5]
    529c:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    52a0:	0009fd01 	andeq	pc, r9, r1, lsl #26
    52a4:	6e631400 	cdpvs	4, 6, cr1, cr3, cr0, {0}
    52a8:	f0010074 			; <UNDEFINED> instruction: 0xf0010074
    52ac:	0000007e 	andeq	r0, r0, lr, ror r0
    52b0:	000abc2a 	andeq	fp, sl, sl, lsr #24
    52b4:	7ef20100 	cdpvc	1, 15, cr0, cr2, cr0, {0}
    52b8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    52bc:	01006916 	tsteq	r0, r6, lsl r9
    52c0:	00007ef4 	strdeq	r7, [r0], -r4
    52c4:	7f2a1900 	svcvc	0x002a1900
    52c8:	01000003 	tsteq	r0, r3
    52cc:	00007ef6 	strdeq	r7, [r0], -r6
    52d0:	0a5a2a00 	beq	168fad8 <__RW_SIZE__+0x168f540>
    52d4:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    52d8:	0000007e 	andeq	r0, r0, lr, ror r0
    52dc:	006a1619 	rsbeq	r1, sl, r9, lsl r6
    52e0:	007efc01 	rsbseq	pc, lr, r1, lsl #24
    52e4:	00000000 	andeq	r0, r0, r0
    52e8:	ac1f0000 	ldcge	0, cr0, [pc], {-0}
    52ec:	a8000009 	stmdage	r0, {r0, r3}
    52f0:	76080071 			; <UNDEFINED> instruction: 0x76080071
    52f4:	01000000 	mrseq	r0, (UNDEF: 0)
    52f8:	000a599c 	muleq	sl, ip, r9
    52fc:	09b82600 	ldmibeq	r8!, {r9, sl, sp}
    5300:	1bd90000 	blne	ff645308 <MSP_BASE+0xdf640308>
    5304:	c3210000 	teqgt	r1, #0
    5308:	fa000009 	blx	5334 <__RW_SIZE__+0x4d9c>
    530c:	2200001b 	andcs	r0, r0, #27
    5310:	000023b8 			; <UNDEFINED> instruction: 0x000023b8
    5314:	0009cf21 	andeq	ip, r9, r1, lsr #30
    5318:	001c2000 	andseq	r2, ip, r0
    531c:	23d82200 	bicscs	r2, r8, #0, 4
    5320:	d9210000 	stmdble	r1!, {}	; <UNPREDICTABLE>
    5324:	34000009 	strcc	r0, [r0], #-9
    5328:	2100001c 	tstcs	r0, ip, lsl r0
    532c:	000009e4 	andeq	r0, r0, r4, ror #19
    5330:	00001c95 	muleq	r0, r5, ip
    5334:	0023f822 	eoreq	pc, r3, r2, lsr #16
    5338:	09f02100 	ldmibeq	r0!, {r8, sp}^
    533c:	1ccc0000 	stclne	0, cr0, [ip], {0}
    5340:	00000000 	andeq	r0, r0, r0
    5344:	352b0000 	strcc	r0, [fp, #-0]!
    5348:	0100000d 	tsteq	r0, sp
    534c:	7301010a 	movwvc	r0, #4362	; 0x110a
    5350:	1900000a 	stmdbne	r0, {r1, r3}
    5354:	0100692c 	tsteq	r0, ip, lsr #18
    5358:	007e010c 	rsbseq	r0, lr, ip, lsl #2
    535c:	00000000 	andeq	r0, r0, r0
    5360:	000a591f 	andeq	r5, sl, pc, lsl r9
    5364:	00722000 	rsbseq	r2, r2, r0
    5368:	0000ca08 	andeq	ip, r0, r8, lsl #20
    536c:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    5370:	2200000b 	andcs	r0, r0, #11
    5374:	00002420 	andeq	r2, r0, r0, lsr #8
    5378:	000a6721 	andeq	r6, sl, r1, lsr #14
    537c:	001cea00 	andseq	lr, ip, r0, lsl #20
    5380:	061d2d00 	ldreq	r2, [sp], -r0, lsl #26
    5384:	72540000 	subsvc	r0, r4, #0
    5388:	24400800 	strbcs	r0, [r0], #-2048	; 0xfffff800
    538c:	10010000 	andne	r0, r1, r0
    5390:	064d2801 	strbeq	r2, [sp], -r1, lsl #16
    5394:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    5398:	00000644 	andeq	r0, r0, r4, asr #12
    539c:	063b280a 	ldrteq	r2, [fp], -sl, lsl #16
    53a0:	260a0000 	strcs	r0, [sl], -r0
    53a4:	00000632 	andeq	r0, r0, r2, lsr r6
    53a8:	00001d46 	andeq	r1, r0, r6, asr #26
    53ac:	00062926 	andeq	r2, r6, r6, lsr #18
    53b0:	001d7b00 	andseq	r7, sp, r0, lsl #22
    53b4:	72681c00 	rsbvc	r1, r8, #0, 24
    53b8:	1bd50800 	blne	ff5473c0 <MSP_BASE+0xdf5423c0>
    53bc:	0ae70000 	beq	ff9c53c4 <MSP_BASE+0xdf9c03c4>
    53c0:	011d0000 	tsteq	sp, r0
    53c4:	1d3a0153 	ldfnes	f0, [sl, #-332]!	; 0xfffffeb4
    53c8:	3a015201 	bcc	59bd4 <__RW_SIZE__+0x5963c>
    53cc:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    53d0:	00007502 	andeq	r7, r0, r2, lsl #10
    53d4:	00729e1c 	rsbseq	r9, r2, ip, lsl lr
    53d8:	001bd508 	andseq	sp, fp, r8, lsl #10
    53dc:	000b0600 	andeq	r0, fp, r0, lsl #12
    53e0:	53011d00 	movwpl	r1, #7424	; 0x1d00
    53e4:	011d3a01 	tsteq	sp, r1, lsl #20
    53e8:	1d3a0152 	ldfnes	f0, [sl, #-328]!	; 0xfffffeb8
    53ec:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    53f0:	29000076 	stmdbcs	r0, {r1, r2, r4, r5, r6}
    53f4:	080072d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, sp, lr}
    53f8:	00001bd5 	ldrdeq	r1, [r0], -r5
    53fc:	0153011d 	cmpeq	r3, sp, lsl r1
    5400:	52011d3a 	andpl	r1, r1, #3712	; 0xe80
    5404:	021d3a01 	andseq	r3, sp, #4096	; 0x1000
    5408:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
    540c:	00000000 	andeq	r0, r0, r0
    5410:	06821f00 	streq	r1, [r2], r0, lsl #30
    5414:	72ec0000 	rscvc	r0, ip, #0
    5418:	00320800 	eorseq	r0, r2, r0, lsl #16
    541c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5420:	00000b7e 	andeq	r0, r0, lr, ror fp
    5424:	00069326 	andeq	r9, r6, r6, lsr #6
    5428:	001db000 	andseq	fp, sp, r0
    542c:	069e2e00 	ldreq	r2, [lr], r0, lsl #28
    5430:	51010000 	mrspl	r0, (UNDEF: 1)
    5434:	0006a926 	andeq	sl, r6, r6, lsr #18
    5438:	001dd100 	andseq	sp, sp, r0, lsl #2
    543c:	06b42600 	ldrteq	r2, [r4], r0, lsl #12
    5440:	1e0b0000 	cdpne	0, 0, cr0, cr11, cr0, {0}
    5444:	bf260000 	svclt	0x00260000
    5448:	2c000006 	stccs	0, cr0, [r0], {6}
    544c:	2600001e 			; <UNDEFINED> instruction: 0x2600001e
    5450:	000006ca 	andeq	r0, r0, sl, asr #13
    5454:	00001e64 	andeq	r1, r0, r4, ror #28
    5458:	0006d526 	andeq	sp, r6, r6, lsr #10
    545c:	001e9c00 	andseq	r9, lr, r0, lsl #24
    5460:	06e02600 	strbteq	r2, [r0], r0, lsl #12
    5464:	1ed40000 	cdpne	0, 13, cr0, cr4, cr0, {0}
    5468:	2f000000 	svccs	0x00000000
    546c:	00000d7a 	andeq	r0, r0, sl, ror sp
    5470:	20011e01 	andcs	r1, r1, r1, lsl #28
    5474:	c8080073 	stmdagt	r8, {r0, r1, r4, r5, r6}
    5478:	01000004 	tsteq	r0, r4
    547c:	000d219c 	muleq	sp, ip, r1
    5480:	00693000 	rsbeq	r3, r9, r0
    5484:	7e012001 	cdpvc	0, 0, cr2, cr1, cr1, {0}
    5488:	0c000000 	stceq	0, cr0, [r0], {-0}
    548c:	3000001f 	andcc	r0, r0, pc, lsl r0
    5490:	2001006a 	andcs	r0, r1, sl, rrx
    5494:	00007e01 	andeq	r7, r0, r1, lsl #28
    5498:	00203400 	eoreq	r3, r0, r0, lsl #8
    549c:	06823100 	streq	r3, [r2], r0, lsl #2
    54a0:	733a0000 	teqvc	sl, #0
    54a4:	24600800 	strbtcs	r0, [r0], #-2048	; 0xfffff800
    54a8:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    54ac:	000c0d01 	andeq	r0, ip, r1, lsl #26
    54b0:	06e02600 	strbteq	r2, [r0], r0, lsl #12
    54b4:	20a80000 	adccs	r0, r8, r0
    54b8:	d5260000 	strle	r0, [r6, #-0]!
    54bc:	a8000006 	stmdage	r0, {r1, r2}
    54c0:	26000020 	strcs	r0, [r0], -r0, lsr #32
    54c4:	000006ca 	andeq	r0, r0, sl, asr #13
    54c8:	000020f8 	strdeq	r2, [r0], -r8
    54cc:	0006bf26 	andeq	fp, r6, r6, lsr #30
    54d0:	00215500 	eoreq	r5, r1, r0, lsl #10
    54d4:	06b42600 	ldrteq	r2, [r4], r0, lsl #12
    54d8:	22100000 	andscs	r0, r0, #0
    54dc:	a9260000 	stmdbge	r6!, {}	; <UNPREDICTABLE>
    54e0:	60000006 	andvs	r0, r0, r6
    54e4:	26000022 	strcs	r0, [r0], -r2, lsr #32
    54e8:	0000069e 	muleq	r0, lr, r6
    54ec:	000022b0 			; <UNDEFINED> instruction: 0x000022b0
    54f0:	00069326 	andeq	r9, r6, r6, lsr #6
    54f4:	00235700 	eoreq	r5, r3, r0, lsl #14
    54f8:	82310000 	eorshi	r0, r1, #0
    54fc:	74000006 	strvc	r0, [r0], #-6
    5500:	f8080074 			; <UNDEFINED> instruction: 0xf8080074
    5504:	01000024 	tsteq	r0, r4, lsr #32
    5508:	0c6a0135 	stfeqe	f0, [sl], #-212	; 0xffffff2c
    550c:	e0260000 	eor	r0, r6, r0
    5510:	ea000006 	b	5530 <__RW_SIZE__+0x4f98>
    5514:	26000023 	strcs	r0, [r0], -r3, lsr #32
    5518:	000006d5 	ldrdeq	r0, [r0], -r5
    551c:	000023ea 	andeq	r2, r0, sl, ror #7
    5520:	0006ca26 	andeq	ip, r6, r6, lsr #20
    5524:	00242200 	eoreq	r2, r4, r0, lsl #4
    5528:	06bf2600 	ldrteq	r2, [pc], r0, lsl #12
    552c:	24560000 	ldrbcs	r0, [r6], #-0
    5530:	b4260000 	strtlt	r0, [r6], #-0
    5534:	01000006 	tsteq	r0, r6
    5538:	26000025 	strcs	r0, [r0], -r5, lsr #32
    553c:	000006a9 	andeq	r0, r0, r9, lsr #13
    5540:	00002501 	andeq	r2, r0, r1, lsl #10
    5544:	00069e26 	andeq	r9, r6, r6, lsr #28
    5548:	00253900 	eoreq	r3, r5, r0, lsl #18
    554c:	06932600 	ldreq	r2, [r3], r0, lsl #12
    5550:	25ad0000 	strcs	r0, [sp, #0]!
    5554:	31000000 	mrscc	r0, (UNDEF: 0)
    5558:	00000682 	andeq	r0, r0, r2, lsl #13
    555c:	080074fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}
    5560:	00002538 	andeq	r2, r0, r8, lsr r5
    5564:	c7014301 	strgt	r4, [r1, -r1, lsl #6]
    5568:	2600000c 	strcs	r0, [r0], -ip
    556c:	000006e0 	andeq	r0, r0, r0, ror #13
    5570:	00002621 	andeq	r2, r0, r1, lsr #12
    5574:	0006d526 	andeq	sp, r6, r6, lsr #10
    5578:	00262100 	eoreq	r2, r6, r0, lsl #2
    557c:	06ca2600 	strbeq	r2, [sl], r0, lsl #12
    5580:	26710000 	ldrbtcs	r0, [r1], -r0
    5584:	bf260000 	svclt	0x00260000
    5588:	c6000006 	strgt	r0, [r0], -r6
    558c:	26000026 	strcs	r0, [r0], -r6, lsr #32
    5590:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    5594:	00002621 	andeq	r2, r0, r1, lsr #12
    5598:	0006a926 	andeq	sl, r6, r6, lsr #18
    559c:	00262100 	eoreq	r2, r6, r0, lsl #2
    55a0:	069e2600 	ldreq	r2, [lr], r0, lsl #12
    55a4:	276d0000 	strbcs	r0, [sp, -r0]!
    55a8:	93260000 	teqls	r6, #0
    55ac:	d6000006 	strle	r0, [r0], -r6
    55b0:	00000027 	andeq	r0, r0, r7, lsr #32
    55b4:	0006822d 	andeq	r8, r6, sp, lsr #4
    55b8:	00759e00 	rsbseq	r9, r5, r0, lsl #28
    55bc:	00259808 	eoreq	r9, r5, r8, lsl #16
    55c0:	014f0100 	mrseq	r0, (UNDEF: 95)
    55c4:	0006e026 	andeq	lr, r6, r6, lsr #32
    55c8:	00283f00 	eoreq	r3, r8, r0, lsl #30
    55cc:	06d52600 	ldrbeq	r2, [r5], r0, lsl #12
    55d0:	28530000 	ldmdacs	r3, {}^	; <UNPREDICTABLE>
    55d4:	ca260000 	bgt	9855dc <__RW_SIZE__+0x985044>
    55d8:	67000006 	strvs	r0, [r0, -r6]
    55dc:	26000028 	strcs	r0, [r0], -r8, lsr #32
    55e0:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
    55e4:	0000287a 	andeq	r2, r0, sl, ror r8
    55e8:	0006b426 	andeq	fp, r6, r6, lsr #8
    55ec:	00288d00 	eoreq	r8, r8, r0, lsl #26
    55f0:	06a92600 	strteq	r2, [r9], r0, lsl #12
    55f4:	288d0000 	stmcs	sp, {}	; <UNPREDICTABLE>
    55f8:	9e260000 	cdpls	0, 2, cr0, cr6, cr0, {0}
    55fc:	a1000006 	tstge	r0, r6
    5600:	26000028 	strcs	r0, [r0], -r8, lsr #32
    5604:	00000693 	muleq	r0, r3, r6
    5608:	000028b8 			; <UNDEFINED> instruction: 0x000028b8
    560c:	bd2f0000 	stclt	0, cr0, [pc, #-0]	; 5614 <__RW_SIZE__+0x507c>
    5610:	0100000c 	tsteq	r0, ip
    5614:	77e8015a 	ubfxvc	r0, sl, #2, #9
    5618:	01060800 	tsteq	r6, r0, lsl #16
    561c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5620:	00000de3 	andeq	r0, r0, r3, ror #27
    5624:	0025b022 	eoreq	fp, r5, r2, lsr #32
    5628:	00693000 	rsbeq	r3, r9, r0
    562c:	7e015c01 	cdpvc	12, 0, cr5, cr1, cr1, {0}
    5630:	cf000000 	svcgt	0x00000000
    5634:	1c000028 	stcne	0, cr0, [r0], {40}	; 0x28
    5638:	08007852 	stmdaeq	r0, {r1, r4, r6, fp, ip, sp, lr}
    563c:	00001bd5 	ldrdeq	r1, [r0], -r5
    5640:	00000d69 	andeq	r0, r0, r9, ror #26
    5644:	0153011d 	cmpeq	r3, sp, lsl r1
    5648:	52011d40 	andpl	r1, r1, #64, 26	; 0x1000
    564c:	021d4001 	andseq	r4, sp, #1
    5650:	0902007d 	stmdbeq	r2, {r0, r2, r3, r4, r5, r6}
    5654:	781c00e0 	ldmdavc	ip, {r5, r6, r7}
    5658:	d5080078 	strle	r0, [r8, #-120]	; 0xffffff88
    565c:	8800001b 	stmdahi	r0, {r0, r1, r3, r4}
    5660:	1d00000d 	stcne	0, cr0, [r0, #-52]	; 0xffffffcc
    5664:	40015301 	andmi	r5, r1, r1, lsl #6
    5668:	0152011d 	cmpeq	r2, sp, lsl r1
    566c:	7d021d40 	stcvc	13, cr1, [r2, #-256]	; 0xffffff00
    5670:	e0090200 	and	r0, r9, r0, lsl #4
    5674:	789e1c00 	ldmvc	lr, {sl, fp, ip}
    5678:	1bd50800 	blne	ff547680 <MSP_BASE+0xdf542680>
    567c:	0da70000 	stceq	0, cr0, [r7]
    5680:	011d0000 	tsteq	sp, r0
    5684:	1d400153 	stfnee	f0, [r0, #-332]	; 0xfffffeb4
    5688:	40015201 	andmi	r5, r1, r1, lsl #4
    568c:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    5690:	00e00902 	rsceq	r0, r0, r2, lsl #18
    5694:	0078c41c 	rsbseq	ip, r8, ip, lsl r4
    5698:	001bd508 	andseq	sp, fp, r8, lsl #10
    569c:	000dc600 	andeq	ip, sp, r0, lsl #12
    56a0:	53011d00 	movwpl	r1, #7424	; 0x1d00
    56a4:	011d4001 	tsteq	sp, r1
    56a8:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    56ac:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    56b0:	2900e009 	stmdbcs	r0, {r0, r3, sp, lr, pc}
    56b4:	080078ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip, sp, lr}
    56b8:	00001bd5 	ldrdeq	r1, [r0], -r5
    56bc:	0153011d 	cmpeq	r3, sp, lsl r1
    56c0:	52011d40 	andpl	r1, r1, #64, 26	; 0x1000
    56c4:	021d4001 	andseq	r4, sp, #1
    56c8:	0902007d 	stmdbeq	r2, {r0, r2, r3, r4, r5, r6}
    56cc:	000000e0 	andeq	r0, r0, r0, ror #1
    56d0:	000c592f 	andeq	r5, ip, pc, lsr #18
    56d4:	01650100 	cmneq	r5, r0, lsl #2
    56d8:	080078f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, ip, sp, lr}
    56dc:	00000038 	andeq	r0, r0, r8, lsr r0
    56e0:	0e2d9c01 	cdpeq	12, 2, cr9, cr13, cr1, {0}
    56e4:	f6200000 			; <UNDEFINED> instruction: 0xf6200000
    56e8:	2a080078 	bcs	2058d0 <__RW_SIZE__+0x205338>
    56ec:	30000000 	andcc	r0, r0, r0
    56f0:	67010069 	strvs	r0, [r1, -r9, rrx]
    56f4:	00007e01 	andeq	r7, r0, r1, lsl #28
    56f8:	00295b00 	eoreq	r5, r9, r0, lsl #22
    56fc:	791c2900 	ldmdbvc	ip, {r8, fp, sp}
    5700:	1bd50800 	blne	ff547708 <MSP_BASE+0xdf542708>
    5704:	011d0000 	tsteq	sp, r0
    5708:	1d380153 	ldfnes	f0, [r8, #-332]!	; 0xfffffeb4
    570c:	34015201 	strcc	r5, [r1], #-513	; 0xfffffdff
    5710:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    5714:	00007602 	andeq	r7, r0, r2, lsl #12
    5718:	302f0000 	eorcc	r0, pc, r0
    571c:	0100000b 	tsteq	r0, fp
    5720:	79280170 	stmdbvc	r8!, {r4, r5, r6, r8}
    5724:	00400800 	subeq	r0, r0, r0, lsl #16
    5728:	9c010000 	stcls	0, cr0, [r1], {-0}
    572c:	00000e86 	andeq	r0, r0, r6, lsl #29
    5730:	00792e20 	rsbseq	r2, r9, r0, lsr #28
    5734:	00003208 	andeq	r3, r0, r8, lsl #4
    5738:	00693000 	rsbeq	r3, r9, r0
    573c:	7e017201 	cdpvc	2, 0, cr7, cr1, cr1, {0}
    5740:	6f000000 	svcvs	0x00000000
    5744:	22000029 	andcs	r0, r0, #41	; 0x29
    5748:	000025d0 	ldrdeq	r2, [r0], -r0
    574c:	000d8b32 	andeq	r8, sp, r2, lsr fp
    5750:	01760100 	cmneq	r6, r0, lsl #2
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00002983 	andeq	r2, r0, r3, lsl #19
    575c:	00795a29 	rsbseq	r5, r9, r9, lsr #20
    5760:	001bd508 	andseq	sp, fp, r8, lsl #10
    5764:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5768:	011d3a01 	tsteq	sp, r1, lsl #20
    576c:	003a0152 	eorseq	r0, sl, r2, asr r1
    5770:	33000000 	movwcc	r0, #0
    5774:	00000b6d 	andeq	r0, r0, sp, ror #22
    5778:	01017d01 	tsteq	r1, r1, lsl #26
    577c:	000e861f 	andeq	r8, lr, pc, lsl r6
    5780:	00796800 	rsbseq	r6, r9, r0, lsl #16
    5784:	00006a08 	andeq	r6, r0, r8, lsl #20
    5788:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    578c:	3400000f 	strcc	r0, [r0], #-15
    5790:	000006ec 	andeq	r0, r0, ip, ror #13
    5794:	0800799c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp, lr}
    5798:	00000014 	andeq	r0, r0, r4, lsl r0
    579c:	ca018701 	bgt	673a8 <__RW_SIZE__+0x66e10>
    57a0:	2000000e 	andcs	r0, r0, lr
    57a4:	0800799c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp, lr}
    57a8:	00000014 	andeq	r0, r0, r4, lsl r0
    57ac:	0006f921 	andeq	pc, r6, r1, lsr #18
    57b0:	0029a200 	eoreq	sl, r9, r0, lsl #4
    57b4:	34000000 	strcc	r0, [r0], #-0
    57b8:	00000704 	andeq	r0, r0, r4, lsl #14
    57bc:	080079b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip, sp, lr}
    57c0:	00000014 	andeq	r0, r0, r4, lsl r0
    57c4:	f2018801 	vadd.i8	d8, d1, d1
    57c8:	2000000e 	andcs	r0, r0, lr
    57cc:	080079b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip, sp, lr}
    57d0:	00000014 	andeq	r0, r0, r4, lsl r0
    57d4:	00071121 	andeq	r1, r7, r1, lsr #2
    57d8:	0029b600 	eoreq	fp, r9, r0, lsl #12
    57dc:	34000000 	strcc	r0, [r0], #-0
    57e0:	0000071c 	andeq	r0, r0, ip, lsl r7
    57e4:	080079c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip, sp, lr}
    57e8:	0000000e 	andeq	r0, r0, lr
    57ec:	1a018901 	bne	67bf8 <__RW_SIZE__+0x67660>
    57f0:	2000000f 	andcs	r0, r0, pc
    57f4:	080079c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip, sp, lr}
    57f8:	0000000e 	andeq	r0, r0, lr
    57fc:	00072921 	andeq	r2, r7, r1, lsr #18
    5800:	002a0600 	eoreq	r0, sl, r0, lsl #12
    5804:	1b000000 	blne	580c <__RW_SIZE__+0x5274>
    5808:	0800799c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp, lr}
    580c:	00001bfa 	strdeq	r1, [r0], -sl
    5810:	0ce13300 	stcleq	3, cr3, [r1]
    5814:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    5818:	241f0101 	ldrcs	r0, [pc], #-257	; 5820 <__RW_SIZE__+0x5288>
    581c:	d400000f 	strle	r0, [r0], #-15
    5820:	62080079 	andvs	r0, r8, #121	; 0x79
    5824:	01000000 	mrseq	r0, (UNDEF: 0)
    5828:	000fb89c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
    582c:	7a0a1c00 	bvc	28c834 <__RW_SIZE__+0x28c29c>
    5830:	1c010800 	stcne	8, cr0, [r1], {-0}
    5834:	0f7e0000 	svceq	0x007e0000
    5838:	011d0000 	tsteq	sp, r0
    583c:	1d300153 	ldfnes	f0, [r0, #-332]!	; 0xfffffeb4
    5840:	0a035201 	beq	da04c <__RW_SIZE__+0xd9ab4>
    5844:	011dffff 			; <UNDEFINED> instruction: 0x011dffff
    5848:	dc080251 	sfmle	f0, 4, [r8], {81}	; 0x51
    584c:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    5850:	021dc808 	andseq	ip, sp, #8, 16	; 0x80000
    5854:	0305087d 	movweq	r0, #22653	; 0x587d
    5858:	08010870 	stmdaeq	r1, {r4, r5, r6, fp}
    585c:	047d021d 	ldrbteq	r0, [sp], #-541	; 0xfffffde3
    5860:	1d007402 	cfstrsne	mvf7, [r0, #-8]
    5864:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    5868:	29000074 	stmdbcs	r0, {r2, r4, r5, r6}
    586c:	08007a32 	stmdaeq	r0, {r1, r4, r5, r9, fp, ip, sp, lr}
    5870:	00001c01 	andeq	r1, r0, r1, lsl #24
    5874:	0153011d 	cmpeq	r3, sp, lsl r1
    5878:	52011d30 	andpl	r1, r1, #48, 26	; 0xc00
    587c:	ffff0a03 			; <UNDEFINED> instruction: 0xffff0a03
    5880:	0251011d 	subseq	r0, r1, #1073741831	; 0x40000007
    5884:	011ddc08 	tsteq	sp, r8, lsl #24
    5888:	1d300150 	ldfnes	f0, [r0, #-320]!	; 0xfffffec0
    588c:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    5890:	01088003 	tsteq	r8, r3
    5894:	7d021d08 	stcvc	13, cr1, [r2, #-32]	; 0xffffffe0
    5898:	00740204 	rsbseq	r0, r4, r4, lsl #4
    589c:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    58a0:	00007402 	andeq	r7, r0, r2, lsl #8
    58a4:	0ba02b00 	bleq	fe8104ac <MSP_BASE+0xde80b4ac>
    58a8:	94010000 	strls	r0, [r1], #-0
    58ac:	0fd00101 	svceq	0x00d00101
    58b0:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    58b4:	01960100 	orrseq	r0, r6, r0, lsl #2
    58b8:	0000007e 	andeq	r0, r0, lr, ror r0
    58bc:	0fb81f00 	svceq	0x00b81f00
    58c0:	7a380000 	bvc	e058c8 <__RW_SIZE__+0xe05330>
    58c4:	00300800 	eorseq	r0, r0, r0, lsl #16
    58c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    58cc:	00000ff6 	strdeq	r0, [r0], -r6
    58d0:	000fc521 	andeq	ip, pc, r1, lsr #10
    58d4:	002a3e00 	eoreq	r3, sl, r0, lsl #28
    58d8:	7a681e00 	bvc	1a0d0e0 <__RW_SIZE__+0x1a0cb48>
    58dc:	1bfa0800 	blne	ffe878e4 <MSP_BASE+0xdfe828e4>
    58e0:	2f000000 	svccs	0x00000000
    58e4:	00000ba9 	andeq	r0, r0, r9, lsr #23
    58e8:	68019f01 	stmdavs	r1, {r0, r8, r9, sl, fp, ip, pc}
    58ec:	6208007a 	andvs	r0, r8, #122	; 0x7a
    58f0:	01000004 	tsteq	r0, r4
    58f4:	00131e9c 	mulseq	r3, ip, lr
    58f8:	0b573500 	bleq	15d2d00 <__RW_SIZE__+0x15d2768>
    58fc:	a1010000 	mrsge	r0, (UNDEF: 1)
    5900:	00007e01 	andeq	r7, r0, r1, lsl #28
    5904:	b8030500 	stmdalt	r3, {r8, sl}
    5908:	35200007 	strcc	r0, [r0, #-7]!
    590c:	00000e38 	andeq	r0, r0, r8, lsr lr
    5910:	7e01a201 	cdpvc	2, 0, cr10, cr1, cr1, {0}
    5914:	05000000 	streq	r0, [r0, #-0]
    5918:	00001003 	andeq	r1, r0, r3
    591c:	0e483520 	cdpeq	5, 4, cr3, cr8, cr0, {1}
    5920:	a3010000 	movwge	r0, #4096	; 0x1000
    5924:	00007e01 	andeq	r7, r0, r1, lsl #28
    5928:	c0030500 	andgt	r0, r3, r0, lsl #10
    592c:	35200007 	strcc	r0, [r0, #-7]!
    5930:	00000e43 	andeq	r0, r0, r3, asr #28
    5934:	7e01a401 	cdpvc	4, 0, cr10, cr1, cr1, {0}
    5938:	05000000 	streq	r0, [r0, #-0]
    593c:	0007c403 	andeq	ip, r7, r3, lsl #8
    5940:	0dd83520 	cfldr64eq	mvdx3, [r8, #128]	; 0x80
    5944:	a5010000 	strge	r0, [r1, #-0]
    5948:	00007e01 	andeq	r7, r0, r1, lsl #28
    594c:	c8030500 	stmdagt	r3, {r8, sl}
    5950:	32200007 	eorcc	r0, r0, #7
    5954:	00000e2a 	andeq	r0, r0, sl, lsr #28
    5958:	7e01be01 	cdpvc	14, 0, cr11, cr1, cr1, {0}
    595c:	82000000 	andhi	r0, r0, #0
    5960:	3200002a 	andcc	r0, r0, #42	; 0x2a
    5964:	00000c84 	andeq	r0, r0, r4, lsl #25
    5968:	7e01c901 	cdpvc	9, 0, cr12, cr1, cr1, {0}
    596c:	b6000000 	strlt	r0, [r0], -r0
    5970:	3000002a 	andcc	r0, r0, sl, lsr #32
    5974:	e0010069 	and	r0, r1, r9, rrx
    5978:	00007e01 	andeq	r7, r0, r1, lsl #28
    597c:	002ad400 	eoreq	sp, sl, r0, lsl #8
    5980:	061d3100 	ldreq	r3, [sp], -r0, lsl #2
    5984:	7b2e0000 	blvc	b8598c <__RW_SIZE__+0xb853f4>
    5988:	25e80800 	strbcs	r0, [r8, #2048]!	; 0x800
    598c:	e5010000 	str	r0, [r1, #-0]
    5990:	0010f101 	andseq	pc, r0, r1, lsl #2
    5994:	064d2600 	strbeq	r2, [sp], -r0, lsl #12
    5998:	2ae80000 	bcs	ffa059a0 <MSP_BASE+0xdfa009a0>
    599c:	44260000 	strtmi	r0, [r6], #-0
    59a0:	08000006 	stmdaeq	r0, {r1, r2}
    59a4:	2600002b 	strcs	r0, [r0], -fp, lsr #32
    59a8:	0000063b 	andeq	r0, r0, fp, lsr r6
    59ac:	00002b28 	andeq	r2, r0, r8, lsr #22
    59b0:	00063226 	andeq	r3, r6, r6, lsr #4
    59b4:	002b4800 	eoreq	r4, fp, r0, lsl #16
    59b8:	06292600 	strteq	r2, [r9], -r0, lsl #12
    59bc:	2b670000 	blcs	19c59c4 <__RW_SIZE__+0x19c542c>
    59c0:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    59c4:	d508007b 	strle	r0, [r8, #-123]	; 0xffffff85
    59c8:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
    59cc:	38015301 	stmdacc	r1, {r0, r8, r9, ip, lr}
    59d0:	0152011d 	cmpeq	r2, sp, lsl r1
    59d4:	7d021d34 	stcvc	13, cr1, [r2, #-208]	; 0xffffff30
    59d8:	00780200 	rsbseq	r0, r8, r0, lsl #4
    59dc:	ac310000 	ldcge	0, cr0, [r1], #-0
    59e0:	32000009 	andcc	r0, r0, #9
    59e4:	0008007b 	andeq	r0, r8, fp, ror r0
    59e8:	01000026 	tsteq	r0, r6, lsr #32
    59ec:	115401cd 	cmpne	r4, sp, asr #3
    59f0:	b8260000 	stmdalt	r6!, {}	; <UNPREDICTABLE>
    59f4:	86000009 	strhi	r0, [r0], -r9
    59f8:	2200002b 	andcs	r0, r0, #43	; 0x2b
    59fc:	00002600 	andeq	r2, r0, r0, lsl #12
    5a00:	0009c321 	andeq	ip, r9, r1, lsr #6
    5a04:	002b9900 	eoreq	r9, fp, r0, lsl #18
    5a08:	26202200 	strtcs	r2, [r0], -r0, lsl #4
    5a0c:	cf210000 	svcgt	0x00210000
    5a10:	d2000009 	andle	r0, r0, #9
    5a14:	2200002b 	andcs	r0, r0, #43	; 0x2b
    5a18:	00002648 	andeq	r2, r0, r8, asr #12
    5a1c:	0009d921 	andeq	sp, r9, r1, lsr #18
    5a20:	002be600 	eoreq	lr, fp, r0, lsl #12
    5a24:	09e42100 	stmibeq	r4!, {r8, sp}^
    5a28:	2c470000 	marcs	acc0, r0, r7
    5a2c:	70220000 	eorvc	r0, r2, r0
    5a30:	21000026 	tstcs	r0, r6, lsr #32
    5a34:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5a38:	00002c7e 	andeq	r2, r0, lr, ror ip
    5a3c:	00000000 	andeq	r0, r0, r0
    5a40:	0a593100 	beq	1651e48 <__RW_SIZE__+0x16518b0>
    5a44:	7b860000 	blvc	fe185a4c <MSP_BASE+0xde180a4c>
    5a48:	26980800 	ldrcs	r0, [r8], r0, lsl #16
    5a4c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    5a50:	00120f01 	andseq	r0, r2, r1, lsl #30
    5a54:	26982200 	ldrcs	r2, [r8], r0, lsl #4
    5a58:	67210000 	strvs	r0, [r1, -r0]!
    5a5c:	9c00000a 	stcls	0, cr0, [r0], {10}
    5a60:	2d00002c 	stccs	0, cr0, [r0, #-176]	; 0xffffff50
    5a64:	0000061d 	andeq	r0, r0, sp, lsl r6
    5a68:	08007d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip, sp, lr}
    5a6c:	000026b0 			; <UNDEFINED> instruction: 0x000026b0
    5a70:	26011001 	strcs	r1, [r1], -r1
    5a74:	0000064d 	andeq	r0, r0, sp, asr #12
    5a78:	00002d1c 	andeq	r2, r0, ip, lsl sp
    5a7c:	00064426 	andeq	r4, r6, r6, lsr #8
    5a80:	002d3000 	eoreq	r3, sp, r0
    5a84:	063b2600 	ldrteq	r2, [fp], -r0, lsl #12
    5a88:	2d300000 	ldccs	0, cr0, [r0, #-0]
    5a8c:	32260000 	eorcc	r0, r6, #0
    5a90:	44000006 	strmi	r0, [r0], #-6
    5a94:	2600002d 	strcs	r0, [r0], -sp, lsr #32
    5a98:	00000629 	andeq	r0, r0, r9, lsr #12
    5a9c:	00002d79 	andeq	r2, r0, r9, ror sp
    5aa0:	007d201c 	rsbseq	r2, sp, ip, lsl r0
    5aa4:	001bd508 	andseq	sp, fp, r8, lsl #10
    5aa8:	0011d200 	andseq	sp, r1, r0, lsl #4
    5aac:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5ab0:	011d3a01 	tsteq	sp, r1, lsl #20
    5ab4:	1d3a0152 	ldfnes	f0, [sl, #-328]!	; 0xfffffeb8
    5ab8:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    5abc:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    5ac0:	08007d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip, sp, lr}
    5ac4:	00001bd5 	ldrdeq	r1, [r0], -r5
    5ac8:	000011f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5acc:	0153011d 	cmpeq	r3, sp, lsl r1
    5ad0:	52011d3a 	andpl	r1, r1, #3712	; 0xe80
    5ad4:	021d3a01 	andseq	r3, sp, #4096	; 0x1000
    5ad8:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
    5adc:	70290000 	eorvc	r0, r9, r0
    5ae0:	d508007d 	strle	r0, [r8, #-125]	; 0xffffff83
    5ae4:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
    5ae8:	3a015301 	bcc	5a6f4 <__RW_SIZE__+0x5a15c>
    5aec:	0152011d 	cmpeq	r2, sp, lsl r1
    5af0:	7d021d3a 	stcvc	13, cr1, [r2, #-232]	; 0xffffff18
    5af4:	00750200 	rsbseq	r0, r5, r0, lsl #4
    5af8:	00000000 	andeq	r0, r0, r0
    5afc:	00065831 	andeq	r5, r6, r1, lsr r8
    5b00:	007bfc00 	rsbseq	pc, fp, r0, lsl #24
    5b04:	0026d008 	eoreq	sp, r6, r8
    5b08:	02120100 	andseq	r0, r2, #0, 2
    5b0c:	00001245 	andeq	r1, r0, r5, asr #4
    5b10:	00066e26 	andeq	r6, r6, r6, lsr #28
    5b14:	002dae00 	eoreq	sl, sp, r0, lsl #28
    5b18:	06642600 	strbteq	r2, [r4], -r0, lsl #12
    5b1c:	2dd80000 	ldclcs	0, cr0, [r8]
    5b20:	d0220000 	eorle	r0, r2, r0
    5b24:	21000026 	tstcs	r0, r6, lsr #32
    5b28:	00000678 	andeq	r0, r0, r8, ror r6
    5b2c:	00002df6 	strdeq	r2, [r0], -r6
    5b30:	b8340000 	ldmdalt	r4!, {}	; <UNPREDICTABLE>
    5b34:	5c00000f 	stcpl	0, cr0, [r0], {15}
    5b38:	2408007c 	strcs	r0, [r8], #-124	; 0xffffff84
    5b3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b40:	127601d7 	rsbsne	r0, r6, #-1073741771	; 0xc0000035
    5b44:	5c200000 	stcpl	0, cr0, [r0], #-0
    5b48:	2408007c 	strcs	r0, [r8], #-124	; 0xffffff84
    5b4c:	21000000 	mrscs	r0, (UNDEF: 0)
    5b50:	00000fc5 	andeq	r0, r0, r5, asr #31
    5b54:	00002e20 	andeq	r2, r0, r0, lsr #28
    5b58:	007c801b 	rsbseq	r8, ip, fp, lsl r0
    5b5c:	001bfa08 	andseq	pc, fp, r8, lsl #20
    5b60:	31000000 	mrscc	r0, (UNDEF: 0)
    5b64:	0000061d 	andeq	r0, r0, sp, lsl r6
    5b68:	08007ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp, ip, sp, lr}
    5b6c:	000026f8 	strdeq	r2, [r0], -r8
    5b70:	cc01b101 	stfgtd	f3, [r1], {1}
    5b74:	26000012 			; <UNDEFINED> instruction: 0x26000012
    5b78:	0000064d 	andeq	r0, r0, sp, asr #12
    5b7c:	00002e70 	andeq	r2, r0, r0, ror lr
    5b80:	00064426 	andeq	r4, r6, r6, lsr #8
    5b84:	002e9000 	eoreq	r9, lr, r0
    5b88:	063b2600 	ldrteq	r2, [fp], -r0, lsl #12
    5b8c:	2e900000 	cdpcs	0, 9, cr0, cr0, cr0, {0}
    5b90:	32260000 	eorcc	r0, r6, #0
    5b94:	b0000006 	andlt	r0, r0, r6
    5b98:	2600002e 	strcs	r0, [r0], -lr, lsr #32
    5b9c:	00000629 	andeq	r0, r0, r9, lsr #12
    5ba0:	00002ec3 	andeq	r2, r0, r3, asr #29
    5ba4:	007cb429 	rsbseq	fp, ip, r9, lsr #8
    5ba8:	001bd508 	andseq	sp, fp, r8, lsl #10
    5bac:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5bb0:	011d4001 	tsteq	sp, r1
    5bb4:	00400152 	subeq	r0, r0, r2, asr r1
    5bb8:	08723100 	ldmdaeq	r2!, {r8, ip, sp}^
    5bbc:	7ccc0000 	stclvc	0, cr0, [ip], {0}
    5bc0:	27100800 	ldrcs	r0, [r0, -r0, lsl #16]
    5bc4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    5bc8:	00130202 	andseq	r0, r3, r2, lsl #4
    5bcc:	27102200 	ldrcs	r2, [r0, -r0, lsl #4]
    5bd0:	7f210000 	svcvc	0x00210000
    5bd4:	d6000008 	strle	r0, [r0], -r8
    5bd8:	1b00002e 	blne	5c98 <__RW_SIZE__+0x5700>
    5bdc:	08007e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}
    5be0:	00001bca 	andeq	r1, r0, sl, asr #23
    5be4:	007ea41b 	rsbseq	sl, lr, fp, lsl r4
    5be8:	001bca08 	andseq	ip, fp, r8, lsl #20
    5bec:	1b000000 	blne	5bf4 <__RW_SIZE__+0x565c>
    5bf0:	08007b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp, ip, sp, lr}
    5bf4:	000008f2 	strdeq	r0, [r0], -r2
    5bf8:	007bc01b 	rsbseq	ip, fp, fp, lsl r0
    5bfc:	000b7e08 	andeq	r7, fp, r8, lsl #28
    5c00:	7d001b00 	vstrvc	d1, [r0, #-0]
    5c04:	07f90800 	ldrbeq	r0, [r9, r0, lsl #16]!
    5c08:	2f000000 	svccs	0x00000000
    5c0c:	00000a7a 	andeq	r0, r0, sl, ror sl
    5c10:	cc021901 	stcgt	9, cr1, [r2], {1}
    5c14:	0408007e 	streq	r0, [r8], #-126	; 0xffffff82
    5c18:	01000002 	tsteq	r0, r2
    5c1c:	0015c99c 	mulseq	r5, ip, r9
    5c20:	00693000 	rsbeq	r3, r9, r0
    5c24:	7e021d01 	cdpvc	13, 0, cr1, cr2, cr1, {0}
    5c28:	1a000000 	bne	5c30 <__RW_SIZE__+0x5698>
    5c2c:	3100002f 	tstcc	r0, pc, lsr #32
    5c30:	0000061d 	andeq	r0, r0, sp, lsl r6
    5c34:	08007ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr}
    5c38:	00002728 	andeq	r2, r0, r8, lsr #14
    5c3c:	97021b01 	strls	r1, [r2, -r1, lsl #22]
    5c40:	28000013 	stmdacs	r0, {r0, r1, r4}
    5c44:	0000064d 	andeq	r0, r0, sp, asr #12
    5c48:	06442802 	strbeq	r2, [r4], -r2, lsl #16
    5c4c:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    5c50:	0000063b 	andeq	r0, r0, fp, lsr r6
    5c54:	06322610 			; <UNDEFINED> instruction: 0x06322610
    5c58:	2fb20000 	svccs	0x00b20000
    5c5c:	29260000 	stmdbcs	r6!, {}	; <UNPREDICTABLE>
    5c60:	c9000006 	stmdbgt	r0, {r1, r2}
    5c64:	2900002f 	stmdbcs	r0, {r0, r1, r2, r3, r5}
    5c68:	08007eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    5c6c:	00001bd5 	ldrdeq	r1, [r0], -r5
    5c70:	0153011d 	cmpeq	r3, sp, lsl r1
    5c74:	52011d40 	andpl	r1, r1, #64, 26	; 0x1000
    5c78:	021d4001 	andseq	r4, sp, #1
    5c7c:	0a03007d 	beq	c5e78 <__RW_SIZE__+0xc58e0>
    5c80:	000007e0 	andeq	r0, r0, r0, ror #15
    5c84:	00274036 	eoreq	r4, r7, r6, lsr r0
    5c88:	00140300 	andseq	r0, r4, r0, lsl #6
    5c8c:	0d053200 	sfmeq	f3, 4, [r5, #-0]
    5c90:	22010000 	andcs	r0, r1, #0
    5c94:	00007e02 	andeq	r7, r0, r2, lsl #28
    5c98:	002fe000 	eoreq	lr, pc, r0
    5c9c:	061d2d00 	ldreq	r2, [sp], -r0, lsl #26
    5ca0:	7eee0000 	cdpvc	0, 14, cr0, cr14, cr0, {0}
    5ca4:	27600800 	strbcs	r0, [r0, -r0, lsl #16]!
    5ca8:	23010000 	movwcs	r0, #4096	; 0x1000
    5cac:	064d2602 	strbeq	r2, [sp], -r2, lsl #12
    5cb0:	2fe00000 	svccs	0x00e00000
    5cb4:	44260000 	strtmi	r0, [r6], #-0
    5cb8:	15000006 	strne	r0, [r0, #-6]
    5cbc:	26000030 			; <UNDEFINED> instruction: 0x26000030
    5cc0:	0000063b 	andeq	r0, r0, fp, lsr r6
    5cc4:	00003029 	andeq	r3, r0, r9, lsr #32
    5cc8:	00063226 	andeq	r3, r6, r6, lsr #4
    5ccc:	00303d00 	eorseq	r3, r0, r0, lsl #26
    5cd0:	06292600 	strteq	r2, [r9], -r0, lsl #12
    5cd4:	305c0000 	subscc	r0, ip, r0
    5cd8:	28290000 	stmdacs	r9!, {}	; <UNPREDICTABLE>
    5cdc:	d508007f 	strle	r0, [r8, #-127]	; 0xffffff81
    5ce0:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
    5ce4:	38015301 	stmdacc	r1, {r0, r8, r9, ip, lr}
    5ce8:	0152011d 	cmpeq	r2, sp, lsl r1
    5cec:	00000034 	andeq	r0, r0, r4, lsr r0
    5cf0:	00278036 	eoreq	r8, r7, r6, lsr r0
    5cf4:	00146b00 	andseq	r6, r4, r0, lsl #22
    5cf8:	0d003700 	stceq	7, cr3, [r0, #-0]
    5cfc:	33010000 	movwcc	r0, #4096	; 0x1000
    5d00:	00005002 	andeq	r5, r0, r2
    5d04:	061d2d00 	ldreq	r2, [sp], -r0, lsl #26
    5d08:	7f880000 	svcvc	0x00880000
    5d0c:	27980800 	ldrcs	r0, [r8, r0, lsl #16]
    5d10:	34010000 	strcc	r0, [r1], #-0
    5d14:	064d2602 	strbeq	r2, [sp], -r2, lsl #12
    5d18:	307b0000 	rsbscc	r0, fp, r0
    5d1c:	44260000 	strtmi	r0, [r6], #-0
    5d20:	8e000006 	cdphi	0, 0, cr0, cr0, cr6, {0}
    5d24:	26000030 			; <UNDEFINED> instruction: 0x26000030
    5d28:	0000063b 	andeq	r0, r0, fp, lsr r6
    5d2c:	0000308e 	andeq	r3, r0, lr, lsl #1
    5d30:	00063226 	andeq	r3, r6, r6, lsr #4
    5d34:	0030a200 	eorseq	sl, r0, r0, lsl #4
    5d38:	06292600 	strteq	r2, [r9], -r0, lsl #12
    5d3c:	30c10000 	sbccc	r0, r1, r0
    5d40:	ba290000 	blt	a45d48 <__RW_SIZE__+0xa457b0>
    5d44:	d508007f 	strle	r0, [r8, #-127]	; 0xffffff81
    5d48:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
    5d4c:	3a015301 	bcc	5a958 <__RW_SIZE__+0x5a3c0>
    5d50:	0152011d 	cmpeq	r2, sp, lsl r1
    5d54:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d58:	000f2434 	andeq	r2, pc, r4, lsr r4	; <UNPREDICTABLE>
    5d5c:	007fc000 	rsbseq	ip, pc, r0
    5d60:	00004c08 	andeq	r4, r0, r8, lsl #24
    5d64:	02380100 	eorseq	r0, r8, #0, 2
    5d68:	000014f7 	strdeq	r1, [r0], -r7
    5d6c:	007fea1c 	rsbseq	lr, pc, ip, lsl sl	; <UNPREDICTABLE>
    5d70:	001c0108 	andseq	r0, ip, r8, lsl #2
    5d74:	0014bd00 	andseq	fp, r4, r0, lsl #26
    5d78:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5d7c:	011d3001 	tsteq	sp, r1
    5d80:	ff0a0352 			; <UNDEFINED> instruction: 0xff0a0352
    5d84:	51011dff 	strdpl	r1, [r1, -pc]
    5d88:	1ddc0802 	ldclne	8, cr0, [ip, #8]
    5d8c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    5d90:	7d021dc8 	stcvc	13, cr1, [r2, #-800]	; 0xfffffce0
    5d94:	70030508 	andvc	r0, r3, r8, lsl #10
    5d98:	1d080108 	stfnes	f0, [r8, #-32]	; 0xffffffe0
    5d9c:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    5da0:	021d0074 	andseq	r0, sp, #116	; 0x74
    5da4:	7402007d 	strvc	r0, [r2], #-125	; 0xffffff83
    5da8:	0c290000 	stceq	0, cr0, [r9], #-0
    5dac:	01080080 	smlabbeq	r8, r0, r0, r0
    5db0:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
    5db4:	30015301 	andcc	r5, r1, r1, lsl #6
    5db8:	0352011d 	cmpeq	r2, #1073741831	; 0x40000007
    5dbc:	1dffff0a 	ldclne	15, cr15, [pc, #40]!	; 5dec <__RW_SIZE__+0x5854>
    5dc0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5dc4:	50011ddc 	ldrdpl	r1, [r1], -ip
    5dc8:	021d3001 	andseq	r3, sp, #1
    5dcc:	0305087d 	movweq	r0, #22653	; 0x587d
    5dd0:	08010880 	stmdaeq	r1, {r7, fp}
    5dd4:	047d021d 	ldrbteq	r0, [sp], #-541	; 0xfffffde3
    5dd8:	1d007402 	cfstrsne	mvf7, [r0, #-8]
    5ddc:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    5de0:	00000074 	andeq	r0, r0, r4, ror r0
    5de4:	00061d2d 	andeq	r1, r6, sp, lsr #26
    5de8:	00801200 	addeq	r1, r0, r0, lsl #4
    5dec:	0027b008 	eoreq	fp, r7, r8
    5df0:	022b0100 	eoreq	r0, fp, #0, 2
    5df4:	00064d28 	andeq	r4, r6, r8, lsr #26
    5df8:	44280000 	strtmi	r0, [r8], #-0
    5dfc:	10000006 	andne	r0, r0, r6
    5e00:	00063b28 	andeq	r3, r6, r8, lsr #22
    5e04:	32261000 	eorcc	r1, r6, #0
    5e08:	e0000006 	and	r0, r0, r6
    5e0c:	26000030 			; <UNDEFINED> instruction: 0x26000030
    5e10:	00000629 	andeq	r0, r0, r9, lsr #12
    5e14:	00003133 	andeq	r3, r0, r3, lsr r1
    5e18:	0080281c 	addeq	r2, r0, ip, lsl r8
    5e1c:	001bd508 	andseq	sp, fp, r8, lsl #10
    5e20:	00154b00 	andseq	r4, r5, r0, lsl #22
    5e24:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5e28:	011d4001 	tsteq	sp, r1
    5e2c:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    5e30:	03007d02 	movweq	r7, #3330	; 0xd02
    5e34:	00f8000b 	rscseq	r0, r8, fp
    5e38:	00804e1c 	addeq	r4, r0, ip, lsl lr
    5e3c:	001bd508 	andseq	sp, fp, r8, lsl #10
    5e40:	00156b00 	andseq	r6, r5, r0, lsl #22
    5e44:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5e48:	011d4001 	tsteq	sp, r1
    5e4c:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    5e50:	03007d02 	movweq	r7, #3330	; 0xd02
    5e54:	00f8000b 	rscseq	r0, r8, fp
    5e58:	0080741c 	addeq	r7, r0, ip, lsl r4
    5e5c:	001bd508 	andseq	sp, fp, r8, lsl #10
    5e60:	00158b00 	andseq	r8, r5, r0, lsl #22
    5e64:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5e68:	011d4001 	tsteq	sp, r1
    5e6c:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    5e70:	03007d02 	movweq	r7, #3330	; 0xd02
    5e74:	00f8000b 	rscseq	r0, r8, fp
    5e78:	00809c1c 	addeq	r9, r0, ip, lsl ip
    5e7c:	001bd508 	andseq	sp, fp, r8, lsl #10
    5e80:	0015ab00 	andseq	sl, r5, r0, lsl #22
    5e84:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5e88:	011d4001 	tsteq	sp, r1
    5e8c:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    5e90:	03007d02 	movweq	r7, #3330	; 0xd02
    5e94:	00f8000b 	rscseq	r0, r8, fp
    5e98:	0080c429 	addeq	ip, r0, r9, lsr #8
    5e9c:	001bd508 	andseq	sp, fp, r8, lsl #10
    5ea0:	53011d00 	movwpl	r1, #7424	; 0x1d00
    5ea4:	011d4001 	tsteq	sp, r1
    5ea8:	1d400152 	stfnee	f0, [r0, #-328]	; 0xfffffeb8
    5eac:	03007d02 	movweq	r7, #3330	; 0xd02
    5eb0:	00f8000b 	rscseq	r0, r8, fp
    5eb4:	28330000 	ldmdacs	r3!, {}	; <UNPREDICTABLE>
    5eb8:	0100000d 	tsteq	r0, sp
    5ebc:	1f01023c 	svcne	0x0001023c
    5ec0:	000015c9 	andeq	r1, r0, r9, asr #11
    5ec4:	080080d0 	stmdaeq	r0, {r4, r6, r7, pc}
    5ec8:	00000046 	andeq	r0, r0, r6, asr #32
    5ecc:	165a9c01 	ldrbne	r9, [sl], -r1, lsl #24
    5ed0:	f21c0000 	vhadd.s16	d0, d12, d0
    5ed4:	01080080 	smlabbeq	r8, r0, r0, r0
    5ed8:	2100001c 	tstcs	r0, ip, lsl r0
    5edc:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    5ee0:	30015301 	andcc	r5, r1, r1, lsl #6
    5ee4:	0352011d 	cmpeq	r2, #1073741831	; 0x40000007
    5ee8:	1dffff0a 	ldclne	15, cr15, [pc, #40]!	; 5f18 <__RW_SIZE__+0x5980>
    5eec:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5ef0:	50011d5a 	andpl	r1, r1, sl, asr sp
    5ef4:	1d410802 	stclne	8, cr0, [r1, #-8]
    5ef8:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    5efc:	01088803 	tsteq	r8, r3, lsl #16
    5f00:	7d021d08 	stcvc	13, cr1, [r2, #-32]	; 0xffffffe0
    5f04:	1d320104 	ldfnes	f0, [r2, #-16]!
    5f08:	01007d02 	tsteq	r0, r2, lsl #26
    5f0c:	10290032 	eorne	r0, r9, r2, lsr r0
    5f10:	01080081 	smlabbeq	r8, r1, r0, r0
    5f14:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
    5f18:	30015301 	andcc	r5, r1, r1, lsl #6
    5f1c:	0352011d 	cmpeq	r2, #1073741831	; 0x40000007
    5f20:	1d07e00a 	stcne	0, cr14, [r7, #-40]	; 0xffffffd8
    5f24:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5f28:	50011da0 	andpl	r1, r1, r0, lsr #27
    5f2c:	1d460802 	stclne	8, cr0, [r6, #-8]
    5f30:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    5f34:	01089403 	tsteq	r8, r3, lsl #8
    5f38:	7d021d08 	stcvc	13, cr1, [r2, #-32]	; 0xffffffe0
    5f3c:	1d310104 	ldfnes	f0, [r1, #-16]!
    5f40:	01007d02 	tsteq	r0, r2, lsl #26
    5f44:	2b000031 	blcs	6010 <__RW_SIZE__+0x5a78>
    5f48:	00000cef 	andeq	r0, r0, pc, ror #25
    5f4c:	01024301 	tsteq	r2, r1, lsl #6
    5f50:	00001674 	andeq	r1, r0, r4, ror r6
    5f54:	6675622c 	ldrbtvs	r6, [r5], -ip, lsr #4
    5f58:	02450100 	subeq	r0, r5, #0, 2
    5f5c:	00001674 	andeq	r1, r0, r4, ror r6
    5f60:	04db0a00 	ldrbeq	r0, [fp], #2560	; 0xa00
    5f64:	16840000 	strne	r0, [r4], r0
    5f68:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    5f6c:	1f000000 	svcne	0x00000000
    5f70:	165a1f00 	ldrbne	r1, [sl], -r0, lsl #30
    5f74:	81180000 	tsthi	r8, r0
    5f78:	00720800 	rsbseq	r0, r2, r0, lsl #16
    5f7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f80:	0000176c 	andeq	r1, r0, ip, ror #14
    5f84:	00166738 	andseq	r6, r6, r8, lsr r7
    5f88:	50910200 	addspl	r0, r1, r0, lsl #4
    5f8c:	0081381c 	addeq	r3, r1, ip, lsl r8
    5f90:	001c3108 	andseq	r3, ip, r8, lsl #2
    5f94:	0016bc00 	andseq	fp, r6, r0, lsl #24
    5f98:	51011d00 	tstpl	r1, r0, lsl #26
    5f9c:	08ac0305 	stmiaeq	ip!, {r0, r2, r8, r9}
    5fa0:	011d0801 	tsteq	sp, r1, lsl #16
    5fa4:	00750250 	rsbseq	r0, r5, r0, asr r2
    5fa8:	81581c00 	cmphi	r8, r0, lsl #24
    5fac:	1c010800 	stcne	8, cr0, [r1], {-0}
    5fb0:	16f80000 	ldrbtne	r0, [r8], r0
    5fb4:	011d0000 	tsteq	sp, r0
    5fb8:	1d300153 	ldfnes	f0, [r0, #-332]!	; 0xfffffeb4
    5fbc:	0a035201 	beq	da7c8 <__RW_SIZE__+0xda230>
    5fc0:	011df800 	tsteq	sp, r0, lsl #16
    5fc4:	5a080251 	bpl	206910 <__RW_SIZE__+0x206378>
    5fc8:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    5fcc:	021d5008 	andseq	r5, sp, #8
    5fd0:	0305087d 	movweq	r0, #22653	; 0x587d
    5fd4:	080108b8 	stmdaeq	r1, {r3, r4, r5, r7, fp}
    5fd8:	047d021d 	ldrbteq	r0, [sp], #-541	; 0xfffffde3
    5fdc:	021d3201 	andseq	r3, sp, #268435456	; 0x10000000
    5fe0:	3201007d 	andcc	r0, r1, #125	; 0x7d
    5fe4:	816c1c00 	cmnhi	ip, r0, lsl #24
    5fe8:	1c010800 	stcne	8, cr0, [r1], {-0}
    5fec:	17330000 	ldrne	r0, [r3, -r0]!
    5ff0:	011d0000 	tsteq	sp, r0
    5ff4:	1d300153 	ldfnes	f0, [r0, #-332]!	; 0xfffffeb4
    5ff8:	0a035201 	beq	da804 <__RW_SIZE__+0xda26c>
    5ffc:	011dffe0 	tsteq	sp, r0, ror #31
    6000:	82080251 	andhi	r0, r8, #268435461	; 0x10000005
    6004:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    6008:	021d7808 	andseq	r7, sp, #8, 16	; 0x80000
    600c:	7502087d 	strvc	r0, [r2, #-2173]	; 0xfffff783
    6010:	7d021d00 	stcvc	13, cr1, [r2, #-0]
    6014:	00740204 	rsbseq	r0, r4, r4, lsl #4
    6018:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    601c:	00007402 	andeq	r7, r0, r2, lsl #8
    6020:	00818629 	addeq	r8, r1, r9, lsr #12
    6024:	001c0108 	andseq	r0, ip, r8, lsl #2
    6028:	53011d00 	movwpl	r1, #7424	; 0x1d00
    602c:	011d3001 	tsteq	sp, r1
    6030:	1d4f0152 	stfnee	f0, [pc, #-328]	; 5ef0 <__RW_SIZE__+0x5958>
    6034:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    6038:	50011da0 	andpl	r1, r1, r0, lsr #27
    603c:	1d410802 	stclne	8, cr0, [r1, #-8]
    6040:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    6044:	0108c403 	tsteq	r8, r3, lsl #8
    6048:	7d021d08 	stcvc	13, cr1, [r2, #-32]	; 0xffffffe0
    604c:	00740204 	rsbseq	r0, r4, r4, lsl #4
    6050:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    6054:	00007402 	andeq	r7, r0, r2, lsl #8
    6058:	0d752f00 	ldcleq	15, cr2, [r5, #-0]
    605c:	4d010000 	stcmi	0, cr0, [r1, #-0]
    6060:	00818c02 	addeq	r8, r1, r2, lsl #24
    6064:	0001fc08 	andeq	pc, r1, r8, lsl #24
    6068:	3f9c0100 	svccc	0x009c0100
    606c:	3500001a 	strcc	r0, [r0, #-26]	; 0xffffffe6
    6070:	00000c4e 	andeq	r0, r0, lr, asr #24
    6074:	7e025801 	cdpvc	8, 0, cr5, cr2, cr1, {0}
    6078:	05000000 	streq	r0, [r0, #-0]
    607c:	0007cc03 	andeq	ip, r7, r3, lsl #24
    6080:	15c93120 	strbne	r3, [r9, #288]	; 0x120
    6084:	821c0000 	andshi	r0, ip, #0
    6088:	27e00800 	strbcs	r0, [r0, r0, lsl #16]!
    608c:	63010000 	movwvs	r0, #4096	; 0x1000
    6090:	00181f02 	andseq	r1, r8, r2, lsl #30
    6094:	82c21c00 	sbchi	r1, r2, #0, 24
    6098:	1c010800 	stcne	8, cr0, [r1], {-0}
    609c:	17e50000 	strbne	r0, [r5, r0]!
    60a0:	011d0000 	tsteq	sp, r0
    60a4:	1d300153 	ldfnes	f0, [r0, #-332]!	; 0xfffffeb4
    60a8:	0a035201 	beq	da8b4 <__RW_SIZE__+0xda31c>
    60ac:	011dffff 			; <UNDEFINED> instruction: 0x011dffff
    60b0:	5a080251 	bpl	2069fc <__RW_SIZE__+0x206464>
    60b4:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    60b8:	021d4108 	andseq	r4, sp, #8, 2
    60bc:	9104087d 	tstls	r4, sp, ror r8
    60c0:	1d067fa8 	stcne	15, cr7, [r6, #-672]	; 0xfffffd60
    60c4:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    60c8:	021d0077 	andseq	r0, sp, #119	; 0x77
    60cc:	7702007d 	smlsdxvc	r2, sp, r0, r0
    60d0:	da290000 	ble	a460d8 <__RW_SIZE__+0xa45b40>
    60d4:	01080082 	smlabbeq	r8, r2, r0, r0
    60d8:	1d00001c 	stcne	0, cr0, [r0, #-112]	; 0xffffff90
    60dc:	30015301 	andcc	r5, r1, r1, lsl #6
    60e0:	0352011d 	cmpeq	r2, #1073741831	; 0x40000007
    60e4:	1d07e00a 	stcne	0, cr14, [r7, #-40]	; 0xffffffd8
    60e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    60ec:	50011da0 	andpl	r1, r1, r0, lsr #27
    60f0:	1d460802 	stclne	8, cr0, [r6, #-8]
    60f4:	04087d02 	streq	r7, [r8], #-3330	; 0xfffff2fe
    60f8:	067fac91 			; <UNDEFINED> instruction: 0x067fac91
    60fc:	047d021d 	ldrbteq	r0, [sp], #-541	; 0xfffffde3
    6100:	1d007502 	cfstr32ne	mvfx7, [r0, #-8]
    6104:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    6108:	00000075 	andeq	r0, r0, r5, ror r0
    610c:	00165a31 	andseq	r5, r6, r1, lsr sl
    6110:	00822c00 	addeq	r2, r2, r0, lsl #24
    6114:	0027f808 	eoreq	pc, r7, r8, lsl #16
    6118:	02780100 	rsbseq	r0, r8, #0, 2
    611c:	0000190f 	andeq	r1, r0, pc, lsl #18
    6120:	0027f822 	eoreq	pc, r7, r2, lsr #16
    6124:	16673800 	strbtne	r3, [r7], -r0, lsl #16
    6128:	91030000 	mrsls	r0, (UNDEF: 3)
    612c:	441c7fb8 	ldrmi	r7, [ip], #-4024	; 0xfffff048
    6130:	31080082 	smlabbcc	r8, r2, r0, r0
    6134:	5e00001c 	mcrpl	0, 0, r0, cr0, cr12, {0}
    6138:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    613c:	03055101 	movweq	r5, #20737	; 0x5101
    6140:	080108ac 	stmdaeq	r1, {r2, r3, r5, r7, fp}
    6144:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    6148:	1c000079 	stcne	0, cr0, [r0], {121}	; 0x79
    614c:	0800825a 	stmdaeq	r0, {r1, r3, r4, r6, r9, pc}
    6150:	00001c01 	andeq	r1, r0, r1, lsl #24
    6154:	0000189b 	muleq	r0, fp, r8
    6158:	0153011d 	cmpeq	r3, sp, lsl r1
    615c:	52011d30 	andpl	r1, r1, #48, 26	; 0xc00
    6160:	f8000a03 			; <UNDEFINED> instruction: 0xf8000a03
    6164:	0251011d 	subseq	r0, r1, #1073741831	; 0x40000007
    6168:	011d5a08 	tsteq	sp, r8, lsl #20
    616c:	50080250 	andpl	r0, r8, r0, asr r2
    6170:	087d021d 	ldmdaeq	sp!, {r0, r2, r3, r4, r9}^
    6174:	7fb09104 	svcvc	0x00b09104
    6178:	7d021d06 	stcvc	13, cr1, [r2, #-24]	; 0xffffffe8
    617c:	00770204 	rsbseq	r0, r7, r4, lsl #4
    6180:	007d021d 	rsbseq	r0, sp, sp, lsl r2
    6184:	00007702 	andeq	r7, r0, r2, lsl #14
    6188:	0082701c 	addeq	r7, r2, ip, lsl r0
    618c:	001c0108 	andseq	r0, ip, r8, lsl #2
    6190:	0018d600 	andseq	sp, r8, r0, lsl #12
    6194:	53011d00 	movwpl	r1, #7424	; 0x1d00
    6198:	011d3001 	tsteq	sp, r1
    619c:	e00a0352 	and	r0, sl, r2, asr r3
    61a0:	51011dff 	strdpl	r1, [r1, -pc]
    61a4:	1d820802 	stcne	8, cr0, [r2, #8]
    61a8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    61ac:	7d021d78 	stcvc	13, cr1, [r2, #-480]	; 0xfffffe20
    61b0:	00790208 	rsbseq	r0, r9, r8, lsl #4
    61b4:	047d021d 	ldrbteq	r0, [sp], #-541	; 0xfffffde3
    61b8:	1d007502 	cfstr32ne	mvfx7, [r0, #-8]
    61bc:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    61c0:	29000075 	stmdbcs	r0, {r0, r2, r4, r5, r6}
    61c4:	08008284 	stmdaeq	r0, {r2, r7, r9, pc}
    61c8:	00001c01 	andeq	r1, r0, r1, lsl #24
    61cc:	0153011d 	cmpeq	r3, sp, lsl r1
    61d0:	52011d30 	andpl	r1, r1, #48, 26	; 0xc00
    61d4:	011d4f01 	tsteq	sp, r1, lsl #30
    61d8:	a0080251 	andge	r0, r8, r1, asr r2
    61dc:	0250011d 	subseq	r0, r0, #1073741831	; 0x40000007
    61e0:	021d4108 	andseq	r4, sp, #8, 2
    61e4:	9104087d 	tstls	r4, sp, ror r8
    61e8:	1d067fb4 	stcne	15, cr7, [r6, #-720]	; 0xfffffd30
    61ec:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
    61f0:	021d0075 	andseq	r0, sp, #117	; 0x75
    61f4:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
    61f8:	00000000 	andeq	r0, r0, r0
    61fc:	000e8631 	andeq	r8, lr, r1, lsr r6
    6200:	00830800 	addeq	r0, r3, r0, lsl #16
    6204:	00281008 	eoreq	r1, r8, r8
    6208:	02690100 	rsbeq	r0, r9, #0, 2
    620c:	000019a5 	andeq	r1, r0, r5, lsr #19
    6210:	0006ec34 	andeq	lr, r6, r4, lsr ip
    6214:	00834600 	addeq	r4, r3, r0, lsl #12
    6218:	00001008 	andeq	r1, r0, r8
    621c:	01870100 	orreq	r0, r7, r0, lsl #2
    6220:	0000194b 	andeq	r1, r0, fp, asr #18
    6224:	00834620 	addeq	r4, r3, r0, lsr #12
    6228:	00001008 	andeq	r1, r0, r8
    622c:	06f92100 	ldrbteq	r2, [r9], r0, lsl #2
    6230:	31860000 	orrcc	r0, r6, r0
    6234:	00000000 	andeq	r0, r0, r0
    6238:	00070434 	andeq	r0, r7, r4, lsr r4
    623c:	00835600 	addeq	r5, r3, r0, lsl #12
    6240:	00001408 	andeq	r1, r0, r8, lsl #8
    6244:	01880100 	orreq	r0, r8, r0, lsl #2
    6248:	00001973 	andeq	r1, r0, r3, ror r9
    624c:	00835620 	addeq	r5, r3, r0, lsr #12
    6250:	00001408 	andeq	r1, r0, r8, lsl #8
    6254:	07112100 	ldreq	r2, [r1, -r0, lsl #2]
    6258:	319a0000 	orrscc	r0, sl, r0
    625c:	00000000 	andeq	r0, r0, r0
    6260:	00071c34 	andeq	r1, r7, r4, lsr ip
    6264:	00836a00 	addeq	r6, r3, r0, lsl #20
    6268:	00001208 	andeq	r1, r0, r8, lsl #4
    626c:	01890100 	orreq	r0, r9, r0, lsl #2
    6270:	0000199b 	muleq	r0, fp, r9
    6274:	00836a20 	addeq	r6, r3, r0, lsr #20
    6278:	00001208 	andeq	r1, r0, r8, lsl #4
    627c:	07292100 	streq	r2, [r9, -r0, lsl #2]!
    6280:	31ea0000 	mvncc	r0, r0
    6284:	00000000 	andeq	r0, r0, r0
    6288:	0083461b 	addeq	r4, r3, fp, lsl r6
    628c:	001bfa08 	andseq	pc, fp, r8, lsl #20
    6290:	961b0000 	ldrls	r0, [fp], -r0
    6294:	34080081 	strcc	r0, [r8], #-129	; 0xffffff7f
    6298:	1c000007 	stcne	0, cr0, [r0], {7}
    629c:	080081a2 	stmdaeq	r0, {r1, r5, r7, r8, pc}
    62a0:	00001c4c 	andeq	r1, r0, ip, asr #24
    62a4:	000019c5 	andeq	r1, r0, r5, asr #19
    62a8:	0550011d 	ldrbeq	r0, [r0, #-285]	; 0xfffffee3
    62ac:	0108dc03 	tsteq	r8, r3, lsl #24
    62b0:	a81c0008 	ldmdage	ip, {r3}
    62b4:	5e080081 	cdppl	0, 0, cr0, cr8, cr1, {4}
    62b8:	d800001c 	stmdale	r0, {r2, r3, r4}
    62bc:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
    62c0:	33015001 	movwcc	r5, #4097	; 0x1001
    62c4:	81ac1b00 			; <UNDEFINED> instruction: 0x81ac1b00
    62c8:	1c6f0800 	stclne	8, cr0, [pc], #-0	; 62d0 <__RW_SIZE__+0x5d38>
    62cc:	b21c0000 	andslt	r0, ip, #0
    62d0:	76080081 	strvc	r0, [r8], -r1, lsl #1
    62d4:	f400001c 	vst4.8	{d0-d3}, [r0 :64], ip
    62d8:	1d000019 	stcne	0, cr0, [r0, #-100]	; 0xffffff9c
    62dc:	31015001 	tstcc	r1, r1
    62e0:	81b81c00 			; <UNDEFINED> instruction: 0x81b81c00
    62e4:	1c870800 	stcne	8, cr0, [r7], {0}
    62e8:	1a070000 	bne	1c62f0 <__RW_SIZE__+0x1c5d58>
    62ec:	011d0000 	tsteq	sp, r0
    62f0:	00310150 	eorseq	r0, r1, r0, asr r1
    62f4:	0081d61c 	addeq	sp, r1, ip, lsl r6
    62f8:	001c9808 	andseq	r9, ip, r8, lsl #16
    62fc:	001a1a00 	andseq	r1, sl, r0, lsl #20
    6300:	50011d00 	andpl	r1, r1, r0, lsl #26
    6304:	1b003101 	blne	12710 <__RW_SIZE__+0x12178>
    6308:	0800829a 	stmdaeq	r0, {r1, r3, r4, r7, r9, pc}
    630c:	00000ff6 	strdeq	r0, [r0], -r6
    6310:	00829e1b 	addeq	r9, r2, fp, lsl lr
    6314:	00131e08 	andseq	r1, r3, r8, lsl #28
    6318:	83001b00 	movwhi	r1, #2816	; 0xb00
    631c:	1bfa0800 	blne	ffe88324 <MSP_BASE+0xdfe83324>
    6320:	801b0000 	andshi	r0, fp, r0
    6324:	fa080083 	blx	206538 <__RW_SIZE__+0x205fa0>
    6328:	0000001b 	andeq	r0, r0, fp, lsl r0
    632c:	0000500a 	andeq	r5, r0, sl
    6330:	001a4f00 	andseq	r4, sl, r0, lsl #30
    6334:	008c0b00 	addeq	r0, ip, r0, lsl #22
    6338:	00050000 	andeq	r0, r5, r0
    633c:	000d9025 	andeq	r9, sp, r5, lsr #32
    6340:	602a0100 	eorvs	r0, sl, r0, lsl #2
    6344:	0500001a 	streq	r0, [r0, #-26]	; 0xffffffe6
    6348:	0105a003 	tsteq	r5, r3
    634c:	1a3f0908 	bne	fc8774 <__RW_SIZE__+0xfc81dc>
    6350:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
    6354:	0100000b 	tsteq	r0, fp
    6358:	00007e2b 	andeq	r7, r0, fp, lsr #28
    635c:	a4030500 	strge	r0, [r3], #-1280	; 0xfffffb00
    6360:	25200007 	strcs	r0, [r0, #-7]!
    6364:	00000bce 	andeq	r0, r0, lr, asr #23
    6368:	007e2c01 	rsbseq	r2, lr, r1, lsl #24
    636c:	03050000 	movweq	r0, #20480	; 0x5000
    6370:	200007bc 			; <UNDEFINED> instruction: 0x200007bc
    6374:	000dc525 	andeq	ip, sp, r5, lsr #10
    6378:	083e0100 	ldmdaeq	lr!, {r8}
    637c:	05000005 	streq	r0, [r0, #-5]
    6380:	0007b403 	andeq	fp, r7, r3, lsl #8
    6384:	0df42520 	cfldr64eq	mvdx2, [r4, #128]!	; 0x80
    6388:	3f010000 	svccc	0x00010000
    638c:	00000085 	andeq	r0, r0, r5, lsl #1
    6390:	000c0305 	andeq	r0, ip, r5, lsl #6
    6394:	86252000 	strthi	r2, [r5], -r0
    6398:	0100000a 	tsteq	r0, sl
    639c:	00008540 	andeq	r8, r0, r0, asr #10
    63a0:	a8030500 	stmdage	r3, {r8, sl}
    63a4:	25200007 	strcs	r0, [r0, #-7]!
    63a8:	00000be4 	andeq	r0, r0, r4, ror #23
    63ac:	00854101 	addeq	r4, r5, r1, lsl #2
    63b0:	03050000 	movweq	r0, #20480	; 0x5000
    63b4:	200007ac 	andcs	r0, r0, ip, lsr #15
    63b8:	000b3a25 	andeq	r3, fp, r5, lsr #20
    63bc:	85420100 	strbhi	r0, [r2, #-256]	; 0xffffff00
    63c0:	05000000 	streq	r0, [r0, #-0]
    63c4:	0007b003 	andeq	fp, r7, r3
    63c8:	0dae2520 	cfstr32eq	mvfx2, [lr, #128]!	; 0x80
    63cc:	44010000 	strmi	r0, [r1], #-0
    63d0:	0000007e 	andeq	r0, r0, lr, ror r0
    63d4:	00040305 	andeq	r0, r4, r5, lsl #6
    63d8:	b7252000 	strlt	r2, [r5, -r0]!
    63dc:	0100000d 	tsteq	r0, sp
    63e0:	00007e45 	andeq	r7, r0, r5, asr #28
    63e4:	08030500 	stmdaeq	r3, {r8, sl}
    63e8:	0a200000 	beq	8063f0 <__RW_SIZE__+0x805e58>
    63ec:	0000056e 	andeq	r0, r0, lr, ror #10
    63f0:	00001b0e 	andeq	r1, r0, lr, lsl #22
    63f4:	00008c0b 	andeq	r8, r0, fp, lsl #24
    63f8:	25001300 	strcs	r1, [r0, #-768]	; 0xfffffd00
    63fc:	00000d96 	muleq	r0, r6, sp
    6400:	1afe5f01 	bne	fff9e00c <MSP_BASE+0xdff9900c>
    6404:	03050000 	movweq	r0, #20480	; 0x5000
    6408:	200005a8 	andcs	r0, r0, r8, lsr #11
    640c:	0005d20a 	andeq	sp, r5, sl, lsl #4
    6410:	001b2f00 	andseq	r2, fp, r0, lsl #30
    6414:	008c0b00 	addeq	r0, ip, r0, lsl #22
    6418:	00040000 	andeq	r0, r4, r0
    641c:	000dd025 	andeq	sp, sp, r5, lsr #32
    6420:	1f600100 	svcne	0x00600100
    6424:	0500001b 	streq	r0, [r0, #-27]	; 0xffffffe5
    6428:	0006e803 	andeq	lr, r6, r3, lsl #16
    642c:	06120a20 	ldreq	r0, [r2], -r0, lsr #20
    6430:	1b500000 	blne	1406438 <__RW_SIZE__+0x1405ea0>
    6434:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    6438:	02000000 	andeq	r0, r0, #0
    643c:	0e642500 	cdpeq	5, 6, cr2, cr4, cr0, {0}
    6440:	61010000 	mrsvs	r0, (UNDEF: 1)
    6444:	00001b40 	andeq	r1, r0, r0, asr #22
    6448:	07740305 	ldrbeq	r0, [r4, -r5, lsl #6]!
    644c:	82392000 	eorshi	r2, r9, #0
    6450:	03000000 	movweq	r0, #0
    6454:	1b6d06ce 	blne	1b47f94 <__RW_SIZE__+0x1b479fc>
    6458:	7e050000 	cdpvc	0, 0, cr0, cr5, cr0, {0}
    645c:	3a000000 	bcc	6464 <__RW_SIZE__+0x5ecc>
    6460:	00000d11 	andeq	r0, r0, r1, lsl sp
    6464:	1b6d2e01 	blne	1b51c70 <__RW_SIZE__+0x1b516d8>
    6468:	3d3a0000 	ldccc	0, cr0, [sl, #-0]
    646c:	0100000a 	tsteq	r0, sl
    6470:	001b6d2f 	andseq	r6, fp, pc, lsr #26
    6474:	0d5e3a00 	vldreq	s7, [lr, #-0]
    6478:	30010000 	andcc	r0, r1, r0
    647c:	00001b6d 	andeq	r1, r0, sp, ror #22
    6480:	0000e73b 	andeq	lr, r0, fp, lsr r7
    6484:	3b220500 	blcc	88788c <__RW_SIZE__+0x8872f4>
    6488:	00000a20 	andeq	r0, r0, r0, lsr #20
    648c:	f73b0a05 			; <UNDEFINED> instruction: 0xf73b0a05
    6490:	05000007 	streq	r0, [r0, #-7]
    6494:	0a6f3c26 	beq	1bd5534 <__RW_SIZE__+0x1bd4f9c>
    6498:	16050000 	strne	r0, [r5], -r0
    649c:	00001bb9 			; <UNDEFINED> instruction: 0x00001bb9
    64a0:	00007e3d 	andeq	r7, r0, sp, lsr lr
    64a4:	ec3c0000 	ldc	0, cr0, [ip], #-0
    64a8:	0600000b 	streq	r0, [r0], -fp
    64ac:	001bca84 	andseq	ip, fp, r4, lsl #21
    64b0:	00853d00 	addeq	r3, r5, r0, lsl #26
    64b4:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    64b8:	00000bed 	andeq	r0, r0, sp, ror #23
    64bc:	007e7f06 	rsbseq	r7, lr, r6, lsl #30
    64c0:	a43c0000 	ldrtge	r0, [ip], #-0
    64c4:	07000008 	streq	r0, [r0, -r8]
    64c8:	001bfa14 	andseq	pc, fp, r4, lsl sl	; <UNPREDICTABLE>
    64cc:	007e3d00 	rsbseq	r3, lr, r0, lsl #26
    64d0:	7e3d0000 	cdpvc	0, 3, cr0, cr13, cr0, {0}
    64d4:	3d000000 	stccc	0, cr0, [r0, #-0]
    64d8:	0000007e 	andeq	r0, r0, lr, ror r0
    64dc:	00007e3d 	andeq	r7, r0, sp, lsr lr
    64e0:	00503d00 	subseq	r3, r0, r0, lsl #26
    64e4:	3b000000 	blcc	64ec <__RW_SIZE__+0x5f54>
    64e8:	0000083d 	andeq	r0, r0, sp, lsr r8
    64ec:	2c3c1107 	ldfcss	f1, [ip], #-28	; 0xffffffe4
    64f0:	08000003 	stmdaeq	r0, {r0, r1}
    64f4:	001c3109 	andseq	r3, ip, r9, lsl #2
    64f8:	007e3d00 	rsbseq	r3, lr, r0, lsl #26
    64fc:	7e3d0000 	cdpvc	0, 3, cr0, cr13, cr0, {0}
    6500:	3d000000 	stccc	0, cr0, [r0, #-0]
    6504:	0000007e 	andeq	r0, r0, lr, ror r0
    6508:	00007e3d 	andeq	r7, r0, sp, lsr lr
    650c:	007e3d00 	rsbseq	r3, lr, r0, lsl #26
    6510:	7e3d0000 	cdpvc	0, 3, cr0, cr13, cr0, {0}
    6514:	3d000000 	stccc	0, cr0, [r0, #-0]
    6518:	000004e2 	andeq	r0, r0, r2, ror #9
    651c:	8f40003f 	svchi	0x0040003f
    6520:	09000003 	stmdbeq	r0, {r0, r1}
    6524:	00007efd 	strdeq	r7, [r0], -sp
    6528:	001c4c00 	andseq	r4, ip, r0, lsl #24
    652c:	04d53d00 	ldrbeq	r3, [r5], #3328	; 0xd00
    6530:	e23d0000 	eors	r0, sp, #0
    6534:	3f000004 	svccc	0x00000004
    6538:	0c133c00 	ldceq	12, cr3, [r3], {-0}
    653c:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
    6540:	00001c5e 	andeq	r1, r0, lr, asr ip
    6544:	0004d53d 	andeq	sp, r4, sp, lsr r5
    6548:	3c003f00 	stccc	15, cr3, [r0], {-0}
    654c:	00000859 	andeq	r0, r0, r9, asr r8
    6550:	1c6f0c07 	stclne	12, cr0, [pc], #-28	; 653c <__RW_SIZE__+0x5fa4>
    6554:	7e3d0000 	cdpvc	0, 3, cr0, cr13, cr0, {0}
    6558:	00000000 	andeq	r0, r0, r0
    655c:	0004323b 	andeq	r3, r4, fp, lsr r2
    6560:	3c510500 	cfldr64cc	mvdx0, [r1], {-0}
    6564:	00000735 	andeq	r0, r0, r5, lsr r7
    6568:	1c875605 	stcne	6, cr5, [r7], {5}
    656c:	7e3d0000 	cdpvc	0, 3, cr0, cr13, cr0, {0}
    6570:	00000000 	andeq	r0, r0, r0
    6574:	000c653c 	andeq	r6, ip, ip, lsr r5
    6578:	981e0500 	ldmdals	lr, {r8, sl}
    657c:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    6580:	0000007e 	andeq	r0, r0, lr, ror r0
    6584:	0c384100 	ldfeqs	f4, [r8], #-0
    6588:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
    658c:	0000853d 	andeq	r8, r0, sp, lsr r5
    6590:	fb000000 	blx	659a <__RW_SIZE__+0x6002>
    6594:	04000000 	streq	r0, [r0], #-0
    6598:	000ef200 	andeq	pc, lr, r0, lsl #4
    659c:	08010400 	stmdaeq	r1, {sl}
    65a0:	01000001 	tsteq	r0, r1
    65a4:	00000e81 	andeq	r0, r0, r1, lsl #29
    65a8:	00000013 	andeq	r0, r0, r3, lsl r0
    65ac:	08008388 	stmdaeq	r0, {r3, r7, r8, r9, pc}
    65b0:	00000044 	andeq	r0, r0, r4, asr #32
    65b4:	00001f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    65b8:	99060102 	stmdbls	r6, {r1, r8}
    65bc:	02000000 	andeq	r0, r0, #0
    65c0:	00970801 	addseq	r0, r7, r1, lsl #16
    65c4:	02020000 	andeq	r0, r2, #0
    65c8:	0000f205 	andeq	pc, r0, r5, lsl #4
    65cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    65d0:	0000006f 	andeq	r0, r0, pc, rrx
    65d4:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    65d8:	02000000 	andeq	r0, r0, #0
    65dc:	00cc0704 	sbceq	r0, ip, r4, lsl #14
    65e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    65e4:	00000005 	andeq	r0, r0, r5
    65e8:	07080200 	streq	r0, [r8, -r0, lsl #4]
    65ec:	000000c7 	andeq	r0, r0, r7, asr #1
    65f0:	69050403 	stmdbvs	r5, {r0, r1, sl}
    65f4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    65f8:	00d10704 	sbcseq	r0, r1, r4, lsl #14
    65fc:	04020000 	streq	r0, [r2], #-0
    6600:	0000de07 	andeq	sp, r0, r7, lsl #28
    6604:	78040400 	stmdavc	r4, {sl}
    6608:	02000000 	andeq	r0, r0, #0
    660c:	00a00801 	adceq	r0, r0, r1, lsl #16
    6610:	8b050000 	blhi	146618 <__RW_SIZE__+0x146080>
    6614:	0100000e 	tsteq	r0, lr
    6618:	00007203 	andeq	r7, r0, r3, lsl #4
    661c:	00838800 	addeq	r8, r3, r0, lsl #16
    6620:	00004408 	andeq	r4, r0, r8, lsl #8
    6624:	e29c0100 	adds	r0, ip, #0, 2
    6628:	06000000 	streq	r0, [r0], -r0
    662c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    6630:	005d0301 	subseq	r0, sp, r1, lsl #6
    6634:	32220000 	eorcc	r0, r2, #0
    6638:	91070000 	mrsls	r0, (UNDEF: 7)
    663c:	0100000e 	tsteq	r0, lr
    6640:	00002c05 	andeq	r2, r0, r5, lsl #24
    6644:	0e6a0800 	cdpeq	8, 6, cr0, cr10, cr0, {0}
    6648:	06010000 	streq	r0, [r1], -r0
    664c:	00000072 	andeq	r0, r0, r2, ror r0
    6650:	07d00305 	ldrbeq	r0, [r0, r5, lsl #6]
    6654:	6f092000 	svcvs	0x00092000
    6658:	0100000e 	tsteq	r0, lr
    665c:	00007208 	andeq	r7, r0, r8, lsl #4
    6660:	00327100 	eorseq	r7, r2, r0, lsl #2
    6664:	0e780900 	cdpeq	9, 7, cr0, cr8, cr0, {0}
    6668:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    666c:	00000072 	andeq	r0, r0, r2, ror r0
    6670:	00003284 	andeq	r3, r0, r4, lsl #5
    6674:	00820a00 	addeq	r0, r2, r0, lsl #20
    6678:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    667c:	0000ee06 	andeq	lr, r0, r6, lsl #28
    6680:	005d0b00 	subseq	r0, sp, r0, lsl #22
    6684:	91070000 	mrsls	r0, (UNDEF: 7)
    6688:	0100000e 	tsteq	r0, lr
    668c:	00002c05 	andeq	r2, r0, r5, lsl #24
    6690:	12160000 	andsne	r0, r6, #0
    6694:	00040000 	andeq	r0, r4, r0
    6698:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    669c:	01080104 	tsteq	r8, r4, lsl #2
    66a0:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    66a4:	13000010 	movwne	r0, #16
    66a8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    66ac:	42080083 	andmi	r0, r8, #131	; 0x83
    66b0:	e7000004 	str	r0, [r0, -r4]
    66b4:	0200001f 	andeq	r0, r0, #31
    66b8:	00000421 	andeq	r0, r0, r1, lsr #8
    66bc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    66c0:	03000001 	movweq	r0, #1
    66c4:	0000064c 	andeq	r0, r0, ip, asr #12
    66c8:	04490372 	strbeq	r0, [r9], #-882	; 0xfffffc8e
    66cc:	03740000 	cmneq	r4, #0
    66d0:	00000589 	andeq	r0, r0, r9, lsl #11
    66d4:	070c0375 	smlsdxeq	ip, r5, r3, r0
    66d8:	03760000 	cmneq	r6, #0
    66dc:	00000729 	andeq	r0, r0, r9, lsr #14
    66e0:	06fa037b 			; <UNDEFINED> instruction: 0x06fa037b
    66e4:	037c0000 	cmneq	ip, #0
    66e8:	00000426 	andeq	r0, r0, r6, lsr #8
    66ec:	06bd037e 			; <UNDEFINED> instruction: 0x06bd037e
    66f0:	037f0000 	cmneq	pc, #0
    66f4:	0000057f 	andeq	r0, r0, pc, ror r5
    66f8:	05a20300 	streq	r0, [r2, #768]!	; 0x300
    66fc:	03010000 	movweq	r0, #4096	; 0x1000
    6700:	000007ad 	andeq	r0, r0, sp, lsr #15
    6704:	05f80302 	ldrbeq	r0, [r8, #770]!	; 0x302
    6708:	03030000 	movweq	r0, #12288	; 0x3000
    670c:	000003fc 	strdeq	r0, [r0], -ip
    6710:	04400304 	strbeq	r0, [r0], #-772	; 0xfffffcfc
    6714:	03050000 	movweq	r0, #20480	; 0x5000
    6718:	0000040c 	andeq	r0, r0, ip, lsl #8
    671c:	06720306 	ldrbteq	r0, [r2], -r6, lsl #6
    6720:	03070000 	movweq	r0, #28672	; 0x7000
    6724:	000004ef 	andeq	r0, r0, pc, ror #9
    6728:	076b0308 	strbeq	r0, [fp, -r8, lsl #6]!
    672c:	03090000 	movweq	r0, #36864	; 0x9000
    6730:	00000597 	muleq	r0, r7, r5
    6734:	0556030a 	ldrbeq	r0, [r6, #-778]	; 0xfffffcf6
    6738:	030b0000 	movweq	r0, #45056	; 0xb000
    673c:	000003e9 	andeq	r0, r0, r9, ror #7
    6740:	05c6030c 	strbeq	r0, [r6, #780]	; 0x30c
    6744:	030d0000 	movweq	r0, #53248	; 0xd000
    6748:	00000485 	andeq	r0, r0, r5, lsl #9
    674c:	0758030e 	ldrbeq	r0, [r8, -lr, lsl #6]
    6750:	030f0000 	movweq	r0, #61440	; 0xf000
    6754:	00000524 	andeq	r0, r0, r4, lsr #10
    6758:	03bf0310 			; <UNDEFINED> instruction: 0x03bf0310
    675c:	03110000 	tsteq	r1, #0
    6760:	0000077b 	andeq	r0, r0, fp, ror r7
    6764:	04c50312 	strbeq	r0, [r5], #786	; 0x312
    6768:	03130000 	tsteq	r3, #0
    676c:	00000397 	muleq	r0, r7, r3
    6770:	04b70314 	ldrteq	r0, [r7], #788	; 0x314
    6774:	03150000 	tsteq	r5, #0
    6778:	000003b1 			; <UNDEFINED> instruction: 0x000003b1
    677c:	071c0316 			; <UNDEFINED> instruction: 0x071c0316
    6780:	03170000 	tsteq	r7, #0
    6784:	00000464 	andeq	r0, r0, r4, ror #8
    6788:	05e60318 	strbeq	r0, [r6, #792]!	; 0x318
    678c:	03190000 	tsteq	r9, #0
    6790:	00000687 	andeq	r0, r0, r7, lsl #13
    6794:	0660031a 			; <UNDEFINED> instruction: 0x0660031a
    6798:	031b0000 	tsteq	fp, #0
    679c:	000006d6 	ldrdeq	r0, [r0], -r6
    67a0:	054c031c 	strbeq	r0, [ip, #-796]	; 0xfffffce4
    67a4:	031d0000 	tsteq	sp, #0
    67a8:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    67ac:	05d9031e 	ldrbeq	r0, [r9, #798]	; 0x31e
    67b0:	031f0000 	tsteq	pc, #0
    67b4:	000006a6 	andeq	r0, r0, r6, lsr #13
    67b8:	050a0320 	streq	r0, [sl, #-800]	; 0xfffffce0
    67bc:	03210000 	teqeq	r1, #0
    67c0:	000003d2 	ldrdeq	r0, [r0], -r2
    67c4:	047b0322 	ldrbteq	r0, [fp], #-802	; 0xfffffcde
    67c8:	03230000 	teqeq	r3, #0
    67cc:	00000749 	andeq	r0, r0, r9, asr #14
    67d0:	06400324 	strbeq	r0, [r0], -r4, lsr #6
    67d4:	03250000 	teqeq	r5, #0
    67d8:	000004e3 	andeq	r0, r0, r3, ror #9
    67dc:	07870326 	streq	r0, [r7, r6, lsr #6]
    67e0:	03270000 	teqeq	r7, #0
    67e4:	00000417 	andeq	r0, r0, r7, lsl r4
    67e8:	07be0328 	ldreq	r0, [lr, r8, lsr #6]!
    67ec:	03290000 	teqeq	r9, #0
    67f0:	00000570 	andeq	r0, r0, r0, ror r5
    67f4:	d904002a 	stmdble	r4, {r1, r3, r5}
    67f8:	03000004 	movweq	r0, #4
    67fc:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    6800:	01050000 	mrseq	r0, (UNDEF: 5)
    6804:	00009906 	andeq	r9, r0, r6, lsl #18
    6808:	026b0600 	rsbeq	r0, fp, #0, 12
    680c:	2a040000 	bcs	106814 <__RW_SIZE__+0x10627c>
    6810:	00000182 	andeq	r0, r0, r2, lsl #3
    6814:	97080105 	strls	r0, [r8, -r5, lsl #2]
    6818:	05000000 	streq	r0, [r0, #-0]
    681c:	00f20502 	rscseq	r0, r2, r2, lsl #10
    6820:	c8060000 	stmdagt	r6, {}	; <UNPREDICTABLE>
    6824:	04000002 	streq	r0, [r0], #-2
    6828:	00019b36 	andeq	r9, r1, r6, lsr fp
    682c:	07020500 	streq	r0, [r2, -r0, lsl #10]
    6830:	0000006f 	andeq	r0, r0, pc, rrx
    6834:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    6838:	06000000 	streq	r0, [r0], -r0
    683c:	000001a7 	andeq	r0, r0, r7, lsr #3
    6840:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    6844:	04050000 	streq	r0, [r5], #-0
    6848:	0000cc07 	andeq	ip, r0, r7, lsl #24
    684c:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    6850:	00000000 	andeq	r0, r0, r0
    6854:	c7070805 	strgt	r0, [r7, -r5, lsl #16]
    6858:	07000000 	streq	r0, [r0, -r0]
    685c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    6860:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    6864:	0000d107 	andeq	sp, r0, r7, lsl #2
    6868:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    686c:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    6870:	5f090000 	svcpl	0x00090000
    6874:	02000004 	andeq	r0, r0, #4
    6878:	00029c86 	andeq	r9, r2, r6, lsl #25
    687c:	01090000 	mrseq	r0, (UNDEF: 9)
    6880:	02000006 	andeq	r0, r0, #6
    6884:	0002a187 	andeq	sl, r2, r7, lsl #3
    6888:	44092000 	strmi	r2, [r9], #-0
    688c:	02000007 	andeq	r0, r0, #7
    6890:	0002b188 	andeq	fp, r2, r8, lsl #3
    6894:	72098000 	andvc	r8, r9, #0
    6898:	02000004 	andeq	r0, r0, #4
    689c:	0002a189 	andeq	sl, r2, r9, lsl #3
    68a0:	760aa000 	strvc	sl, [sl], -r0
    68a4:	02000007 	andeq	r0, r0, #7
    68a8:	0002b68a 	andeq	fp, r2, sl, lsl #13
    68ac:	0a010000 	beq	468b4 <__RW_SIZE__+0x4631c>
    68b0:	0000060b 	andeq	r0, r0, fp, lsl #12
    68b4:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    68b8:	01200000 	teqeq	r0, r0
    68bc:	0005ab0a 	andeq	sl, r5, sl, lsl #22
    68c0:	bb8c0200 	bllt	fe3070c8 <MSP_BASE+0xde3020c8>
    68c4:	80000002 	andhi	r0, r0, r2
    68c8:	06150a01 	ldreq	r0, [r5], -r1, lsl #20
    68cc:	8d020000 	stchi	0, cr0, [r2, #-0]
    68d0:	000002a1 	andeq	r0, r0, r1, lsr #5
    68d4:	530a01a0 	movwpl	r0, #41376	; 0xa1a0
    68d8:	02000007 	andeq	r0, r0, #7
    68dc:	0002c08e 	andeq	ip, r2, lr, lsl #1
    68e0:	0a020000 	beq	868e8 <__RW_SIZE__+0x86350>
    68e4:	0000061f 	andeq	r0, r0, pc, lsl r6
    68e8:	02c58f02 	sbceq	r8, r5, #2, 30
    68ec:	02200000 	eoreq	r0, r0, #0
    68f0:	0050490b 	subseq	r4, r0, fp, lsl #18
    68f4:	02e59002 	rsceq	r9, r5, #2
    68f8:	03000000 	movweq	r0, #0
    68fc:	0006290a 	andeq	r2, r6, sl, lsl #18
    6900:	ea910200 	b	fe447108 <MSP_BASE+0xde442108>
    6904:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    6908:	05f30a03 	ldrbeq	r0, [r3, #2563]!	; 0xa03
    690c:	92020000 	andls	r0, r2, #0
    6910:	000002fb 	strdeq	r0, [r0], -fp
    6914:	0c000e00 	stceq	14, cr0, [r0], {-0}
    6918:	000001a9 	andeq	r0, r0, r9, lsr #3
    691c:	00000295 	muleq	r0, r5, r2
    6920:	0002950d 	andeq	r9, r2, sp, lsl #10
    6924:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    6928:	00de0704 	sbcseq	r0, lr, r4, lsl #14
    692c:	850e0000 	strhi	r0, [lr, #-0]
    6930:	0c000002 	stceq	0, cr0, [r0], {2}
    6934:	000001a9 	andeq	r0, r0, r9, lsr #3
    6938:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    693c:	0002950d 	andeq	r9, r2, sp, lsl #10
    6940:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    6944:	00000285 	andeq	r0, r0, r5, lsl #5
    6948:	0002850e 	andeq	r8, r2, lr, lsl #10
    694c:	02850e00 	addeq	r0, r5, #0, 28
    6950:	850e0000 	strhi	r0, [lr, #-0]
    6954:	0c000002 	stceq	0, cr0, [r0], {2}
    6958:	000001a9 	andeq	r0, r0, r9, lsr #3
    695c:	000002d5 	ldrdeq	r0, [r0], -r5
    6960:	0002950d 	andeq	r9, r2, sp, lsl #10
    6964:	0c003700 	stceq	7, cr3, [r0], {-0}
    6968:	00000177 	andeq	r0, r0, r7, ror r1
    696c:	000002e5 	andeq	r0, r0, r5, ror #5
    6970:	0002950d 	andeq	r9, r2, sp, lsl #10
    6974:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    6978:	000002d5 	ldrdeq	r0, [r0], -r5
    697c:	0001a90c 	andeq	sl, r1, ip, lsl #18
    6980:	0002fb00 	andeq	pc, r2, r0, lsl #22
    6984:	02950f00 	addseq	r0, r5, #0, 30
    6988:	02830000 	addeq	r0, r3, #0
    698c:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    6990:	7d060000 	stcvc	0, cr0, [r6, #-0]
    6994:	02000006 	andeq	r0, r0, #6
    6998:	0001d793 	muleq	r1, r3, r7
    699c:	02741000 	rsbseq	r1, r4, #0
    69a0:	0003f89b 	muleq	r3, fp, r8
    69a4:	0a9a0900 	beq	fe688dac <MSP_BASE+0xde683dac>
    69a8:	9d020000 	stcls	0, cr0, [r2, #-0]
    69ac:	000003f8 	strdeq	r0, [r0], -r8
    69b0:	0bf70900 	bleq	ffdc8db8 <MSP_BASE+0xdfdc3db8>
    69b4:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    69b8:	000002fb 	strdeq	r0, [r0], -fp
    69bc:	0bf20904 	bleq	ffc88dd4 <MSP_BASE+0xdfc83dd4>
    69c0:	9f020000 	svcls	0x00020000
    69c4:	000002fb 	strdeq	r0, [r0], -fp
    69c8:	0c080908 	stceq	9, cr0, [r8], {8}
    69cc:	a0020000 	andge	r0, r2, r0
    69d0:	000002fb 	strdeq	r0, [r0], -fp
    69d4:	4353110c 	cmpmi	r3, #12, 2
    69d8:	a1020052 	qaddge	r0, r2, r2
    69dc:	000002fb 	strdeq	r0, [r0], -fp
    69e0:	43431110 	movtmi	r1, #12560	; 0x3110
    69e4:	a2020052 	andge	r0, r2, #82	; 0x52
    69e8:	000002fb 	strdeq	r0, [r0], -fp
    69ec:	48531114 	ldmdami	r3, {r2, r4, r8, ip}^
    69f0:	a3020050 	movwge	r0, #8272	; 0x2050
    69f4:	0000040d 	andeq	r0, r0, sp, lsl #8
    69f8:	0d410918 	stcleq	9, cr0, [r1, #-96]	; 0xffffffa0
    69fc:	a4020000 	strge	r0, [r2], #-0
    6a00:	000002fb 	strdeq	r0, [r0], -fp
    6a04:	0cea0924 	stcleq	9, cr0, [sl], #144	; 0x90
    6a08:	a5020000 	strge	r0, [r2, #-0]
    6a0c:	000002fb 	strdeq	r0, [r0], -fp
    6a10:	0e5f0928 	cdpeq	9, 5, cr0, cr15, cr8, {1}
    6a14:	a6020000 	strge	r0, [r2], -r0
    6a18:	000002fb 	strdeq	r0, [r0], -fp
    6a1c:	0c0e092c 	stceq	9, cr0, [lr], {44}	; 0x2c
    6a20:	a7020000 	strge	r0, [r2, -r0]
    6a24:	000002fb 	strdeq	r0, [r0], -fp
    6a28:	0c200930 	stceq	9, cr0, [r0], #-192	; 0xffffff40
    6a2c:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    6a30:	000002fb 	strdeq	r0, [r0], -fp
    6a34:	0b770934 	bleq	1dc8f0c <__RW_SIZE__+0x1dc8974>
    6a38:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    6a3c:	000002fb 	strdeq	r0, [r0], -fp
    6a40:	0b9b0938 	bleq	fe6c8f28 <MSP_BASE+0xde6c3f28>
    6a44:	aa020000 	bge	86a4c <__RW_SIZE__+0x864b4>
    6a48:	000002fb 	strdeq	r0, [r0], -fp
    6a4c:	4650113c 			; <UNDEFINED> instruction: 0x4650113c
    6a50:	ab020052 	blge	86ba0 <__RW_SIZE__+0x86608>
    6a54:	00000422 	andeq	r0, r0, r2, lsr #8
    6a58:	46441140 	strbmi	r1, [r4], -r0, asr #2
    6a5c:	ac020052 	stcge	0, cr0, [r2], {82}	; 0x52
    6a60:	000003f8 	strdeq	r0, [r0], -r8
    6a64:	44411148 	strbmi	r1, [r1], #-328	; 0xfffffeb8
    6a68:	ad020052 	stcge	0, cr0, [r2, #-328]	; 0xfffffeb8
    6a6c:	000003f8 	strdeq	r0, [r0], -r8
    6a70:	0c7f094c 	ldcleq	9, cr0, [pc], #-304	; 6948 <__RW_SIZE__+0x63b0>
    6a74:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    6a78:	0000043c 	andeq	r0, r0, ip, lsr r4
    6a7c:	0ac50950 	beq	ff148fc4 <MSP_BASE+0xdf143fc4>
    6a80:	af020000 	svcge	0x00020000
    6a84:	00000456 	andeq	r0, r0, r6, asr r4
    6a88:	fb120060 	blx	486c12 <__RW_SIZE__+0x48667a>
    6a8c:	0c000002 	stceq	0, cr0, [r0], {2}
    6a90:	00000177 	andeq	r0, r0, r7, ror r1
    6a94:	0000040d 	andeq	r0, r0, sp, lsl #8
    6a98:	0002950d 	andeq	r9, r2, sp, lsl #10
    6a9c:	0e000b00 	vmlaeq.f64	d0, d0, d0
    6aa0:	000003fd 	strdeq	r0, [r0], -sp
    6aa4:	0001a90c 	andeq	sl, r1, ip, lsl #18
    6aa8:	00042200 	andeq	r2, r4, r0, lsl #4
    6aac:	02950d00 	addseq	r0, r5, #0, 26
    6ab0:	00010000 	andeq	r0, r1, r0
    6ab4:	00042712 	andeq	r2, r4, r2, lsl r7
    6ab8:	04120e00 	ldreq	r0, [r2], #-3584	; 0xfffff200
    6abc:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    6ac0:	3c000001 	stccc	0, cr0, [r0], {1}
    6ac4:	0d000004 	stceq	0, cr0, [r0, #-16]
    6ac8:	00000295 	muleq	r0, r5, r2
    6acc:	41120003 	tstmi	r2, r3
    6ad0:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    6ad4:	0000042c 	andeq	r0, r0, ip, lsr #8
    6ad8:	0001a90c 	andeq	sl, r1, ip, lsl #18
    6adc:	00045600 	andeq	r5, r4, r0, lsl #12
    6ae0:	02950d00 	addseq	r0, r5, #0, 26
    6ae4:	00040000 	andeq	r0, r4, r0
    6ae8:	00045b12 	andeq	r5, r4, r2, lsl fp
    6aec:	04460e00 	strbeq	r0, [r6], #-3584	; 0xfffff200
    6af0:	b5060000 	strlt	r0, [r6, #-0]
    6af4:	0200000b 	andeq	r0, r0, #11
    6af8:	00030bb0 			; <UNDEFINED> instruction: 0x00030bb0
    6afc:	01900e00 	orrseq	r0, r0, r0, lsl #28
    6b00:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    6b04:	c7037703 	strgt	r7, [r3, -r3, lsl #14]
    6b08:	14000004 	strne	r0, [r0], #-4
    6b0c:	00524d49 	subseq	r4, r2, r9, asr #26
    6b10:	fb037903 	blx	e4f26 <__RW_SIZE__+0xe498e>
    6b14:	00000002 	andeq	r0, r0, r2
    6b18:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    6b1c:	037a0300 	cmneq	sl, #0, 6
    6b20:	000002fb 	strdeq	r0, [r0], -fp
    6b24:	066d1504 	strbteq	r1, [sp], -r4, lsl #10
    6b28:	7b030000 	blvc	c6b30 <__RW_SIZE__+0xc6598>
    6b2c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    6b30:	e0150800 	ands	r0, r5, r0, lsl #16
    6b34:	03000006 	movweq	r0, #6
    6b38:	02fb037c 	rscseq	r0, fp, #124, 6	; 0xf0000001
    6b3c:	150c0000 	strne	r0, [ip, #-0]
    6b40:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b44:	fb037d03 	blx	e5f5a <__RW_SIZE__+0xe59c2>
    6b48:	10000002 	andne	r0, r0, r2
    6b4c:	00525014 	subseq	r5, r2, r4, lsl r0
    6b50:	fb037e03 	blx	e6366 <__RW_SIZE__+0xe5dce>
    6b54:	14000002 	strne	r0, [r0], #-2
    6b58:	06330400 	ldrteq	r0, [r3], -r0, lsl #8
    6b5c:	7f030000 	svcvc	0x00030000
    6b60:	00047003 	andeq	r7, r4, r3
    6b64:	03501300 	cmpeq	r0, #0, 6
    6b68:	06e404a2 	strbteq	r0, [r4], r2, lsr #9
    6b6c:	43140000 	tstmi	r4, #0
    6b70:	03003152 	movweq	r3, #338	; 0x152
    6b74:	046b04a4 	strbteq	r0, [fp], #-1188	; 0xfffffb5c
    6b78:	15000000 	strne	r0, [r0, #-0]
    6b7c:	00000601 	andeq	r0, r0, r1, lsl #12
    6b80:	9004a503 	andls	sl, r4, r3, lsl #10
    6b84:	02000001 	andeq	r0, r0, #1
    6b88:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    6b8c:	04a60300 	strteq	r0, [r6], #768	; 0x300
    6b90:	0000046b 	andeq	r0, r0, fp, ror #8
    6b94:	095d1504 	ldmdbeq	sp, {r2, r8, sl, ip}^
    6b98:	a7030000 	strge	r0, [r3, -r0]
    6b9c:	00019004 	andeq	r9, r1, r4
    6ba0:	a4150600 	ldrge	r0, [r5], #-1536	; 0xfffffa00
    6ba4:	0300000d 	movweq	r0, #13
    6ba8:	046b04a8 	strbteq	r0, [fp], #-1192	; 0xfffffb58
    6bac:	15080000 	strne	r0, [r8, #-0]
    6bb0:	0000060b 	andeq	r0, r0, fp, lsl #12
    6bb4:	9004a903 	andls	sl, r4, r3, lsl #18
    6bb8:	0a000001 	beq	6bc4 <__RW_SIZE__+0x662c>
    6bbc:	000a3115 	andeq	r3, sl, r5, lsl r1
    6bc0:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    6bc4:	0000046b 	andeq	r0, r0, fp, ror #8
    6bc8:	0615150c 	ldreq	r1, [r5], -ip, lsl #10
    6bcc:	ab030000 	blge	c6bd4 <__RW_SIZE__+0xc663c>
    6bd0:	00019004 	andeq	r9, r1, r4
    6bd4:	53140e00 	tstpl	r4, #0, 28
    6bd8:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    6bdc:	00046b04 	andeq	r6, r4, r4, lsl #22
    6be0:	1f151000 	svcne	0x00151000
    6be4:	03000006 	movweq	r0, #6
    6be8:	019004ad 	orrseq	r0, r0, sp, lsr #9
    6bec:	14120000 	ldrne	r0, [r2], #-0
    6bf0:	00524745 	subseq	r4, r2, r5, asr #14
    6bf4:	6b04ae03 	blvs	132408 <__RW_SIZE__+0x131e70>
    6bf8:	14000004 	strne	r0, [r0], #-4
    6bfc:	00062915 	andeq	r2, r6, r5, lsl r9
    6c00:	04af0300 	strteq	r0, [pc], #768	; 6c08 <__RW_SIZE__+0x6670>
    6c04:	00000190 	muleq	r0, r0, r1
    6c08:	0aa51516 	beq	fe94c068 <MSP_BASE+0xde947068>
    6c0c:	b0030000 	andlt	r0, r3, r0
    6c10:	00046b04 	andeq	r6, r4, r4, lsl #22
    6c14:	67151800 	ldrvs	r1, [r5, -r0, lsl #16]
    6c18:	03000009 	movweq	r0, #9
    6c1c:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    6c20:	151a0000 	ldrne	r0, [sl, #-0]
    6c24:	00000aab 	andeq	r0, r0, fp, lsr #21
    6c28:	6b04b203 	blvs	13343c <__RW_SIZE__+0x132ea4>
    6c2c:	1c000004 	stcne	0, cr0, [r0], {4}
    6c30:	00097115 	andeq	r7, r9, r5, lsl r1
    6c34:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    6c38:	00000190 	muleq	r0, r0, r1
    6c3c:	0dc0151e 	cfstr64eq	mvdx1, [r0, #120]	; 0x78
    6c40:	b4030000 	strlt	r0, [r3], #-0
    6c44:	00046b04 	andeq	r6, r4, r4, lsl #22
    6c48:	7b152000 	blvc	54ec50 <__RW_SIZE__+0x54e6b8>
    6c4c:	03000009 	movweq	r0, #9
    6c50:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    6c54:	14220000 	strtne	r0, [r2], #-0
    6c58:	00544e43 	subseq	r4, r4, r3, asr #28
    6c5c:	6b04b603 	blvs	134470 <__RW_SIZE__+0x133ed8>
    6c60:	24000004 	strcs	r0, [r0], #-4
    6c64:	000d1e15 	andeq	r1, sp, r5, lsl lr
    6c68:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    6c6c:	00000190 	muleq	r0, r0, r1
    6c70:	53501426 	cmppl	r0, #637534208	; 0x26000000
    6c74:	b8030043 	stmdalt	r3, {r0, r1, r6}
    6c78:	00046b04 	andeq	r6, r4, r4, lsl #22
    6c7c:	ca152800 	bgt	550c84 <__RW_SIZE__+0x5506ec>
    6c80:	0300000a 	movweq	r0, #10
    6c84:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    6c88:	142a0000 	strtne	r0, [sl], #-0
    6c8c:	00525241 	subseq	r5, r2, r1, asr #4
    6c90:	6b04ba03 	blvs	1354a4 <__RW_SIZE__+0x134f0c>
    6c94:	2c000004 	stccs	0, cr0, [r0], {4}
    6c98:	000ad515 	andeq	sp, sl, r5, lsl r5
    6c9c:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    6ca0:	00000190 	muleq	r0, r0, r1
    6ca4:	4352142e 	cmpmi	r2, #771751936	; 0x2e000000
    6ca8:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    6cac:	00046b04 	andeq	r6, r4, r4, lsl #22
    6cb0:	e0153000 	ands	r3, r5, r0
    6cb4:	0300000a 	movweq	r0, #10
    6cb8:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    6cbc:	15320000 	ldrne	r0, [r2, #-0]!
    6cc0:	00000e00 	andeq	r0, r0, r0, lsl #28
    6cc4:	6b04be03 	blvs	1364d8 <__RW_SIZE__+0x135f40>
    6cc8:	34000004 	strcc	r0, [r0], #-4
    6ccc:	000aeb15 	andeq	lr, sl, r5, lsl fp
    6cd0:	04bf0300 	ldrteq	r0, [pc], #768	; 6cd8 <__RW_SIZE__+0x6740>
    6cd4:	00000190 	muleq	r0, r0, r1
    6cd8:	0e051536 	mcreq	5, 0, r1, cr5, cr6, {1}
    6cdc:	c0030000 	andgt	r0, r3, r0
    6ce0:	00046b04 	andeq	r6, r4, r4, lsl #22
    6ce4:	f6153800 			; <UNDEFINED> instruction: 0xf6153800
    6ce8:	0300000a 	movweq	r0, #10
    6cec:	019004c1 	orrseq	r0, r0, r1, asr #9
    6cf0:	153a0000 	ldrne	r0, [sl, #-0]!
    6cf4:	00000e0a 	andeq	r0, r0, sl, lsl #28
    6cf8:	6b04c203 	blvs	13750c <__RW_SIZE__+0x136f74>
    6cfc:	3c000004 	stccc	0, cr0, [r0], {4}
    6d00:	000b0115 	andeq	r0, fp, r5, lsl r1
    6d04:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    6d08:	00000190 	muleq	r0, r0, r1
    6d0c:	0e0f153e 	mcreq	5, 0, r1, cr15, cr14, {1}
    6d10:	c4030000 	strgt	r0, [r3], #-0
    6d14:	00046b04 	andeq	r6, r4, r4, lsl #22
    6d18:	14154000 	ldrne	r4, [r5], #-0
    6d1c:	0300000e 	movweq	r0, #14
    6d20:	019004c5 	orrseq	r0, r0, r5, asr #9
    6d24:	15420000 	strbne	r0, [r2, #-0]
    6d28:	00000aa0 	andeq	r0, r0, r0, lsr #21
    6d2c:	6b04c603 	blvs	138540 <__RW_SIZE__+0x137fa8>
    6d30:	44000004 	strmi	r0, [r0], #-4
    6d34:	000e1f15 	andeq	r1, lr, r5, lsl pc
    6d38:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    6d3c:	00000190 	muleq	r0, r0, r1
    6d40:	43441446 	movtmi	r1, #17478	; 0x4446
    6d44:	c8030052 	stmdagt	r3, {r1, r4, r6}
    6d48:	00046b04 	andeq	r6, r4, r4, lsl #22
    6d4c:	13154800 	tstne	r5, #0, 16
    6d50:	0300000b 	movweq	r0, #11
    6d54:	019004c9 	orrseq	r0, r0, r9, asr #9
    6d58:	154a0000 	strbne	r0, [sl, #-0]
    6d5c:	00000da9 	andeq	r0, r0, r9, lsr #27
    6d60:	6b04ca03 	blvs	139574 <__RW_SIZE__+0x138fdc>
    6d64:	4c000004 	stcmi	0, cr0, [r0], {4}
    6d68:	000b1e15 	andeq	r1, fp, r5, lsl lr
    6d6c:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    6d70:	00000190 	muleq	r0, r0, r1
    6d74:	6304004e 	movwvs	r0, #16462	; 0x404e
    6d78:	0300000a 	movweq	r0, #10
    6d7c:	04d304cc 	ldrbeq	r0, [r3], #1228	; 0x4cc
    6d80:	04160000 	ldreq	r0, [r6], #-0
    6d84:	000006f6 	strdeq	r0, [r0], -r6
    6d88:	a0080105 	andge	r0, r8, r5, lsl #2
    6d8c:	16000000 	strne	r0, [r0], -r0
    6d90:	00070304 	andeq	r0, r7, r4, lsl #6
    6d94:	06f61200 	ldrbteq	r1, [r6], r0, lsl #4
    6d98:	37170000 	ldrcc	r0, [r7, -r0]
    6d9c:	02000005 	andeq	r0, r0, #5
    6da0:	22030613 	andcs	r0, r3, #19922944	; 0x1300000
    6da4:	18000007 	stmdane	r0, {r0, r1, r2}
    6da8:	00000421 	andeq	r0, r0, r1, lsr #8
    6dac:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    6db0:	00000001 	andeq	r0, r0, r1
    6db4:	00117619 	andseq	r7, r1, r9, lsl r6
    6db8:	cc250100 	stfgts	f0, [r5], #-0
    6dbc:	38080083 	stmdacc	r8, {r0, r1, r7}
    6dc0:	01000000 	mrseq	r0, (UNDEF: 0)
    6dc4:	0007819c 	muleq	r7, ip, r1
    6dc8:	12e41a00 	rscne	r1, r4, #0, 20
    6dcc:	25010000 	strcs	r0, [r1, #-0]
    6dd0:	000006fd 	strdeq	r0, [r0], -sp
    6dd4:	00003297 	muleq	r0, r7, r2
    6dd8:	0070731b 	rsbseq	r7, r0, fp, lsl r3
    6ddc:	07812501 	streq	r2, [r1, r1, lsl #10]
    6de0:	32c30000 	sbccc	r0, r3, #0
    6de4:	691c0000 	ldmdbvs	ip, {}	; <UNPREDICTABLE>
    6de8:	c9270100 	stmdbgt	r7!, {r8}
    6dec:	ef000001 	svc	0x00000001
    6df0:	1d000032 	stcne	0, cr0, [r0, #-200]	; 0xffffff38
    6df4:	080083f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, pc}
    6df8:	000011fc 	strdeq	r1, [r0], -ip
    6dfc:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    6e00:	011e7f74 	tsteq	lr, r4, ror pc
    6e04:	00760251 	rsbseq	r0, r6, r1, asr r2
    6e08:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    6e0c:	0108f003 	tsteq	r8, r3
    6e10:	16000008 	strne	r0, [r0], -r8
    6e14:	0001d004 	andeq	sp, r1, r4
    6e18:	11b51f00 			; <UNDEFINED> instruction: 0x11b51f00
    6e1c:	1c010000 	stcne	0, cr0, [r1], {-0}
    6e20:	08008404 	stmdaeq	r0, {r2, sl, pc}
    6e24:	00000032 	andeq	r0, r0, r2, lsr r0
    6e28:	07c79c01 	strbeq	r9, [r7, r1, lsl #24]
    6e2c:	20200000 	eorcs	r0, r0, r0
    6e30:	fc080084 	stc2	0, cr0, [r8], {132}	; 0x84
    6e34:	b3000011 	movwlt	r0, #17
    6e38:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    6e3c:	03055001 	movweq	r5, #20481	; 0x5001
    6e40:	08010904 	stmdaeq	r1, {r2, r8, fp}
    6e44:	84341d00 	ldrthi	r1, [r4], #-3328	; 0xfffff300
    6e48:	11fc0800 	mvnsne	r0, r0, lsl #16
    6e4c:	011e0000 	tsteq	lr, r0
    6e50:	1c030550 	cfstr32ne	mvfx0, [r3], {80}	; 0x50
    6e54:	00080109 	andeq	r0, r8, r9, lsl #2
    6e58:	0eac1f00 	cdpeq	15, 10, cr1, cr12, cr0, {0}
    6e5c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    6e60:	08008438 	stmdaeq	r0, {r3, r4, r5, sl, pc}
    6e64:	00000010 	andeq	r0, r0, r0, lsl r0
    6e68:	07f09c01 	ldrbeq	r9, [r0, r1, lsl #24]!
    6e6c:	461d0000 	ldrmi	r0, [sp], -r0
    6e70:	fc080084 	stc2	0, cr0, [r8], {132}	; 0x84
    6e74:	1e000011 	mcrne	0, 0, r0, cr0, cr1, {0}
    6e78:	03055001 	movweq	r5, #20481	; 0x5001
    6e7c:	08010930 	stmdaeq	r1, {r4, r5, r8, fp}
    6e80:	24210000 	strtcs	r0, [r1], #-0
    6e84:	0100000f 	tsteq	r0, pc
    6e88:	081d012f 	ldmdaeq	sp, {r0, r1, r2, r3, r5, r8}
    6e8c:	6d220000 	stcvs	0, cr0, [r2, #-0]
    6e90:	01007073 	tsteq	r0, r3, ror r0
    6e94:	0007812f 	andeq	r8, r7, pc, lsr #2
    6e98:	726c2200 	rsbvc	r2, ip, #0, 4
    6e9c:	d02f0100 	eorle	r0, pc, r0, lsl #2
    6ea0:	22000001 	andcs	r0, r0, #1
    6ea4:	00707370 	rsbseq	r7, r0, r0, ror r3
    6ea8:	07812f01 	streq	r2, [r1, r1, lsl #30]
    6eac:	1f000000 	svcne	0x00000000
    6eb0:	00001057 	andeq	r1, r0, r7, asr r0
    6eb4:	84485501 	strbhi	r5, [r8], #-1281	; 0xfffffaff
    6eb8:	012a0800 	teqeq	sl, r0, lsl #16
    6ebc:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ec0:	00000a0a 	andeq	r0, r0, sl, lsl #20
    6ec4:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    6ec8:	81550100 	cmphi	r5, r0, lsl #2
    6ecc:	3c000007 	stccc	0, cr0, [r0], {7}
    6ed0:	1b000033 	blne	6fa4 <__RW_SIZE__+0x6a0c>
    6ed4:	0100726c 	tsteq	r0, ip, ror #4
    6ed8:	0001d055 	andeq	sp, r1, r5, asr r0
    6edc:	00337300 	eorseq	r7, r3, r0, lsl #6
    6ee0:	73701b00 	cmnvc	r0, #0, 22
    6ee4:	55010070 	strpl	r0, [r1, #-112]	; 0xffffff90
    6ee8:	00000781 	andeq	r0, r0, r1, lsl #15
    6eec:	00003391 	muleq	r0, r1, r3
    6ef0:	0007f023 	andeq	pc, r7, r3, lsr #32
    6ef4:	00845c00 	addeq	r5, r4, r0, lsl #24
    6ef8:	00284008 	eoreq	r4, r8, r8
    6efc:	83590100 	cmphi	r9, #0, 2
    6f00:	24000009 	strcs	r0, [r0], #-9
    6f04:	00000811 	andeq	r0, r0, r1, lsl r8
    6f08:	07245601 	streq	r5, [r4, -r1, lsl #12]!
    6f0c:	01000008 	tsteq	r0, r8
    6f10:	07fc2555 	ubfxeq	r2, r5, #10, #29
    6f14:	33af0000 			; <UNDEFINED> instruction: 0x33af0000
    6f18:	6a200000 	bvs	806f20 <__RW_SIZE__+0x806988>
    6f1c:	fc080084 	stc2	0, cr0, [r8], {132}	; 0x84
    6f20:	a5000011 	strge	r0, [r0, #-17]	; 0xffffffef
    6f24:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    6f28:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    6f2c:	50011e00 	andpl	r1, r1, r0, lsl #28
    6f30:	09480305 	stmdbeq	r8, {r0, r2, r8, r9}^
    6f34:	20000801 	andcs	r0, r0, r1, lsl #16
    6f38:	08008478 	stmdaeq	r0, {r3, r4, r5, r6, sl, pc}
    6f3c:	000011fc 	strdeq	r1, [r0], -ip
    6f40:	000008c2 	andeq	r0, r0, r2, asr #17
    6f44:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    6f48:	011e0074 	tsteq	lr, r4, ror r0
    6f4c:	60030550 	andvs	r0, r3, r0, asr r5
    6f50:	00080109 	andeq	r0, r8, r9, lsl #2
    6f54:	00848620 	addeq	r8, r4, r0, lsr #12
    6f58:	0011fc08 	andseq	pc, r1, r8, lsl #24
    6f5c:	0008df00 	andeq	sp, r8, r0, lsl #30
    6f60:	51011e00 	tstpl	r1, r0, lsl #28
    6f64:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    6f68:	03055001 	movweq	r5, #20481	; 0x5001
    6f6c:	0801096c 	stmdaeq	r1, {r2, r3, r5, r6, r8, fp}
    6f70:	84c62000 	strbhi	r2, [r6], #0
    6f74:	11fc0800 	mvnsne	r0, r0, lsl #16
    6f78:	08fe0000 	ldmeq	lr!, {}^	; <UNPREDICTABLE>
    6f7c:	011e0000 	tsteq	lr, r0
    6f80:	00750451 	rsbseq	r0, r5, r1, asr r4
    6f84:	011e1a3f 	tsteq	lr, pc, lsr sl
    6f88:	fc030550 	stc2	5, cr0, [r3], {80}	; 0x50
    6f8c:	00080109 	andeq	r0, r8, r9, lsl #2
    6f90:	0084dc20 	addeq	sp, r4, r0, lsr #24
    6f94:	0011fc08 	andseq	pc, r1, r8, lsl #24
    6f98:	00091500 	andeq	r1, r9, r0, lsl #10
    6f9c:	50011e00 	andpl	r1, r1, r0, lsl #28
    6fa0:	0a280305 	beq	a07bbc <__RW_SIZE__+0xa07624>
    6fa4:	20000801 	andcs	r0, r0, r1, lsl #16
    6fa8:	080084ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, pc}
    6fac:	000011fc 	strdeq	r1, [r0], -ip
    6fb0:	0000092c 	andeq	r0, r0, ip, lsr #18
    6fb4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    6fb8:	010a3803 	tsteq	sl, r3, lsl #16
    6fbc:	46260008 	strtmi	r0, [r6], -r8
    6fc0:	fc080085 	stc2	0, cr0, [r8], {133}	; 0x85
    6fc4:	20000011 	andcs	r0, r0, r1, lsl r0
    6fc8:	08008554 	stmdaeq	r0, {r2, r4, r6, r8, sl, pc}
    6fcc:	00000722 	andeq	r0, r0, r2, lsr #14
    6fd0:	00000952 	andeq	r0, r0, r2, asr r9
    6fd4:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    6fd8:	011e0074 	tsteq	lr, r4, ror r0
    6fdc:	9c030550 	cfstr32ls	mvfx0, [r3], {80}	; 0x50
    6fe0:	00080109 	andeq	r0, r8, r9, lsl #2
    6fe4:	00856220 	addeq	r6, r5, r0, lsr #4
    6fe8:	0011fc08 	andseq	pc, r1, r8, lsl #24
    6fec:	00096900 	andeq	r6, r9, r0, lsl #18
    6ff0:	50011e00 	andpl	r1, r1, r0, lsl #28
    6ff4:	09cc0305 	stmibeq	ip, {r0, r2, r8, r9}^
    6ff8:	1d000801 	stcne	8, cr0, [r0, #-4]
    6ffc:	08008570 	stmdaeq	r0, {r4, r5, r6, r8, sl, pc}
    7000:	00000722 	andeq	r0, r0, r2, lsr #14
    7004:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    7008:	011e0076 	tsteq	lr, r6, ror r0
    700c:	f8030550 			; <UNDEFINED> instruction: 0xf8030550
    7010:	00080109 	andeq	r0, r8, r9, lsl #2
    7014:	845c2000 	ldrbhi	r2, [ip], #-0
    7018:	11fc0800 	mvnsne	r0, r0, lsl #16
    701c:	099a0000 	ldmibeq	sl, {}	; <UNPREDICTABLE>
    7020:	011e0000 	tsteq	lr, r0
    7024:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
    7028:	00080109 	andeq	r0, r8, r9, lsl #2
    702c:	0084fc20 	addeq	pc, r4, r0, lsr #24
    7030:	0011fc08 	andseq	pc, r1, r8, lsl #24
    7034:	0009b100 	andeq	fp, r9, r0, lsl #2
    7038:	50011e00 	andpl	r1, r1, r0, lsl #28
    703c:	0a580305 	beq	1607c58 <__RW_SIZE__+0x16076c0>
    7040:	20000801 	andcs	r0, r0, r1, lsl #16
    7044:	0800850a 	stmdaeq	r0, {r1, r3, r8, sl, pc}
    7048:	000011fc 	strdeq	r1, [r0], -ip
    704c:	000009c8 	andeq	r0, r0, r8, asr #19
    7050:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    7054:	010a6c03 	tsteq	sl, r3, lsl #24
    7058:	1c200008 	stcne	0, cr0, [r0], #-32	; 0xffffffe0
    705c:	fc080085 	stc2	0, cr0, [r8], {133}	; 0x85
    7060:	df000011 	svcle	0x00000011
    7064:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    7068:	03055001 	movweq	r5, #20481	; 0x5001
    706c:	08010a7c 	stmdaeq	r1, {r2, r3, r4, r5, r6, r9, fp}
    7070:	852a2000 	strhi	r2, [sl, #-0]!
    7074:	11fc0800 	mvnsne	r0, r0, lsl #16
    7078:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    707c:	011e0000 	tsteq	lr, r0
    7080:	90030550 	andls	r0, r3, r0, asr r5
    7084:	0008010a 	andeq	r0, r8, sl, lsl #2
    7088:	0085381d 	addeq	r3, r5, sp, lsl r8
    708c:	0011fc08 	andseq	pc, r1, r8, lsl #24
    7090:	50011e00 	andpl	r1, r1, r0, lsl #28
    7094:	0aa00305 	beq	fe807cb0 <MSP_BASE+0xde802cb0>
    7098:	00000801 	andeq	r0, r0, r1, lsl #16
    709c:	0010451f 	andseq	r4, r0, pc, lsl r5
    70a0:	746b0100 	strbtvc	r0, [fp], #-256	; 0xffffff00
    70a4:	10080085 	andne	r0, r8, r5, lsl #1
    70a8:	01000000 	mrseq	r0, (UNDEF: 0)
    70ac:	000a5f9c 	muleq	sl, ip, pc	; <UNPREDICTABLE>
    70b0:	736d1b00 	cmnvc	sp, #0, 22
    70b4:	6b010070 	blvs	4727c <__RW_SIZE__+0x46ce4>
    70b8:	00000781 	andeq	r0, r0, r1, lsl #15
    70bc:	000033db 	ldrdeq	r3, [r0], -fp
    70c0:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    70c4:	01d06b01 	bicseq	r6, r0, r1, lsl #22
    70c8:	33fc0000 	mvnscc	r0, #0
    70cc:	701b0000 	andsvc	r0, fp, r0
    70d0:	01007073 	tsteq	r0, r3, ror r0
    70d4:	0007816b 	andeq	r8, r7, fp, ror #2
    70d8:	00341d00 	eorseq	r1, r4, r0, lsl #26
    70dc:	85821d00 	strhi	r1, [r2, #3328]	; 0xd00
    70e0:	11fc0800 	mvnsne	r0, r0, lsl #16
    70e4:	011e0000 	tsteq	lr, r0
    70e8:	c4030550 	strgt	r0, [r3], #-1360	; 0xfffffab0
    70ec:	0008010a 	andeq	r0, r8, sl, lsl #2
    70f0:	11c11f00 	bicne	r1, r1, r0, lsl #30
    70f4:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    70f8:	08008584 	stmdaeq	r0, {r2, r7, r8, sl, pc}
    70fc:	00000010 	andeq	r0, r0, r0, lsl r0
    7100:	0ab49c01 	beq	fed2e10c <MSP_BASE+0xded2910c>
    7104:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    7108:	01007073 	tsteq	r0, r3, ror r0
    710c:	00078178 	andeq	r8, r7, r8, ror r1
    7110:	00343e00 	eorseq	r3, r4, r0, lsl #28
    7114:	726c1b00 	rsbvc	r1, ip, #0, 22
    7118:	d0780100 	rsbsle	r0, r8, r0, lsl #2
    711c:	5f000001 	svcpl	0x00000001
    7120:	1b000034 	blne	71f8 <__RW_SIZE__+0x6c60>
    7124:	00707370 	rsbseq	r7, r0, r0, ror r3
    7128:	07817801 	streq	r7, [r1, r1, lsl #16]
    712c:	34800000 	strcc	r0, [r0], #0
    7130:	921d0000 	andsls	r0, sp, #0
    7134:	fc080085 	stc2	0, cr0, [r8], {133}	; 0x85
    7138:	1e000011 	mcrne	0, 0, r0, cr0, cr1, {0}
    713c:	03055001 	movweq	r5, #20481	; 0x5001
    7140:	08010ae0 	stmdaeq	r1, {r5, r6, r7, r9, fp}
    7144:	941f0000 	ldrls	r0, [pc], #-0	; 714c <__RW_SIZE__+0x6bb4>
    7148:	0100000f 	tsteq	r0, pc
    714c:	00859485 	addeq	r9, r5, r5, lsl #9
    7150:	00001008 	andeq	r1, r0, r8
    7154:	099c0100 	ldmibeq	ip, {r8}
    7158:	1b00000b 	blne	718c <__RW_SIZE__+0x6bf4>
    715c:	0070736d 	rsbseq	r7, r0, sp, ror #6
    7160:	07818501 	streq	r8, [r1, r1, lsl #10]
    7164:	34a10000 	strtcc	r0, [r1], #0
    7168:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    716c:	85010072 	strhi	r0, [r1, #-114]	; 0xffffff8e
    7170:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7174:	000034c2 	andeq	r3, r0, r2, asr #9
    7178:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    717c:	81850100 	orrhi	r0, r5, r0, lsl #2
    7180:	e3000007 	movw	r0, #7
    7184:	1d000034 	stcne	0, cr0, [r0, #-208]	; 0xffffff30
    7188:	080085a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, pc}
    718c:	000011fc 	strdeq	r1, [r0], -ip
    7190:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    7194:	010aec03 	tsteq	sl, r3, lsl #24
    7198:	1f000008 	svcne	0x00000008
    719c:	0000116a 	andeq	r1, r0, sl, ror #2
    71a0:	85a49201 	strhi	r9, [r4, #513]!	; 0x201
    71a4:	00100800 	andseq	r0, r0, r0, lsl #16
    71a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    71ac:	00000b32 	andeq	r0, r0, r2, lsr fp
    71b0:	0085b21d 	addeq	fp, r5, sp, lsl r2
    71b4:	0011fc08 	andseq	pc, r1, r8, lsl #24
    71b8:	50011e00 	andpl	r1, r1, r0, lsl #28
    71bc:	0afc0305 	beq	fff07dd8 <MSP_BASE+0xdff02dd8>
    71c0:	00000801 	andeq	r0, r0, r1, lsl #16
    71c4:	000eb81f 	andeq	fp, lr, pc, lsl r8
    71c8:	b49f0100 	ldrlt	r0, [pc], #256	; 71d0 <__RW_SIZE__+0x6c38>
    71cc:	10080085 	andne	r0, r8, r5, lsl #1
    71d0:	01000000 	mrseq	r0, (UNDEF: 0)
    71d4:	000b5b9c 	muleq	fp, ip, fp
    71d8:	85c21d00 	strbhi	r1, [r2, #3328]	; 0xd00
    71dc:	11fc0800 	mvnsne	r0, r0, lsl #16
    71e0:	011e0000 	tsteq	lr, r0
    71e4:	08030550 	stmdaeq	r3, {r4, r6, r8, sl}
    71e8:	0008010b 	andeq	r0, r8, fp, lsl #2
    71ec:	10ea1f00 	rscne	r1, sl, r0, lsl #30
    71f0:	ac010000 	stcge	0, cr0, [r1], {-0}
    71f4:	080085c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, pc}
    71f8:	00000010 	andeq	r0, r0, r0, lsl r0
    71fc:	0b849c01 	bleq	fe12e208 <MSP_BASE+0xde129208>
    7200:	d21d0000 	andsle	r0, sp, #0
    7204:	fc080085 	stc2	0, cr0, [r8], {133}	; 0x85
    7208:	1e000011 	mcrne	0, 0, r0, cr0, cr1, {0}
    720c:	03055001 	movweq	r5, #20481	; 0x5001
    7210:	08010b18 	stmdaeq	r1, {r3, r4, r8, r9, fp}
    7214:	91270000 	teqls	r7, r0
    7218:	01000011 	tsteq	r0, r1, lsl r0
    721c:	0085d4bb 			; <UNDEFINED> instruction: 0x0085d4bb
    7220:	00000e08 	andeq	r0, r0, r8, lsl #28
    7224:	1f9c0100 	svcne	0x009c0100
    7228:	00000f02 	andeq	r0, r0, r2, lsl #30
    722c:	85e4c701 	strbhi	ip, [r4, #1793]!	; 0x701
    7230:	00060800 	andeq	r0, r6, r0, lsl #16
    7234:	9c010000 	stcls	0, cr0, [r1], {-0}
    7238:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    723c:	0085ea26 	addeq	lr, r5, r6, lsr #20
    7240:	00078708 	andeq	r8, r7, r8, lsl #14
    7244:	671f0000 	ldrvs	r0, [pc, -r0]
    7248:	0100000f 	tsteq	r0, pc
    724c:	0085ecd3 	ldrdeq	lr, [r5], r3
    7250:	00000608 	andeq	r0, r0, r8, lsl #12
    7254:	d39c0100 	orrsle	r0, ip, #0, 2
    7258:	2600000b 	strcs	r0, [r0], -fp
    725c:	080085f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, pc}
    7260:	00000787 	andeq	r0, r0, r7, lsl #15
    7264:	12591f00 	subsne	r1, r9, #0, 30
    7268:	df010000 	svcle	0x00010000
    726c:	080085f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, pc}
    7270:	00000006 	andeq	r0, r0, r6
    7274:	0bf29c01 	bleq	ffcae280 <MSP_BASE+0xdfca9280>
    7278:	fa260000 	blx	987280 <__RW_SIZE__+0x986ce8>
    727c:	87080085 	strhi	r0, [r8, -r5, lsl #1]
    7280:	00000007 	andeq	r0, r0, r7
    7284:	00115b1f 	andseq	r5, r1, pc, lsl fp
    7288:	fceb0100 	stc2l	1, cr0, [fp]
    728c:	06080085 	streq	r0, [r8], -r5, lsl #1
    7290:	01000000 	mrseq	r0, (UNDEF: 0)
    7294:	000c119c 	muleq	ip, ip, r1
    7298:	86022600 	strhi	r2, [r2], -r0, lsl #12
    729c:	07870800 	streq	r0, [r7, r0, lsl #16]
    72a0:	1f000000 	svcne	0x00000000
    72a4:	00001069 	andeq	r1, r0, r9, rrx
    72a8:	8604f701 	strhi	pc, [r4], -r1, lsl #14
    72ac:	00060800 	andeq	r0, r6, r0, lsl #16
    72b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    72b4:	00000c30 	andeq	r0, r0, r0, lsr ip
    72b8:	00860a26 	addeq	r0, r6, r6, lsr #20
    72bc:	00078708 	andeq	r8, r7, r8, lsl #14
    72c0:	33280000 	teqcc	r8, #0
    72c4:	01000011 	tsteq	r0, r1, lsl r0
    72c8:	860c0103 	strhi	r0, [ip], -r3, lsl #2
    72cc:	00060800 	andeq	r0, r6, r0, lsl #16
    72d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    72d4:	00000c50 	andeq	r0, r0, r0, asr ip
    72d8:	00861226 	addeq	r1, r6, r6, lsr #4
    72dc:	00078708 	andeq	r8, r7, r8, lsl #14
    72e0:	7a280000 	bvc	a072e8 <__RW_SIZE__+0xa06d50>
    72e4:	01000010 	tsteq	r0, r0, lsl r0
    72e8:	8614010f 	ldrhi	r0, [r4], -pc, lsl #2
    72ec:	00060800 	andeq	r0, r6, r0, lsl #16
    72f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    72f4:	00000c70 	andeq	r0, r0, r0, ror ip
    72f8:	00861a26 	addeq	r1, r6, r6, lsr #20
    72fc:	00078708 	andeq	r8, r7, r8, lsl #14
    7300:	d9280000 	stmdble	r8!, {}	; <UNPREDICTABLE>
    7304:	01000010 	tsteq	r0, r0, lsl r0
    7308:	861c011b 			; <UNDEFINED> instruction: 0x861c011b
    730c:	00060800 	andeq	r0, r6, r0, lsl #16
    7310:	9c010000 	stcls	0, cr0, [r1], {-0}
    7314:	00000c90 	muleq	r0, r0, ip
    7318:	00862226 	addeq	r2, r6, r6, lsr #4
    731c:	00078708 	andeq	r8, r7, r8, lsl #14
    7320:	48280000 	stmdami	r8!, {}	; <UNPREDICTABLE>
    7324:	01000012 	tsteq	r0, r2, lsl r0
    7328:	86240127 	strthi	r0, [r4], -r7, lsr #2
    732c:	00060800 	andeq	r0, r6, r0, lsl #16
    7330:	9c010000 	stcls	0, cr0, [r1], {-0}
    7334:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    7338:	00862a26 	addeq	r2, r6, r6, lsr #20
    733c:	00078708 	andeq	r8, r7, r8, lsl #14
    7340:	76280000 	strtvc	r0, [r8], -r0
    7344:	0100000f 	tsteq	r0, pc
    7348:	862c0136 			; <UNDEFINED> instruction: 0x862c0136
    734c:	00320800 	eorseq	r0, r2, r0, lsl #16
    7350:	9c010000 	stcls	0, cr0, [r1], {-0}
    7354:	00000cde 	ldrdeq	r0, [r0], -lr
    7358:	00070829 	andeq	r0, r7, r9, lsr #16
    735c:	00863600 	addeq	r3, r6, r0, lsl #12
    7360:	00285808 	eoreq	r5, r8, r8, lsl #16
    7364:	013c0100 	teqeq	ip, r0, lsl #2
    7368:	0007152a 	andeq	r1, r7, sl, lsr #10
    736c:	00000900 	andeq	r0, r0, r0, lsl #18
    7370:	000ec928 	andeq	ip, lr, r8, lsr #18
    7374:	01460100 	mrseq	r0, (UNDEF: 86)
    7378:	08008660 	stmdaeq	r0, {r5, r6, r9, sl, pc}
    737c:	00000006 	andeq	r0, r0, r6
    7380:	0cfe9c01 	ldcleq	12, cr9, [lr], #4
    7384:	66260000 	strtvs	r0, [r6], -r0
    7388:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    738c:	00000007 	andeq	r0, r0, r7
    7390:	00126b28 	andseq	r6, r2, r8, lsr #22
    7394:	01520100 	cmpeq	r2, r0, lsl #2
    7398:	08008668 	stmdaeq	r0, {r3, r5, r6, r9, sl, pc}
    739c:	00000006 	andeq	r0, r0, r6
    73a0:	0d1e9c01 	ldceq	12, cr9, [lr, #-4]
    73a4:	6e260000 	cdpvs	0, 2, cr0, cr6, cr0, {0}
    73a8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    73ac:	00000007 	andeq	r0, r0, r7
    73b0:	0010c028 	andseq	ip, r0, r8, lsr #32
    73b4:	015e0100 	cmpeq	lr, r0, lsl #2
    73b8:	08008670 	stmdaeq	r0, {r4, r5, r6, r9, sl, pc}
    73bc:	00000006 	andeq	r0, r0, r6
    73c0:	0d3e9c01 	ldceq	12, cr9, [lr, #-4]!
    73c4:	76260000 	strtvc	r0, [r6], -r0
    73c8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    73cc:	00000007 	andeq	r0, r0, r7
    73d0:	00122f28 	andseq	r2, r2, r8, lsr #30
    73d4:	016a0100 	cmneq	sl, r0, lsl #2
    73d8:	08008678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, pc}
    73dc:	00000006 	andeq	r0, r0, r6
    73e0:	0d5e9c01 	ldcleq	12, cr9, [lr, #-4]
    73e4:	7e260000 	cdpvc	0, 2, cr0, cr6, cr0, {0}
    73e8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    73ec:	00000007 	andeq	r0, r0, r7
    73f0:	000fe328 	andeq	lr, pc, r8, lsr #6
    73f4:	01760100 	cmneq	r6, r0, lsl #2
    73f8:	08008680 	stmdaeq	r0, {r7, r9, sl, pc}
    73fc:	00000006 	andeq	r0, r0, r6
    7400:	0d7e9c01 	ldcleq	12, cr9, [lr, #-4]!
    7404:	86260000 	strthi	r0, [r6], -r0
    7408:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    740c:	00000007 	andeq	r0, r0, r7
    7410:	00110828 	andseq	r0, r1, r8, lsr #16
    7414:	01820100 	orreq	r0, r2, r0, lsl #2
    7418:	08008688 	stmdaeq	r0, {r3, r7, r9, sl, pc}
    741c:	00000006 	andeq	r0, r0, r6
    7420:	0d9e9c01 	ldceq	12, cr9, [lr, #4]
    7424:	8e260000 	cdphi	0, 2, cr0, cr6, cr0, {0}
    7428:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    742c:	00000007 	andeq	r0, r0, r7
    7430:	00114228 	andseq	r4, r1, r8, lsr #4
    7434:	018e0100 	orreq	r0, lr, r0, lsl #2
    7438:	08008690 	stmdaeq	r0, {r4, r7, r9, sl, pc}
    743c:	00000006 	andeq	r0, r0, r6
    7440:	0dbe9c01 	ldceq	12, cr9, [lr, #4]!
    7444:	96260000 	strtls	r0, [r6], -r0
    7448:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    744c:	00000007 	andeq	r0, r0, r7
    7450:	000ee928 	andeq	lr, lr, r8, lsr #18
    7454:	019a0100 	orrseq	r0, sl, r0, lsl #2
    7458:	08008698 	stmdaeq	r0, {r3, r4, r7, r9, sl, pc}
    745c:	00000006 	andeq	r0, r0, r6
    7460:	0dde9c01 	ldcleq	12, cr9, [lr, #4]
    7464:	9e260000 	cdpls	0, 2, cr0, cr6, cr0, {0}
    7468:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    746c:	00000007 	andeq	r0, r0, r7
    7470:	00108b28 	andseq	r8, r0, r8, lsr #22
    7474:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    7478:	080086a0 	stmdaeq	r0, {r5, r7, r9, sl, pc}
    747c:	00000006 	andeq	r0, r0, r6
    7480:	0dfe9c01 	ldcleq	12, cr9, [lr, #4]!
    7484:	a6260000 	strtge	r0, [r6], -r0
    7488:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    748c:	00000007 	andeq	r0, r0, r7
    7490:	000fb728 	andeq	fp, pc, r8, lsr #14
    7494:	01b30100 			; <UNDEFINED> instruction: 0x01b30100
    7498:	080086a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, pc}
    749c:	00000006 	andeq	r0, r0, r6
    74a0:	0e1e9c01 	cdpeq	12, 1, cr9, cr14, cr1, {0}
    74a4:	ae260000 	cdpge	0, 2, cr0, cr6, cr0, {0}
    74a8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    74ac:	00000007 	andeq	r0, r0, r7
    74b0:	00120228 	andseq	r0, r2, r8, lsr #4
    74b4:	01c00100 	biceq	r0, r0, r0, lsl #2
    74b8:	080086b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, pc}
    74bc:	00000006 	andeq	r0, r0, r6
    74c0:	0e3e9c01 	cdpeq	12, 3, cr9, cr14, cr1, {0}
    74c4:	b6260000 	strtlt	r0, [r6], -r0
    74c8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    74cc:	00000007 	andeq	r0, r0, r7
    74d0:	00109d28 	andseq	r9, r0, r8, lsr #26
    74d4:	01cc0100 	biceq	r0, ip, r0, lsl #2
    74d8:	080086b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, pc}
    74dc:	00000006 	andeq	r0, r0, r6
    74e0:	0e5e9c01 	cdpeq	12, 5, cr9, cr14, cr1, {0}
    74e4:	be260000 	cdplt	0, 2, cr0, cr6, cr0, {0}
    74e8:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    74ec:	00000007 	andeq	r0, r0, r7
    74f0:	000f3128 	andeq	r3, pc, r8, lsr #2
    74f4:	01d80100 	bicseq	r0, r8, r0, lsl #2
    74f8:	080086c0 	stmdaeq	r0, {r6, r7, r9, sl, pc}
    74fc:	00000006 	andeq	r0, r0, r6
    7500:	0e7e9c01 	cdpeq	12, 7, cr9, cr14, cr1, {0}
    7504:	c6260000 	strtgt	r0, [r6], -r0
    7508:	87080086 	strhi	r0, [r8, -r6, lsl #1]
    750c:	00000007 	andeq	r0, r0, r7
    7510:	0012ab28 	andseq	sl, r2, r8, lsr #22
    7514:	01e40100 	mvneq	r0, r0, lsl #2
    7518:	080086c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, pc}
    751c:	00000044 	andeq	r0, r0, r4, asr #32
    7520:	0ebe9c01 	cdpeq	12, 11, cr9, cr14, cr1, {0}
    7524:	0c2b0000 	stceq	0, cr0, [fp], #-0
    7528:	01000010 	tsteq	r0, r0, lsl r0
    752c:	0ece01e7 	poleq<illegal precision>z	f0, f6, f7
    7530:	03050000 	movweq	r0, #20480	; 0x5000
    7534:	080105cc 	stmdaeq	r1, {r2, r3, r6, r7, r8, sl}
    7538:	00070829 	andeq	r0, r7, r9, lsr #16
    753c:	0086e600 	addeq	lr, r6, r0, lsl #12
    7540:	00287808 	eoreq	r7, r8, r8, lsl #16
    7544:	01eb0100 	mvneq	r0, r0, lsl #2
    7548:	0007152a 	andeq	r1, r7, sl, lsr #10
    754c:	00001700 	andeq	r1, r0, r0, lsl #14
    7550:	0001c90c 	andeq	ip, r1, ip, lsl #18
    7554:	000ece00 	andeq	ip, lr, r0, lsl #28
    7558:	02950d00 	addseq	r0, r5, #0, 26
    755c:	00070000 	andeq	r0, r7, r0
    7560:	000ebe12 	andeq	fp, lr, r2, lsl lr
    7564:	11a12800 			; <UNDEFINED> instruction: 0x11a12800
    7568:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    756c:	00870c01 	addeq	r0, r7, r1, lsl #24
    7570:	00000608 	andeq	r0, r0, r8, lsl #12
    7574:	f39c0100 	vaddw.u16	q0, q6, d0
    7578:	2600000e 	strcs	r0, [r0], -lr
    757c:	08008712 	stmdaeq	r0, {r1, r4, r8, r9, sl, pc}
    7580:	00000787 	andeq	r0, r0, r7, lsl #15
    7584:	0fd02800 	svceq	0x00d02800
    7588:	02010000 	andeq	r0, r1, #0
    758c:	00871402 	addeq	r1, r7, r2, lsl #8
    7590:	00000608 	andeq	r0, r0, r8, lsl #12
    7594:	139c0100 	orrsne	r0, ip, #0, 2
    7598:	2600000f 	strcs	r0, [r0], -pc
    759c:	0800871a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, pc}
    75a0:	00000787 	andeq	r0, r0, r7, lsl #15
    75a4:	10182800 	andsne	r2, r8, r0, lsl #16
    75a8:	0f010000 	svceq	0x00010000
    75ac:	00871c02 	addeq	r1, r7, r2, lsl #24
    75b0:	00000608 	andeq	r0, r0, r8, lsl #12
    75b4:	339c0100 	orrscc	r0, ip, #0, 2
    75b8:	2600000f 	strcs	r0, [r0], -pc
    75bc:	08008722 	stmdaeq	r0, {r1, r5, r8, r9, sl, pc}
    75c0:	00000787 	andeq	r0, r0, r7, lsl #15
    75c4:	121c2800 	andsne	r2, ip, #0, 16
    75c8:	1b010000 	blne	475d0 <__RW_SIZE__+0x47038>
    75cc:	00872402 	addeq	r2, r7, r2, lsl #8
    75d0:	00000608 	andeq	r0, r0, r8, lsl #12
    75d4:	539c0100 	orrspl	r0, ip, #0, 2
    75d8:	2600000f 	strcs	r0, [r0], -pc
    75dc:	0800872a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, pc}
    75e0:	00000787 	andeq	r0, r0, r7, lsl #15
    75e4:	12fd2800 	rscsne	r2, sp, #0, 16
    75e8:	27010000 	strcs	r0, [r1, -r0]
    75ec:	00872c02 	addeq	r2, r7, r2, lsl #24
    75f0:	00000608 	andeq	r0, r0, r8, lsl #12
    75f4:	739c0100 	orrsvc	r0, ip, #0, 2
    75f8:	2600000f 	strcs	r0, [r0], -pc
    75fc:	08008732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, pc}
    7600:	00000787 	andeq	r0, r0, r7, lsl #15
    7604:	0ffc2800 	svceq	0x00fc2800
    7608:	33010000 	movwcc	r0, #4096	; 0x1000
    760c:	00873402 	addeq	r3, r7, r2, lsl #8
    7610:	00000608 	andeq	r0, r0, r8, lsl #12
    7614:	939c0100 	orrsls	r0, ip, #0, 2
    7618:	2600000f 	strcs	r0, [r0], -pc
    761c:	0800873a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl, pc}
    7620:	00000787 	andeq	r0, r0, r7, lsl #15
    7624:	11812c00 	orrne	r2, r1, r0, lsl #24
    7628:	41010000 	mrsmi	r0, (UNDEF: 1)
    762c:	00873c02 	addeq	r3, r7, r2, lsl #24
    7630:	00002208 	andeq	r2, r0, r8, lsl #4
    7634:	289c0100 	ldmcs	ip, {r8}
    7638:	000012ea 	andeq	r1, r0, sl, ror #5
    763c:	60024e01 	andvs	r4, r2, r1, lsl #28
    7640:	06080087 	streq	r0, [r8], -r7, lsl #1
    7644:	01000000 	mrseq	r0, (UNDEF: 0)
    7648:	000fc59c 	muleq	pc, ip, r5	; <UNPREDICTABLE>
    764c:	87662600 	strbhi	r2, [r6, -r0, lsl #12]!
    7650:	07870800 	streq	r0, [r7, r0, lsl #16]
    7654:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7658:	000011ef 	andeq	r1, r0, pc, ror #3
    765c:	68025a01 	stmdavs	r2, {r0, r9, fp, ip, lr}
    7660:	06080087 	streq	r0, [r8], -r7, lsl #1
    7664:	01000000 	mrseq	r0, (UNDEF: 0)
    7668:	000fe59c 	muleq	pc, ip, r5	; <UNPREDICTABLE>
    766c:	876e2600 	strbhi	r2, [lr, -r0, lsl #12]!
    7670:	07870800 	streq	r0, [r7, r0, lsl #16]
    7674:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7678:	000011dc 	ldrdeq	r1, [r0], -ip
    767c:	70026601 	andvc	r6, r2, r1, lsl #12
    7680:	06080087 	streq	r0, [r8], -r7, lsl #1
    7684:	01000000 	mrseq	r0, (UNDEF: 0)
    7688:	0010059c 	mulseq	r0, ip, r5
    768c:	87762600 	ldrbhi	r2, [r6, -r0, lsl #12]!
    7690:	07870800 	streq	r0, [r7, r0, lsl #16]
    7694:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7698:	00000f44 	andeq	r0, r0, r4, asr #30
    769c:	78027201 	stmdavc	r2, {r0, r9, ip, sp, lr}
    76a0:	06080087 	streq	r0, [r8], -r7, lsl #1
    76a4:	01000000 	mrseq	r0, (UNDEF: 0)
    76a8:	0010259c 	mulseq	r0, ip, r5
    76ac:	877e2600 	ldrbhi	r2, [lr, -r0, lsl #12]!
    76b0:	07870800 	streq	r0, [r7, r0, lsl #16]
    76b4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    76b8:	00000f57 	andeq	r0, r0, r7, asr pc
    76bc:	80027e01 	andhi	r7, r2, r1, lsl #28
    76c0:	06080087 	streq	r0, [r8], -r7, lsl #1
    76c4:	01000000 	mrseq	r0, (UNDEF: 0)
    76c8:	0010459c 	mulseq	r0, ip, r5
    76cc:	87862600 	strhi	r2, [r6, r0, lsl #12]
    76d0:	07870800 	streq	r0, [r7, r0, lsl #16]
    76d4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    76d8:	000010b0 	strheq	r1, [r0], -r0
    76dc:	88028a01 	stmdahi	r2, {r0, r9, fp, pc}
    76e0:	06080087 	streq	r0, [r8], -r7, lsl #1
    76e4:	01000000 	mrseq	r0, (UNDEF: 0)
    76e8:	0010659c 	mulseq	r0, ip, r5
    76ec:	878e2600 	strhi	r2, [lr, r0, lsl #12]
    76f0:	07870800 	streq	r0, [r7, r0, lsl #16]
    76f4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    76f8:	00000f12 	andeq	r0, r0, r2, lsl pc
    76fc:	90029901 	andls	r9, r2, r1, lsl #18
    7700:	16080087 	strne	r0, [r8], -r7, lsl #1
    7704:	01000000 	mrseq	r0, (UNDEF: 0)
    7708:	0010859c 	mulseq	r0, ip, r5
    770c:	87a22600 	strhi	r2, [r2, r0, lsl #12]!
    7710:	120e0800 	andne	r0, lr, #0, 16
    7714:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7718:	000012d2 	ldrdeq	r1, [r0], -r2
    771c:	a802a601 	stmdage	r2, {r0, r9, sl, sp, pc}
    7720:	06080087 	streq	r0, [r8], -r7, lsl #1
    7724:	01000000 	mrseq	r0, (UNDEF: 0)
    7728:	0010a59c 	mulseq	r0, ip, r5
    772c:	87ae2600 	strhi	r2, [lr, r0, lsl #12]!
    7730:	07870800 	streq	r0, [r7, r0, lsl #16]
    7734:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7738:	00001284 	andeq	r1, r0, r4, lsl #5
    773c:	b002b201 	andlt	fp, r2, r1, lsl #4
    7740:	06080087 	streq	r0, [r8], -r7, lsl #1
    7744:	01000000 	mrseq	r0, (UNDEF: 0)
    7748:	0010c59c 	mulseq	r0, ip, r5
    774c:	87b62600 	ldrhi	r2, [r6, r0, lsl #12]!
    7750:	07870800 	streq	r0, [r7, r0, lsl #16]
    7754:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    7758:	00001296 	muleq	r0, r6, r2
    775c:	b802be01 	stmdalt	r2, {r0, r9, sl, fp, ip, sp, pc}
    7760:	46080087 	strmi	r0, [r8], -r7, lsl #1
    7764:	01000000 	mrseq	r0, (UNDEF: 0)
    7768:	0011059c 	mulseq	r1, ip, r5
    776c:	0e9e2b00 	vfnmseq.f64	d2, d14, d0
    7770:	c1010000 	mrsgt	r0, (UNDEF: 1)
    7774:	00111502 	andseq	r1, r1, r2, lsl #10
    7778:	ec030500 	cfstr32	mvfx0, [r3], {-0}
    777c:	29080105 	stmdbcs	r8, {r0, r2, r8}
    7780:	00000708 	andeq	r0, r0, r8, lsl #14
    7784:	080087d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, pc}
    7788:	00002898 	muleq	r0, r8, r8
    778c:	2a02c501 	bcs	b8b98 <__RW_SIZE__+0xb8600>
    7790:	00000715 	andeq	r0, r0, r5, lsl r7
    7794:	0c000028 	stceq	0, cr0, [r0], {40}	; 0x28
    7798:	000001c9 	andeq	r0, r0, r9, asr #3
    779c:	00001115 	andeq	r1, r0, r5, lsl r1
    77a0:	0002950d 	andeq	r9, r2, sp, lsl #10
    77a4:	12000300 	andne	r0, r0, #0, 6
    77a8:	00001105 	andeq	r1, r0, r5, lsl #2
    77ac:	0012be28 	andseq	fp, r2, r8, lsr #28
    77b0:	02cf0100 	sbceq	r0, pc, #0, 2
    77b4:	08008800 	stmdaeq	r0, {fp, pc}
    77b8:	00000006 	andeq	r0, r0, r6
    77bc:	113a9c01 	teqne	sl, r1, lsl #24
    77c0:	06260000 	strteq	r0, [r6], -r0
    77c4:	87080088 	strhi	r0, [r8, -r8, lsl #1]
    77c8:	00000007 	andeq	r0, r0, r7
    77cc:	00103028 	andseq	r3, r0, r8, lsr #32
    77d0:	02db0100 	sbcseq	r0, fp, #0, 2
    77d4:	08008808 	stmdaeq	r0, {r3, fp, pc}
    77d8:	00000006 	andeq	r0, r0, r6
    77dc:	115a9c01 	cmpne	sl, r1, lsl #24
    77e0:	0e260000 	cdpeq	0, 2, cr0, cr6, cr0, {0}
    77e4:	87080088 	strhi	r0, [r8, -r8, lsl #1]
    77e8:	00000007 	andeq	r0, r0, r7
    77ec:	0006f00c 	andeq	pc, r6, ip
    77f0:	00116a00 	andseq	r6, r1, r0, lsl #20
    77f4:	02950d00 	addseq	r0, r5, #0, 26
    77f8:	00070000 	andeq	r0, r7, r0
    77fc:	0011d22d 	andseq	sp, r1, sp, lsr #4
    7800:	7b230100 	blvc	8c7c08 <__RW_SIZE__+0x8c7670>
    7804:	05000011 	streq	r0, [r0, #-17]	; 0xffffffef
    7808:	0105ac03 	tsteq	r5, r3, lsl #24
    780c:	115a1208 	cmpne	sl, r8, lsl #4
    7810:	822e0000 	eorhi	r0, lr, #0
    7814:	02000000 	andeq	r0, r0, #0
    7818:	118c06ce 	orrne	r0, ip, lr, asr #13
    781c:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
    7820:	2f000001 	svccs	0x00000001
    7824:	00000f87 	andeq	r0, r0, r7, lsl #31
    7828:	118cb901 	orrne	fp, ip, r1, lsl #18
    782c:	03050000 	movweq	r0, #20480	; 0x5000
    7830:	200007d4 	ldrdcs	r0, [r0], -r4
    7834:	000a3d30 	andeq	r3, sl, r0, lsr sp
    7838:	01330100 	teqeq	r3, r0, lsl #2
    783c:	0000118c 	andeq	r1, r0, ip, lsl #3
    7840:	07d80305 	ldrbeq	r0, [r8, r5, lsl #6]
    7844:	5e302000 	cdppl	0, 3, cr2, cr0, cr0, {0}
    7848:	0100000d 	tsteq	r0, sp
    784c:	118c0134 	orrne	r0, ip, r4, lsr r1
    7850:	03050000 	movweq	r0, #20480	; 0x5000
    7854:	200007dc 	ldrdcs	r0, [r0], -ip
    7858:	000d1130 	andeq	r1, sp, r0, lsr r1
    785c:	023f0100 	eorseq	r0, pc, #0, 2
    7860:	0000118c 	andeq	r1, r0, ip, lsl #3
    7864:	07e00305 	strbeq	r0, [r0, r5, lsl #6]!
    7868:	a7302000 	ldrge	r2, [r0, -r0]!
    786c:	0100000f 	tsteq	r0, pc
    7870:	118c0296 			; <UNDEFINED> instruction: 0x118c0296
    7874:	03050000 	movweq	r0, #20480	; 0x5000
    7878:	200007e4 	andcs	r0, r0, r4, ror #15
    787c:	000eda30 	andeq	sp, lr, r0, lsr sl
    7880:	02970100 	addseq	r0, r7, #0, 2
    7884:	0000118c 	andeq	r1, r0, ip, lsl #3
    7888:	07e80305 	strbeq	r0, [r8, r5, lsl #6]!
    788c:	13312000 	teqne	r1, #0
    7890:	0500000c 	streq	r0, [r0, #-12]
    7894:	00120e19 	andseq	r0, r2, r9, lsl lr
    7898:	06f03200 	ldrbteq	r3, [r0], r0, lsl #4
    789c:	00330000 	eorseq	r0, r3, r0
    78a0:	00112134 	andseq	r2, r1, r4, lsr r1
    78a4:	f61b0500 			; <UNDEFINED> instruction: 0xf61b0500
    78a8:	00000006 	andeq	r0, r0, r6
    78ac:	00000180 	andeq	r0, r0, r0, lsl #3
    78b0:	12780004 	rsbsne	r0, r8, #4
    78b4:	01040000 	mrseq	r0, (UNDEF: 4)
    78b8:	00000108 	andeq	r0, r0, r8, lsl #2
    78bc:	00131a01 	andseq	r1, r3, r1, lsl #20
    78c0:	00001300 	andeq	r1, r0, r0, lsl #6
    78c4:	00881000 	addeq	r1, r8, r0
    78c8:	00009c08 	andeq	r9, r0, r8, lsl #24
    78cc:	00222d00 	eoreq	r2, r2, r0, lsl #26
    78d0:	06010200 	streq	r0, [r1], -r0, lsl #4
    78d4:	00000099 	muleq	r0, r9, r0
    78d8:	97080102 	strls	r0, [r8, -r2, lsl #2]
    78dc:	02000000 	andeq	r0, r0, #0
    78e0:	00f20502 	rscseq	r0, r2, r2, lsl #10
    78e4:	02020000 	andeq	r0, r2, #0
    78e8:	00006f07 	andeq	r6, r0, r7, lsl #30
    78ec:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    78f0:	00000005 	andeq	r0, r0, r5
    78f4:	0001a703 	andeq	sl, r1, r3, lsl #14
    78f8:	53500300 	cmppl	r0, #0, 6
    78fc:	02000000 	andeq	r0, r0, #0
    7900:	00cc0704 	sbceq	r0, ip, r4, lsl #14
    7904:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    7908:	00000005 	andeq	r0, r0, r5
    790c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7910:	000000c7 	andeq	r0, r0, r7, asr #1
    7914:	69050404 	stmdbvs	r5, {r2, sl}
    7918:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    791c:	00d10704 	sbcseq	r0, r1, r4, lsl #14
    7920:	04020000 	streq	r0, [r2], #-0
    7924:	0000de07 	andeq	sp, r0, r7, lsl #28
    7928:	00480500 	subeq	r0, r8, r0, lsl #10
    792c:	7d060000 	stcvc	0, cr0, [r6, #-0]
    7930:	07000000 	streq	r0, [r0, -r0]
    7934:	016d0210 	cmneq	sp, r0, lsl r2
    7938:	000000c5 	andeq	r0, r0, r5, asr #1
    793c:	000de908 	andeq	lr, sp, r8, lsl #18
    7940:	016f0200 	cmneq	pc, r0, lsl #4
    7944:	0000007d 	andeq	r0, r0, sp, ror r0
    7948:	0cc80800 	stcleq	8, cr0, [r8], {0}
    794c:	70020000 	andvc	r0, r2, r0
    7950:	00007d01 	andeq	r7, r0, r1, lsl #26
    7954:	56090400 	strpl	r0, [r9], -r0, lsl #8
    7958:	02004c41 	andeq	r4, r0, #16640	; 0x4100
    795c:	007d0171 	rsbseq	r0, sp, r1, ror r1
    7960:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    7964:	00000dee 	andeq	r0, r0, lr, ror #27
    7968:	82017202 	andhi	r7, r1, #536870912	; 0x20000000
    796c:	0c000000 	stceq	0, cr0, [r0], {-0}
    7970:	0b7c0a00 	bleq	1f0a178 <__RW_SIZE__+0x1f09be0>
    7974:	73020000 	movwvc	r0, #8192	; 0x2000
    7978:	00008701 	andeq	r8, r0, r1, lsl #14
    797c:	08010200 	stmdaeq	r1, {r9}
    7980:	000000a0 	andeq	r0, r0, r0, lsr #1
    7984:	00133f0b 	andseq	r3, r3, fp, lsl #30
    7988:	10030100 	andne	r0, r3, r0, lsl #2
    798c:	48080088 	stmdami	r8, {r3, r7}
    7990:	01000000 	mrseq	r0, (UNDEF: 0)
    7994:	0000fd9c 	muleq	r0, ip, sp
    7998:	133a0c00 	teqne	sl, #0, 24
    799c:	03010000 	movweq	r0, #4096	; 0x1000
    79a0:	0000006f 	andeq	r0, r0, pc, rrx
    79a4:	00003504 	andeq	r3, r0, r4, lsl #10
    79a8:	0c380d00 	ldceq	13, cr0, [r8], #-0
    79ac:	0b010000 	bleq	479b4 <__RW_SIZE__+0x4741c>
    79b0:	08008858 	stmdaeq	r0, {r3, r4, r6, fp, pc}
    79b4:	0000001c 	andeq	r0, r0, ip, lsl r0
    79b8:	01229c01 	teqeq	r2, r1, lsl #24
    79bc:	3a0c0000 	bcc	3079c4 <__RW_SIZE__+0x30742c>
    79c0:	01000013 	tsteq	r0, r3, lsl r0
    79c4:	00006f0b 	andeq	r6, r0, fp, lsl #30
    79c8:	00352500 	eorseq	r2, r5, r0, lsl #10
    79cc:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    79d0:	01000013 	tsteq	r0, r3, lsl r0
    79d4:	00887412 	addeq	r7, r8, r2, lsl r4
    79d8:	00000e08 	andeq	r0, r0, r8, lsl #28
    79dc:	0f9c0100 	svceq	0x009c0100
    79e0:	0000134f 	andeq	r1, r0, pc, asr #6
    79e4:	006f1701 	rsbeq	r1, pc, r1, lsl #14
    79e8:	88840000 	stmhi	r4, {}	; <UNPREDICTABLE>
    79ec:	000c0800 	andeq	r0, ip, r0, lsl #16
    79f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    79f4:	0013600f 	andseq	r6, r3, pc
    79f8:	6f1c0100 	svcvs	0x001c0100
    79fc:	90000000 	andls	r0, r0, r0
    7a00:	0c080088 	stceq	0, cr0, [r8], {136}	; 0x88
    7a04:	01000000 	mrseq	r0, (UNDEF: 0)
    7a08:	13240f9c 	teqne	r4, #156, 30	; 0x270
    7a0c:	21010000 	mrscs	r0, (UNDEF: 1)
    7a10:	00000068 	andeq	r0, r0, r8, rrx
    7a14:	0800889c 	stmdaeq	r0, {r2, r3, r4, r7, fp, pc}
    7a18:	00000010 	andeq	r0, r0, r0, lsl r0
    7a1c:	82109c01 	andshi	r9, r0, #256	; 0x100
    7a20:	02000000 	andeq	r0, r0, #0
    7a24:	017e06ce 	cmneq	lr, lr, asr #13
    7a28:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
    7a2c:	00000000 	andeq	r0, r0, r0
    7a30:	000008f1 	strdeq	r0, [r0], -r1
    7a34:	137b0004 	cmnne	fp, #4
    7a38:	01040000 	mrseq	r0, (UNDEF: 4)
    7a3c:	00000108 	andeq	r0, r0, r8, lsl #2
    7a40:	0013b101 	andseq	fp, r3, r1, lsl #2
    7a44:	00001300 	andeq	r1, r0, r0, lsl #6
    7a48:	0088b000 	addeq	fp, r8, r0
    7a4c:	00057008 	andeq	r7, r5, r8
    7a50:	0022ce00 	eoreq	ip, r2, r0, lsl #28
    7a54:	04210200 	strteq	r0, [r1], #-512	; 0xfffffe00
    7a58:	03010000 	movweq	r0, #4096	; 0x1000
    7a5c:	000164a8 	andeq	r6, r1, r8, lsr #9
    7a60:	064c0300 	strbeq	r0, [ip], -r0, lsl #6
    7a64:	03720000 	cmneq	r2, #0
    7a68:	00000449 	andeq	r0, r0, r9, asr #8
    7a6c:	05890374 	streq	r0, [r9, #884]	; 0x374
    7a70:	03750000 	cmneq	r5, #0
    7a74:	0000070c 	andeq	r0, r0, ip, lsl #14
    7a78:	07290376 			; <UNDEFINED> instruction: 0x07290376
    7a7c:	037b0000 	cmneq	fp, #0
    7a80:	000006fa 	strdeq	r0, [r0], -sl
    7a84:	0426037c 	strteq	r0, [r6], #-892	; 0xfffffc84
    7a88:	037e0000 	cmneq	lr, #0
    7a8c:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
    7a90:	057f037f 	ldrbeq	r0, [pc, #-895]!	; 7719 <__RW_SIZE__+0x7181>
    7a94:	03000000 	movweq	r0, #0
    7a98:	000005a2 	andeq	r0, r0, r2, lsr #11
    7a9c:	07ad0301 	streq	r0, [sp, r1, lsl #6]!
    7aa0:	03020000 	movweq	r0, #8192	; 0x2000
    7aa4:	000005f8 	strdeq	r0, [r0], -r8
    7aa8:	03fc0303 	mvnseq	r0, #201326592	; 0xc000000
    7aac:	03040000 	movweq	r0, #16384	; 0x4000
    7ab0:	00000440 	andeq	r0, r0, r0, asr #8
    7ab4:	040c0305 	streq	r0, [ip], #-773	; 0xfffffcfb
    7ab8:	03060000 	movweq	r0, #24576	; 0x6000
    7abc:	00000672 	andeq	r0, r0, r2, ror r6
    7ac0:	04ef0307 	strbteq	r0, [pc], #775	; 7ac8 <__RW_SIZE__+0x7530>
    7ac4:	03080000 	movweq	r0, #32768	; 0x8000
    7ac8:	0000076b 	andeq	r0, r0, fp, ror #14
    7acc:	05970309 	ldreq	r0, [r7, #777]	; 0x309
    7ad0:	030a0000 	movweq	r0, #40960	; 0xa000
    7ad4:	00000556 	andeq	r0, r0, r6, asr r5
    7ad8:	03e9030b 	mvneq	r0, #738197504	; 0x2c000000
    7adc:	030c0000 	movweq	r0, #49152	; 0xc000
    7ae0:	000005c6 	andeq	r0, r0, r6, asr #11
    7ae4:	0485030d 	streq	r0, [r5], #781	; 0x30d
    7ae8:	030e0000 	movweq	r0, #57344	; 0xe000
    7aec:	00000758 	andeq	r0, r0, r8, asr r7
    7af0:	0524030f 	streq	r0, [r4, #-783]!	; 0xfffffcf1
    7af4:	03100000 	tsteq	r0, #0
    7af8:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
    7afc:	077b0311 			; <UNDEFINED> instruction: 0x077b0311
    7b00:	03120000 	tsteq	r2, #0
    7b04:	000004c5 	andeq	r0, r0, r5, asr #9
    7b08:	03970313 	orrseq	r0, r7, #1275068416	; 0x4c000000
    7b0c:	03140000 	tsteq	r4, #0
    7b10:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    7b14:	03b10315 			; <UNDEFINED> instruction: 0x03b10315
    7b18:	03160000 	tsteq	r6, #0
    7b1c:	0000071c 	andeq	r0, r0, ip, lsl r7
    7b20:	04640317 	strbteq	r0, [r4], #-791	; 0xfffffce9
    7b24:	03180000 	tsteq	r8, #0
    7b28:	000005e6 	andeq	r0, r0, r6, ror #11
    7b2c:	06870319 	pkhbteq	r0, r7, r9, lsl #6
    7b30:	031a0000 	tsteq	sl, #0
    7b34:	00000660 	andeq	r0, r0, r0, ror #12
    7b38:	06d6031b 			; <UNDEFINED> instruction: 0x06d6031b
    7b3c:	031c0000 	tsteq	ip, #0
    7b40:	0000054c 	andeq	r0, r0, ip, asr #10
    7b44:	03df031d 	bicseq	r0, pc, #1946157056	; 0x74000000
    7b48:	031e0000 	tsteq	lr, #0
    7b4c:	000005d9 	ldrdeq	r0, [r0], -r9
    7b50:	06a6031f 	ssateq	r0, #7, pc, lsl #6	; <UNPREDICTABLE>
    7b54:	03200000 	teqeq	r0, #0
    7b58:	0000050a 	andeq	r0, r0, sl, lsl #10
    7b5c:	03d20321 	bicseq	r0, r2, #-2080374784	; 0x84000000
    7b60:	03220000 	teqeq	r2, #0
    7b64:	0000047b 	andeq	r0, r0, fp, ror r4
    7b68:	07490323 	strbeq	r0, [r9, -r3, lsr #6]
    7b6c:	03240000 	teqeq	r4, #0
    7b70:	00000640 	andeq	r0, r0, r0, asr #12
    7b74:	04e30325 	strbteq	r0, [r3], #805	; 0x325
    7b78:	03260000 	teqeq	r6, #0
    7b7c:	00000787 	andeq	r0, r0, r7, lsl #15
    7b80:	04170327 	ldreq	r0, [r7], #-807	; 0xfffffcd9
    7b84:	03280000 	teqeq	r8, #0
    7b88:	000007be 			; <UNDEFINED> instruction: 0x000007be
    7b8c:	05700329 	ldrbeq	r0, [r0, #-809]!	; 0xfffffcd7
    7b90:	002a0000 	eoreq	r0, sl, r0
    7b94:	0004d904 	andeq	sp, r4, r4, lsl #18
    7b98:	01d90300 	bicseq	r0, r9, r0, lsl #6
    7b9c:	00000025 	andeq	r0, r0, r5, lsr #32
    7ba0:	99060105 	stmdbls	r6, {r0, r2, r8}
    7ba4:	06000000 	streq	r0, [r0], -r0
    7ba8:	0000026b 	andeq	r0, r0, fp, ror #4
    7bac:	01822a04 	orreq	r2, r2, r4, lsl #20
    7bb0:	01050000 	mrseq	r0, (UNDEF: 5)
    7bb4:	00009708 	andeq	r9, r0, r8, lsl #14
    7bb8:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    7bbc:	000000f2 	strdeq	r0, [r0], -r2
    7bc0:	0002c806 	andeq	ip, r2, r6, lsl #16
    7bc4:	9b360400 	blls	d88bcc <__RW_SIZE__+0xd88634>
    7bc8:	05000001 	streq	r0, [r0, #-1]
    7bcc:	006f0702 	rsbeq	r0, pc, r2, lsl #14
    7bd0:	04050000 	streq	r0, [r5], #-0
    7bd4:	00000505 	andeq	r0, r0, r5, lsl #10
    7bd8:	01a70600 			; <UNDEFINED> instruction: 0x01a70600
    7bdc:	50040000 	andpl	r0, r4, r0
    7be0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    7be4:	cc070405 	cfstrsgt	mvf0, [r7], {5}
    7be8:	05000000 	streq	r0, [r0, #-0]
    7bec:	00000508 	andeq	r0, r0, r8, lsl #10
    7bf0:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    7bf4:	0000c707 	andeq	ip, r0, r7, lsl #14
    7bf8:	05040700 	streq	r0, [r4, #-1792]	; 0xfffff900
    7bfc:	00746e69 	rsbseq	r6, r4, r9, ror #28
    7c00:	d1070405 	tstle	r7, r5, lsl #8
    7c04:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7c08:	84020e04 	strhi	r0, [r2], #-3588	; 0xfffff1fc
    7c0c:	00000285 	andeq	r0, r0, r5, lsl #5
    7c10:	00045f09 	andeq	r5, r4, r9, lsl #30
    7c14:	9c860200 	sfmls	f0, 4, [r6], {0}
    7c18:	00000002 	andeq	r0, r0, r2
    7c1c:	00060109 	andeq	r0, r6, r9, lsl #2
    7c20:	a1870200 	orrge	r0, r7, r0, lsl #4
    7c24:	20000002 	andcs	r0, r0, r2
    7c28:	00074409 	andeq	r4, r7, r9, lsl #8
    7c2c:	b1880200 	orrlt	r0, r8, r0, lsl #4
    7c30:	80000002 	andhi	r0, r0, r2
    7c34:	00047209 	andeq	r7, r4, r9, lsl #4
    7c38:	a1890200 	orrge	r0, r9, r0, lsl #4
    7c3c:	a0000002 	andge	r0, r0, r2
    7c40:	0007760a 	andeq	r7, r7, sl, lsl #12
    7c44:	b68a0200 	strlt	r0, [sl], r0, lsl #4
    7c48:	00000002 	andeq	r0, r0, r2
    7c4c:	060b0a01 	streq	r0, [fp], -r1, lsl #20
    7c50:	8b020000 	blhi	87c58 <__RW_SIZE__+0x876c0>
    7c54:	000002a1 	andeq	r0, r0, r1, lsr #5
    7c58:	ab0a0120 	blge	2880e0 <__RW_SIZE__+0x287b48>
    7c5c:	02000005 	andeq	r0, r0, #5
    7c60:	0002bb8c 	andeq	fp, r2, ip, lsl #23
    7c64:	0a018000 	beq	67c6c <__RW_SIZE__+0x676d4>
    7c68:	00000615 	andeq	r0, r0, r5, lsl r6
    7c6c:	02a18d02 	adceq	r8, r1, #2, 26	; 0x80
    7c70:	01a00000 	moveq	r0, r0
    7c74:	0007530a 	andeq	r5, r7, sl, lsl #6
    7c78:	c08e0200 	addgt	r0, lr, r0, lsl #4
    7c7c:	00000002 	andeq	r0, r0, r2
    7c80:	061f0a02 	ldreq	r0, [pc], -r2, lsl #20
    7c84:	8f020000 	svchi	0x00020000
    7c88:	000002c5 	andeq	r0, r0, r5, asr #5
    7c8c:	490b0220 	stmdbmi	fp, {r5, r9}
    7c90:	90020050 	andls	r0, r2, r0, asr r0
    7c94:	000002e5 	andeq	r0, r0, r5, ror #5
    7c98:	290a0300 	stmdbcs	sl, {r8, r9}
    7c9c:	02000006 	andeq	r0, r0, #6
    7ca0:	0002ea91 	muleq	r2, r1, sl
    7ca4:	0a03f000 	beq	103cac <__RW_SIZE__+0x103714>
    7ca8:	000005f3 	strdeq	r0, [r0], -r3
    7cac:	02fb9202 	rscseq	r9, fp, #536870912	; 0x20000000
    7cb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    7cb4:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    7cb8:	02950000 	addseq	r0, r5, #0
    7cbc:	950d0000 	strls	r0, [sp, #-0]
    7cc0:	07000002 	streq	r0, [r0, -r2]
    7cc4:	07040500 	streq	r0, [r4, -r0, lsl #10]
    7cc8:	000000de 	ldrdeq	r0, [r0], -lr
    7ccc:	0002850e 	andeq	r8, r2, lr, lsl #10
    7cd0:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    7cd4:	02b10000 	adcseq	r0, r1, #0
    7cd8:	950d0000 	strls	r0, [sp, #-0]
    7cdc:	17000002 	strne	r0, [r0, -r2]
    7ce0:	02850e00 	addeq	r0, r5, #0, 28
    7ce4:	850e0000 	strhi	r0, [lr, #-0]
    7ce8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    7cec:	00000285 	andeq	r0, r0, r5, lsl #5
    7cf0:	0002850e 	andeq	r8, r2, lr, lsl #10
    7cf4:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    7cf8:	02d50000 	sbcseq	r0, r5, #0
    7cfc:	950d0000 	strls	r0, [sp, #-0]
    7d00:	37000002 	strcc	r0, [r0, -r2]
    7d04:	01770c00 	cmneq	r7, r0, lsl #24
    7d08:	02e50000 	rsceq	r0, r5, #0
    7d0c:	950d0000 	strls	r0, [sp, #-0]
    7d10:	ef000002 	svc	0x00000002
    7d14:	02d50e00 	sbcseq	r0, r5, #0, 28
    7d18:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    7d1c:	fb000001 	blx	7d2a <__RW_SIZE__+0x7792>
    7d20:	0f000002 	svceq	0x00000002
    7d24:	00000295 	muleq	r0, r5, r2
    7d28:	0e000283 	cdpeq	2, 0, cr0, cr0, cr3, {4}
    7d2c:	000001a9 	andeq	r0, r0, r9, lsr #3
    7d30:	00067d06 	andeq	r7, r6, r6, lsl #26
    7d34:	d7930200 	ldrle	r0, [r3, r0, lsl #4]
    7d38:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    7d3c:	00000190 	muleq	r0, r0, r1
    7d40:	e9031c10 	stmdb	r3, {r4, sl, fp, ip}
    7d44:	00037503 	andeq	r7, r3, r3, lsl #10
    7d48:	52431100 	subpl	r1, r3, #0, 2
    7d4c:	eb03004c 	bl	c7e84 <__RW_SIZE__+0xc78ec>
    7d50:	0002fb03 	andeq	pc, r2, r3, lsl #22
    7d54:	43110000 	tstmi	r1, #0
    7d58:	03004852 	movweq	r4, #2130	; 0x852
    7d5c:	02fb03ec 	rscseq	r0, fp, #236, 6	; 0xb0000003
    7d60:	11040000 	mrsne	r0, (UNDEF: 4)
    7d64:	00524449 	subseq	r4, r2, r9, asr #8
    7d68:	fb03ed03 	blx	10317e <__RW_SIZE__+0x102be6>
    7d6c:	08000002 	stmdaeq	r0, {r1}
    7d70:	52444f11 	subpl	r4, r4, #17, 30	; 0x44
    7d74:	03ee0300 	mvneq	r0, #0, 6
    7d78:	000002fb 	strdeq	r0, [r0], -fp
    7d7c:	03ac120c 			; <UNDEFINED> instruction: 0x03ac120c
    7d80:	ef030000 	svc	0x00030000
    7d84:	0002fb03 	andeq	pc, r2, r3, lsl #22
    7d88:	42111000 	andsmi	r1, r1, #0
    7d8c:	03005252 	movweq	r5, #594	; 0x252
    7d90:	02fb03f0 	rscseq	r0, fp, #240, 6	; 0xc0000003
    7d94:	12140000 	andsne	r0, r4, #0
    7d98:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
    7d9c:	fb03f103 	blx	1041b2 <__RW_SIZE__+0x103c1a>
    7da0:	18000002 	stmdane	r0, {r1}
    7da4:	06990400 	ldreq	r0, [r9], r0, lsl #8
    7da8:	f2030000 	vhadd.s8	d0, d3, d0
    7dac:	00031003 	andeq	r1, r3, r3
    7db0:	03281000 	teqeq	r8, #0
    7db4:	040c0434 	streq	r0, [ip], #-1076	; 0xfffffbcc
    7db8:	43110000 	tstmi	r1, #0
    7dbc:	36030052 			; <UNDEFINED> instruction: 0x36030052
    7dc0:	0002fb04 	andeq	pc, r2, r4, lsl #22
    7dc4:	4f120000 	svcmi	0x00120000
    7dc8:	03000008 	movweq	r0, #8
    7dcc:	02fb0437 	rscseq	r0, fp, #922746880	; 0x37000000
    7dd0:	11040000 	mrsne	r0, (UNDEF: 4)
    7dd4:	00524943 	subseq	r4, r2, r3, asr #18
    7dd8:	fb043803 	blx	115dee <__RW_SIZE__+0x115856>
    7ddc:	08000002 	stmdaeq	r0, {r1}
    7de0:	0000be12 	andeq	fp, r0, r2, lsl lr
    7de4:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    7de8:	000002fb 	strdeq	r0, [r0], -fp
    7dec:	0066120c 	rsbeq	r1, r6, ip, lsl #4
    7df0:	3a030000 	bcc	c7df8 <__RW_SIZE__+0xc7860>
    7df4:	0002fb04 	andeq	pc, r2, r4, lsl #22
    7df8:	52121000 	andspl	r1, r2, #0
    7dfc:	03000000 	movweq	r0, #0
    7e00:	02fb043b 	rscseq	r0, fp, #989855744	; 0x3b000000
    7e04:	12140000 	andsne	r0, r4, #0
    7e08:	000000ae 	andeq	r0, r0, lr, lsr #1
    7e0c:	fb043c03 	blx	116e22 <__RW_SIZE__+0x11688a>
    7e10:	18000002 	stmdane	r0, {r1}
    7e14:	0000b612 	andeq	fp, r0, r2, lsl r6
    7e18:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    7e1c:	000002fb 	strdeq	r0, [r0], -fp
    7e20:	000e121c 	andeq	r1, lr, ip, lsl r2
    7e24:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    7e28:	0002fb04 	andeq	pc, r2, r4, lsl #22
    7e2c:	43112000 	tstmi	r1, #0
    7e30:	03005253 	movweq	r5, #595	; 0x253
    7e34:	02fb043f 	rscseq	r0, fp, #1056964608	; 0x3f000000
    7e38:	00240000 	eoreq	r0, r4, r0
    7e3c:	0000fc04 	andeq	pc, r0, r4, lsl #24
    7e40:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    7e44:	00000381 	andeq	r0, r0, r1, lsl #7
    7e48:	a2035010 	andge	r5, r3, #16
    7e4c:	00062904 	andeq	r2, r6, r4, lsl #18
    7e50:	52431100 	subpl	r1, r3, #0, 2
    7e54:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    7e58:	00030b04 	andeq	r0, r3, r4, lsl #22
    7e5c:	01120000 	tsteq	r2, r0
    7e60:	03000006 	movweq	r0, #6
    7e64:	019004a5 	orrseq	r0, r0, r5, lsr #9
    7e68:	11020000 	mrsne	r0, (UNDEF: 2)
    7e6c:	00325243 	eorseq	r5, r2, r3, asr #4
    7e70:	0b04a603 	bleq	131684 <__RW_SIZE__+0x1310ec>
    7e74:	04000003 	streq	r0, [r0], #-3
    7e78:	00095d12 	andeq	r5, r9, r2, lsl sp
    7e7c:	04a70300 	strteq	r0, [r7], #768	; 0x300
    7e80:	00000190 	muleq	r0, r0, r1
    7e84:	0da41206 	sfmeq	f1, 4, [r4, #24]!
    7e88:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    7e8c:	00030b04 	andeq	r0, r3, r4, lsl #22
    7e90:	0b120800 	bleq	489e98 <__RW_SIZE__+0x489900>
    7e94:	03000006 	movweq	r0, #6
    7e98:	019004a9 	orrseq	r0, r0, r9, lsr #9
    7e9c:	120a0000 	andne	r0, sl, #0
    7ea0:	00000a31 	andeq	r0, r0, r1, lsr sl
    7ea4:	0b04aa03 	bleq	1326b8 <__RW_SIZE__+0x132120>
    7ea8:	0c000003 	stceq	0, cr0, [r0], {3}
    7eac:	00061512 	andeq	r1, r6, r2, lsl r5
    7eb0:	04ab0300 	strteq	r0, [fp], #768	; 0x300
    7eb4:	00000190 	muleq	r0, r0, r1
    7eb8:	5253110e 	subspl	r1, r3, #-2147483645	; 0x80000003
    7ebc:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    7ec0:	0000030b 	andeq	r0, r0, fp, lsl #6
    7ec4:	061f1210 			; <UNDEFINED> instruction: 0x061f1210
    7ec8:	ad030000 	stcge	0, cr0, [r3, #-0]
    7ecc:	00019004 	andeq	r9, r1, r4
    7ed0:	45111200 	ldrmi	r1, [r1, #-512]	; 0xfffffe00
    7ed4:	03005247 	movweq	r5, #583	; 0x247
    7ed8:	030b04ae 	movweq	r0, #46254	; 0xb4ae
    7edc:	12140000 	andsne	r0, r4, #0
    7ee0:	00000629 	andeq	r0, r0, r9, lsr #12
    7ee4:	9004af03 	andls	sl, r4, r3, lsl #30
    7ee8:	16000001 	strne	r0, [r0], -r1
    7eec:	000aa512 	andeq	sl, sl, r2, lsl r5
    7ef0:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    7ef4:	0000030b 	andeq	r0, r0, fp, lsl #6
    7ef8:	09671218 	stmdbeq	r7!, {r3, r4, r9, ip}^
    7efc:	b1030000 	mrslt	r0, (UNDEF: 3)
    7f00:	00019004 	andeq	r9, r1, r4
    7f04:	ab121a00 	blge	48e70c <__RW_SIZE__+0x48e174>
    7f08:	0300000a 	movweq	r0, #10
    7f0c:	030b04b2 	movweq	r0, #46258	; 0xb4b2
    7f10:	121c0000 	andsne	r0, ip, #0
    7f14:	00000971 	andeq	r0, r0, r1, ror r9
    7f18:	9004b303 	andls	fp, r4, r3, lsl #6
    7f1c:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    7f20:	000dc012 	andeq	ip, sp, r2, lsl r0
    7f24:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    7f28:	0000030b 	andeq	r0, r0, fp, lsl #6
    7f2c:	097b1220 	ldmdbeq	fp!, {r5, r9, ip}^
    7f30:	b5030000 	strlt	r0, [r3, #-0]
    7f34:	00019004 	andeq	r9, r1, r4
    7f38:	43112200 	tstmi	r1, #0, 4
    7f3c:	0300544e 	movweq	r5, #1102	; 0x44e
    7f40:	030b04b6 	movweq	r0, #46262	; 0xb4b6
    7f44:	12240000 	eorne	r0, r4, #0
    7f48:	00000d1e 	andeq	r0, r0, lr, lsl sp
    7f4c:	9004b703 	andls	fp, r4, r3, lsl #14
    7f50:	26000001 	strcs	r0, [r0], -r1
    7f54:	43535011 	cmpmi	r3, #17
    7f58:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    7f5c:	0000030b 	andeq	r0, r0, fp, lsl #6
    7f60:	0aca1228 	beq	ff28c808 <MSP_BASE+0xdf287808>
    7f64:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    7f68:	00019004 	andeq	r9, r1, r4
    7f6c:	41112a00 	tstmi	r1, r0, lsl #20
    7f70:	03005252 	movweq	r5, #594	; 0x252
    7f74:	030b04ba 	movweq	r0, #46266	; 0xb4ba
    7f78:	122c0000 	eorne	r0, ip, #0
    7f7c:	00000ad5 	ldrdeq	r0, [r0], -r5
    7f80:	9004bb03 	andls	fp, r4, r3, lsl #22
    7f84:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    7f88:	52435211 	subpl	r5, r3, #268435457	; 0x10000001
    7f8c:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    7f90:	0000030b 	andeq	r0, r0, fp, lsl #6
    7f94:	0ae01230 	beq	ff80c85c <MSP_BASE+0xdf80785c>
    7f98:	bd030000 	stclt	0, cr0, [r3, #-0]
    7f9c:	00019004 	andeq	r9, r1, r4
    7fa0:	00123200 	andseq	r3, r2, r0, lsl #4
    7fa4:	0300000e 	movweq	r0, #14
    7fa8:	030b04be 	movweq	r0, #46270	; 0xb4be
    7fac:	12340000 	eorsne	r0, r4, #0
    7fb0:	00000aeb 	andeq	r0, r0, fp, ror #21
    7fb4:	9004bf03 	andls	fp, r4, r3, lsl #30
    7fb8:	36000001 	strcc	r0, [r0], -r1
    7fbc:	000e0512 	andeq	r0, lr, r2, lsl r5
    7fc0:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    7fc4:	0000030b 	andeq	r0, r0, fp, lsl #6
    7fc8:	0af61238 	beq	ffd8c8b0 <MSP_BASE+0xdfd878b0>
    7fcc:	c1030000 	mrsgt	r0, (UNDEF: 3)
    7fd0:	00019004 	andeq	r9, r1, r4
    7fd4:	0a123a00 	beq	4967dc <__RW_SIZE__+0x496244>
    7fd8:	0300000e 	movweq	r0, #14
    7fdc:	030b04c2 	movweq	r0, #46274	; 0xb4c2
    7fe0:	123c0000 	eorsne	r0, ip, #0
    7fe4:	00000b01 	andeq	r0, r0, r1, lsl #22
    7fe8:	9004c303 	andls	ip, r4, r3, lsl #6
    7fec:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    7ff0:	000e0f12 	andeq	r0, lr, r2, lsl pc
    7ff4:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    7ff8:	0000030b 	andeq	r0, r0, fp, lsl #6
    7ffc:	0e141240 	cdpeq	2, 1, cr1, cr4, cr0, {2}
    8000:	c5030000 	strgt	r0, [r3, #-0]
    8004:	00019004 	andeq	r9, r1, r4
    8008:	a0124200 	andsge	r4, r2, r0, lsl #4
    800c:	0300000a 	movweq	r0, #10
    8010:	030b04c6 	movweq	r0, #46278	; 0xb4c6
    8014:	12440000 	subne	r0, r4, #0
    8018:	00000e1f 	andeq	r0, r0, pc, lsl lr
    801c:	9004c703 	andls	ip, r4, r3, lsl #14
    8020:	46000001 	strmi	r0, [r0], -r1
    8024:	52434411 	subpl	r4, r3, #285212672	; 0x11000000
    8028:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    802c:	0000030b 	andeq	r0, r0, fp, lsl #6
    8030:	0b131248 	bleq	4cc958 <__RW_SIZE__+0x4cc3c0>
    8034:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    8038:	00019004 	andeq	r9, r1, r4
    803c:	a9124a00 	ldmdbge	r2, {r9, fp, lr}
    8040:	0300000d 	movweq	r0, #13
    8044:	030b04ca 	movweq	r0, #46282	; 0xb4ca
    8048:	124c0000 	subne	r0, ip, #0
    804c:	00000b1e 	andeq	r0, r0, lr, lsl fp
    8050:	9004cb03 	andls	ip, r4, r3, lsl #22
    8054:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    8058:	0a630400 	beq	18c9060 <__RW_SIZE__+0x18c8ac8>
    805c:	cc030000 	stcgt	0, cr0, [r3], {-0}
    8060:	00041804 	andeq	r1, r4, r4, lsl #16
    8064:	08010500 	stmdaeq	r1, {r8, sl}
    8068:	000000a0 	andeq	r0, r0, r0, lsr #1
    806c:	00053713 	andeq	r3, r5, r3, lsl r7
    8070:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    8074:	00065603 	andeq	r5, r6, r3, lsl #12
    8078:	04211400 	strteq	r1, [r1], #-1024	; 0xfffffc00
    807c:	13020000 	movwne	r0, #8192	; 0x2000
    8080:	00016406 	andeq	r6, r1, r6, lsl #8
    8084:	98130000 	ldmdals	r3, {}	; <UNPREDICTABLE>
    8088:	02000004 	andeq	r0, r0, #4
    808c:	700305de 	ldrdvc	r0, [r3], -lr
    8090:	14000006 	strne	r0, [r0], #-6
    8094:	00000421 	andeq	r0, r0, r1, lsr #8
    8098:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    809c:	00000001 	andeq	r0, r0, r1
    80a0:	00081513 	andeq	r1, r8, r3, lsl r5
    80a4:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    80a8:	00068a03 	andeq	r8, r6, r3, lsl #20
    80ac:	04211400 	strteq	r1, [r1], #-1024	; 0xfffffc00
    80b0:	eb020000 	bl	880b8 <__RW_SIZE__+0x87b20>
    80b4:	00016405 	andeq	r6, r1, r5, lsl #8
    80b8:	df150000 	svcle	0x00150000
    80bc:	01000013 	tsteq	r0, r3, lsl r0
    80c0:	0088b012 	addeq	fp, r8, r2, lsl r0
    80c4:	0000f408 	andeq	pc, r0, r8, lsl #8
    80c8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
    80cc:	16000006 	strne	r0, [r0], -r6
    80d0:	000013a2 	andeq	r1, r0, r2, lsr #7
    80d4:	01c91201 	biceq	r1, r9, r1, lsl #4
    80d8:	35460000 	strbcc	r0, [r6, #-0]
    80dc:	69170000 	ldmdbvs	r7, {}	; <UNPREDICTABLE>
    80e0:	c9140100 	ldmdbgt	r4, {r8}
    80e4:	67000001 	strvs	r0, [r0, -r1]
    80e8:	18000035 	stmdane	r0, {r0, r2, r4, r5}
    80ec:	15010074 	strne	r0, [r1, #-116]	; 0xffffff8c
    80f0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    80f4:	19005001 	stmdbne	r0, {r0, ip, lr}
    80f8:	0000143a 	andeq	r1, r0, sl, lsr r4
    80fc:	89a43201 	stmibhi	r4!, {r0, r9, ip, sp}
    8100:	003e0800 	eorseq	r0, lr, r0, lsl #16
    8104:	9c010000 	stcls	0, cr0, [r1], {-0}
    8108:	00146c1a 	andseq	r6, r4, sl, lsl ip
    810c:	d03e0100 	eorsle	r0, lr, r0, lsl #2
    8110:	e4000001 	str	r0, [r0], #-1
    8114:	26080089 	strcs	r0, [r8], -r9, lsl #1
    8118:	01000000 	mrseq	r0, (UNDEF: 0)
    811c:	00070c9c 	muleq	r7, ip, ip
    8120:	13a21b00 			; <UNDEFINED> instruction: 0x13a21b00
    8124:	40010000 	andmi	r0, r1, r0
    8128:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    812c:	0a00730e 	beq	24d6c <__RW_SIZE__+0x247d4>
    8130:	091affff 	ldmdbeq	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8134:	ec231eec 	stc	14, cr1, [r3], #-944	; 0xfffffc50
    8138:	009f4fff 			; <UNDEFINED> instruction: 0x009f4fff
    813c:	00144f15 	andseq	r4, r4, r5, lsl pc
    8140:	0c490100 	stfeqe	f0, [r9], {-0}
    8144:	b608008a 	strlt	r0, [r8], -sl, lsl #1
    8148:	01000000 	mrseq	r0, (UNDEF: 0)
    814c:	00078c9c 	muleq	r7, ip, ip
    8150:	6e651c00 	cdpvs	12, 6, cr1, cr5, cr0, {0}
    8154:	c9490100 	stmdbgt	r9, {r8}^
    8158:	86000001 	strhi	r0, [r0], -r1
    815c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    8160:	000013a2 	andeq	r1, r0, r2, lsr #7
    8164:	01c94901 	biceq	r4, r9, r1, lsl #18
    8168:	35a70000 	strcc	r0, [r7, #0]!
    816c:	701d0000 	andsvc	r0, sp, r0
    8170:	10000006 	andne	r0, r0, r6
    8174:	b808008a 	stmdalt	r8, {r1, r3, r7}
    8178:	01000028 	tsteq	r0, r8, lsr #32
    817c:	00075b5d 	andeq	r5, r7, sp, asr fp
    8180:	067d1e00 	ldrbteq	r1, [sp], -r0, lsl #28
    8184:	35e10000 	strbcc	r0, [r1, #0]!
    8188:	1d000000 	stcne	0, cr0, [r0, #-0]
    818c:	0000063c 	andeq	r0, r0, ip, lsr r6
    8190:	08008a86 	stmdaeq	r0, {r1, r2, r7, r9, fp, pc}
    8194:	000028d0 	ldrdeq	r2, [r0], -r0
    8198:	07755501 	ldrbeq	r5, [r5, -r1, lsl #10]!
    819c:	491f0000 	ldmdbmi	pc, {}	; <UNPREDICTABLE>
    81a0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    81a4:	06562000 	ldrbeq	r2, [r6], -r0
    81a8:	8ab20000 	bhi	fec881b0 <MSP_BASE+0xdec831b0>
    81ac:	00020800 	andeq	r0, r2, r0, lsl #16
    81b0:	57010000 	strpl	r0, [r1, -r0]
    81b4:	0006631f 	andeq	r6, r6, pc, lsl r3
    81b8:	00001e00 	andeq	r1, r0, r0, lsl #28
    81bc:	00137615 	andseq	r7, r3, r5, lsl r6
    81c0:	c4640100 	strbtgt	r0, [r4], #-256	; 0xffffff00
    81c4:	6208008a 	andvs	r0, r8, #138	; 0x8a
    81c8:	01000000 	mrseq	r0, (UNDEF: 0)
    81cc:	0007b19c 	muleq	r7, ip, r1
    81d0:	13a21600 			; <UNDEFINED> instruction: 0x13a21600
    81d4:	64010000 	strvs	r0, [r1], #-0
    81d8:	000001c9 	andeq	r0, r0, r9, asr #3
    81dc:	000035f5 	strdeq	r3, [r0], -r5
    81e0:	13cc2100 	bicne	r2, ip, #0, 2
    81e4:	72010000 	andvc	r0, r1, #0
    81e8:	000001c9 	andeq	r0, r0, r9, asr #3
    81ec:	08008b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, pc}
    81f0:	00000020 	andeq	r0, r0, r0, lsr #32
    81f4:	a7199c01 	ldrge	r9, [r9, -r1, lsl #24]
    81f8:	01000013 	tsteq	r0, r3, lsl r0
    81fc:	008b487f 	addeq	r4, fp, pc, ror r8
    8200:	00002208 	andeq	r2, r0, r8, lsl #4
    8204:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    8208:	00001382 	andeq	r1, r0, r2, lsl #7
    820c:	8b6c8501 	blhi	1b29618 <__RW_SIZE__+0x1b29080>
    8210:	00180800 	andseq	r0, r8, r0, lsl #16
    8214:	9c010000 	stcls	0, cr0, [r1], {-0}
    8218:	000007fc 	strdeq	r0, [r0], -ip
    821c:	0013a216 	andseq	sl, r3, r6, lsl r2
    8220:	c9850100 	stmibgt	r5, {r8}
    8224:	16000001 	strne	r0, [r0], -r1
    8228:	00000036 	andeq	r0, r0, r6, lsr r0
    822c:	0013b919 	andseq	fp, r3, r9, lsl r9
    8230:	848a0100 	strhi	r0, [sl], #256	; 0x100
    8234:	4c08008b 	stcmi	0, cr0, [r8], {139}	; 0x8b
    8238:	01000000 	mrseq	r0, (UNDEF: 0)
    823c:	1421229c 	strtne	r2, [r1], #-668	; 0xfffffd64
    8240:	93010000 	movwls	r0, #4096	; 0x1000
    8244:	08008bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, pc}
    8248:	00000058 	andeq	r0, r0, r8, asr r0
    824c:	08329c01 	ldmdaeq	r2!, {r0, sl, fp, ip, pc}
    8250:	c7160000 	ldrgt	r0, [r6, -r0]
    8254:	01000013 	tsteq	r0, r3, lsl r0
    8258:	00019b93 	muleq	r1, r3, fp
    825c:	00363700 	eorseq	r3, r6, r0, lsl #14
    8260:	80190000 	andshi	r0, r9, r0
    8264:	01000014 	tsteq	r0, r4, lsl r0
    8268:	008c289d 	umulleq	r2, ip, sp, r8
    826c:	00002208 	andeq	r2, r0, r8, lsl #4
    8270:	199c0100 	ldmibne	ip, {r8}
    8274:	0000140e 	andeq	r1, r0, lr, lsl #8
    8278:	8c4ca301 	mcrrhi	3, 0, sl, ip, cr1
    827c:	00480800 	subeq	r0, r8, r0, lsl #16
    8280:	9c010000 	stcls	0, cr0, [r1], {-0}
    8284:	0013ea22 	andseq	lr, r3, r2, lsr #20
    8288:	94ac0100 	strtls	r0, [ip], #256	; 0x100
    828c:	9c08008c 	stcls	0, cr0, [r8], {140}	; 0x8c
    8290:	01000000 	mrseq	r0, (UNDEF: 0)
    8294:	0008889c 	muleq	r8, ip, r8
    8298:	13c71600 	bicne	r1, r7, #0, 12
    829c:	ac010000 	stcge	0, cr0, [r1], {-0}
    82a0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    82a4:	00003658 	andeq	r3, r0, r8, asr r6
    82a8:	00141c16 	andseq	r1, r4, r6, lsl ip
    82ac:	d0ac0100 	adcle	r0, ip, r0, lsl #2
    82b0:	79000001 	stmdbvc	r0, {r0}
    82b4:	00000036 	andeq	r0, r0, r6, lsr r0
    82b8:	00139419 	andseq	r9, r3, r9, lsl r4
    82bc:	30bc0100 	adcscc	r0, ip, r0, lsl #2
    82c0:	1608008d 	strne	r0, [r8], -sp, lsl #1
    82c4:	01000000 	mrseq	r0, (UNDEF: 0)
    82c8:	148e229c 	strne	r2, [lr], #668	; 0x29c
    82cc:	c1010000 	mrsgt	r0, (UNDEF: 1)
    82d0:	08008d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, pc}
    82d4:	0000005c 	andeq	r0, r0, ip, asr r0
    82d8:	08be9c01 	ldmeq	lr!, {r0, sl, fp, ip, pc}
    82dc:	1c160000 	ldcne	0, cr0, [r6], {-0}
    82e0:	01000014 	tsteq	r0, r4, lsl r0
    82e4:	0001d0c1 	andeq	sp, r1, r1, asr #1
    82e8:	0036a500 	eorseq	sl, r6, r0, lsl #10
    82ec:	02220000 	eoreq	r0, r2, #0
    82f0:	01000014 	tsteq	r0, r4, lsl r0
    82f4:	008da4c8 	addeq	sl, sp, r8, asr #9
    82f8:	00007c08 	andeq	r7, r0, r8, lsl #24
    82fc:	e39c0100 	orrs	r0, ip, #0, 2
    8300:	16000008 	strne	r0, [r0], -r8
    8304:	000013a2 	andeq	r1, r0, r2, lsr #7
    8308:	01c9c801 	biceq	ip, r9, r1, lsl #16
    830c:	36c30000 	strbcc	r0, [r3], r0
    8310:	23000000 	movwcs	r0, #0
    8314:	00000082 	andeq	r0, r0, r2, lsl #1
    8318:	ef06ce02 	svc	0x0006ce02
    831c:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    8320:	000001c9 	andeq	r0, r0, r9, asr #3
    8324:	0009ab00 	andeq	sl, r9, r0, lsl #22
    8328:	8c000400 	cfstrshi	mvf0, [r0], {-0}
    832c:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    8330:	00010801 	andeq	r0, r1, r1, lsl #16
    8334:	14bf0100 	ldrtne	r0, [pc], #256	; 833c <__RW_SIZE__+0x7da4>
    8338:	00130000 	andseq	r0, r3, r0
    833c:	8e200000 	cdphi	0, 2, cr0, cr0, cr0, {0}
    8340:	03620800 	cmneq	r2, #0, 16
    8344:	24900000 	ldrcs	r0, [r0], #0
    8348:	21020000 	mrscs	r0, (UNDEF: 2)
    834c:	01000004 	tsteq	r0, r4
    8350:	0164a803 	cmneq	r4, r3, lsl #16
    8354:	4c030000 	stcmi	0, cr0, [r3], {-0}
    8358:	72000006 	andvc	r0, r0, #6
    835c:	00044903 	andeq	r4, r4, r3, lsl #18
    8360:	89037400 	stmdbhi	r3, {sl, ip, sp, lr}
    8364:	75000005 	strvc	r0, [r0, #-5]
    8368:	00070c03 	andeq	r0, r7, r3, lsl #24
    836c:	29037600 	stmdbcs	r3, {r9, sl, ip, sp, lr}
    8370:	7b000007 	blvc	8394 <__RW_SIZE__+0x7dfc>
    8374:	0006fa03 	andeq	pc, r6, r3, lsl #20
    8378:	26037c00 	strcs	r7, [r3], -r0, lsl #24
    837c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    8380:	0006bd03 	andeq	fp, r6, r3, lsl #26
    8384:	7f037f00 	svcvc	0x00037f00
    8388:	00000005 	andeq	r0, r0, r5
    838c:	0005a203 	andeq	sl, r5, r3, lsl #4
    8390:	ad030100 	stfges	f0, [r3, #-0]
    8394:	02000007 	andeq	r0, r0, #7
    8398:	0005f803 	andeq	pc, r5, r3, lsl #16
    839c:	fc030300 	stc2	3, cr0, [r3], {-0}
    83a0:	04000003 	streq	r0, [r0], #-3
    83a4:	00044003 	andeq	r4, r4, r3
    83a8:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    83ac:	06000004 	streq	r0, [r0], -r4
    83b0:	00067203 	andeq	r7, r6, r3, lsl #4
    83b4:	ef030700 	svc	0x00030700
    83b8:	08000004 	stmdaeq	r0, {r2}
    83bc:	00076b03 	andeq	r6, r7, r3, lsl #22
    83c0:	97030900 	strls	r0, [r3, -r0, lsl #18]
    83c4:	0a000005 	beq	83e0 <__RW_SIZE__+0x7e48>
    83c8:	00055603 	andeq	r5, r5, r3, lsl #12
    83cc:	e9030b00 	stmdb	r3, {r8, r9, fp}
    83d0:	0c000003 	stceq	0, cr0, [r0], {3}
    83d4:	0005c603 	andeq	ip, r5, r3, lsl #12
    83d8:	85030d00 	strhi	r0, [r3, #-3328]	; 0xfffff300
    83dc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    83e0:	00075803 	andeq	r5, r7, r3, lsl #16
    83e4:	24030f00 	strcs	r0, [r3], #-3840	; 0xfffff100
    83e8:	10000005 	andne	r0, r0, r5
    83ec:	0003bf03 	andeq	fp, r3, r3, lsl #30
    83f0:	7b031100 	blvc	cc7f8 <__RW_SIZE__+0xcc260>
    83f4:	12000007 	andne	r0, r0, #7
    83f8:	0004c503 	andeq	ip, r4, r3, lsl #10
    83fc:	97031300 	strls	r1, [r3, -r0, lsl #6]
    8400:	14000003 	strne	r0, [r0], #-3
    8404:	0004b703 	andeq	fp, r4, r3, lsl #14
    8408:	b1031500 	tstlt	r3, r0, lsl #10
    840c:	16000003 	strne	r0, [r0], -r3
    8410:	00071c03 	andeq	r1, r7, r3, lsl #24
    8414:	64031700 	strvs	r1, [r3], #-1792	; 0xfffff900
    8418:	18000004 	stmdane	r0, {r2}
    841c:	0005e603 	andeq	lr, r5, r3, lsl #12
    8420:	87031900 	strhi	r1, [r3, -r0, lsl #18]
    8424:	1a000006 	bne	8444 <__RW_SIZE__+0x7eac>
    8428:	00066003 	andeq	r6, r6, r3
    842c:	d6031b00 	strle	r1, [r3], -r0, lsl #22
    8430:	1c000006 	stcne	0, cr0, [r0], {6}
    8434:	00054c03 	andeq	r4, r5, r3, lsl #24
    8438:	df031d00 	svcle	0x00031d00
    843c:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    8440:	0005d903 	andeq	sp, r5, r3, lsl #18
    8444:	a6031f00 	strge	r1, [r3], -r0, lsl #30
    8448:	20000006 	andcs	r0, r0, r6
    844c:	00050a03 	andeq	r0, r5, r3, lsl #20
    8450:	d2032100 	andle	r2, r3, #0, 2
    8454:	22000003 	andcs	r0, r0, #3
    8458:	00047b03 	andeq	r7, r4, r3, lsl #22
    845c:	49032300 	stmdbmi	r3, {r8, r9, sp}
    8460:	24000007 	strcs	r0, [r0], #-7
    8464:	00064003 	andeq	r4, r6, r3
    8468:	e3032500 	movw	r2, #13568	; 0x3500
    846c:	26000004 	strcs	r0, [r0], -r4
    8470:	00078703 	andeq	r8, r7, r3, lsl #14
    8474:	17032700 	strne	r2, [r3, -r0, lsl #14]
    8478:	28000004 	stmdacs	r0, {r2}
    847c:	0007be03 	andeq	fp, r7, r3, lsl #28
    8480:	70032900 	andvc	r2, r3, r0, lsl #18
    8484:	2a000005 	bcs	84a0 <__RW_SIZE__+0x7f08>
    8488:	04d90400 	ldrbeq	r0, [r9], #1024	; 0x400
    848c:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    8490:	00002501 	andeq	r2, r0, r1, lsl #10
    8494:	06010500 	streq	r0, [r1], -r0, lsl #10
    8498:	00000099 	muleq	r0, r9, r0
    849c:	00026b06 	andeq	r6, r2, r6, lsl #22
    84a0:	822a0400 	eorhi	r0, sl, #0, 8
    84a4:	05000001 	streq	r0, [r0, #-1]
    84a8:	00970801 	addseq	r0, r7, r1, lsl #16
    84ac:	02050000 	andeq	r0, r5, #0
    84b0:	0000f205 	andeq	pc, r0, r5, lsl #4
    84b4:	02c80600 	sbceq	r0, r8, #0, 12
    84b8:	36040000 	strcc	r0, [r4], -r0
    84bc:	0000019b 	muleq	r0, fp, r1
    84c0:	6f070205 	svcvs	0x00070205
    84c4:	05000000 	streq	r0, [r0, #-0]
    84c8:	00050504 	andeq	r0, r5, r4, lsl #10
    84cc:	a7060000 	strge	r0, [r6, -r0]
    84d0:	04000001 	streq	r0, [r0], #-1
    84d4:	0001b450 	andeq	fp, r1, r0, asr r4
    84d8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    84dc:	000000cc 	andeq	r0, r0, ip, asr #1
    84e0:	00050805 	andeq	r0, r5, r5, lsl #16
    84e4:	05000000 	streq	r0, [r0, #-0]
    84e8:	00c70708 	sbceq	r0, r7, r8, lsl #14
    84ec:	04070000 	streq	r0, [r7], #-0
    84f0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    84f4:	07040500 	streq	r0, [r4, -r0, lsl #10]
    84f8:	000000d1 	ldrdeq	r0, [r0], -r1
    84fc:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    8500:	00028584 	andeq	r8, r2, r4, lsl #11
    8504:	045f0900 	ldrbeq	r0, [pc], #-2304	; 850c <__RW_SIZE__+0x7f74>
    8508:	86020000 	strhi	r0, [r2], -r0
    850c:	0000029c 	muleq	r0, ip, r2
    8510:	06010900 	streq	r0, [r1], -r0, lsl #18
    8514:	87020000 	strhi	r0, [r2, -r0]
    8518:	000002a1 	andeq	r0, r0, r1, lsr #5
    851c:	07440920 	strbeq	r0, [r4, -r0, lsr #18]
    8520:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    8524:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    8528:	04720980 	ldrbteq	r0, [r2], #-2432	; 0xfffff680
    852c:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    8530:	000002a1 	andeq	r0, r0, r1, lsr #5
    8534:	07760aa0 	ldrbeq	r0, [r6, -r0, lsr #21]!
    8538:	8a020000 	bhi	88540 <__RW_SIZE__+0x87fa8>
    853c:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    8540:	0b0a0100 	bleq	288948 <__RW_SIZE__+0x2883b0>
    8544:	02000006 	andeq	r0, r0, #6
    8548:	0002a18b 	andeq	sl, r2, fp, lsl #3
    854c:	0a012000 	beq	50554 <__RW_SIZE__+0x4ffbc>
    8550:	000005ab 	andeq	r0, r0, fp, lsr #11
    8554:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    8558:	01800000 	orreq	r0, r0, r0
    855c:	0006150a 	andeq	r1, r6, sl, lsl #10
    8560:	a18d0200 	orrge	r0, sp, r0, lsl #4
    8564:	a0000002 	andge	r0, r0, r2
    8568:	07530a01 	ldrbeq	r0, [r3, -r1, lsl #20]
    856c:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    8570:	000002c0 	andeq	r0, r0, r0, asr #5
    8574:	1f0a0200 	svcne	0x000a0200
    8578:	02000006 	andeq	r0, r0, #6
    857c:	0002c58f 	andeq	ip, r2, pc, lsl #11
    8580:	0b022000 	bleq	90588 <__RW_SIZE__+0x8fff0>
    8584:	02005049 	andeq	r5, r0, #73	; 0x49
    8588:	0002e590 	muleq	r2, r0, r5
    858c:	0a030000 	beq	c8594 <__RW_SIZE__+0xc7ffc>
    8590:	00000629 	andeq	r0, r0, r9, lsr #12
    8594:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    8598:	03f00000 	mvnseq	r0, #0
    859c:	0005f30a 	andeq	pc, r5, sl, lsl #6
    85a0:	fb920200 	blx	fe488daa <MSP_BASE+0xde483daa>
    85a4:	00000002 	andeq	r0, r0, r2
    85a8:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    85ac:	95000001 	strls	r0, [r0, #-1]
    85b0:	0d000002 	stceq	0, cr0, [r0, #-8]
    85b4:	00000295 	muleq	r0, r5, r2
    85b8:	04050007 	streq	r0, [r5], #-7
    85bc:	0000de07 	andeq	sp, r0, r7, lsl #28
    85c0:	02850e00 	addeq	r0, r5, #0, 28
    85c4:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    85c8:	b1000001 	tstlt	r0, r1
    85cc:	0d000002 	stceq	0, cr0, [r0, #-8]
    85d0:	00000295 	muleq	r0, r5, r2
    85d4:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    85d8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    85dc:	00000285 	andeq	r0, r0, r5, lsl #5
    85e0:	0002850e 	andeq	r8, r2, lr, lsl #10
    85e4:	02850e00 	addeq	r0, r5, #0, 28
    85e8:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    85ec:	d5000001 	strle	r0, [r0, #-1]
    85f0:	0d000002 	stceq	0, cr0, [r0, #-8]
    85f4:	00000295 	muleq	r0, r5, r2
    85f8:	770c0037 	smladxvc	ip, r7, r0, r0
    85fc:	e5000001 	str	r0, [r0, #-1]
    8600:	0d000002 	stceq	0, cr0, [r0, #-8]
    8604:	00000295 	muleq	r0, r5, r2
    8608:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    860c:	0c000002 	stceq	0, cr0, [r0], {2}
    8610:	000001a9 	andeq	r0, r0, r9, lsr #3
    8614:	000002fb 	strdeq	r0, [r0], -fp
    8618:	0002950f 	andeq	r9, r2, pc, lsl #10
    861c:	00028300 	andeq	r8, r2, r0, lsl #6
    8620:	0001a90e 	andeq	sl, r1, lr, lsl #18
    8624:	067d0600 	ldrbteq	r0, [sp], -r0, lsl #12
    8628:	93020000 	movwls	r0, #8192	; 0x2000
    862c:	000001d7 	ldrdeq	r0, [r0], -r7
    8630:	0001900e 	andeq	r9, r1, lr
    8634:	031c1000 	tsteq	ip, #0
    8638:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    863c:	43110000 	tstmi	r1, #0
    8640:	03004c52 	movweq	r4, #3154	; 0xc52
    8644:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    8648:	11000000 	mrsne	r0, (UNDEF: 0)
    864c:	00485243 	subeq	r5, r8, r3, asr #4
    8650:	fb03ec03 	blx	103666 <__RW_SIZE__+0x1030ce>
    8654:	04000002 	streq	r0, [r0], #-2
    8658:	52444911 	subpl	r4, r4, #278528	; 0x44000
    865c:	03ed0300 	mvneq	r0, #0, 6
    8660:	000002fb 	strdeq	r0, [r0], -fp
    8664:	444f1108 	strbmi	r1, [pc], #-264	; 866c <__RW_SIZE__+0x80d4>
    8668:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    866c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    8670:	ac120c00 	ldcge	12, cr0, [r2], {-0}
    8674:	03000003 	movweq	r0, #3
    8678:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    867c:	11100000 	tstne	r0, r0
    8680:	00525242 	subseq	r5, r2, r2, asr #4
    8684:	fb03f003 	blx	10469a <__RW_SIZE__+0x104102>
    8688:	14000002 	strne	r0, [r0], #-2
    868c:	0007b912 	andeq	fp, r7, r2, lsl r9
    8690:	03f10300 	mvnseq	r0, #0, 6
    8694:	000002fb 	strdeq	r0, [r0], -fp
    8698:	99040018 	stmdbls	r4, {r3, r4}
    869c:	03000006 	movweq	r0, #6
    86a0:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    86a4:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    86a8:	0c043403 	cfstrseq	mvf3, [r4], {3}
    86ac:	11000004 	tstne	r0, r4
    86b0:	03005243 	movweq	r5, #579	; 0x243
    86b4:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    86b8:	12000000 	andne	r0, r0, #0
    86bc:	0000084f 	andeq	r0, r0, pc, asr #16
    86c0:	fb043703 	blx	1162d6 <__RW_SIZE__+0x115d3e>
    86c4:	04000002 	streq	r0, [r0], #-2
    86c8:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    86cc:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    86d0:	000002fb 	strdeq	r0, [r0], -fp
    86d4:	00be1208 	adcseq	r1, lr, r8, lsl #4
    86d8:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    86dc:	0002fb04 	andeq	pc, r2, r4, lsl #22
    86e0:	66120c00 	ldrvs	r0, [r2], -r0, lsl #24
    86e4:	03000000 	movweq	r0, #0
    86e8:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    86ec:	12100000 	andsne	r0, r0, #0
    86f0:	00000052 	andeq	r0, r0, r2, asr r0
    86f4:	fb043b03 	blx	11730a <__RW_SIZE__+0x116d72>
    86f8:	14000002 	strne	r0, [r0], #-2
    86fc:	0000ae12 	andeq	sl, r0, r2, lsl lr
    8700:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    8704:	000002fb 	strdeq	r0, [r0], -fp
    8708:	00b61218 	adcseq	r1, r6, r8, lsl r2
    870c:	3d030000 	stccc	0, cr0, [r3, #-0]
    8710:	0002fb04 	andeq	pc, r2, r4, lsl #22
    8714:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    8718:	03000000 	movweq	r0, #0
    871c:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    8720:	11200000 	teqne	r0, r0
    8724:	00525343 	subseq	r5, r2, r3, asr #6
    8728:	fb043f03 	blx	11833e <__RW_SIZE__+0x117da6>
    872c:	24000002 	strcs	r0, [r0], #-2
    8730:	00fc0400 	rscseq	r0, ip, r0, lsl #8
    8734:	4a030000 	bmi	c873c <__RW_SIZE__+0xc81a4>
    8738:	00038104 	andeq	r8, r3, r4, lsl #2
    873c:	031c1000 	tsteq	ip, #0
    8740:	04d604d2 	ldrbeq	r0, [r6], #1234	; 0x4d2
    8744:	53110000 	tstpl	r1, #0
    8748:	d4030052 	strle	r0, [r3], #-82	; 0xffffffae
    874c:	00030b04 	andeq	r0, r3, r4, lsl #22
    8750:	01120000 	tsteq	r2, r0
    8754:	03000006 	movweq	r0, #6
    8758:	019004d5 			; <UNDEFINED> instruction: 0x019004d5
    875c:	11020000 	mrsne	r0, (UNDEF: 2)
    8760:	03005244 	movweq	r5, #580	; 0x244
    8764:	030b04d6 	movweq	r0, #46294	; 0xb4d6
    8768:	12040000 	andne	r0, r4, #0
    876c:	0000095d 	andeq	r0, r0, sp, asr r9
    8770:	9004d703 	andls	sp, r4, r3, lsl #14
    8774:	06000001 	streq	r0, [r0], -r1
    8778:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    877c:	04d80300 	ldrbeq	r0, [r8], #768	; 0x300
    8780:	0000030b 	andeq	r0, r0, fp, lsl #6
    8784:	060b1208 	streq	r1, [fp], -r8, lsl #4
    8788:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    878c:	00019004 	andeq	r9, r1, r4
    8790:	43110a00 	tstmi	r1, #0, 20
    8794:	03003152 	movweq	r3, #338	; 0x152
    8798:	030b04da 	movweq	r0, #46298	; 0xb4da
    879c:	120c0000 	andne	r0, ip, #0
    87a0:	00000615 	andeq	r0, r0, r5, lsl r6
    87a4:	9004db03 	andls	sp, r4, r3, lsl #22
    87a8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    87ac:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    87b0:	04dc0300 	ldrbeq	r0, [ip], #768	; 0x300
    87b4:	0000030b 	andeq	r0, r0, fp, lsl #6
    87b8:	061f1210 			; <UNDEFINED> instruction: 0x061f1210
    87bc:	dd030000 	stcle	0, cr0, [r3, #-0]
    87c0:	00019004 	andeq	r9, r1, r4
    87c4:	43111200 	tstmi	r1, #0, 4
    87c8:	03003352 	movweq	r3, #850	; 0x352
    87cc:	030b04de 	movweq	r0, #46302	; 0xb4de
    87d0:	12140000 	andsne	r0, r4, #0
    87d4:	00000629 	andeq	r0, r0, r9, lsr #12
    87d8:	9004df03 	andls	sp, r4, r3, lsl #30
    87dc:	16000001 	strne	r0, [r0], -r1
    87e0:	0014ba12 	andseq	fp, r4, r2, lsl sl
    87e4:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    87e8:	0000030b 	andeq	r0, r0, fp, lsl #6
    87ec:	09671218 	stmdbeq	r7!, {r3, r4, r9, ip}^
    87f0:	e1030000 	mrs	r0, (UNDEF: 3)
    87f4:	00019004 	andeq	r9, r1, r4
    87f8:	04001a00 	streq	r1, [r0], #-2560	; 0xfffff600
    87fc:	000014ee 	andeq	r1, r0, lr, ror #9
    8800:	1804e203 	stmdane	r4, {r0, r1, r9, sp, lr, pc}
    8804:	13000004 	movwne	r0, #4
    8808:	ea041404 	b	10d820 <__RW_SIZE__+0x10d288>
    880c:	05000004 	streq	r0, [r0, #-4]
    8810:	00a00801 	adceq	r0, r0, r1, lsl #16
    8814:	04140000 	ldreq	r0, [r4], #-0
    8818:	000004f7 	strdeq	r0, [r0], -r7
    881c:	0004ea15 	andeq	lr, r4, r5, lsl sl
    8820:	149f0600 	ldrne	r0, [pc], #1536	; 8828 <__RW_SIZE__+0x8290>
    8824:	d4050000 	strle	r0, [r5], #-0
    8828:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    882c:	00033706 	andeq	r3, r3, r6, lsl #14
    8830:	12280600 	eorne	r0, r8, #0, 12
    8834:	16000005 	strne	r0, [r0], -r5
    8838:	00000346 	andeq	r0, r0, r6, asr #6
    883c:	29000b04 	stmdbcs	r0, {r2, r8, r9, fp}
    8840:	17000005 	strne	r0, [r0, -r5]
    8844:	0000036c 	andeq	r0, r0, ip, ror #6
    8848:	000004e2 	andeq	r0, r0, r2, ror #9
    884c:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
    8850:	06000003 	streq	r0, [r0], -r3
    8854:	00050762 	andeq	r0, r5, r2, ror #14
    8858:	15311800 	ldrne	r1, [r1, #-2048]!	; 0xfffff800
    885c:	2b010000 	blcs	48864 <__RW_SIZE__+0x482cc>
    8860:	00054b01 	andeq	r4, r5, r1, lsl #22
    8864:	74701900 	ldrbtvc	r1, [r0], #-2304	; 0xfffff700
    8868:	e42b0100 	strt	r0, [fp], #-256	; 0xffffff00
    886c:	00000004 	andeq	r0, r0, r4
    8870:	0011211a 	andseq	r2, r1, sl, lsl r1
    8874:	ea3e0100 	b	f88c7c <__RW_SIZE__+0xf886e4>
    8878:	01000004 	tsteq	r0, r4
    887c:	0015221b 	andseq	r2, r5, fp, lsl r2
    8880:	ea4a0100 	b	1288c88 <__RW_SIZE__+0x12886f0>
    8884:	01000004 	tsteq	r0, r4
    8888:	00000572 	andeq	r0, r0, r2, ror r5
    888c:	0078721c 	rsbseq	r7, r8, ip, lsl r2
    8890:	04ea4c01 	strbteq	r4, [sl], #3073	; 0xc01
    8894:	1d000000 	stcne	0, cr0, [r0, #-0]
    8898:	00000537 	andeq	r0, r0, r7, lsr r5
    889c:	03061302 	movweq	r1, #25346	; 0x6302
    88a0:	0000058c 	andeq	r0, r0, ip, lsl #11
    88a4:	0004211e 	andeq	r2, r4, lr, lsl r1
    88a8:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    88ac:	00000164 	andeq	r0, r0, r4, ror #2
    88b0:	04981d00 	ldreq	r1, [r8], #3328	; 0xd00
    88b4:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    88b8:	05a60305 	streq	r0, [r6, #773]!	; 0x305
    88bc:	211e0000 	tstcs	lr, r0
    88c0:	02000004 	andeq	r0, r0, #4
    88c4:	016405de 	ldrdeq	r0, [r4, #-94]!	; 0xffffffa2
    88c8:	1d000000 	stcne	0, cr0, [r0, #-0]
    88cc:	00000815 	andeq	r0, r0, r5, lsl r8
    88d0:	0305eb02 	movweq	lr, #23298	; 0x5b02
    88d4:	000005c0 	andeq	r0, r0, r0, asr #11
    88d8:	0004211e 	andeq	r2, r4, lr, lsl r1
    88dc:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    88e0:	00000164 	andeq	r0, r0, r4, ror #2
    88e4:	0a6f1f00 	beq	1bd04ec <__RW_SIZE__+0x1bcff54>
    88e8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    88ec:	08008e20 	stmdaeq	r0, {r5, r9, sl, fp, pc}
    88f0:	000000b8 	strheq	r0, [r0], -r8
    88f4:	06129c01 	ldreq	r9, [r2], -r1, lsl #24
    88f8:	5c200000 	stcpl	0, cr0, [r0], #-0
    88fc:	01000015 	tsteq	r0, r5, lsl r0
    8900:	0001c908 	andeq	ip, r1, r8, lsl #18
    8904:	0036e400 	eorseq	lr, r6, r0, lsl #8
    8908:	69642100 	stmdbvs	r4!, {r8, sp}^
    890c:	0a010076 	beq	48aec <__RW_SIZE__+0x48554>
    8910:	00000612 	andeq	r0, r0, r2, lsl r6
    8914:	00003705 	andeq	r3, r0, r5, lsl #14
    8918:	00154d22 	andseq	r4, r5, r2, lsr #26
    891c:	d00b0100 	andle	r0, fp, r0, lsl #2
    8920:	1d000001 	stcne	0, cr0, [r0, #-4]
    8924:	22000037 	andcs	r0, r0, #55	; 0x37
    8928:	00001543 	andeq	r1, r0, r3, asr #10
    892c:	01d00c01 	bicseq	r0, r0, r1, lsl #24
    8930:	37580000 	ldrbcc	r0, [r8, -r0]
    8934:	05000000 	streq	r0, [r0, #-0]
    8938:	14c60408 	strbne	r0, [r6], #1032	; 0x408
    893c:	fc180000 	ldc2	0, cr0, [r8], {-0}
    8940:	01000014 	tsteq	r0, r4, lsl r0
    8944:	0631011f 			; <UNDEFINED> instruction: 0x0631011f
    8948:	e4230000 	strt	r0, [r3], #-0
    894c:	0100000e 	tsteq	r0, lr
    8950:	0004ea1f 	andeq	lr, r4, pc, lsl sl
    8954:	19240000 	stmdbne	r4!, {}	; <UNPREDICTABLE>
    8958:	d8000006 	stmdale	r0, {r1, r2}
    895c:	3a08008e 	bcc	208b9c <__RW_SIZE__+0x208604>
    8960:	01000000 	mrseq	r0, (UNDEF: 0)
    8964:	00064c9c 	muleq	r6, ip, ip
    8968:	06252500 	strteq	r2, [r5], -r0, lsl #10
    896c:	50010000 	andpl	r0, r1, r0
    8970:	05342400 	ldreq	r2, [r4, #-1024]!	; 0xfffffc00
    8974:	8f140000 	svchi	0x00140000
    8978:	00420800 	subeq	r0, r2, r0, lsl #16
    897c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8980:	00000682 	andeq	r0, r0, r2, lsl #13
    8984:	00054026 	andeq	r4, r5, r6, lsr #32
    8988:	00377a00 	eorseq	r7, r7, r0, lsl #20
    898c:	06192700 	ldreq	r2, [r9], -r0, lsl #14
    8990:	8f1a0000 	svchi	0x001a0000
    8994:	28f80800 	ldmcs	r8!, {fp}^
    8998:	2f010000 	svccs	0x00010000
    899c:	00062526 	andeq	r2, r6, r6, lsr #10
    89a0:	0037b200 	eorseq	fp, r7, r0, lsl #4
    89a4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    89a8:	00000c13 	andeq	r0, r0, r3, lsl ip
    89ac:	8f583301 	svchi	0x00583301
    89b0:	00600800 	rsbeq	r0, r0, r0, lsl #16
    89b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    89b8:	00000718 	andeq	r0, r0, r8, lsl r7
    89bc:	746d6629 	strbtvc	r6, [sp], #-1577	; 0xfffff9d7
    89c0:	e4330100 	ldrt	r0, [r3], #-256	; 0xffffff00
    89c4:	02000004 	andeq	r0, r0, #4
    89c8:	2b2a7091 	blcs	aa4c14 <__RW_SIZE__+0xaa467c>
    89cc:	01007061 	tsteq	r0, r1, rrx
    89d0:	00052935 	andeq	r2, r5, r5, lsr r9
    89d4:	dc910300 	ldcle	3, cr0, [r1], {0}
    89d8:	03202c7d 	teqeq	r0, #32000	; 0x7d00
    89dc:	36010000 	strcc	r0, [r1], -r0
    89e0:	00000718 	andeq	r0, r0, r8, lsl r7
    89e4:	7de09103 	stfvcp	f1, [r0, #12]!
    89e8:	0005342d 	andeq	r3, r5, sp, lsr #8
    89ec:	008f6e00 	addeq	r6, pc, r0, lsl #28
    89f0:	00291008 	eoreq	r1, r9, r8
    89f4:	f93a0100 			; <UNDEFINED> instruction: 0xf93a0100
    89f8:	26000006 	strcs	r0, [r0], -r6
    89fc:	00000540 	andeq	r0, r0, r0, asr #10
    8a00:	000037d0 	ldrdeq	r3, [r0], -r0
    8a04:	00061927 	andeq	r1, r6, r7, lsr #18
    8a08:	008f7400 	addeq	r7, pc, r0, lsl #8
    8a0c:	00292808 	eoreq	r2, r9, r8, lsl #16
    8a10:	262f0100 	strtcs	r0, [pc], -r0, lsl #2
    8a14:	00000625 	andeq	r0, r0, r5, lsr #12
    8a18:	00003816 	andeq	r3, r0, r6, lsl r8
    8a1c:	6e2e0000 	cdpvs	0, 2, cr0, cr14, cr0, {0}
    8a20:	6908008f 	stmdbvs	r8, {r0, r1, r2, r3, r7}
    8a24:	2f000009 	svccs	0x00000009
    8a28:	91025201 	tstls	r2, r1, lsl #4
    8a2c:	51012f54 	tstpl	r1, r4, asr pc
    8a30:	06509103 	ldrbeq	r9, [r0], -r3, lsl #2
    8a34:	0350012f 	cmpeq	r0, #-1073741813	; 0xc000000b
    8a38:	007dc091 			; <UNDEFINED> instruction: 0x007dc091
    8a3c:	04ea0c00 	strbteq	r0, [sl], #3072	; 0xc00
    8a40:	07280000 	streq	r0, [r8, -r0]!
    8a44:	950d0000 	strls	r0, [sp, #-0]
    8a48:	ff000002 			; <UNDEFINED> instruction: 0xff000002
    8a4c:	054b3000 	strbeq	r3, [fp, #-0]
    8a50:	8fb80000 	svchi	0x00b80000
    8a54:	00160800 	andseq	r0, r6, r0, lsl #16
    8a58:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a5c:	00055724 	andeq	r5, r5, r4, lsr #14
    8a60:	008fd000 	addeq	sp, pc, r0
    8a64:	00001808 	andeq	r1, r0, r8, lsl #16
    8a68:	5f9c0100 	svcpl	0x009c0100
    8a6c:	31000007 	tstcc	r0, r7
    8a70:	00000567 	andeq	r0, r0, r7, ror #10
    8a74:	00054b32 	andeq	r4, r5, r2, lsr fp
    8a78:	008fd000 	addeq	sp, pc, r0
    8a7c:	00001208 	andeq	r1, r0, r8, lsl #4
    8a80:	00500100 	subseq	r0, r0, r0, lsl #2
    8a84:	00151128 	andseq	r1, r5, r8, lsr #2
    8a88:	e8560100 	ldmda	r6, {r8}^
    8a8c:	9c08008f 	stcls	0, cr0, [r8], {143}	; 0x8f
    8a90:	01000000 	mrseq	r0, (UNDEF: 0)
    8a94:	0008149c 	muleq	r8, ip, r4
    8a98:	03202000 	teqeq	r0, #0
    8a9c:	56010000 	strpl	r0, [r1], -r0
    8aa0:	000004e4 	andeq	r0, r0, r4, ror #9
    8aa4:	00003834 	andeq	r3, r0, r4, lsr r8
    8aa8:	0014cd22 	andseq	ip, r4, r2, lsr #26
    8aac:	e4580100 	ldrb	r0, [r8], #-256	; 0xffffff00
    8ab0:	6a000004 	bvs	8ac8 <__RW_SIZE__+0x8530>
    8ab4:	1c000038 	stcne	0, cr0, [r0], {56}	; 0x38
    8ab8:	59010063 	stmdbpl	r1, {r0, r1, r5, r6}
    8abc:	000004ea 	andeq	r0, r0, sl, ror #9
    8ac0:	0005572d 	andeq	r5, r5, sp, lsr #14
    8ac4:	008fea00 	addeq	lr, pc, r0, lsl #20
    8ac8:	00294008 	eoreq	r4, r9, r8
    8acc:	c95b0100 	ldmdbgt	fp, {r8}^
    8ad0:	33000007 	movwcc	r0, #7
    8ad4:	00002940 	andeq	r2, r0, r0, asr #18
    8ad8:	00056731 	andeq	r6, r5, r1, lsr r7
    8adc:	054b3400 	strbeq	r3, [fp, #-1024]	; 0xfffffc00
    8ae0:	8fea0000 	svchi	0x00ea0000
    8ae4:	29600800 	stmdbcs	r0!, {fp}^
    8ae8:	50010000 	andpl	r0, r1, r0
    8aec:	192d0000 	pushne	{}	; <UNPREDICTABLE>
    8af0:	f6000006 			; <UNDEFINED> instruction: 0xf6000006
    8af4:	8008008f 	andhi	r0, r8, pc, lsl #1
    8af8:	01000029 	tsteq	r0, r9, lsr #32
    8afc:	0007e669 	andeq	lr, r7, r9, ror #12
    8b00:	06252600 	strteq	r2, [r5], -r0, lsl #12
    8b04:	38880000 	stmcc	r8, {}	; <UNPREDICTABLE>
    8b08:	2d000000 	stccs	0, cr0, [r0, #-0]
    8b0c:	00000619 	andeq	r0, r0, r9, lsl r6
    8b10:	08009054 	stmdaeq	r0, {r2, r4, r6, ip, pc}
    8b14:	000029a0 	andeq	r2, r0, r0, lsr #19
    8b18:	08006e01 	stmdaeq	r0, {r0, r9, sl, fp, sp, lr}
    8b1c:	25350000 	ldrcs	r0, [r5, #-0]!
    8b20:	0a000006 	beq	8b40 <__RW_SIZE__+0x85a8>
    8b24:	90202e00 	eorls	r2, r0, r0, lsl #28
    8b28:	06820800 	streq	r0, [r2], r0, lsl #16
    8b2c:	012f0000 	teqeq	pc, r0
    8b30:	4c030550 	cfstr32mi	mvfx0, [r3], {80}	; 0x50
    8b34:	0008010b 	andeq	r0, r8, fp, lsl #2
    8b38:	14dc3600 	ldrbne	r3, [ip], #1536	; 0x600
    8b3c:	71010000 	mrsvc	r0, (UNDEF: 1)
    8b40:	000001c9 	andeq	r0, r0, r9, asr #3
    8b44:	08009084 	stmdaeq	r0, {r2, r7, ip, pc}
    8b48:	000000ba 	strheq	r0, [r0], -sl
    8b4c:	08cc9c01 	stmiaeq	ip, {r0, sl, fp, ip, pc}^
    8b50:	732b0000 	teqvc	fp, #0
    8b54:	01007274 	tsteq	r0, r4, ror r2
    8b58:	0008cc73 	andeq	ip, r8, r3, ror ip
    8b5c:	48910200 	ldmmi	r1, {r9}
    8b60:	00032022 	andeq	r2, r3, r2, lsr #32
    8b64:	e4740100 	ldrbt	r0, [r4], #-256	; 0xffffff00
    8b68:	a6000004 	strge	r0, [r0], -r4
    8b6c:	22000038 	andcs	r0, r0, #56	; 0x38
    8b70:	0000150c 	andeq	r1, r0, ip, lsl #10
    8b74:	01c97501 	biceq	r7, r9, r1, lsl #10
    8b78:	38d10000 	ldmcc	r1, {}^	; <UNPREDICTABLE>
    8b7c:	b4220000 	strtlt	r0, [r2], #-0
    8b80:	01000014 	tsteq	r0, r4, lsl r0
    8b84:	0001c976 	andeq	ip, r1, r6, ror r9
    8b88:	00390700 	eorseq	r0, r9, r0, lsl #14
    8b8c:	02732200 	rsbseq	r2, r3, #0, 4
    8b90:	77010000 	strvc	r0, [r1, -r0]
    8b94:	000001c9 	andeq	r0, r0, r9, asr #3
    8b98:	00003932 	andeq	r3, r0, r2, lsr r9
    8b9c:	00155222 	andseq	r5, r5, r2, lsr #4
    8ba0:	c9780100 	ldmdbgt	r8!, {r8}^
    8ba4:	8d000001 	stchi	0, cr0, [r0, #-4]
    8ba8:	21000039 	tstcs	r0, r9, lsr r0
    8bac:	79010069 	stmdbvc	r1, {r0, r3, r5, r6}
    8bb0:	000001c9 	andeq	r0, r0, r9, asr #3
    8bb4:	000039ce 	andeq	r3, r0, lr, asr #19
    8bb8:	00908e37 	addseq	r8, r0, r7, lsr lr
    8bbc:	00075f08 	andeq	r5, r7, r8, lsl #30
    8bc0:	0008a700 	andeq	sl, r8, r0, lsl #14
    8bc4:	50012f00 	andpl	r2, r1, r0, lsl #30
    8bc8:	00007d02 	andeq	r7, r0, r2, lsl #26
    8bcc:	0090b037 	addseq	fp, r0, r7, lsr r0
    8bd0:	00098808 	andeq	r8, r9, r8, lsl #16
    8bd4:	0008bb00 	andeq	fp, r8, r0, lsl #22
    8bd8:	50012f00 	andpl	r2, r1, r0, lsl #30
    8bdc:	00007502 	andeq	r7, r0, r2, lsl #10
    8be0:	0091302e 	addseq	r3, r1, lr, lsr #32
    8be4:	00099d08 	andeq	r9, r9, r8, lsl #26
    8be8:	50012f00 	andpl	r2, r1, r0, lsl #30
    8bec:	00007502 	andeq	r7, r0, r2, lsl #10
    8bf0:	04ea0c00 	strbteq	r0, [sl], #3072	; 0xc00
    8bf4:	08dc0000 	ldmeq	ip, {}^	; <UNPREDICTABLE>
    8bf8:	950d0000 	strls	r0, [sp, #-0]
    8bfc:	1d000002 	stcne	0, cr0, [r0, #-8]
    8c00:	0c652800 	stcleq	8, cr2, [r5], #-0
    8c04:	b0010000 	andlt	r0, r1, r0
    8c08:	08009140 	stmdaeq	r0, {r6, r8, ip, pc}
    8c0c:	00000042 	andeq	r0, r0, r2, asr #32
    8c10:	094d9c01 	stmdbeq	sp, {r0, sl, fp, ip, pc}^
    8c14:	65380000 	ldrvs	r0, [r8, #-0]!
    8c18:	b001006e 	andlt	r0, r1, lr, rrx
    8c1c:	000001c9 	andeq	r0, r0, r9, asr #3
    8c20:	000039ed 	andeq	r3, r0, sp, ror #19
    8c24:	0005a62d 	andeq	sl, r5, sp, lsr #12
    8c28:	00914c00 	addseq	r4, r1, r0, lsl #24
    8c2c:	0029b808 	eoreq	fp, r9, r8, lsl #16
    8c30:	1cbc0100 	ldfnes	f0, [ip]
    8c34:	26000009 	strcs	r0, [r0], -r9
    8c38:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    8c3c:	00003a27 	andeq	r3, r0, r7, lsr #20
    8c40:	05722d00 	ldrbeq	r2, [r2, #-3328]!	; 0xfffff300
    8c44:	91680000 	cmnls	r8, r0
    8c48:	29d80800 	ldmibcs	r8, {fp}^
    8c4c:	b5010000 	strlt	r0, [r1, #-0]
    8c50:	00000936 	andeq	r0, r0, r6, lsr r9
    8c54:	00057f35 	andeq	r7, r5, r5, lsr pc
    8c58:	39002500 	stmdbcc	r0, {r8, sl, sp}
    8c5c:	0000058c 	andeq	r0, r0, ip, lsl #11
    8c60:	0800917e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip, pc}
    8c64:	00000004 	andeq	r0, r0, r4
    8c68:	9935b601 	ldmdbls	r5!, {r0, r9, sl, ip, sp, pc}
    8c6c:	25000005 	strcs	r0, [r0, #-5]
    8c70:	823a0000 	eorshi	r0, sl, #0
    8c74:	02000000 	andeq	r0, r0, #0
    8c78:	095906ce 	ldmdbeq	r9, {r1, r2, r3, r6, r7, r9, sl}^
    8c7c:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
    8c80:	3b000001 	blcc	8c8c <__RW_SIZE__+0x86f4>
    8c84:	000014a6 	andeq	r1, r0, r6, lsr #9
    8c88:	04f15507 	ldrbteq	r5, [r1], #1287	; 0x507
    8c8c:	8e3c0000 	cdphi	0, 3, cr0, cr12, cr0, {0}
    8c90:	08000003 	stmdaeq	r0, {r0, r1}
    8c94:	0001c9dc 	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    8c98:	00098800 	andeq	r8, r9, r0, lsl #16
    8c9c:	04e43d00 	strbteq	r3, [r4], #3328	; 0xd00
    8ca0:	f13d0000 			; <UNDEFINED> instruction: 0xf13d0000
    8ca4:	3d000004 	stccc	0, cr0, [r0, #-16]
    8ca8:	00000507 	andeq	r0, r0, r7, lsl #10
    8cac:	14d53c00 	ldrbne	r3, [r5], #3072	; 0xc00
    8cb0:	21090000 	mrscs	r0, (UNDEF: 9)
    8cb4:	000004fc 	strdeq	r0, [r0], -ip
    8cb8:	0000099d 	muleq	r0, sp, r9
    8cbc:	0004f13d 	andeq	pc, r4, sp, lsr r1	; <UNPREDICTABLE>
    8cc0:	483e0000 	ldmdami	lr!, {}	; <UNPREDICTABLE>
    8cc4:	0a000015 	beq	8d20 <__RW_SIZE__+0x8788>
    8cc8:	0001c94c 	andeq	ip, r1, ip, asr #18
    8ccc:	04f13d00 	ldrbteq	r3, [r1], #3328	; 0xd00
    8cd0:	00000000 	andeq	r0, r0, r0
    8cd4:	0000005d 	andeq	r0, r0, sp, asr r0
    8cd8:	18ed0002 	stmiane	sp!, {r1}^
    8cdc:	01040000 	mrseq	r0, (UNDEF: 4)
    8ce0:	0000270e 	andeq	r2, r0, lr, lsl #14
    8ce4:	08003000 	stmdaeq	r0, {ip, sp}
    8ce8:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
    8cec:	30747263 	rsbscc	r7, r4, r3, ror #4
    8cf0:	4300732e 	movwmi	r7, #814	; 0x32e
    8cf4:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    8cf8:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    8cfc:	6963636b 	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, sp, lr}^
    8d00:	5c637473 	cfstrdpl	mvd7, [r3], #-460	; 0xfffffe34
    8d04:	6b736544 	blvs	1ce221c <__RW_SIZE__+0x1ce1c84>
    8d08:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    8d0c:	454d4147 	strbmi	r4, [sp, #-327]	; 0xfffffeb9
    8d10:	4f52505f 	svcmi	0x0052505f
    8d14:	5443454a 	strbpl	r4, [r3], #-1354	; 0xfffffab6
    8d18:	3139395c 	teqcc	r9, ip, asr r9
    8d1c:	6554202e 	ldrbvs	r2, [r4, #-46]	; 0xffffffd2
    8d20:	00317473 	eorseq	r7, r1, r3, ror r4
    8d24:	20554e47 	subscs	r4, r5, r7, asr #28
    8d28:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    8d2c:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    8d30:	01003235 	tsteq	r0, r5, lsr r2
    8d34:	Address 0x00008d34 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb14>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x380690>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb2c>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	35050000 	strcc	r0, [r5, #-0]
      38:	00134900 	andseq	r4, r3, r0, lsl #18
      3c:	01130600 	tsteq	r3, r0, lsl #12
      40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826dc>
      44:	1301053b 	movwne	r0, #5435	; 0x153b
      48:	0d070000 	stceq	0, cr0, [r7, #-0]
      4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006bc>
      50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      54:	000b3813 	andeq	r3, fp, r3, lsl r8
      58:	000d0800 	andeq	r0, sp, r0, lsl #16
      5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832d8>
      60:	1349053b 	movtne	r0, #38203	; 0x953b
      64:	00000b38 	andeq	r0, r0, r8, lsr fp
      68:	03001609 	movweq	r1, #1545	; 0x609
      6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce314>
      70:	00134905 	andseq	r4, r3, r5, lsl #18
      74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
      78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27d4>
      80:	01111927 	tsteq	r1, r7, lsr #18
      84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      88:	00194297 	mulseq	r9, r7, r2
      8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
      90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe8330c>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      9c:	01000000 	mrseq	r0, (UNDEF: 0)
      a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
      a4:	0e030b13 	vmoveq.32	d3[0], r0
      a8:	17550e1b 	smmlane	r5, fp, lr, r0
      ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
      b0:	24020000 	strcs	r0, [r2], #-0
      b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      b8:	000e030b 	andeq	r0, lr, fp, lsl #6
      bc:	00160300 	andseq	r0, r6, r0, lsl #6
      c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe8333c>
      c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      c8:	24040000 	strcs	r0, [r4], #-0
      cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      d0:	0008030b 	andeq	r0, r8, fp, lsl #6
      d4:	012e0500 	teqeq	lr, r0, lsl #10
      d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      e0:	13491927 	movtne	r1, #39207	; 0x9927
      e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      ec:	00130119 	andseq	r0, r3, r9, lsl r1
      f0:	00340600 	eorseq	r0, r4, r0, lsl #12
      f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83370>
      f8:	1349053b 	movtne	r0, #38203	; 0x953b
      fc:	00001702 	andeq	r1, r0, r2, lsl #14
     100:	3f012e07 	svccc	0x00012e07
     104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807d8>
     108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     110:	97184006 	ldrls	r4, [r8, -r6]
     114:	13011942 	movwne	r1, #6466	; 0x1942
     118:	05080000 	streq	r0, [r8, #-0]
     11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x38078c>
     120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	00180213 	andseq	r0, r8, r3, lsl r2
     128:	00050900 	andeq	r0, r5, r0, lsl #18
     12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833a8>
     130:	1349053b 	movtne	r0, #38203	; 0x953b
     134:	00001702 	andeq	r1, r0, r2, lsl #14
     138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37d0>
     13c:	0013490b 	andseq	r4, r3, fp, lsl #18
     140:	012e0b00 	teqeq	lr, r0, lsl #22
     144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     14c:	13491927 	movtne	r1, #39207	; 0x9927
     150:	06120111 			; <UNDEFINED> instruction: 0x06120111
     154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     158:	00000019 	andeq	r0, r0, r9, lsl r0
     15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     160:	030b130e 	movweq	r1, #45838	; 0xb30e
     164:	110e1b0e 	tstne	lr, lr, lsl #22
     168:	10061201 	andne	r1, r6, r1, lsl #4
     16c:	02000017 	andeq	r0, r0, #23
     170:	0b0b0024 	bleq	2c0208 <__RW_SIZE__+0x2bfc70>
     174:	0e030b3e 	vmoveq.16	d3[0], r0
     178:	24030000 	strcs	r0, [r3], #-0
     17c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     180:	0008030b 	andeq	r0, r8, fp, lsl #6
     184:	000f0400 	andeq	r0, pc, r0, lsl #8
     188:	00000b0b 	andeq	r0, r0, fp, lsl #22
     18c:	0b000f05 	bleq	3da8 <__RW_SIZE__+0x3810>
     190:	0013490b 	andseq	r4, r3, fp, lsl #18
     194:	00260600 	eoreq	r0, r6, r0, lsl #12
     198:	00001349 	andeq	r1, r0, r9, asr #6
     19c:	03001607 	movweq	r1, #1543	; 0x607
     1a0:	3b0b3a0e 	blcc	2ce9e0 <__RW_SIZE__+0x2ce448>
     1a4:	0013490b 	andseq	r4, r3, fp, lsl #18
     1a8:	01130800 	tsteq	r3, r0, lsl #16
     1ac:	0b0b0e03 	bleq	2c39c0 <__RW_SIZE__+0x2c3428>
     1b0:	0b3b0b3a 	bleq	ec2ea0 <__RW_SIZE__+0xec2908>
     1b4:	00001301 	andeq	r1, r0, r1, lsl #6
     1b8:	03000d09 	movweq	r0, #3337	; 0xd09
     1bc:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     1c0:	0019340b 	andseq	r3, r9, fp, lsl #8
     1c4:	012e0a00 	teqeq	lr, r0, lsl #20
     1c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1cc:	0b3b0b3a 	bleq	ec2ebc <__RW_SIZE__+0xec2924>
     1d0:	0b201927 	bleq	806674 <__RW_SIZE__+0x8060dc>
     1d4:	00001301 	andeq	r1, r0, r1, lsl #6
     1d8:	0300050b 	movweq	r0, #1291	; 0x50b
     1dc:	3b0b3a08 	blcc	2cea04 <__RW_SIZE__+0x2ce46c>
     1e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     1e4:	00050c00 	andeq	r0, r5, r0, lsl #24
     1e8:	0b3a0e03 	bleq	e839fc <__RW_SIZE__+0xe83464>
     1ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1f0:	340d0000 	strcc	r0, [sp], #-0
     1f4:	3a0e0300 	bcc	380dfc <__RW_SIZE__+0x380864>
     1f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1fc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     200:	08030034 	stmdaeq	r3, {r2, r4, r5}
     204:	0b3b0b3a 	bleq	ec2ef4 <__RW_SIZE__+0xec295c>
     208:	00001349 	andeq	r1, r0, r9, asr #6
     20c:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
     210:	00130113 	andseq	r0, r3, r3, lsl r1
     214:	00211000 	eoreq	r1, r1, r0
     218:	0b2f1349 	bleq	bc4f44 <__RW_SIZE__+0xbc49ac>
     21c:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     220:	11133101 	tstne	r3, r1, lsl #2
     224:	40061201 	andmi	r1, r6, r1, lsl #4
     228:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     22c:	00001301 	andeq	r1, r0, r1, lsl #6
     230:	31000512 	tstcc	r0, r2, lsl r5
     234:	00170213 	andseq	r0, r7, r3, lsl r2
     238:	00341300 	eorseq	r1, r4, r0, lsl #6
     23c:	17021331 	smladxne	r2, r1, r3, r1
     240:	34140000 	ldrcc	r0, [r4], #-0
     244:	1c133100 	ldfnes	f3, [r3], {-0}
     248:	1500000b 	strne	r0, [r0, #-11]
     24c:	13310034 	teqne	r1, #52	; 0x34
     250:	00001802 	andeq	r1, r0, r2, lsl #16
     254:	01828916 	orreq	r8, r2, r6, lsl r9
     258:	31011101 	tstcc	r1, r1, lsl #2
     25c:	00130113 	andseq	r0, r3, r3, lsl r1
     260:	828a1700 	addhi	r1, sl, #0, 14
     264:	18020001 	stmdane	r2, {r0}
     268:	00184291 	mulseq	r8, r1, r2
     26c:	82891800 	addhi	r1, r9, #0, 16
     270:	01110001 	tsteq	r1, r1
     274:	00001331 	andeq	r1, r0, r1, lsr r3
     278:	01828919 	orreq	r8, r2, r9, lsl r9
     27c:	31011101 	tstcc	r1, r1, lsl #2
     280:	1a000013 	bne	2d4 <__ZI_SIZE__+0x3c>
     284:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     288:	17550152 			; <UNDEFINED> instruction: 0x17550152
     28c:	0b590b58 	bleq	1642ff4 <__RW_SIZE__+0x1642a5c>
     290:	051b0000 	ldreq	r0, [fp, #-0]
     294:	00133100 	andseq	r3, r3, r0, lsl #2
     298:	010b1c00 	tsteq	fp, r0, lsl #24
     29c:	00001755 	andeq	r1, r0, r5, asr r7
     2a0:	3100341d 	tstcc	r0, sp, lsl r4
     2a4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     2a8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2ac:	0b3a0e03 	bleq	e83ac0 <__RW_SIZE__+0xe83528>
     2b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2bc:	00130119 	andseq	r0, r3, r9, lsl r1
     2c0:	00051f00 	andeq	r1, r5, r0, lsl #30
     2c4:	0b3a0803 	bleq	e822d8 <__RW_SIZE__+0xe81d40>
     2c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2cc:	00001702 	andeq	r1, r0, r2, lsl #14
     2d0:	03000520 	movweq	r0, #1312	; 0x520
     2d4:	3b0b3a0e 	blcc	2ceb14 <__RW_SIZE__+0x2ce57c>
     2d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2dc:	21000017 	tstcs	r0, r7, lsl r0
     2e0:	00000018 	andeq	r0, r0, r8, lsl r0
     2e4:	03003422 	movweq	r3, #1058	; 0x422
     2e8:	3b0b3a08 	blcc	2ceb10 <__RW_SIZE__+0x2ce578>
     2ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2f0:	23000018 	movwcs	r0, #24
     2f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2f8:	0b3b0b3a 	bleq	ec2fe8 <__RW_SIZE__+0xec2a50>
     2fc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     300:	1d240000 	stcne	0, cr0, [r4, #-0]
     304:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     308:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     30c:	010b590b 	tsteq	fp, fp, lsl #18
     310:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     318:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     31c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     320:	0000193c 	andeq	r1, r0, ip, lsr r9
     324:	49003526 	stmdbmi	r0, {r1, r2, r5, r8, sl, ip, sp}
     328:	27000013 	smladcs	r0, r3, r0, r0
     32c:	13490021 	movtne	r0, #36897	; 0x9021
     330:	0000052f 	andeq	r0, r0, pc, lsr #10
     334:	03003428 	movweq	r3, #1064	; 0x428
     338:	3b0b3a0e 	blcc	2ceb78 <__RW_SIZE__+0x2ce5e0>
     33c:	3f13490b 	svccc	0x0013490b
     340:	00180219 	andseq	r0, r8, r9, lsl r2
     344:	012e2900 	teqeq	lr, r0, lsl #18
     348:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     34c:	0b3b0b3a 	bleq	ec303c <__RW_SIZE__+0xec2aa4>
     350:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     354:	00001301 	andeq	r1, r0, r1, lsl #6
     358:	4900052a 	stmdbmi	r0, {r1, r3, r5, r8, sl}
     35c:	2b000013 	blcs	3b0 <__ZI_SIZE__+0x118>
     360:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     364:	0b3a0e03 	bleq	e83b78 <__RW_SIZE__+0xe835e0>
     368:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     36c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     370:	01000000 	mrseq	r0, (UNDEF: 0)
     374:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     378:	0e030b13 	vmoveq.32	d3[0], r0
     37c:	01110e1b 	tsteq	r1, fp, lsl lr
     380:	17100612 			; <UNDEFINED> instruction: 0x17100612
     384:	04020000 	streq	r0, [r2], #-0
     388:	0b0e0301 	bleq	380f94 <__RW_SIZE__+0x3809fc>
     38c:	3b0b3a0b 	blcc	2cebc0 <__RW_SIZE__+0x2ce628>
     390:	0013010b 	andseq	r0, r3, fp, lsl #2
     394:	00280300 	eoreq	r0, r8, r0, lsl #6
     398:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     39c:	16040000 	strne	r0, [r4], -r0
     3a0:	3a0e0300 	bcc	380fa8 <__RW_SIZE__+0x380a10>
     3a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3a8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     3ac:	0b0b0024 	bleq	2c0444 <__RW_SIZE__+0x2bfeac>
     3b0:	0e030b3e 	vmoveq.16	d3[0], r0
     3b4:	16060000 	strne	r0, [r6], -r0
     3b8:	3a0e0300 	bcc	380fc0 <__RW_SIZE__+0x380a28>
     3bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3c0:	07000013 	smladeq	r0, r3, r0, r0
     3c4:	0b0b0024 	bleq	2c045c <__RW_SIZE__+0x2bfec4>
     3c8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3cc:	13080000 	movwne	r0, #32768	; 0x8000
     3d0:	3a050b01 	bcc	142fdc <__RW_SIZE__+0x142a44>
     3d4:	010b3b0b 	tsteq	fp, fp, lsl #22
     3d8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     3dc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__RW_SIZE__+0xec2b38>
     3e4:	0b381349 	bleq	e05110 <__RW_SIZE__+0xe04b78>
     3e8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     3ec:	3a0e0300 	bcc	380ff4 <__RW_SIZE__+0x380a5c>
     3f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f4:	00053813 	andeq	r3, r5, r3, lsl r8
     3f8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     3fc:	0b3a0803 	bleq	e82410 <__RW_SIZE__+0xe81e78>
     400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     404:	00000538 	andeq	r0, r0, r8, lsr r5
     408:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     40c:	00130113 	andseq	r0, r3, r3, lsl r1
     410:	00210d00 	eoreq	r0, r1, r0, lsl #26
     414:	0b2f1349 	bleq	bc5140 <__RW_SIZE__+0xbc4ba8>
     418:	350e0000 	strcc	r0, [lr, #-0]
     41c:	00134900 	andseq	r4, r3, r0, lsl #18
     420:	00210f00 	eoreq	r0, r1, r0, lsl #30
     424:	052f1349 	streq	r1, [pc, #-841]!	; e3 <shift+0xe3>
     428:	13100000 	tstne	r0, #0
     42c:	3a0b0b01 	bcc	2c3038 <__RW_SIZE__+0x2c2aa0>
     430:	01053b0b 	tsteq	r5, fp, lsl #22
     434:	11000013 	tstne	r0, r3, lsl r0
     438:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     43c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     440:	0b381349 	bleq	e0516c <__RW_SIZE__+0xe04bd4>
     444:	0d120000 	ldceq	0, cr0, [r2, #-0]
     448:	3a0e0300 	bcc	381050 <__RW_SIZE__+0x380ab8>
     44c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     450:	000b3813 	andeq	r3, fp, r3, lsl r8
     454:	012e1300 	teqeq	lr, r0, lsl #6
     458:	0b3a0e03 	bleq	e83c6c <__RW_SIZE__+0xe836d4>
     45c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     460:	13010b20 	movwne	r0, #6944	; 0x1b20
     464:	05140000 	ldreq	r0, [r4, #-0]
     468:	3a0e0300 	bcc	381070 <__RW_SIZE__+0x380ad8>
     46c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     470:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     474:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     478:	0b3a0e03 	bleq	e83c8c <__RW_SIZE__+0xe836f4>
     47c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     480:	06120111 			; <UNDEFINED> instruction: 0x06120111
     484:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     488:	16000019 			; <UNDEFINED> instruction: 0x16000019
     48c:	0e03012e 	adfeqsp	f0, f3, #0.5
     490:	0b3b0b3a 	bleq	ec3180 <__RW_SIZE__+0xec2be8>
     494:	13491927 	movtne	r1, #39207	; 0x9927
     498:	13010b20 	movwne	r0, #6944	; 0x1b20
     49c:	34170000 	ldrcc	r0, [r7], #-0
     4a0:	3a080300 	bcc	2010a8 <__RW_SIZE__+0x200b10>
     4a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4a8:	18000013 	stmdane	r0, {r0, r1, r4}
     4ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4b0:	0b3a0e03 	bleq	e83cc4 <__RW_SIZE__+0xe8372c>
     4b4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4b8:	01111349 	tsteq	r1, r9, asr #6
     4bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4c4:	19000013 	stmdbne	r0, {r0, r1, r4}
     4c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     4cc:	0b3b0b3a 	bleq	ec31bc <__RW_SIZE__+0xec2c24>
     4d0:	17021349 	strne	r1, [r2, -r9, asr #6]
     4d4:	341a0000 	ldrcc	r0, [sl], #-0
     4d8:	3a080300 	bcc	2010e0 <__RW_SIZE__+0x200b48>
     4dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4e0:	00180213 	andseq	r0, r8, r3, lsl r2
     4e4:	011d1b00 	tsteq	sp, r0, lsl #22
     4e8:	01111331 	tsteq	r1, r1, lsr r3
     4ec:	0b580612 	bleq	1601d3c <__RW_SIZE__+0x16017a4>
     4f0:	13010b59 	movwne	r0, #7001	; 0x1b59
     4f4:	0b1c0000 	bleq	7004fc <__RW_SIZE__+0x6fff64>
     4f8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     4fc:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
     500:	13310034 	teqne	r1, #52	; 0x34
     504:	00001702 	andeq	r1, r0, r2, lsl #14
     508:	31011d1e 	tstcc	r1, lr, lsl sp
     50c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     510:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     514:	1f00000b 	svcne	0x0000000b
     518:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     51c:	0b3a0e03 	bleq	e83d30 <__RW_SIZE__+0xe83798>
     520:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     524:	0b201349 	bleq	805250 <__RW_SIZE__+0x804cb8>
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	31012e20 	tstcc	r1, r0, lsr #28
     530:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     534:	97184006 	ldrls	r4, [r8, -r6]
     538:	13011942 	movwne	r1, #6466	; 0x1942
     53c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     540:	03193f01 	tsteq	r9, #1, 30
     544:	3b0b3a0e 	blcc	2ced84 <__RW_SIZE__+0x2ce7ec>
     548:	1119270b 	tstne	r9, fp, lsl #14
     54c:	40061201 	andmi	r1, r6, r1, lsl #4
     550:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     554:	00001301 	andeq	r1, r0, r1, lsl #6
     558:	03000522 	movweq	r0, #1314	; 0x522
     55c:	3b0b3a08 	blcc	2ced84 <__RW_SIZE__+0x2ce7ec>
     560:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     564:	23000017 	movwcs	r0, #23
     568:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     56c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     570:	0b590b58 	bleq	16432d8 <__RW_SIZE__+0x1642d40>
     574:	00001301 	andeq	r1, r0, r1, lsl #6
     578:	31000524 	tstcc	r0, r4, lsr #10
     57c:	00170213 	andseq	r0, r7, r3, lsl r2
     580:	00052500 	andeq	r2, r5, r0, lsl #10
     584:	0b1c1331 	bleq	705250 <__RW_SIZE__+0x704cb8>
     588:	34260000 	strtcc	r0, [r6], #-0
     58c:	3a0e0300 	bcc	381194 <__RW_SIZE__+0x380bfc>
     590:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     594:	3c193f13 	ldccc	15, cr3, [r9], {19}
     598:	00000019 	andeq	r0, r0, r9, lsl r0
     59c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     5a0:	030b130e 	movweq	r1, #45838	; 0xb30e
     5a4:	110e1b0e 	tstne	lr, lr, lsl #22
     5a8:	10061201 	andne	r1, r6, r1, lsl #4
     5ac:	02000017 	andeq	r0, r0, #23
     5b0:	0e030104 	adfeqs	f0, f3, f4
     5b4:	0b3a0b0b 	bleq	e831e8 <__RW_SIZE__+0xe82c50>
     5b8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     5bc:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     5c0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     5c4:	0400000d 	streq	r0, [r0], #-13
     5c8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     5cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     5d0:	00001349 	andeq	r1, r0, r9, asr #6
     5d4:	0b002405 	bleq	95f0 <__RW_SIZE__+0x9058>
     5d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5dc:	0600000e 	streq	r0, [r0], -lr
     5e0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     5e4:	0b3b0b3a 	bleq	ec32d4 <__RW_SIZE__+0xec2d3c>
     5e8:	00001349 	andeq	r1, r0, r9, asr #6
     5ec:	0b002407 	bleq	9610 <__RW_SIZE__+0x9078>
     5f0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5f4:	08000008 	stmdaeq	r0, {r3}
     5f8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     5fc:	0b3b0b3a 	bleq	ec32ec <__RW_SIZE__+0xec2d54>
     600:	00001301 	andeq	r1, r0, r1, lsl #6
     604:	03000d09 	movweq	r0, #3337	; 0xd09
     608:	3b0b3a0e 	blcc	2cee48 <__RW_SIZE__+0x2ce8b0>
     60c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     610:	0a00000b 	beq	644 <__RW_SIZE__+0xac>
     614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     618:	0b3b0b3a 	bleq	ec3308 <__RW_SIZE__+0xec2d70>
     61c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     620:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     624:	3a080300 	bcc	20122c <__RW_SIZE__+0x200c94>
     628:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     62c:	00053813 	andeq	r3, r5, r3, lsl r8
     630:	01010c00 	tsteq	r1, r0, lsl #24
     634:	13011349 	movwne	r1, #4937	; 0x1349
     638:	210d0000 	mrscs	r0, (UNDEF: 13)
     63c:	2f134900 	svccs	0x00134900
     640:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     644:	13490035 	movtne	r0, #36917	; 0x9035
     648:	210f0000 	mrscs	r0, CPSR
     64c:	2f134900 	svccs	0x00134900
     650:	10000005 	andne	r0, r0, r5
     654:	0b0b0113 	bleq	2c0aa8 <__RW_SIZE__+0x2c0510>
     658:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     65c:	00001301 	andeq	r1, r0, r1, lsl #6
     660:	03000d11 	movweq	r0, #3345	; 0xd11
     664:	3b0b3a08 	blcc	2cee8c <__RW_SIZE__+0x2ce8f4>
     668:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     66c:	1200000b 	andne	r0, r0, #11
     670:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     674:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     678:	0b381349 	bleq	e053a4 <__RW_SIZE__+0xe04e0c>
     67c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     680:	03193f00 	tsteq	r9, #0, 30
     684:	3b0b3a0e 	blcc	2ceec4 <__RW_SIZE__+0x2ce92c>
     688:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     68c:	000b2013 	andeq	r2, fp, r3, lsl r0
     690:	012e1400 	teqeq	lr, r0, lsl #8
     694:	0b3a0e03 	bleq	e83ea8 <__RW_SIZE__+0xe83910>
     698:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     69c:	13010b20 	movwne	r0, #6944	; 0x1b20
     6a0:	05150000 	ldreq	r0, [r5, #-0]
     6a4:	3a0e0300 	bcc	3812ac <__RW_SIZE__+0x380d14>
     6a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     6ac:	16000013 			; <UNDEFINED> instruction: 0x16000013
     6b0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     6b4:	0b3a0e03 	bleq	e83ec8 <__RW_SIZE__+0xe83930>
     6b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6c4:	17000019 	smladne	r0, r9, r0, r0
     6c8:	1331002e 	teqne	r1, #46	; 0x2e
     6cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6d4:	18000019 	stmdane	r0, {r0, r3, r4}
     6d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6dc:	0b3a0e03 	bleq	e83ef0 <__RW_SIZE__+0xe83958>
     6e0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6ec:	00130119 	andseq	r0, r3, r9, lsl r1
     6f0:	001d1900 	andseq	r1, sp, r0, lsl #18
     6f4:	01111331 	tsteq	r1, r1, lsr r3
     6f8:	0b580612 	bleq	1601f48 <__RW_SIZE__+0x16019b0>
     6fc:	00000b59 	andeq	r0, r0, r9, asr fp
     700:	3f012e1a 	svccc	0x00012e1a
     704:	3a0e0319 	bcc	381370 <__RW_SIZE__+0x380dd8>
     708:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     70c:	11134919 	tstne	r3, r9, lsl r9
     710:	40061201 	andmi	r1, r6, r1, lsl #4
     714:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     718:	00001301 	andeq	r1, r0, r1, lsl #6
     71c:	0300341b 	movweq	r3, #1051	; 0x41b
     720:	3b0b3a08 	blcc	2cef48 <__RW_SIZE__+0x2ce9b0>
     724:	0013490b 	andseq	r4, r3, fp, lsl #18
     728:	00051c00 	andeq	r1, r5, r0, lsl #24
     72c:	0b3a0803 	bleq	e82740 <__RW_SIZE__+0xe821a8>
     730:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     734:	00001702 	andeq	r1, r0, r2, lsl #14
     738:	31011d1d 	tstcc	r1, sp, lsl sp
     73c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     740:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     744:	0013010b 	andseq	r0, r3, fp, lsl #2
     748:	00051e00 	andeq	r1, r5, r0, lsl #28
     74c:	17021331 	smladxne	r2, r1, r3, r1
     750:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 758 <__RW_SIZE__+0x1c0>
     754:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     758:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     75c:	010b590b 	tsteq	fp, fp, lsl #18
     760:	20000013 	andcs	r0, r0, r3, lsl r0
     764:	13310005 	teqne	r1, #5
     768:	00000b1c 	andeq	r0, r0, ip, lsl fp
     76c:	31011d21 	tstcc	r1, r1, lsr #26
     770:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     774:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     778:	2200000b 	andcs	r0, r0, #11
     77c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     780:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     784:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     788:	0000193c 	andeq	r1, r0, ip, lsr r9
     78c:	01110100 	tsteq	r1, r0, lsl #2
     790:	0b130e25 	bleq	4c402c <__RW_SIZE__+0x4c3a94>
     794:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     798:	06120111 			; <UNDEFINED> instruction: 0x06120111
     79c:	00001710 	andeq	r1, r0, r0, lsl r7
     7a0:	0b002402 	bleq	97b0 <__RW_SIZE__+0x9218>
     7a4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7a8:	0300000e 	movweq	r0, #14
     7ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     7b0:	0b3b0b3a 	bleq	ec34a0 <__RW_SIZE__+0xec2f08>
     7b4:	00001349 	andeq	r1, r0, r9, asr #6
     7b8:	0b002404 	bleq	97d0 <__RW_SIZE__+0x9238>
     7bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7c0:	05000008 	streq	r0, [r0, #-8]
     7c4:	13490035 	movtne	r0, #36917	; 0x9035
     7c8:	13060000 	movwne	r0, #24576	; 0x6000
     7cc:	3a0b0b01 	bcc	2c33d8 <__RW_SIZE__+0x2c2e40>
     7d0:	01053b0b 	tsteq	r5, fp, lsl #22
     7d4:	07000013 	smladeq	r0, r3, r0, r0
     7d8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     7dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7e0:	0b381349 	bleq	e0550c <__RW_SIZE__+0xe04f74>
     7e4:	0d080000 	stceq	0, cr0, [r8, #-0]
     7e8:	3a0e0300 	bcc	3813f0 <__RW_SIZE__+0x380e58>
     7ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f0:	000b3813 	andeq	r3, fp, r3, lsl r8
     7f4:	00160900 	andseq	r0, r6, r0, lsl #18
     7f8:	0b3a0e03 	bleq	e8400c <__RW_SIZE__+0xe83a74>
     7fc:	1349053b 	movtne	r0, #38203	; 0x953b
     800:	130a0000 	movwne	r0, #40960	; 0xa000
     804:	3a0b0b01 	bcc	2c3410 <__RW_SIZE__+0x2c2e78>
     808:	010b3b0b 	tsteq	fp, fp, lsl #22
     80c:	0b000013 	bleq	860 <__RW_SIZE__+0x2c8>
     810:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     814:	0b3b0b3a 	bleq	ec3504 <__RW_SIZE__+0xec2f6c>
     818:	0b381349 	bleq	e05544 <__RW_SIZE__+0xe04fac>
     81c:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     820:	3a080300 	bcc	201428 <__RW_SIZE__+0x200e90>
     824:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     828:	000b3813 	andeq	r3, fp, r3, lsl r8
     82c:	012e0d00 	teqeq	lr, r0, lsl #26
     830:	0b3a0e03 	bleq	e84044 <__RW_SIZE__+0xe83aac>
     834:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     838:	13010b20 	movwne	r0, #6944	; 0x1b20
     83c:	050e0000 	streq	r0, [lr, #-0]
     840:	3a0e0300 	bcc	381448 <__RW_SIZE__+0x380eb0>
     844:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     848:	0f000013 	svceq	0x00000013
     84c:	08030005 	stmdaeq	r3, {r0, r2}
     850:	0b3b0b3a 	bleq	ec3540 <__RW_SIZE__+0xec2fa8>
     854:	00001349 	andeq	r1, r0, r9, asr #6
     858:	03003410 	movweq	r3, #1040	; 0x410
     85c:	3b0b3a08 	blcc	2cf084 <__RW_SIZE__+0x2ceaec>
     860:	0013490b 	andseq	r4, r3, fp, lsl #18
     864:	012e1100 	teqeq	lr, r0, lsl #2
     868:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     86c:	0b3b0b3a 	bleq	ec355c <__RW_SIZE__+0xec2fc4>
     870:	0b201927 	bleq	806d14 <__RW_SIZE__+0x80677c>
     874:	00001301 	andeq	r1, r0, r1, lsl #6
     878:	3f002e12 	svccc	0x00002e12
     87c:	3a0e0319 	bcc	3814e8 <__RW_SIZE__+0x380f50>
     880:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     884:	000b2019 	andeq	r2, fp, r9, lsl r0
     888:	002e1300 	eoreq	r1, lr, r0, lsl #6
     88c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     890:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     894:	0b201927 	bleq	806d38 <__RW_SIZE__+0x8067a0>
     898:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     89c:	11133100 	tstne	r3, r0, lsl #2
     8a0:	40061201 	andmi	r1, r6, r1, lsl #4
     8a4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     8ac:	11133101 	tstne	r3, r1, lsl #2
     8b0:	40061201 	andmi	r1, r6, r1, lsl #4
     8b4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8b8:	00001301 	andeq	r1, r0, r1, lsl #6
     8bc:	31000516 	tstcc	r0, r6, lsl r5
     8c0:	00170213 	andseq	r0, r7, r3, lsl r2
     8c4:	011d1700 	tsteq	sp, r0, lsl #14
     8c8:	01521331 	cmpeq	r2, r1, lsr r3
     8cc:	0b581755 	bleq	1606628 <__RW_SIZE__+0x1606090>
     8d0:	13010b59 	movwne	r0, #7001	; 0x1b59
     8d4:	1d180000 	ldcne	0, cr0, [r8, #-0]
     8d8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     8dc:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     8e0:	000b590b 	andeq	r5, fp, fp, lsl #18
     8e4:	00051900 	andeq	r1, r5, r0, lsl #18
     8e8:	00001331 	andeq	r1, r0, r1, lsr r3
     8ec:	31011d1a 	tstcc	r1, sl, lsl sp
     8f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8f4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     8f8:	1b00000b 	blne	92c <__RW_SIZE__+0x394>
     8fc:	13310005 	teqne	r1, #5
     900:	00000b1c 	andeq	r0, r0, ip, lsl fp
     904:	55010b1c 	strpl	r0, [r1, #-2844]	; 0xfffff4e4
     908:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
     90c:	13310034 	teqne	r1, #52	; 0x34
     910:	00001802 	andeq	r1, r0, r2, lsl #16
     914:	3100051e 	tstcc	r0, lr, lsl r5
     918:	00180213 	andseq	r0, r8, r3, lsl r2
     91c:	012e1f00 	teqeq	lr, r0, lsl #30
     920:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     924:	0b3b0b3a 	bleq	ec3614 <__RW_SIZE__+0xec307c>
     928:	01111927 	tsteq	r1, r7, lsr #18
     92c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     930:	01194297 			; <UNDEFINED> instruction: 0x01194297
     934:	20000013 	andcs	r0, r0, r3, lsl r0
     938:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     93c:	0b3b0b3a 	bleq	ec362c <__RW_SIZE__+0xec3094>
     940:	17021349 	strne	r1, [r2, -r9, asr #6]
     944:	05210000 	streq	r0, [r1, #-0]!
     948:	1c133100 	ldfnes	f3, [r3], {-0}
     94c:	2200000d 	andcs	r0, r0, #13
     950:	08030005 	stmdaeq	r3, {r0, r2}
     954:	0b3b0b3a 	bleq	ec3644 <__RW_SIZE__+0xec30ac>
     958:	17021349 	strne	r1, [r2, -r9, asr #6]
     95c:	34230000 	strtcc	r0, [r3], #-0
     960:	3a080300 	bcc	201568 <__RW_SIZE__+0x200fd0>
     964:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     968:	00170213 	andseq	r0, r7, r3, lsl r2
     96c:	00342400 	eorseq	r2, r4, r0, lsl #8
     970:	0b3a0e03 	bleq	e84184 <__RW_SIZE__+0xe83bec>
     974:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     978:	00001702 	andeq	r1, r0, r2, lsl #14
     97c:	01828925 	orreq	r8, r2, r5, lsr #18
     980:	31011100 	mrscc	r1, (UNDEF: 17)
     984:	26000013 			; <UNDEFINED> instruction: 0x26000013
     988:	01018289 	smlabbeq	r1, r9, r2, r8
     98c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     990:	00133119 	andseq	r3, r3, r9, lsl r1
     994:	828a2700 	addhi	r2, sl, #0, 14
     998:	18020001 	stmdane	r2, {r0}
     99c:	00184291 	mulseq	r8, r1, r2
     9a0:	00342800 	eorseq	r2, r4, r0, lsl #16
     9a4:	0b3a0803 	bleq	e829b8 <__RW_SIZE__+0xe82420>
     9a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9ac:	00001802 	andeq	r1, r0, r2, lsl #16
     9b0:	31011d29 	tstcc	r1, r9, lsr #26
     9b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     9b8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     9bc:	00130105 	andseq	r0, r3, r5, lsl #2
     9c0:	82892a00 	addhi	r2, r9, #0, 20
     9c4:	01110101 	tsteq	r1, r1, lsl #2
     9c8:	00001331 	andeq	r1, r0, r1, lsr r3
     9cc:	3f012e2b 	svccc	0x00012e2b
     9d0:	3a0e0319 	bcc	38163c <__RW_SIZE__+0x3810a4>
     9d4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     9d8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     9dc:	97184006 	ldrls	r4, [r8, -r6]
     9e0:	13011942 	movwne	r1, #6466	; 0x1942
     9e4:	052c0000 	streq	r0, [ip, #-0]!
     9e8:	3a080300 	bcc	2015f0 <__RW_SIZE__+0x201058>
     9ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f0:	00170213 	andseq	r0, r7, r3, lsl r2
     9f4:	00052d00 	andeq	r2, r5, r0, lsl #26
     9f8:	0b3a0e03 	bleq	e8420c <__RW_SIZE__+0xe83c74>
     9fc:	1349053b 	movtne	r0, #38203	; 0x953b
     a00:	00001802 	andeq	r1, r0, r2, lsl #16
     a04:	0300342e 	movweq	r3, #1070	; 0x42e
     a08:	3b0b3a08 	blcc	2cf230 <__RW_SIZE__+0x2cec98>
     a0c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a10:	2f000017 	svccs	0x00000017
     a14:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a18:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a1c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     a20:	1d300000 	ldcne	0, cr0, [r0, #-0]
     a24:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     a28:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     a2c:	0105590b 	tsteq	r5, fp, lsl #18
     a30:	31000013 	tstcc	r0, r3, lsl r0
     a34:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     a38:	0b3b0b3a 	bleq	ec3728 <__RW_SIZE__+0xec3190>
     a3c:	0b201927 	bleq	806ee0 <__RW_SIZE__+0x806948>
     a40:	05320000 	ldreq	r0, [r2, #-0]!
     a44:	3a0e0300 	bcc	38164c <__RW_SIZE__+0x3810b4>
     a48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a4c:	00170213 	andseq	r0, r7, r3, lsl r2
     a50:	001d3300 	andseq	r3, sp, r0, lsl #6
     a54:	01521331 	cmpeq	r2, r1, lsr r3
     a58:	0b581755 	bleq	16067b4 <__RW_SIZE__+0x160621c>
     a5c:	00000559 	andeq	r0, r0, r9, asr r5
     a60:	31000534 	tstcc	r0, r4, lsr r5
     a64:	00051c13 	andeq	r1, r5, r3, lsl ip
     a68:	010b3500 	tsteq	fp, r0, lsl #10
     a6c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a70:	1d360000 	ldcne	0, cr0, [r6, #-0]
     a74:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     a78:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     a7c:	0005590b 	andeq	r5, r5, fp, lsl #18
     a80:	011d3700 	tsteq	sp, r0, lsl #14
     a84:	01111331 	tsteq	r1, r1, lsr r3
     a88:	0b580612 	bleq	16022d8 <__RW_SIZE__+0x1601d40>
     a8c:	13010b59 	movwne	r0, #7001	; 0x1b59
     a90:	34380000 	ldrtcc	r0, [r8], #-0
     a94:	3a0e0300 	bcc	38169c <__RW_SIZE__+0x381104>
     a98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a9c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     aa0:	39000019 	stmdbcc	r0, {r0, r3, r4}
     aa4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     aa8:	0b3b0b3a 	bleq	ec3798 <__RW_SIZE__+0xec3200>
     aac:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     ab0:	00001802 	andeq	r1, r0, r2, lsl #16
     ab4:	01110100 	tsteq	r1, r0, lsl #2
     ab8:	0b130e25 	bleq	4c4354 <__RW_SIZE__+0x4c3dbc>
     abc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     ac0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ac4:	00001710 	andeq	r1, r0, r0, lsl r7
     ac8:	0b002402 	bleq	9ad8 <__RW_SIZE__+0x9540>
     acc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ad0:	0300000e 	movweq	r0, #14
     ad4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     ad8:	0b3b0b3a 	bleq	ec37c8 <__RW_SIZE__+0xec3230>
     adc:	00001349 	andeq	r1, r0, r9, asr #6
     ae0:	0b002404 	bleq	9af8 <__RW_SIZE__+0x9560>
     ae4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     ae8:	05000008 	streq	r0, [r0, #-8]
     aec:	13490035 	movtne	r0, #36917	; 0x9035
     af0:	13060000 	movwne	r0, #24576	; 0x6000
     af4:	3a0b0b01 	bcc	2c3700 <__RW_SIZE__+0x2c3168>
     af8:	01053b0b 	tsteq	r5, fp, lsl #22
     afc:	07000013 	smladeq	r0, r3, r0, r0
     b00:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     b04:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b08:	0b381349 	bleq	e05834 <__RW_SIZE__+0xe0529c>
     b0c:	0d080000 	stceq	0, cr0, [r8, #-0]
     b10:	3a0e0300 	bcc	381718 <__RW_SIZE__+0x381180>
     b14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b18:	000b3813 	andeq	r3, fp, r3, lsl r8
     b1c:	00160900 	andseq	r0, r6, r0, lsl #18
     b20:	0b3a0e03 	bleq	e84334 <__RW_SIZE__+0xe83d9c>
     b24:	1349053b 	movtne	r0, #38203	; 0x953b
     b28:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     b2c:	03193f00 	tsteq	r9, #0, 30
     b30:	3b0b3a0e 	blcc	2cf370 <__RW_SIZE__+0x2cedd8>
     b34:	1119270b 	tstne	r9, fp, lsl #14
     b38:	40061201 	andmi	r1, r6, r1, lsl #4
     b3c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b40:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     b44:	03193f01 	tsteq	r9, #1, 30
     b48:	3b0b3a0e 	blcc	2cf388 <__RW_SIZE__+0x2cedf0>
     b4c:	1119270b 	tstne	r9, fp, lsl #14
     b50:	40061201 	andmi	r1, r6, r1, lsl #4
     b54:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b58:	00001301 	andeq	r1, r0, r1, lsl #6
     b5c:	0300050c 	movweq	r0, #1292	; 0x50c
     b60:	3b0b3a08 	blcc	2cf388 <__RW_SIZE__+0x2cedf0>
     b64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b68:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     b6c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b74:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     b78:	0000193c 	andeq	r1, r0, ip, lsr r9
     b7c:	01110100 	tsteq	r1, r0, lsl #2
     b80:	0b130e25 	bleq	4c441c <__RW_SIZE__+0x4c3e84>
     b84:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     b88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b8c:	00001710 	andeq	r1, r0, r0, lsl r7
     b90:	0b002402 	bleq	9ba0 <__RW_SIZE__+0x9608>
     b94:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b98:	0300000e 	movweq	r0, #14
     b9c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     ba0:	0b3b0b3a 	bleq	ec3890 <__RW_SIZE__+0xec32f8>
     ba4:	00001349 	andeq	r1, r0, r9, asr #6
     ba8:	0b002404 	bleq	9bc0 <__RW_SIZE__+0x9628>
     bac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     bb0:	05000008 	streq	r0, [r0, #-8]
     bb4:	13490035 	movtne	r0, #36917	; 0x9035
     bb8:	13060000 	movwne	r0, #24576	; 0x6000
     bbc:	3a0b0b01 	bcc	2c37c8 <__RW_SIZE__+0x2c3230>
     bc0:	010b3b0b 	tsteq	fp, fp, lsl #22
     bc4:	07000013 	smladeq	r0, r3, r0, r0
     bc8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bcc:	0b3b0b3a 	bleq	ec38bc <__RW_SIZE__+0xec3324>
     bd0:	0b381349 	bleq	e058fc <__RW_SIZE__+0xe05364>
     bd4:	0d080000 	stceq	0, cr0, [r8, #-0]
     bd8:	3a080300 	bcc	2017e0 <__RW_SIZE__+0x201248>
     bdc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     be0:	000b3813 	andeq	r3, fp, r3, lsl r8
     be4:	00260900 	eoreq	r0, r6, r0, lsl #18
     be8:	00001349 	andeq	r1, r0, r9, asr #6
     bec:	4901010a 	stmdbmi	r1, {r1, r3, r8}
     bf0:	00130113 	andseq	r0, r3, r3, lsl r1
     bf4:	00210b00 	eoreq	r0, r1, r0, lsl #22
     bf8:	0b2f1349 	bleq	bc5924 <__RW_SIZE__+0xbc538c>
     bfc:	130c0000 	movwne	r0, #49152	; 0xc000
     c00:	3a0b0b01 	bcc	2c380c <__RW_SIZE__+0x2c3274>
     c04:	01053b0b 	tsteq	r5, fp, lsl #22
     c08:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     c0c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     c10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c14:	0b381349 	bleq	e05940 <__RW_SIZE__+0xe053a8>
     c18:	0d0e0000 	stceq	0, cr0, [lr, #-0]
     c1c:	3a080300 	bcc	201824 <__RW_SIZE__+0x20128c>
     c20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c24:	000b3813 	andeq	r3, fp, r3, lsl r8
     c28:	00160f00 	andseq	r0, r6, r0, lsl #30
     c2c:	0b3a0e03 	bleq	e84440 <__RW_SIZE__+0xe83ea8>
     c30:	1349053b 	movtne	r0, #38203	; 0x953b
     c34:	0f100000 	svceq	0x00100000
     c38:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     c3c:	11000013 	tstne	r0, r3, lsl r0
     c40:	0b0b0104 	bleq	2c1058 <__RW_SIZE__+0x2c0ac0>
     c44:	0b3b0b3a 	bleq	ec3934 <__RW_SIZE__+0xec339c>
     c48:	00001301 	andeq	r1, r0, r1, lsl #6
     c4c:	03002812 	movweq	r2, #2066	; 0x812
     c50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     c54:	012e1300 	teqeq	lr, r0, lsl #6
     c58:	0b3a0e03 	bleq	e8446c <__RW_SIZE__+0xe83ed4>
     c5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c60:	13010b20 	movwne	r0, #6944	; 0x1b20
     c64:	05140000 	ldreq	r0, [r4, #-0]
     c68:	3a080300 	bcc	201870 <__RW_SIZE__+0x2012d8>
     c6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c70:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     c74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c78:	0b3a0e03 	bleq	e8448c <__RW_SIZE__+0xe83ef4>
     c7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c80:	13010b20 	movwne	r0, #6944	; 0x1b20
     c84:	34160000 	ldrcc	r0, [r6], #-0
     c88:	3a080300 	bcc	201890 <__RW_SIZE__+0x2012f8>
     c8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c90:	17000013 	smladne	r0, r3, r0, r0
     c94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c98:	0b3a0e03 	bleq	e844ac <__RW_SIZE__+0xe83f14>
     c9c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ca0:	0b201349 	bleq	8059cc <__RW_SIZE__+0x805434>
     ca4:	00001301 	andeq	r1, r0, r1, lsl #6
     ca8:	03000518 	movweq	r0, #1304	; 0x518
     cac:	3b0b3a08 	blcc	2cf4d4 <__RW_SIZE__+0x2cef3c>
     cb0:	00134905 	andseq	r4, r3, r5, lsl #18
     cb4:	010b1900 	tsteq	fp, r0, lsl #18
     cb8:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     cbc:	03193f01 	tsteq	r9, #1, 30
     cc0:	3b0b3a0e 	blcc	2cf500 <__RW_SIZE__+0x2cef68>
     cc4:	1119270b 	tstne	r9, fp, lsl #14
     cc8:	40061201 	andmi	r1, r6, r1, lsl #4
     ccc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cd0:	00001301 	andeq	r1, r0, r1, lsl #6
     cd4:	0182891b 	orreq	r8, r2, fp, lsl r9
     cd8:	31011100 	mrscc	r1, (UNDEF: 17)
     cdc:	1c000013 	stcne	0, cr0, [r0], {19}
     ce0:	01018289 	smlabbeq	r1, r9, r2, r8
     ce4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ce8:	00001301 	andeq	r1, r0, r1, lsl #6
     cec:	01828a1d 	orreq	r8, r2, sp, lsl sl
     cf0:	91180200 	tstls	r8, r0, lsl #4
     cf4:	00001842 	andeq	r1, r0, r2, asr #16
     cf8:	0182891e 	orreq	r8, r2, lr, lsl r9
     cfc:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     d00:	13311942 	teqne	r1, #1081344	; 0x108000
     d04:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     d08:	11133101 	tstne	r3, r1, lsl #2
     d0c:	40061201 	andmi	r1, r6, r1, lsl #4
     d10:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d14:	00001301 	andeq	r1, r0, r1, lsl #6
     d18:	11010b20 	tstne	r1, r0, lsr #22
     d1c:	00061201 	andeq	r1, r6, r1, lsl #4
     d20:	00342100 	eorseq	r2, r4, r0, lsl #2
     d24:	17021331 	smladxne	r2, r1, r3, r1
     d28:	0b220000 	bleq	880d30 <__RW_SIZE__+0x880798>
     d2c:	00175501 	andseq	r5, r7, r1, lsl #10
     d30:	00342300 	eorseq	r2, r4, r0, lsl #6
     d34:	0b3a0803 	bleq	e82d48 <__RW_SIZE__+0xe827b0>
     d38:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d3c:	00001702 	andeq	r1, r0, r2, lsl #14
     d40:	11010b24 	tstne	r1, r4, lsr #22
     d44:	01061201 	tsteq	r6, r1, lsl #4
     d48:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     d4c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d50:	0b3b0b3a 	bleq	ec3a40 <__RW_SIZE__+0xec34a8>
     d54:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     d58:	05260000 	streq	r0, [r6, #-0]!
     d5c:	02133100 	andseq	r3, r3, #0, 2
     d60:	27000017 	smladcs	r0, r7, r0, r0
     d64:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     d68:	17550152 			; <UNDEFINED> instruction: 0x17550152
     d6c:	0b590b58 	bleq	1643ad4 <__RW_SIZE__+0x164353c>
     d70:	00001301 	andeq	r1, r0, r1, lsl #6
     d74:	31000528 	tstcc	r0, r8, lsr #10
     d78:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d7c:	82892900 	addhi	r2, r9, #0, 18
     d80:	01110101 	tsteq	r1, r1, lsl #2
     d84:	00001331 	andeq	r1, r0, r1, lsr r3
     d88:	0300342a 	movweq	r3, #1066	; 0x42a
     d8c:	3b0b3a0e 	blcc	2cf5cc <__RW_SIZE__+0x2cf034>
     d90:	0013490b 	andseq	r4, r3, fp, lsl #18
     d94:	012e2b00 	teqeq	lr, r0, lsl #22
     d98:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     da0:	0b201927 	bleq	807244 <__RW_SIZE__+0x806cac>
     da4:	00001301 	andeq	r1, r0, r1, lsl #6
     da8:	0300342c 	movweq	r3, #1068	; 0x42c
     dac:	3b0b3a08 	blcc	2cf5d4 <__RW_SIZE__+0x2cf03c>
     db0:	00134905 	andseq	r4, r3, r5, lsl #18
     db4:	011d2d00 	tsteq	sp, r0, lsl #26
     db8:	01521331 	cmpeq	r2, r1, lsr r3
     dbc:	0b581755 	bleq	1606b18 <__RW_SIZE__+0x1606580>
     dc0:	00000559 	andeq	r0, r0, r9, asr r5
     dc4:	3100052e 	tstcc	r0, lr, lsr #10
     dc8:	00180213 	andseq	r0, r8, r3, lsl r2
     dcc:	012e2f00 	teqeq	lr, r0, lsl #30
     dd0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     dd8:	01111927 	tsteq	r1, r7, lsr #18
     ddc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     de0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     de4:	30000013 	andcc	r0, r0, r3, lsl r0
     de8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     dec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     df0:	17021349 	strne	r1, [r2, -r9, asr #6]
     df4:	1d310000 	ldcne	0, cr0, [r1, #-0]
     df8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     dfc:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e00:	0105590b 	tsteq	r5, fp, lsl #18
     e04:	32000013 	andcc	r0, r0, #19
     e08:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e10:	17021349 	strne	r1, [r2, -r9, asr #6]
     e14:	2e330000 	cdpcs	0, 3, cr0, cr3, cr0, {0}
     e18:	03193f00 	tsteq	r9, #0, 30
     e1c:	3b0b3a0e 	blcc	2cf65c <__RW_SIZE__+0x2cf0c4>
     e20:	20192705 	andscs	r2, r9, r5, lsl #14
     e24:	3400000b 	strcc	r0, [r0], #-11
     e28:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     e2c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e30:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     e34:	00001301 	andeq	r1, r0, r1, lsl #6
     e38:	03003435 	movweq	r3, #1077	; 0x435
     e3c:	3b0b3a0e 	blcc	2cf67c <__RW_SIZE__+0x2cf0e4>
     e40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     e44:	36000018 			; <UNDEFINED> instruction: 0x36000018
     e48:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     e4c:	00001301 	andeq	r1, r0, r1, lsl #6
     e50:	03003437 	movweq	r3, #1079	; 0x437
     e54:	3b0b3a0e 	blcc	2cf694 <__RW_SIZE__+0x2cf0fc>
     e58:	00134905 	andseq	r4, r3, r5, lsl #18
     e5c:	00343800 	eorseq	r3, r4, r0, lsl #16
     e60:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     e64:	34390000 	ldrtcc	r0, [r9], #-0
     e68:	3a0e0300 	bcc	381a70 <__RW_SIZE__+0x3814d8>
     e6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e70:	3c193f13 	ldccc	15, cr3, [r9], {19}
     e74:	3a000019 	bcc	ee0 <__RW_SIZE__+0x948>
     e78:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e7c:	0b3b0b3a 	bleq	ec3b6c <__RW_SIZE__+0xec35d4>
     e80:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     e84:	0000193c 	andeq	r1, r0, ip, lsr r9
     e88:	3f002e3b 	svccc	0x00002e3b
     e8c:	3a0e0319 	bcc	381af8 <__RW_SIZE__+0x381560>
     e90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e94:	00193c19 	andseq	r3, r9, r9, lsl ip
     e98:	012e3c00 	teqeq	lr, r0, lsl #24
     e9c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ea0:	0b3b0b3a 	bleq	ec3b90 <__RW_SIZE__+0xec35f8>
     ea4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ea8:	00001301 	andeq	r1, r0, r1, lsl #6
     eac:	4900053d 	stmdbmi	r0, {r0, r2, r3, r4, r5, r8, sl}
     eb0:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
     eb4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     eb8:	0b3a0e03 	bleq	e846cc <__RW_SIZE__+0xe84134>
     ebc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ec0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     ec4:	183f0000 	ldmdane	pc!, {}	; <UNPREDICTABLE>
     ec8:	40000000 	andmi	r0, r0, r0
     ecc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ed0:	0b3a0e03 	bleq	e846e4 <__RW_SIZE__+0xe8414c>
     ed4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ed8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     edc:	00001301 	andeq	r1, r0, r1, lsl #6
     ee0:	3f012e41 	svccc	0x00012e41
     ee4:	3a0e0319 	bcc	381b50 <__RW_SIZE__+0x3815b8>
     ee8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     eec:	00193c19 	andseq	r3, r9, r9, lsl ip
     ef0:	11010000 	mrsne	r0, (UNDEF: 1)
     ef4:	130e2501 	movwne	r2, #58625	; 0xe501
     ef8:	1b0e030b 	blne	381b2c <__RW_SIZE__+0x381594>
     efc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     f00:	00171006 	andseq	r1, r7, r6
     f04:	00240200 	eoreq	r0, r4, r0, lsl #4
     f08:	0b3e0b0b 	bleq	f83b3c <__RW_SIZE__+0xf835a4>
     f0c:	00000e03 	andeq	r0, r0, r3, lsl #28
     f10:	0b002403 	bleq	9f24 <__RW_SIZE__+0x998c>
     f14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     f18:	04000008 	streq	r0, [r0], #-8
     f1c:	0b0b000f 	bleq	2c0f60 <__RW_SIZE__+0x2c09c8>
     f20:	00001349 	andeq	r1, r0, r9, asr #6
     f24:	3f012e05 	svccc	0x00012e05
     f28:	3a0e0319 	bcc	381b94 <__RW_SIZE__+0x3815fc>
     f2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f30:	11134919 	tstne	r3, r9, lsl r9
     f34:	40061201 	andmi	r1, r6, r1, lsl #4
     f38:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f3c:	00001301 	andeq	r1, r0, r1, lsl #6
     f40:	03000506 	movweq	r0, #1286	; 0x506
     f44:	3b0b3a08 	blcc	2cf76c <__RW_SIZE__+0x2cf1d4>
     f48:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f4c:	07000017 	smladeq	r0, r7, r0, r0
     f50:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f54:	0b3b0b3a 	bleq	ec3c44 <__RW_SIZE__+0xec36ac>
     f58:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     f5c:	0000193c 	andeq	r1, r0, ip, lsr r9
     f60:	03003408 	movweq	r3, #1032	; 0x408
     f64:	3b0b3a0e 	blcc	2cf7a4 <__RW_SIZE__+0x2cf20c>
     f68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f6c:	09000018 	stmdbeq	r0, {r3, r4}
     f70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f74:	0b3b0b3a 	bleq	ec3c64 <__RW_SIZE__+0xec36cc>
     f78:	17021349 	strne	r1, [r2, -r9, asr #6]
     f7c:	340a0000 	strcc	r0, [sl], #-0
     f80:	3a0e0300 	bcc	381b88 <__RW_SIZE__+0x3815f0>
     f84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f88:	3c193f13 	ldccc	15, cr3, [r9], {19}
     f8c:	0b000019 	bleq	ff8 <__RW_SIZE__+0xa60>
     f90:	13490035 	movtne	r0, #36917	; 0x9035
     f94:	01000000 	mrseq	r0, (UNDEF: 0)
     f98:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     f9c:	0e030b13 	vmoveq.32	d3[0], r0
     fa0:	01110e1b 	tsteq	r1, fp, lsl lr
     fa4:	17100612 			; <UNDEFINED> instruction: 0x17100612
     fa8:	04020000 	streq	r0, [r2], #-0
     fac:	0b0e0301 	bleq	381bb8 <__RW_SIZE__+0x381620>
     fb0:	3b0b3a0b 	blcc	2cf7e4 <__RW_SIZE__+0x2cf24c>
     fb4:	0013010b 	andseq	r0, r3, fp, lsl #2
     fb8:	00280300 	eoreq	r0, r8, r0, lsl #6
     fbc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     fc0:	16040000 	strne	r0, [r4], -r0
     fc4:	3a0e0300 	bcc	381bcc <__RW_SIZE__+0x381634>
     fc8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fcc:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     fd0:	0b0b0024 	bleq	2c1068 <__RW_SIZE__+0x2c0ad0>
     fd4:	0e030b3e 	vmoveq.16	d3[0], r0
     fd8:	16060000 	strne	r0, [r6], -r0
     fdc:	3a0e0300 	bcc	381be4 <__RW_SIZE__+0x38164c>
     fe0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fe4:	07000013 	smladeq	r0, r3, r0, r0
     fe8:	0b0b0024 	bleq	2c1080 <__RW_SIZE__+0x2c0ae8>
     fec:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     ff0:	13080000 	movwne	r0, #32768	; 0x8000
     ff4:	3a050b01 	bcc	143c00 <__RW_SIZE__+0x143668>
     ff8:	010b3b0b 	tsteq	fp, fp, lsl #22
     ffc:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1000:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1004:	0b3b0b3a 	bleq	ec3cf4 <__RW_SIZE__+0xec375c>
    1008:	0b381349 	bleq	e05d34 <__RW_SIZE__+0xe0579c>
    100c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1010:	3a0e0300 	bcc	381c18 <__RW_SIZE__+0x381680>
    1014:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1018:	00053813 	andeq	r3, r5, r3, lsl r8
    101c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1020:	0b3a0803 	bleq	e83034 <__RW_SIZE__+0xe82a9c>
    1024:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1028:	00000538 	andeq	r0, r0, r8, lsr r5
    102c:	4901010c 	stmdbmi	r1, {r2, r3, r8}
    1030:	00130113 	andseq	r0, r3, r3, lsl r1
    1034:	00210d00 	eoreq	r0, r1, r0, lsl #26
    1038:	0b2f1349 	bleq	bc5d64 <__RW_SIZE__+0xbc57cc>
    103c:	350e0000 	strcc	r0, [lr, #-0]
    1040:	00134900 	andseq	r4, r3, r0, lsl #18
    1044:	00210f00 	eoreq	r0, r1, r0, lsl #30
    1048:	052f1349 	streq	r1, [pc, #-841]!	; d07 <__RW_SIZE__+0x76f>
    104c:	13100000 	tstne	r0, #0
    1050:	3a0b0b01 	bcc	2c3c5c <__RW_SIZE__+0x2c36c4>
    1054:	010b3b0b 	tsteq	fp, fp, lsl #22
    1058:	11000013 	tstne	r0, r3, lsl r0
    105c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1060:	0b3b0b3a 	bleq	ec3d50 <__RW_SIZE__+0xec37b8>
    1064:	0b381349 	bleq	e05d90 <__RW_SIZE__+0xe057f8>
    1068:	26120000 	ldrcs	r0, [r2], -r0
    106c:	00134900 	andseq	r4, r3, r0, lsl #18
    1070:	01131300 	tsteq	r3, r0, lsl #6
    1074:	0b3a0b0b 	bleq	e83ca8 <__RW_SIZE__+0xe83710>
    1078:	1301053b 	movwne	r0, #5435	; 0x153b
    107c:	0d140000 	ldceq	0, cr0, [r4, #-0]
    1080:	3a080300 	bcc	201c88 <__RW_SIZE__+0x2016f0>
    1084:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1088:	000b3813 	andeq	r3, fp, r3, lsl r8
    108c:	000d1500 	andeq	r1, sp, r0, lsl #10
    1090:	0b3a0e03 	bleq	e848a4 <__RW_SIZE__+0xe8430c>
    1094:	1349053b 	movtne	r0, #38203	; 0x953b
    1098:	00000b38 	andeq	r0, r0, r8, lsr fp
    109c:	0b000f16 	bleq	4cfc <__RW_SIZE__+0x4764>
    10a0:	0013490b 	andseq	r4, r3, fp, lsl #18
    10a4:	012e1700 	teqeq	lr, r0, lsl #14
    10a8:	0b3a0e03 	bleq	e848bc <__RW_SIZE__+0xe84324>
    10ac:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    10b0:	13010b20 	movwne	r0, #6944	; 0x1b20
    10b4:	05180000 	ldreq	r0, [r8, #-0]
    10b8:	3a0e0300 	bcc	381cc0 <__RW_SIZE__+0x381728>
    10bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c0:	19000013 	stmdbne	r0, {r0, r1, r4}
    10c4:	0e03012e 	adfeqsp	f0, f3, #0.5
    10c8:	0b3b0b3a 	bleq	ec3db8 <__RW_SIZE__+0xec3820>
    10cc:	01111927 	tsteq	r1, r7, lsr #18
    10d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10d8:	1a000013 	bne	112c <__RW_SIZE__+0xb94>
    10dc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    10e0:	0b3b0b3a 	bleq	ec3dd0 <__RW_SIZE__+0xec3838>
    10e4:	17021349 	strne	r1, [r2, -r9, asr #6]
    10e8:	051b0000 	ldreq	r0, [fp, #-0]
    10ec:	3a080300 	bcc	201cf4 <__RW_SIZE__+0x20175c>
    10f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10f4:	00170213 	andseq	r0, r7, r3, lsl r2
    10f8:	00341c00 	eorseq	r1, r4, r0, lsl #24
    10fc:	0b3a0803 	bleq	e83110 <__RW_SIZE__+0xe82b78>
    1100:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1104:	00001702 	andeq	r1, r0, r2, lsl #14
    1108:	0182891d 	orreq	r8, r2, sp, lsl r9
    110c:	31011101 	tstcc	r1, r1, lsl #2
    1110:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1114:	0001828a 	andeq	r8, r1, sl, lsl #5
    1118:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    111c:	1f000018 	svcne	0x00000018
    1120:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1124:	0b3a0e03 	bleq	e84938 <__RW_SIZE__+0xe843a0>
    1128:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    112c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1130:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1134:	00130119 	andseq	r0, r3, r9, lsl r1
    1138:	82892000 	addhi	r2, r9, #0
    113c:	01110101 	tsteq	r1, r1, lsl #2
    1140:	13011331 	movwne	r1, #4913	; 0x1331
    1144:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1148:	3a0e0301 	bcc	381d54 <__RW_SIZE__+0x3817bc>
    114c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1150:	010b2019 	tsteq	fp, r9, lsl r0
    1154:	22000013 	andcs	r0, r0, #19
    1158:	08030005 	stmdaeq	r3, {r0, r2}
    115c:	0b3b0b3a 	bleq	ec3e4c <__RW_SIZE__+0xec38b4>
    1160:	00001349 	andeq	r1, r0, r9, asr #6
    1164:	31011d23 	tstcc	r1, r3, lsr #26
    1168:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    116c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1170:	0013010b 	andseq	r0, r3, fp, lsl #2
    1174:	00052400 	andeq	r2, r5, r0, lsl #8
    1178:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    117c:	05250000 	streq	r0, [r5, #-0]!
    1180:	02133100 	andseq	r3, r3, #0, 2
    1184:	26000017 			; <UNDEFINED> instruction: 0x26000017
    1188:	00018289 	andeq	r8, r1, r9, lsl #5
    118c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1190:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
    1194:	03193f00 	tsteq	r9, #0, 30
    1198:	3b0b3a0e 	blcc	2cf9d8 <__RW_SIZE__+0x2cf440>
    119c:	1119270b 	tstne	r9, fp, lsl #14
    11a0:	40061201 	andmi	r1, r6, r1, lsl #4
    11a4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11a8:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    11ac:	03193f01 	tsteq	r9, #1, 30
    11b0:	3b0b3a0e 	blcc	2cf9f0 <__RW_SIZE__+0x2cf458>
    11b4:	11192705 	tstne	r9, r5, lsl #14
    11b8:	40061201 	andmi	r1, r6, r1, lsl #4
    11bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11c0:	00001301 	andeq	r1, r0, r1, lsl #6
    11c4:	31011d29 	tstcc	r1, r9, lsr #26
    11c8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11cc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    11d0:	2a000005 	bcs	11ec <__RW_SIZE__+0xc54>
    11d4:	13310005 	teqne	r1, #5
    11d8:	00000b1c 	andeq	r0, r0, ip, lsl fp
    11dc:	0300342b 	movweq	r3, #1067	; 0x42b
    11e0:	3b0b3a0e 	blcc	2cfa20 <__RW_SIZE__+0x2cf488>
    11e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    11e8:	2c000018 	stccs	0, cr0, [r0], {24}
    11ec:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    11f0:	0b3a0e03 	bleq	e84a04 <__RW_SIZE__+0xe8446c>
    11f4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    11f8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    11fc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1200:	2d000019 	stccs	0, cr0, [r0, #-100]	; 0xffffff9c
    1204:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1208:	0b3b0b3a 	bleq	ec3ef8 <__RW_SIZE__+0xec3960>
    120c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1210:	342e0000 	strtcc	r0, [lr], #-0
    1214:	3a0e0300 	bcc	381e1c <__RW_SIZE__+0x381884>
    1218:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    121c:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1220:	2f000019 	svccs	0x00000019
    1224:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1228:	0b3b0b3a 	bleq	ec3f18 <__RW_SIZE__+0xec3980>
    122c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1230:	00001802 	andeq	r1, r0, r2, lsl #16
    1234:	03003430 	movweq	r3, #1072	; 0x430
    1238:	3b0b3a0e 	blcc	2cfa78 <__RW_SIZE__+0x2cf4e0>
    123c:	3f134905 	svccc	0x00134905
    1240:	00180219 	andseq	r0, r8, r9, lsl r2
    1244:	012e3100 	teqeq	lr, r0, lsl #2
    1248:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    124c:	0b3b0b3a 	bleq	ec3f3c <__RW_SIZE__+0xec39a4>
    1250:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1254:	00001301 	andeq	r1, r0, r1, lsl #6
    1258:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
    125c:	33000013 	movwcc	r0, #19
    1260:	00000018 	andeq	r0, r0, r8, lsl r0
    1264:	3f002e34 	svccc	0x00002e34
    1268:	3a0e0319 	bcc	381ed4 <__RW_SIZE__+0x38193c>
    126c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1270:	3c134919 	ldccc	9, cr4, [r3], {25}
    1274:	00000019 	andeq	r0, r0, r9, lsl r0
    1278:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    127c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1280:	110e1b0e 	tstne	lr, lr, lsl #22
    1284:	10061201 	andne	r1, r6, r1, lsl #4
    1288:	02000017 	andeq	r0, r0, #23
    128c:	0b0b0024 	bleq	2c1324 <__RW_SIZE__+0x2c0d8c>
    1290:	0e030b3e 	vmoveq.16	d3[0], r0
    1294:	16030000 	strne	r0, [r3], -r0
    1298:	3a0e0300 	bcc	381ea0 <__RW_SIZE__+0x381908>
    129c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12a0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    12a4:	0b0b0024 	bleq	2c133c <__RW_SIZE__+0x2c0da4>
    12a8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    12ac:	35050000 	strcc	r0, [r5, #-0]
    12b0:	00134900 	andseq	r4, r3, r0, lsl #18
    12b4:	00260600 	eoreq	r0, r6, r0, lsl #12
    12b8:	00001349 	andeq	r1, r0, r9, asr #6
    12bc:	0b011307 	bleq	45ee0 <__RW_SIZE__+0x45948>
    12c0:	3b0b3a0b 	blcc	2cfaf4 <__RW_SIZE__+0x2cf55c>
    12c4:	00130105 	andseq	r0, r3, r5, lsl #2
    12c8:	000d0800 	andeq	r0, sp, r0, lsl #16
    12cc:	0b3a0e03 	bleq	e84ae0 <__RW_SIZE__+0xe84548>
    12d0:	1349053b 	movtne	r0, #38203	; 0x953b
    12d4:	00000b38 	andeq	r0, r0, r8, lsr fp
    12d8:	03000d09 	movweq	r0, #3337	; 0xd09
    12dc:	3b0b3a08 	blcc	2cfb04 <__RW_SIZE__+0x2cf56c>
    12e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    12e4:	0a00000b 	beq	1318 <__RW_SIZE__+0xd80>
    12e8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    12ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    12f0:	00001349 	andeq	r1, r0, r9, asr #6
    12f4:	3f012e0b 	svccc	0x00012e0b
    12f8:	3a0e0319 	bcc	381f64 <__RW_SIZE__+0x3819cc>
    12fc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1300:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1304:	96184006 	ldrls	r4, [r8], -r6
    1308:	13011942 	movwne	r1, #6466	; 0x1942
    130c:	050c0000 	streq	r0, [ip, #-0]
    1310:	3a0e0300 	bcc	381f18 <__RW_SIZE__+0x381980>
    1314:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1318:	00170213 	andseq	r0, r7, r3, lsl r2
    131c:	012e0d00 	teqeq	lr, r0, lsl #26
    1320:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1324:	0b3b0b3a 	bleq	ec4014 <__RW_SIZE__+0xec3a7c>
    1328:	01111927 	tsteq	r1, r7, lsr #18
    132c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1330:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1334:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1338:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    133c:	0b3a0e03 	bleq	e84b50 <__RW_SIZE__+0xe845b8>
    1340:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1344:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1348:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    134c:	0f000019 	svceq	0x00000019
    1350:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1354:	0b3a0e03 	bleq	e84b68 <__RW_SIZE__+0xe845d0>
    1358:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    135c:	01111349 	tsteq	r1, r9, asr #6
    1360:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1364:	00194297 	mulseq	r9, r7, r2
    1368:	00341000 	eorseq	r1, r4, r0
    136c:	0b3a0e03 	bleq	e84b80 <__RW_SIZE__+0xe845e8>
    1370:	1349053b 	movtne	r0, #38203	; 0x953b
    1374:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1378:	01000000 	mrseq	r0, (UNDEF: 0)
    137c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1380:	0e030b13 	vmoveq.32	d3[0], r0
    1384:	01110e1b 	tsteq	r1, fp, lsl lr
    1388:	17100612 			; <UNDEFINED> instruction: 0x17100612
    138c:	04020000 	streq	r0, [r2], #-0
    1390:	0b0e0301 	bleq	381f9c <__RW_SIZE__+0x381a04>
    1394:	3b0b3a0b 	blcc	2cfbc8 <__RW_SIZE__+0x2cf630>
    1398:	0013010b 	andseq	r0, r3, fp, lsl #2
    139c:	00280300 	eoreq	r0, r8, r0, lsl #6
    13a0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    13a4:	16040000 	strne	r0, [r4], -r0
    13a8:	3a0e0300 	bcc	381fb0 <__RW_SIZE__+0x381a18>
    13ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b0:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    13b4:	0b0b0024 	bleq	2c144c <__RW_SIZE__+0x2c0eb4>
    13b8:	0e030b3e 	vmoveq.16	d3[0], r0
    13bc:	16060000 	strne	r0, [r6], -r0
    13c0:	3a0e0300 	bcc	381fc8 <__RW_SIZE__+0x381a30>
    13c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13c8:	07000013 	smladeq	r0, r3, r0, r0
    13cc:	0b0b0024 	bleq	2c1464 <__RW_SIZE__+0x2c0ecc>
    13d0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    13d4:	13080000 	movwne	r0, #32768	; 0x8000
    13d8:	3a050b01 	bcc	143fe4 <__RW_SIZE__+0x143a4c>
    13dc:	010b3b0b 	tsteq	fp, fp, lsl #22
    13e0:	09000013 	stmdbeq	r0, {r0, r1, r4}
    13e4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13e8:	0b3b0b3a 	bleq	ec40d8 <__RW_SIZE__+0xec3b40>
    13ec:	0b381349 	bleq	e06118 <__RW_SIZE__+0xe05b80>
    13f0:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    13f4:	3a0e0300 	bcc	381ffc <__RW_SIZE__+0x381a64>
    13f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13fc:	00053813 	andeq	r3, r5, r3, lsl r8
    1400:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1404:	0b3a0803 	bleq	e83418 <__RW_SIZE__+0xe82e80>
    1408:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    140c:	00000538 	andeq	r0, r0, r8, lsr r5
    1410:	4901010c 	stmdbmi	r1, {r2, r3, r8}
    1414:	00130113 	andseq	r0, r3, r3, lsl r1
    1418:	00210d00 	eoreq	r0, r1, r0, lsl #26
    141c:	0b2f1349 	bleq	bc6148 <__RW_SIZE__+0xbc5bb0>
    1420:	350e0000 	strcc	r0, [lr, #-0]
    1424:	00134900 	andseq	r4, r3, r0, lsl #18
    1428:	00210f00 	eoreq	r0, r1, r0, lsl #30
    142c:	052f1349 	streq	r1, [pc, #-841]!	; 10eb <__RW_SIZE__+0xb53>
    1430:	13100000 	tstne	r0, #0
    1434:	3a0b0b01 	bcc	2c4040 <__RW_SIZE__+0x2c3aa8>
    1438:	01053b0b 	tsteq	r5, fp, lsl #22
    143c:	11000013 	tstne	r0, r3, lsl r0
    1440:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1444:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1448:	0b381349 	bleq	e06174 <__RW_SIZE__+0xe05bdc>
    144c:	0d120000 	ldceq	0, cr0, [r2, #-0]
    1450:	3a0e0300 	bcc	382058 <__RW_SIZE__+0x381ac0>
    1454:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1458:	000b3813 	andeq	r3, fp, r3, lsl r8
    145c:	012e1300 	teqeq	lr, r0, lsl #6
    1460:	0b3a0e03 	bleq	e84c74 <__RW_SIZE__+0xe846dc>
    1464:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1468:	13010b20 	movwne	r0, #6944	; 0x1b20
    146c:	05140000 	ldreq	r0, [r4, #-0]
    1470:	3a0e0300 	bcc	382078 <__RW_SIZE__+0x381ae0>
    1474:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1478:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    147c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1480:	0b3a0e03 	bleq	e84c94 <__RW_SIZE__+0xe846fc>
    1484:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1488:	06120111 			; <UNDEFINED> instruction: 0x06120111
    148c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1490:	00130119 	andseq	r0, r3, r9, lsl r1
    1494:	00051600 	andeq	r1, r5, r0, lsl #12
    1498:	0b3a0e03 	bleq	e84cac <__RW_SIZE__+0xe84714>
    149c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14a0:	00001702 	andeq	r1, r0, r2, lsl #14
    14a4:	03003417 	movweq	r3, #1047	; 0x417
    14a8:	3b0b3a08 	blcc	2cfcd0 <__RW_SIZE__+0x2cf738>
    14ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14b0:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    14b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    14b8:	0b3b0b3a 	bleq	ec41a8 <__RW_SIZE__+0xec3c10>
    14bc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    14c0:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    14c4:	03193f00 	tsteq	r9, #0, 30
    14c8:	3b0b3a0e 	blcc	2cfd08 <__RW_SIZE__+0x2cf770>
    14cc:	1119270b 	tstne	r9, fp, lsl #14
    14d0:	40061201 	andmi	r1, r6, r1, lsl #4
    14d4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14d8:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    14dc:	03193f01 	tsteq	r9, #1, 30
    14e0:	3b0b3a0e 	blcc	2cfd20 <__RW_SIZE__+0x2cf788>
    14e4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    14e8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14ec:	97184006 	ldrls	r4, [r8, -r6]
    14f0:	13011942 	movwne	r1, #6466	; 0x1942
    14f4:	341b0000 	ldrcc	r0, [fp], #-0
    14f8:	3a0e0300 	bcc	382100 <__RW_SIZE__+0x381b68>
    14fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1500:	00180213 	andseq	r0, r8, r3, lsl r2
    1504:	00051c00 	andeq	r1, r5, r0, lsl #24
    1508:	0b3a0803 	bleq	e8351c <__RW_SIZE__+0xe82f84>
    150c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1510:	00001702 	andeq	r1, r0, r2, lsl #14
    1514:	31011d1d 	tstcc	r1, sp, lsl sp
    1518:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    151c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1520:	0013010b 	andseq	r0, r3, fp, lsl #2
    1524:	00051e00 	andeq	r1, r5, r0, lsl #28
    1528:	17021331 	smladxne	r2, r1, r3, r1
    152c:	051f0000 	ldreq	r0, [pc, #-0]	; 1534 <__RW_SIZE__+0xf9c>
    1530:	1c133100 	ldfnes	f3, [r3], {-0}
    1534:	2000000b 	andcs	r0, r0, fp
    1538:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    153c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1540:	0b590b58 	bleq	16442a8 <__RW_SIZE__+0x1643d10>
    1544:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1548:	03193f00 	tsteq	r9, #0, 30
    154c:	3b0b3a0e 	blcc	2cfd8c <__RW_SIZE__+0x2cf7f4>
    1550:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1554:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1558:	97184006 	ldrls	r4, [r8, -r6]
    155c:	00001942 	andeq	r1, r0, r2, asr #18
    1560:	3f012e22 	svccc	0x00012e22
    1564:	3a0e0319 	bcc	3821d0 <__RW_SIZE__+0x381c38>
    1568:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    156c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1570:	96184006 	ldrls	r4, [r8], -r6
    1574:	13011942 	movwne	r1, #6466	; 0x1942
    1578:	34230000 	strtcc	r0, [r3], #-0
    157c:	3a0e0300 	bcc	382184 <__RW_SIZE__+0x381bec>
    1580:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1584:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1588:	00000019 	andeq	r0, r0, r9, lsl r0
    158c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1590:	030b130e 	movweq	r1, #45838	; 0xb30e
    1594:	110e1b0e 	tstne	lr, lr, lsl #22
    1598:	10061201 	andne	r1, r6, r1, lsl #4
    159c:	02000017 	andeq	r0, r0, #23
    15a0:	0e030104 	adfeqs	f0, f3, f4
    15a4:	0b3a0b0b 	bleq	e841d8 <__RW_SIZE__+0xe83c40>
    15a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    15ac:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    15b0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    15b4:	0400000d 	streq	r0, [r0], #-13
    15b8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    15bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    15c0:	00001349 	andeq	r1, r0, r9, asr #6
    15c4:	0b002405 	bleq	a5e0 <__RW_SIZE__+0xa048>
    15c8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    15cc:	0600000e 	streq	r0, [r0], -lr
    15d0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    15d4:	0b3b0b3a 	bleq	ec42c4 <__RW_SIZE__+0xec3d2c>
    15d8:	00001349 	andeq	r1, r0, r9, asr #6
    15dc:	0b002407 	bleq	a600 <__RW_SIZE__+0xa068>
    15e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    15e4:	08000008 	stmdaeq	r0, {r3}
    15e8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
    15ec:	0b3b0b3a 	bleq	ec42dc <__RW_SIZE__+0xec3d44>
    15f0:	00001301 	andeq	r1, r0, r1, lsl #6
    15f4:	03000d09 	movweq	r0, #3337	; 0xd09
    15f8:	3b0b3a0e 	blcc	2cfe38 <__RW_SIZE__+0x2cf8a0>
    15fc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1600:	0a00000b 	beq	1634 <__RW_SIZE__+0x109c>
    1604:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1608:	0b3b0b3a 	bleq	ec42f8 <__RW_SIZE__+0xec3d60>
    160c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
    1610:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1614:	3a080300 	bcc	20221c <__RW_SIZE__+0x201c84>
    1618:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    161c:	00053813 	andeq	r3, r5, r3, lsl r8
    1620:	01010c00 	tsteq	r1, r0, lsl #24
    1624:	13011349 	movwne	r1, #4937	; 0x1349
    1628:	210d0000 	mrscs	r0, (UNDEF: 13)
    162c:	2f134900 	svccs	0x00134900
    1630:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1634:	13490035 	movtne	r0, #36917	; 0x9035
    1638:	210f0000 	mrscs	r0, CPSR
    163c:	2f134900 	svccs	0x00134900
    1640:	10000005 	andne	r0, r0, r5
    1644:	0b0b0113 	bleq	2c1a98 <__RW_SIZE__+0x2c1500>
    1648:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    164c:	00001301 	andeq	r1, r0, r1, lsl #6
    1650:	03000d11 	movweq	r0, #3345	; 0xd11
    1654:	3b0b3a08 	blcc	2cfe7c <__RW_SIZE__+0x2cf8e4>
    1658:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    165c:	1200000b 	andne	r0, r0, #11
    1660:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1664:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1668:	0b381349 	bleq	e06394 <__RW_SIZE__+0xe05dfc>
    166c:	0f130000 	svceq	0x00130000
    1670:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1674:	000f1400 	andeq	r1, pc, r0, lsl #8
    1678:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    167c:	26150000 	ldrcs	r0, [r5], -r0
    1680:	00134900 	andseq	r4, r3, r0, lsl #18
    1684:	01131600 	tsteq	r3, r0, lsl #12
    1688:	0b0b0e03 	bleq	2c4e9c <__RW_SIZE__+0x2c4904>
    168c:	0b3b0b3a 	bleq	ec437c <__RW_SIZE__+0xec3de4>
    1690:	00001301 	andeq	r1, r0, r1, lsl #6
    1694:	03000d17 	movweq	r0, #3351	; 0xd17
    1698:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
    169c:	0019340b 	andseq	r3, r9, fp, lsl #8
    16a0:	012e1800 	teqeq	lr, r0, lsl #16
    16a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16a8:	0b3b0b3a 	bleq	ec4398 <__RW_SIZE__+0xec3e00>
    16ac:	0b201927 	bleq	807b50 <__RW_SIZE__+0x8075b8>
    16b0:	00001301 	andeq	r1, r0, r1, lsl #6
    16b4:	03000519 	movweq	r0, #1305	; 0x519
    16b8:	3b0b3a08 	blcc	2cfee0 <__RW_SIZE__+0x2cf948>
    16bc:	0013490b 	andseq	r4, r3, fp, lsl #18
    16c0:	002e1a00 	eoreq	r1, lr, r0, lsl #20
    16c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16c8:	0b3b0b3a 	bleq	ec43b8 <__RW_SIZE__+0xec3e20>
    16cc:	13491927 	movtne	r1, #39207	; 0x9927
    16d0:	00000b20 	andeq	r0, r0, r0, lsr #22
    16d4:	3f012e1b 	svccc	0x00012e1b
    16d8:	3a0e0319 	bcc	382344 <__RW_SIZE__+0x381dac>
    16dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16e0:	20134919 	andscs	r4, r3, r9, lsl r9
    16e4:	0013010b 	andseq	r0, r3, fp, lsl #2
    16e8:	00341c00 	eorseq	r1, r4, r0, lsl #24
    16ec:	0b3a0803 	bleq	e83700 <__RW_SIZE__+0xe83168>
    16f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    16f4:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    16f8:	3a0e0301 	bcc	382304 <__RW_SIZE__+0x381d6c>
    16fc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1700:	010b2019 	tsteq	fp, r9, lsl r0
    1704:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1708:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    170c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1710:	00001349 	andeq	r1, r0, r9, asr #6
    1714:	3f012e1f 	svccc	0x00012e1f
    1718:	3a0e0319 	bcc	382384 <__RW_SIZE__+0x381dec>
    171c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1720:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1724:	96184006 	ldrls	r4, [r8], -r6
    1728:	13011942 	movwne	r1, #6466	; 0x1942
    172c:	05200000 	streq	r0, [r0, #-0]!
    1730:	3a0e0300 	bcc	382338 <__RW_SIZE__+0x381da0>
    1734:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1738:	00170213 	andseq	r0, r7, r3, lsl r2
    173c:	00342100 	eorseq	r2, r4, r0, lsl #2
    1740:	0b3a0803 	bleq	e83754 <__RW_SIZE__+0xe831bc>
    1744:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1748:	00001702 	andeq	r1, r0, r2, lsl #14
    174c:	03003422 	movweq	r3, #1058	; 0x422
    1750:	3b0b3a0e 	blcc	2cff90 <__RW_SIZE__+0x2cf9f8>
    1754:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1758:	23000017 	movwcs	r0, #23
    175c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1760:	0b3b0b3a 	bleq	ec4450 <__RW_SIZE__+0xec3eb8>
    1764:	00001349 	andeq	r1, r0, r9, asr #6
    1768:	31012e24 	tstcc	r1, r4, lsr #28
    176c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1770:	97184006 	ldrls	r4, [r8, -r6]
    1774:	13011942 	movwne	r1, #6466	; 0x1942
    1778:	05250000 	streq	r0, [r5, #-0]!
    177c:	02133100 	andseq	r3, r3, #0, 2
    1780:	26000018 			; <UNDEFINED> instruction: 0x26000018
    1784:	13310005 	teqne	r1, #5
    1788:	00001702 	andeq	r1, r0, r2, lsl #14
    178c:	31011d27 	tstcc	r1, r7, lsr #26
    1790:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1794:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1798:	2800000b 	stmdacs	r0, {r0, r1, r3}
    179c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    17a0:	0b3a0e03 	bleq	e84fb4 <__RW_SIZE__+0xe84a1c>
    17a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    17a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    17ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    17b0:	00130119 	andseq	r0, r3, r9, lsl r1
    17b4:	00052900 	andeq	r2, r5, r0, lsl #18
    17b8:	0b3a0803 	bleq	e837cc <__RW_SIZE__+0xe83234>
    17bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17c0:	00001802 	andeq	r1, r0, r2, lsl #16
    17c4:	0000182a 	andeq	r1, r0, sl, lsr #16
    17c8:	00342b00 	eorseq	r2, r4, r0, lsl #22
    17cc:	0b3a0803 	bleq	e837e0 <__RW_SIZE__+0xe83248>
    17d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17d4:	00001802 	andeq	r1, r0, r2, lsl #16
    17d8:	0300342c 	movweq	r3, #1068	; 0x42c
    17dc:	3b0b3a0e 	blcc	2d001c <__RW_SIZE__+0x2cfa84>
    17e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    17e4:	2d000018 	stccs	0, cr0, [r0, #-96]	; 0xffffffa0
    17e8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    17ec:	17550152 			; <UNDEFINED> instruction: 0x17550152
    17f0:	0b590b58 	bleq	1644558 <__RW_SIZE__+0x1643fc0>
    17f4:	00001301 	andeq	r1, r0, r1, lsl #6
    17f8:	0182892e 	orreq	r8, r2, lr, lsr #18
    17fc:	31011101 	tstcc	r1, r1, lsl #2
    1800:	2f000013 	svccs	0x00000013
    1804:	0001828a 	andeq	r8, r1, sl, lsl #5
    1808:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    180c:	30000018 	andcc	r0, r0, r8, lsl r0
    1810:	1331002e 	teqne	r1, #46	; 0x2e
    1814:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1818:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    181c:	31000019 	tstcc	r0, r9, lsl r0
    1820:	13310034 	teqne	r1, #52	; 0x34
    1824:	1d320000 	ldcne	0, cr0, [r2, #-0]
    1828:	11133100 	tstne	r3, r0, lsl #2
    182c:	58061201 	stmdapl	r6, {r0, r9, ip}
    1830:	000b590b 	andeq	r5, fp, fp, lsl #18
    1834:	010b3300 	mrseq	r3, (UNDEF: 59)
    1838:	00001755 	andeq	r1, r0, r5, asr r7
    183c:	31001d34 	tstcc	r0, r4, lsr sp
    1840:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1844:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1848:	3500000b 	strcc	r0, [r0, #-11]
    184c:	13310005 	teqne	r1, #5
    1850:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1854:	3f012e36 	svccc	0x00012e36
    1858:	3a0e0319 	bcc	3824c4 <__RW_SIZE__+0x381f2c>
    185c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1860:	11134919 	tstne	r3, r9, lsl r9
    1864:	40061201 	andmi	r1, r6, r1, lsl #4
    1868:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    186c:	00001301 	andeq	r1, r0, r1, lsl #6
    1870:	01828937 	orreq	r8, r2, r7, lsr r9
    1874:	31011101 	tstcc	r1, r1, lsl #2
    1878:	00130113 	andseq	r0, r3, r3, lsl r1
    187c:	00053800 	andeq	r3, r5, r0, lsl #16
    1880:	0b3a0803 	bleq	e83894 <__RW_SIZE__+0xe832fc>
    1884:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1888:	00001702 	andeq	r1, r0, r2, lsl #14
    188c:	31011d39 	tstcc	r1, r9, lsr sp
    1890:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1894:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1898:	3a00000b 	bcc	18cc <__RW_SIZE__+0x1334>
    189c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    18a4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    18a8:	0000193c 	andeq	r1, r0, ip, lsr r9
    18ac:	0300343b 	movweq	r3, #1083	; 0x43b
    18b0:	3b0b3a0e 	blcc	2d00f0 <__RW_SIZE__+0x2cfb58>
    18b4:	3f13490b 	svccc	0x0013490b
    18b8:	00193c19 	andseq	r3, r9, r9, lsl ip
    18bc:	012e3c00 	teqeq	lr, r0, lsl #24
    18c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18c4:	0b3b0b3a 	bleq	ec45b4 <__RW_SIZE__+0xec401c>
    18c8:	13491927 	movtne	r1, #39207	; 0x9927
    18cc:	1301193c 	movwne	r1, #6460	; 0x193c
    18d0:	053d0000 	ldreq	r0, [sp, #-0]!
    18d4:	00134900 	andseq	r4, r3, r0, lsl #18
    18d8:	012e3e00 	teqeq	lr, r0, lsl #28
    18dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18e0:	0b3b0b3a 	bleq	ec45d0 <__RW_SIZE__+0xec4038>
    18e4:	13491927 	movtne	r1, #39207	; 0x9927
    18e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    18ec:	00110100 	andseq	r0, r1, r0, lsl #2
    18f0:	01110610 	tsteq	r1, r0, lsl r6
    18f4:	08030112 	stmdaeq	r3, {r1, r4, r8}
    18f8:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    18fc:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000070 	andeq	r0, r0, r0, ror r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
  54:	0000067e 	andeq	r0, r0, lr, ror r6
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	10f40002 	rscsne	r0, r4, r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003980 	stmdaeq	r0, {r7, r8, fp, ip, sp}
  74:	00000288 	andeq	r0, r0, r8, lsl #5
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	18920002 	ldmne	r2, {r1}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
  94:	0000011a 	andeq	r0, r0, sl, lsl r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	1ec40002 	cdpne	0, 12, cr0, cr4, cr2, {0}
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp}
  b4:	000030a0 	andeq	r3, r0, r0, lsr #1
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	46f20002 	ldrbtmi	r0, [r2], r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08006dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, sp, lr}
  d4:	00000072 	andeq	r0, r0, r2, ror r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	48ed0002 	stmiami	sp!, {r1}^
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08006e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, lr}
  f4:	00001550 	andeq	r1, r0, r0, asr r5
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	65930002 	ldrvs	r0, [r3, #2]
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08008388 	stmdaeq	r0, {r3, r7, r8, r9, pc}
 114:	00000044 	andeq	r0, r0, r4, asr #32
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	66920002 	ldrvs	r0, [r2], r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	080083cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, pc}
 134:	00000442 	andeq	r0, r0, r2, asr #8
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	78ac0002 	stmiavc	ip!, {r1}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08008810 	stmdaeq	r0, {r4, fp, pc}
 154:	0000009c 	muleq	r0, ip, r0
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	7a300002 	bvc	c00174 <__RW_SIZE__+0xbffbdc>
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	080088b0 	stmdaeq	r0, {r4, r5, r7, fp, pc}
 174:	00000570 	andeq	r0, r0, r0, ror r5
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	83250002 	teqhi	r5, #2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08008e20 	stmdaeq	r0, {r5, r9, sl, fp, pc}
 194:	00000362 	andeq	r0, r0, r2, ror #6
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	8cd40002 	ldclhi	0, cr0, [r4], {2}
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08003000 	stmdaeq	r0, {ip, sp}
 1b4:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000a7 	andeq	r0, r0, r7, lsr #1
       4:	007f0002 	rsbseq	r0, pc, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	6f435c3a 	svcvs	0x00435c3a
      20:	6f536564 	svcvs	0x00536564
      24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
      28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
      2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
      30:	20797265 	rsbscs	r7, r9, r5, ror #4
      34:	202b2b47 	eorcs	r2, fp, r7, asr #22
      38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
      3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      44:	61652d65 	cmnvs	r5, r5, ror #26
      48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
      4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      50:	00006564 	andeq	r6, r0, r4, ror #10
      54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
      58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
      5c:	73000000 	movwvc	r0, #0
      60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      68:	0000682e 	andeq	r6, r0, lr, lsr #16
      6c:	74730000 	ldrbtvc	r0, [r3], #-0
      70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	6f630000 	svcvs	0x00630000
      7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
      80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
      84:	00000000 	andeq	r0, r0, r0
      88:	02050000 	andeq	r0, r5, #0
      8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      90:	23681315 	cmncs	r8, #1409286144	; 0x54000000
      94:	02003e1d 	andeq	r3, r0, #464	; 0x1d0
      98:	764b0104 	strbvc	r0, [fp], -r4, lsl #2
      9c:	001f215a 	andseq	r2, pc, sl, asr r1	; <UNPREDICTABLE>
      a0:	3d010402 	cfstrscc	mvf0, [r1, #-8]
      a4:	07029f76 	smlsdxeq	r2, r6, pc, r9	; <UNPREDICTABLE>
      a8:	e2010100 	and	r0, r1, #0, 2
      ac:	02000000 	andeq	r0, r0, #0
      b0:	00006500 	andeq	r6, r0, r0, lsl #10
      b4:	fb010200 	blx	408be <__RW_SIZE__+0x40326>
      b8:	01000d0e 	tsteq	r0, lr, lsl #26
      bc:	00010101 	andeq	r0, r1, r1, lsl #2
      c0:	00010000 	andeq	r0, r1, r0
      c4:	3a430100 	bcc	10c04cc <__RW_SIZE__+0x10bff34>
      c8:	646f435c 	strbtvs	r4, [pc], #-860	; d0 <shift+0xd0>
      cc:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6f <MSP_BASE+0xdfffad6f>
      d0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
      d4:	6f535c79 	svcvs	0x00535c79
      d8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
      dc:	47207972 			; <UNDEFINED> instruction: 0x47207972
      e0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
      e4:	2f657469 	svccs	0x00657469
      e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      ec:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      f0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
      f4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
      f8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
      fc:	63000065 	movwvs	r0, #101	; 0x65
     100:	5f65726f 	svcpl	0x0065726f
     104:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     108:	00000063 	andeq	r0, r0, r3, rrx
     10c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     110:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     114:	00010068 	andeq	r0, r1, r8, rrx
     118:	05000000 	streq	r0, [r0, #-0]
     11c:	00325c02 	eorseq	r5, r2, r2, lsl #24
     120:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
     124:	034e1501 	movteq	r1, #58625	; 0xe501
     128:	4c13010c 	ldfmis	f0, [r3], {12}
     12c:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
     130:	010c034e 	tsteq	ip, lr, asr #6
     134:	0a034c13 	beq	d3188 <__RW_SIZE__+0xd2bf0>
     138:	03301501 	teqeq	r0, #4194304	; 0x400000
     13c:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
     140:	30154a0b 	andscc	r4, r5, fp, lsl #20
     144:	132e0a03 	teqne	lr, #12288	; 0x3000
     148:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
     14c:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
     150:	4a0b0313 	bmi	2c0da4 <__RW_SIZE__+0x2c080c>
     154:	0a033015 	beq	cc1b0 <__RW_SIZE__+0xcbc18>
     158:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
     15c:	0322154a 	teqeq	r2, #310378496	; 0x12800000
     160:	2215200b 	andscs	r2, r5, #11
     164:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
     168:	200b0322 	andcs	r0, fp, r2, lsr #6
     16c:	0b033015 	bleq	cc1c8 <__RW_SIZE__+0xcbc30>
     170:	0330152e 	teqeq	r0, #192937984	; 0xb800000
     174:	30152e0b 	andscc	r2, r5, fp, lsl #28
     178:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
     17c:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
     180:	0c033e15 	stceq	14, cr3, [r3], {21}
     184:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
     188:	3015200c 	andscc	r2, r5, ip
     18c:	01000102 	tsteq	r0, r2, lsl #2
     190:	00021501 	andeq	r1, r2, r1, lsl #10
     194:	e8000200 	stmda	r0, {r9}
     198:	02000000 	andeq	r0, r0, #0
     19c:	0d0efb01 	vstreq	d15, [lr, #-4]
     1a0:	01010100 	mrseq	r0, (UNDEF: 17)
     1a4:	00000001 	andeq	r0, r0, r1
     1a8:	01000001 	tsteq	r0, r1
     1ac:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     1b0:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     1b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     1b8:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     1bc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     1c0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     1c4:	2b2b4720 	blcs	ad1e4c <__RW_SIZE__+0xad18b4>
     1c8:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     1cc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     1d0:	63672f62 	cmnvs	r7, #392	; 0x188
     1d4:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     1d8:	6f6e2d6d 	svcvs	0x006e2d6d
     1dc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     1e0:	2f696261 	svccs	0x00696261
     1e4:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     1e8:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     1ec:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     1f0:	3a430065 	bcc	10c038c <__RW_SIZE__+0x10bfdf4>
     1f4:	646f435c 	strbtvs	r4, [pc], #-860	; 1fc <shift+0x1fc>
     1f8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffe9b <MSP_BASE+0xdfffae9b>
     1fc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     200:	6f535c79 	svcvs	0x00535c79
     204:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     208:	47207972 			; <UNDEFINED> instruction: 0x47207972
     20c:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     210:	2f657469 	svccs	0x00657469
     214:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     218:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     21c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     220:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     224:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     228:	67000065 	strvs	r0, [r0, -r5, rrx]
     22c:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     230:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     234:	00000063 	andeq	r0, r0, r3, rrx
     238:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     23c:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
     240:	00010068 	andeq	r0, r1, r8, rrx
     244:	726f6300 	rsbvc	r6, pc, #0, 6
     248:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     24c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     250:	45000000 	strmi	r0, [r0, #-0]
     254:	5838474e 	ldmdapl	r8!, {r1, r2, r3, r6, r8, r9, sl, lr}
     258:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     25c:	00000000 	andeq	r0, r0, r0
     260:	2e64636c 	cdpcs	3, 6, cr6, cr4, cr12, {3}
     264:	00000068 	andeq	r0, r0, r8, rrx
     268:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     26c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     270:	00000200 	andeq	r0, r0, r0, lsl #4
     274:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     278:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     27c:	00003e6e 	andeq	r3, r0, lr, ror #28
     280:	00000000 	andeq	r0, r0, r0
     284:	33000205 	movwcc	r0, #517	; 0x205
     288:	0d030800 	stceq	8, cr0, [r3, #-0]
     28c:	20463201 	subcs	r3, r6, r1, lsl #4
     290:	11034632 	tstne	r3, r2, lsr r6
     294:	bf6b5808 	svclt	0x006b5808
     298:	033c7603 	teqeq	ip, #3145728	; 0x300000
     29c:	1703200a 	strne	r2, [r3, -sl]
     2a0:	2e6b034a 	cdpcs	3, 6, cr0, cr11, cr10, {2}
     2a4:	252e7403 	strcs	r7, [lr, #-1027]!	; 0xfffffbfd
     2a8:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
     2ac:	77033a01 	strvc	r3, [r3, -r1, lsl #20]
     2b0:	41412fe4 	smlalttmi	r2, r1, r4, pc	; <UNPREDICTABLE>
     2b4:	3e667003 	cdpcc	0, 6, cr7, cr6, cr3, {0}
     2b8:	2f4a1803 	svccs	0x004a1803
     2bc:	593e4141 	ldmdbpl	lr!, {r0, r6, r8, lr}
     2c0:	560359ad 	strpl	r5, [r3], -sp, lsr #19
     2c4:	31037290 			; <UNDEFINED> instruction: 0x31037290
     2c8:	04020058 	streq	r0, [r2], #-88	; 0xffffffa8
     2cc:	4a6b0301 	bmi	1ac0ed8 <__RW_SIZE__+0x1ac0940>
     2d0:	01040200 	mrseq	r0, R12_usr
     2d4:	77826b03 	strvc	r6, [r2, r3, lsl #22]
     2d8:	74140359 	ldrvc	r0, [r4], #-857	; 0xfffffca7
     2dc:	6b039459 	blvs	e5448 <__RW_SIZE__+0xe4eb0>
     2e0:	7f2f89ac 	svcvc	0x002f89ac
     2e4:	1e03ad59 	mcrne	13, 0, sl, cr3, cr9, {2}
     2e8:	1d313c58 	ldcne	12, cr3, [r1, #-352]!	; 0xfffffea0
     2ec:	e4560331 	ldrb	r0, [r6], #-817	; 0xfffffccf
     2f0:	4a0c0337 	bmi	300fd4 <__RW_SIZE__+0x300a3c>
     2f4:	292e7903 	stmdbcs	lr!, {r0, r1, r8, fp, ip, sp, lr}
     2f8:	4a1c0333 	bmi	700fcc <__RW_SIZE__+0x700a34>
     2fc:	032e6903 	teqeq	lr, #49152	; 0xc000
     300:	0a032e76 	beq	cbce0 <__RW_SIZE__+0xcb748>
     304:	3c69039e 	stclcc	3, cr0, [r9], #-632	; 0xfffffd88
     308:	9e081503 	cfsh32ls	mvfx1, mvfx8, #3
     30c:	2fe47703 	svccs	0x00e47703
     310:	70034f41 	andvc	r4, r3, r1, asr #30
     314:	18033e66 	stmdane	r3, {r1, r2, r5, r6, r9, sl, fp, ip, sp}
     318:	41412f4a 	cmpmi	r1, sl, asr #30
     31c:	59ad593e 	stmibpl	sp!, {r1, r2, r3, r4, r5, r8, fp, ip, lr}
     320:	72905603 	addsvc	r5, r0, #3145728	; 0x300000
     324:	24583703 	ldrbcs	r3, [r8], #-1795	; 0xfffff8fd
     328:	3438401c 	ldrtcc	r4, [r8], #-28	; 0xffffffe4
     32c:	034a5f03 	movteq	r5, #44803	; 0xaf03
     330:	5977826b 	ldmdbpl	r7!, {r0, r1, r3, r5, r6, r9, pc}^
     334:	59741403 	ldmdbpl	r4!, {r0, r1, sl, ip}^
     338:	ac6b0394 	stclge	3, cr0, [fp], #-592	; 0xfffffdb0
     33c:	597f2f89 	ldmdbpl	pc!, {r0, r3, r7, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
     340:	4a2a03ad 	bmi	a811fc <__RW_SIZE__+0xa80c64>
     344:	3b411c40 	blcc	104744c <__RW_SIZE__+0x1046eb4>
     348:	72034f1c 	andvc	r4, r3, #28, 30	; 0x70
     34c:	d656032e 	ldrble	r0, [r6], -lr, lsr #6
     350:	58210337 	stmdapl	r1!, {r0, r1, r2, r4, r5, r8, r9}
     354:	03746403 	cmneq	r4, #50331648	; 0x3000000
     358:	69032e1c 	stmdbvs	r3, {r2, r3, r4, r9, sl, fp, sp}
     35c:	5876032e 	ldmdapl	r6!, {r1, r2, r3, r5, r8, r9}^
     360:	03740c03 	cmneq	r4, #768	; 0x300
     364:	03252e79 	teqeq	r5, #1936	; 0x790
     368:	15035869 	strne	r5, [r3, #-2153]	; 0xfffff797
     36c:	7703ac08 	strvc	sl, [r3, -r8, lsl #24]
     370:	4f412ff2 	svcmi	0x00412ff2
     374:	4c747003 	ldclmi	0, cr7, [r4], #-12
     378:	2f3c1803 	svccs	0x003c1803
     37c:	593e4141 	ldmdbpl	lr!, {r0, r6, r8, lr}
     380:	560359ad 	strpl	r5, [r3], -sp, lsr #19
     384:	3703809e 			; <UNDEFINED> instruction: 0x3703809e
     388:	401c2458 	andsmi	r2, ip, r8, asr r4
     38c:	3c110338 	ldccc	3, cr0, [r1], {56}	; 0x38
     390:	034a5403 	movteq	r5, #41987	; 0xa403
     394:	5977826b 	ldmdbpl	r7!, {r0, r1, r3, r5, r6, r9, pc}^
     398:	59821403 	stmibpl	r2, {r0, r1, sl, ip}
     39c:	ac6b03a2 	stclge	3, cr0, [fp], #-648	; 0xfffffd78
     3a0:	597f2f89 	ldmdbpl	pc!, {r0, r3, r7, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
     3a4:	000402ad 	andeq	r0, r4, sp, lsr #5
     3a8:	01f80101 	mvnseq	r0, r1, lsl #2
     3ac:	00020000 	andeq	r0, r2, r0
     3b0:	00000081 	andeq	r0, r0, r1, lsl #1
     3b4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     3b8:	0101000d 	tsteq	r1, sp
     3bc:	00000101 	andeq	r0, r0, r1, lsl #2
     3c0:	00000100 	andeq	r0, r0, r0, lsl #2
     3c4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     3c8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     3cc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     3d0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     3d4:	756f535c 	strbvc	r5, [pc, #-860]!	; 80 <shift+0x80>
     3d8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     3dc:	2b472079 	blcs	11c85c8 <__RW_SIZE__+0x11c8030>
     3e0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     3e4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     3e8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     3ec:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     3f0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     3f4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     3f8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     3fc:	6f6a0000 	svcvs	0x006a0000
     400:	656b5f67 	strbvs	r5, [fp, #-3943]!	; 0xfffff099
     404:	00632e79 	rsbeq	r2, r3, r9, ror lr
     408:	63000000 	movwvs	r0, #0
     40c:	5f65726f 	svcpl	0x0065726f
     410:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     414:	00000068 	andeq	r0, r0, r8, rrx
     418:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     41c:	31663233 	cmncc	r6, r3, lsr r2
     420:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     424:	00000000 	andeq	r0, r0, r0
     428:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     42c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     430:	00000100 	andeq	r0, r0, r0, lsl #2
     434:	02050000 	andeq	r0, r5, #0
     438:	08003980 	stmdaeq	r0, {r7, r8, fp, ip, sp}
     43c:	13010903 	movwne	r0, #6403	; 0x1903
     440:	223d1d5b 	eorscs	r1, sp, #5824	; 0x16c0
     444:	2c223e2c 	stccs	14, cr3, [r2], #-176	; 0xffffff50
     448:	7a03425a 	bvc	d0db8 <__RW_SIZE__+0xd0820>
     44c:	2925592e 	stmdbcs	r5!, {r1, r2, r3, r5, r8, fp, ip, lr}
     450:	674c833e 	smlaldxvs	r8, ip, lr, r3
     454:	03581a03 	cmpeq	r8, #12288	; 0x3000
     458:	2c302078 	ldccs	0, cr2, [r0], #-480	; 0xfffffe20
     45c:	21212c30 	teqcs	r1, r0, lsr ip
     460:	2f3a211f 	svccs	0x003a211f
     464:	2f2f1e2f 	svccs	0x002f1e2f
     468:	1f21213a 	svcne	0x0021213a
     46c:	2f2f3a21 	svccs	0x002f3a21
     470:	032f2f1e 	teqeq	pc, #30, 30	; 0x78
     474:	032c200f 	teqeq	ip, #15
     478:	153f2e0c 	ldrne	r2, [pc, #-3596]!	; fffff674 <MSP_BASE+0xdfffa674>
     47c:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     480:	211f2121 	tstcs	pc, r1, lsr #2
     484:	2d1f303a 	ldccs	0, cr3, [pc, #-232]	; 3a4 <__ZI_SIZE__+0x10c>
     488:	0331312f 	teqeq	r1, #-1073741813	; 0xc000000b
     48c:	2c302079 	ldccs	0, cr2, [r0], #-484	; 0xfffffe1c
     490:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     494:	02002c01 	andeq	r2, r0, #256	; 0x100
     498:	00210104 	eoreq	r0, r1, r4, lsl #2
     49c:	21010402 	tstcs	r1, r2, lsl #8
     4a0:	01040200 	mrseq	r0, R12_usr
     4a4:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
     4a8:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
     4ac:	003a0104 	eorseq	r0, sl, r4, lsl #2
     4b0:	2f010402 	svccs	0x00010402
     4b4:	01040200 	mrseq	r0, R12_usr
     4b8:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     4bc:	02001e01 	andeq	r1, r0, #1, 28
     4c0:	002f0104 	eoreq	r0, pc, r4, lsl #2
     4c4:	36010402 	strcc	r0, [r1], -r2, lsl #8
     4c8:	72033f30 	andvc	r3, r3, #48, 30	; 0xc0
     4cc:	302c3020 	eorcc	r3, ip, r0, lsr #32
     4d0:	01040200 	mrseq	r0, R12_usr
     4d4:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     4d8:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
     4dc:	00210104 	eoreq	r0, r1, r4, lsl #2
     4e0:	1f010402 	svcne	0x00010402
     4e4:	01040200 	mrseq	r0, R12_usr
     4e8:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
     4ec:	02003a01 	andeq	r3, r0, #4096	; 0x1000
     4f0:	002f0104 	eoreq	r0, pc, r4, lsl #2
     4f4:	2f010402 	svccs	0x00010402
     4f8:	01040200 	mrseq	r0, R12_usr
     4fc:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
     500:	02002f01 	andeq	r2, r0, #1, 30
     504:	0e030104 	adfeqs	f0, f3, f4
     508:	213f2f2e 	teqcs	pc, lr, lsr #30
     50c:	82030204 	andhi	r0, r3, #4, 4	; 0x40000000
     510:	0104200b 	tsteq	r4, fp
     514:	9e759f03 	cdpls	15, 7, cr9, cr5, cr3, {0}
     518:	e1030204 	tst	r3, r4, lsl #4
     51c:	01042e0a 	tsteq	r4, sl, lsl #28
     520:	20759f03 	rsbscs	r9, r5, r3, lsl #30
     524:	e1030204 	tst	r3, r4, lsl #4
     528:	01042e0a 	tsteq	r4, sl, lsl #28
     52c:	2e759f03 	cdpcs	15, 7, cr9, cr5, cr3, {0}
     530:	034c4b4b 	movteq	r4, #52043	; 0xcb4b
     534:	1c5c2e5d 	mrrcne	14, 5, r2, ip, cr13
     538:	3d2b233d 	stccc	3, cr2, [fp, #-244]!	; 0xffffff0c
     53c:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
     540:	592a243e 	stmdbpl	sl!, {r1, r2, r3, r4, r5, sl, sp}
     544:	b0030204 	andlt	r0, r3, r4, lsl #4
     548:	0104200b 	tsteq	r4, fp
     54c:	2e74d003 	cdpcs	0, 7, cr13, cr4, cr3, {0}
     550:	03020491 	movweq	r0, #9361	; 0x2491
     554:	04200baf 	strteq	r0, [r0], #-2991	; 0xfffff451
     558:	74d10301 	ldrbvc	r0, [r1], #769	; 0x301
     55c:	02043e2e 	andeq	r3, r4, #736	; 0x2e0
     560:	200bad03 	andcs	sl, fp, r3, lsl #26
     564:	d3030104 	movwle	r0, #12548	; 0x3104
     568:	233d2e74 	teqcs	sp, #116, 28	; 0x740
     56c:	02043d2b 	andeq	r3, r4, #2752	; 0xac0
     570:	200bab03 	andcs	sl, fp, r3, lsl #22
     574:	d5030104 	strle	r0, [r3, #-260]	; 0xfffffefc
     578:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
     57c:	2e0bab03 	vmlacs.f64	d10, d11, d3
     580:	d5030104 	strle	r0, [r3, #-260]	; 0xfffffefc
     584:	04222e74 	strteq	r2, [r2], #-3700	; 0xfffff18c
     588:	0ba90302 	bleq	fea41198 <MSP_BASE+0xdea3c198>
     58c:	03010420 	movweq	r0, #5152	; 0x1420
     590:	4b6674dd 	blmi	199d90c <__RW_SIZE__+0x199d374>
     594:	0302044b 	movweq	r0, #9291	; 0x244b
     598:	044a0aec 	strbeq	r0, [sl], #-2796	; 0xfffff514
     59c:	75a30301 	strvc	r0, [r3, #769]!	; 0x301
     5a0:	0002023c 	andeq	r0, r2, ip, lsr r2
     5a4:	01070101 	tsteq	r7, r1, lsl #2
     5a8:	00020000 	andeq	r0, r2, r0
     5ac:	0000007d 	andeq	r0, r0, sp, ror r0
     5b0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     5b4:	0101000d 	tsteq	r1, sp
     5b8:	00000101 	andeq	r0, r0, r1, lsl #2
     5bc:	00000100 	andeq	r0, r0, r0, lsl #2
     5c0:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     5c4:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     5c8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     5cc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     5d0:	756f535c 	strbvc	r5, [pc, #-860]!	; 27c <shift+0x27c>
     5d4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     5d8:	2b472079 	blcs	11c87c4 <__RW_SIZE__+0x11c822c>
     5dc:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     5e0:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     5e4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     5e8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     5ec:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     5f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     5f4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     5f8:	656b0000 	strbvs	r0, [fp, #-0]!
     5fc:	00632e79 	rsbeq	r2, r3, r9, ror lr
     600:	63000000 	movwvs	r0, #0
     604:	5f65726f 	svcpl	0x0065726f
     608:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     60c:	00000068 	andeq	r0, r0, r8, rrx
     610:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     614:	31663233 	cmncc	r6, r3, lsr r2
     618:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     61c:	00000000 	andeq	r0, r0, r0
     620:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     624:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     628:	00000100 	andeq	r0, r0, r0, lsl #2
     62c:	02050000 	andeq	r0, r5, #0
     630:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
     634:	2d591315 	ldclcs	3, cr1, [r9, #-84]	; 0xffffffac
     638:	5b2b3f3d 	blpl	ad0334 <__RW_SIZE__+0xacfd9c>
     63c:	6b4b4c67 	blvs	12d37e0 <__RW_SIZE__+0x12d3248>
     640:	0e4d6713 	mcreq	7, 2, r6, cr13, cr3, {0}
     644:	01040200 	mrseq	r0, R12_usr
     648:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     64c:	33060104 	movwcc	r0, #24836	; 0x6104
     650:	7703233d 	smladxvc	r3, sp, r3, r2
     654:	04020001 	streq	r0, [r2], #-1
     658:	004a0601 	subeq	r0, sl, r1, lsl #12
     65c:	06010402 	streq	r0, [r1], -r2, lsl #8
     660:	314a0f03 	cmpcc	sl, r3, lsl #30
     664:	02042131 	andeq	r2, r4, #1073741836	; 0x4000000c
     668:	200bc403 	andcs	ip, fp, r3, lsl #8
     66c:	cf030104 	svcgt	0x00030104
     670:	6f038274 	svcvs	0x00038274
     674:	3d2b5b3c 	vstmdbcc	fp!, {d5-<overflow reg d34>}
     678:	213e2c22 	teqcs	lr, r2, lsr #24
     67c:	2d3d591f 	ldccs	9, cr5, [sp, #-124]!	; 0xffffff84
     680:	3d1d3f59 	ldccc	15, cr3, [sp, #-356]	; 0xfffffe9c
     684:	e4030204 	str	r0, [r3], #-516	; 0xfffffdfc
     688:	0104200b 	tsteq	r4, fp
     68c:	2e749c03 	cdpcs	12, 7, cr9, cr4, cr3, {0}
     690:	e4030204 	str	r0, [r3], #-516	; 0xfffffdfc
     694:	0104200b 	tsteq	r4, fp
     698:	4a749c03 	bmi	1d276ac <__RW_SIZE__+0x1d27114>
     69c:	03020422 	movweq	r0, #9250	; 0x2422
     6a0:	03200be2 	teqeq	r0, #231424	; 0x38800
     6a4:	01042e4b 	tsteq	r4, fp, asr #28
     6a8:	2074dc03 	rsbscs	sp, r4, r3, lsl #24
     6ac:	01000302 	tsteq	r0, r2, lsl #6
     6b0:	00123601 	andseq	r3, r2, r1, lsl #12
     6b4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
     6b8:	02000000 	andeq	r0, r0, #0
     6bc:	0d0efb01 	vstreq	d15, [lr, #-4]
     6c0:	01010100 	mrseq	r0, (UNDEF: 17)
     6c4:	00000001 	andeq	r0, r0, r1
     6c8:	01000001 	tsteq	r0, r1
     6cc:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     6d0:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     6d4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     6d8:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     6dc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     6e0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     6e4:	2b2b4720 	blcs	ad236c <__RW_SIZE__+0xad1dd4>
     6e8:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     6ec:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     6f0:	6f6e2d6d 	svcvs	0x006e2d6d
     6f4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     6f8:	2f696261 	svccs	0x00696261
     6fc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     700:	00656475 	rsbeq	r6, r5, r5, ror r4
     704:	64636c00 	strbtvs	r6, [r3], #-3072	; 0xfffff400
     708:	0000632e 	andeq	r6, r0, lr, lsr #6
     70c:	74730000 	ldrbtvc	r0, [r3], #-0
     710:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     714:	0100682e 	tsteq	r0, lr, lsr #16
     718:	74730000 	ldrbtvc	r0, [r3], #-0
     71c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     720:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
     724:	00000068 	andeq	r0, r0, r8, rrx
     728:	726f6300 	rsbvc	r6, pc, #0, 6
     72c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     730:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     734:	00000000 	andeq	r0, r0, r0
     738:	24020500 	strcs	r0, [r2], #-1280	; 0xfffffb00
     73c:	0308003d 	movweq	r0, #32829	; 0x803d
     740:	130100ed 	movwne	r0, #4333	; 0x10ed
     744:	22592b5b 	subscs	r2, r9, #93184	; 0x16c00
     748:	86675a2c 	strbthi	r5, [r7], -ip, lsr #20
     74c:	59202b03 	stmdbpl	r0!, {r0, r1, r8, r9, fp, sp}
     750:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
     754:	e4033c7f 	str	r3, [r3], #-3199	; 0xfffff381
     758:	9d034a00 	vstrls	s8, [r3, #-0]
     75c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     760:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     764:	7a035eac 	bvc	d821c <__RW_SIZE__+0xd7c84>
     768:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
     76c:	7f94033d 	svcvc	0x0094033d
     770:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     774:	7f950320 	svcvc	0x00950320
     778:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     77c:	7400ec03 	strvc	lr, [r0], #-3075	; 0xfffff3fd
     780:	4d824d03 	stcmi	13, cr4, [r2, #12]
     784:	3d2d5921 	stccc	9, cr5, [sp, #-132]!	; 0xffffff7c
     788:	033c4003 	teqeq	ip, #3
     78c:	032e00c0 	teqeq	lr, #192	; 0xc0
     790:	c1032e40 	tstgt	r3, r0, asr #28
     794:	031f2e00 	tsteq	pc, #0, 28
     798:	211f2041 	tstcs	pc, r1, asr #32
     79c:	3d2faa3d 	vstmdbcc	pc!, {s20-s80}
     7a0:	7400c103 	strvc	ip, [r0], #-259	; 0xfffffefd
     7a4:	4a160383 	bmi	5815b8 <__RW_SIZE__+0x581020>
     7a8:	47035713 	smladmi	r3, r3, r7, r5
     7ac:	203a0320 	eorscs	r0, sl, r0, lsr #6
     7b0:	033c4603 	teqeq	ip, #3145728	; 0x300000
     7b4:	4403d63c 	strmi	sp, [r3], #-1596	; 0xfffff9c4
     7b8:	203c0358 	eorscs	r0, ip, r8, asr r3
     7bc:	033c4403 	teqeq	ip, #50331648	; 0x3000000
     7c0:	133fd63e 	teqne	pc, #65011712	; 0x3e00000
     7c4:	033d2d59 	teqeq	sp, #5696	; 0x1640
     7c8:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
     7cc:	034a00e4 	movteq	r0, #41188	; 0xa0e4
     7d0:	1f3c7f9d 	svcne	0x003c7f9d
     7d4:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     7d8:	13a27400 			; <UNDEFINED> instruction: 0x13a27400
     7dc:	033d2d59 	teqeq	sp, #5696	; 0x1640
     7e0:	033c7f94 	teqeq	ip, #148, 30	; 0x250
     7e4:	034a00ec 	movteq	r0, #41196	; 0xa0ec
     7e8:	1f3c7f95 	svcne	0x003c7f95
     7ec:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     7f0:	13a27400 			; <UNDEFINED> instruction: 0x13a27400
     7f4:	212f212d 	teqcs	pc, sp, lsr #2
     7f8:	21211d21 	teqcs	r1, r1, lsr #26
     7fc:	17032221 	strne	r2, [r3, -r1, lsr #4]
     800:	53032f90 	movwpl	r2, #16272	; 0x3f90
     804:	2e2d0320 	cdpcs	3, 2, cr0, cr13, cr0, {1}
     808:	2054031f 	subscs	r0, r4, pc, lsl r3
     80c:	033d2d3d 	teqeq	sp, #3904	; 0xf40
     810:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
     814:	034a00e4 	movteq	r0, #41188	; 0xa0e4
     818:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
     81c:	032000e4 	teqeq	r0, #228	; 0xe4
     820:	1f207f9d 	svcne	0x00207f9d
     824:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     828:	035eac00 	cmpeq	lr, #0, 24
     82c:	21412e7a 	hvccs	4842	; 0x12ea
     830:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
     834:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
     838:	95032000 	strls	r2, [r3, #-0]
     83c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     840:	00ec033d 	rsceq	r0, ip, sp, lsr r3
     844:	82280374 	eorhi	r0, r8, #116, 6	; 0xd0000001
     848:	213c6503 	teqcs	ip, r3, lsl #10
     84c:	032e6703 	teqeq	lr, #786432	; 0xc0000
     850:	031f2e19 	tsteq	pc, #400	; 0x190
     854:	2d3d2068 	ldccs	0, cr2, [sp, #-416]!	; 0xfffffe60
     858:	7f9c033d 	svcvc	0x009c033d
     85c:	00e4033c 	rsceq	r0, r4, ip, lsr r3
     860:	7f9c034a 	svcvc	0x009c034a
     864:	00e4032e 	rsceq	r0, r4, lr, lsr #6
     868:	7f9d0320 	svcvc	0x009d0320
     86c:	3d211f20 	stccc	15, cr1, [r1, #-128]!	; 0xffffff80
     870:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     874:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     878:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     87c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     880:	2000ec03 	andcs	lr, r0, r3, lsl #24
     884:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 880 <__RW_SIZE__+0x2e8>
     888:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     88c:	21820183 	orrcs	r0, r2, r3, lsl #3
     890:	032e5d03 	teqeq	lr, #3, 26	; 0xc0
     894:	031f2e23 	tsteq	pc, #560	; 0x230
     898:	2d3d205e 	ldccs	0, cr2, [sp, #-376]!	; 0xfffffe88
     89c:	7f9c033d 	svcvc	0x009c033d
     8a0:	00e4033c 	rsceq	r0, r4, ip, lsr r3
     8a4:	7f9c034a 	svcvc	0x009c034a
     8a8:	00e4032e 	rsceq	r0, r4, lr, lsr #6
     8ac:	7f9d0320 	svcvc	0x009d0320
     8b0:	3d211f20 	stccc	15, cr1, [r1, #-128]!	; 0xffffff80
     8b4:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     8b8:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     8bc:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     8c0:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     8c4:	2000ec03 	andcs	lr, r0, r3, lsl #24
     8c8:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 8c4 <__RW_SIZE__+0x32c>
     8cc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     8d0:	2f8200fe 	svccs	0x008200fe
     8d4:	03206203 	teqeq	r0, #805306368	; 0x30000000
     8d8:	031f2e1e 	tsteq	pc, #480	; 0x1e0
     8dc:	2d3d2063 	ldccs	0, cr2, [sp, #-396]!	; 0xfffffe74
     8e0:	7f9c033d 	svcvc	0x009c033d
     8e4:	00e4033c 	rsceq	r0, r4, ip, lsr r3
     8e8:	7f9c034a 	svcvc	0x009c034a
     8ec:	00e4032e 	rsceq	r0, r4, lr, lsr #6
     8f0:	7f9d0320 	svcvc	0x009d0320
     8f4:	3d211f20 	stccc	15, cr1, [r1, #-128]!	; 0xffffff80
     8f8:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     8fc:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     900:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     904:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     908:	2000ec03 	andcs	lr, r0, r3, lsl #24
     90c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 908 <__RW_SIZE__+0x370>
     910:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     914:	2f820188 	svccs	0x00820188
     918:	03205803 	teqeq	r0, #196608	; 0x30000
     91c:	031f2e28 	tsteq	pc, #40, 28	; 0x280
     920:	2d3d2059 	ldccs	0, cr2, [sp, #-356]!	; 0xfffffe9c
     924:	7f9c033d 	svcvc	0x009c033d
     928:	00e4033c 	rsceq	r0, r4, ip, lsr r3
     92c:	7f9c034a 	svcvc	0x009c034a
     930:	00e4032e 	rsceq	r0, r4, lr, lsr #6
     934:	7f9d0320 	svcvc	0x009d0320
     938:	3d211f20 	stccc	15, cr1, [r1, #-128]!	; 0xffffff80
     93c:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     940:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     944:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     948:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     94c:	2000ec03 	andcs	lr, r0, r3, lsl #24
     950:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 94c <__RW_SIZE__+0x3b4>
     954:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     958:	03900197 	orrseq	r0, r0, #-1073741787	; 0xc0000025
     95c:	3703014a 	strcc	r0, [r3, -sl, asr #2]
     960:	2e490358 	mcrcs	3, 2, r0, cr9, cr8, {2}
     964:	032e3703 	teqeq	lr, #786432	; 0xc0000
     968:	36032e4a 	strcc	r2, [r3], -sl, asr #28
     96c:	204a032e 	subcs	r0, sl, lr, lsr #6
     970:	9c03212d 	stflss	f2, [r3], {45}	; 0x2d
     974:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
     978:	9d035800 	stcls	8, cr5, [r3, #-0]
     97c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     980:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     984:	9e380374 	mrcls	3, 1, r0, cr8, cr4, {3}
     988:	03204503 	teqeq	r0, #12582912	; 0xc00000
     98c:	4403583c 	strmi	r5, [r3], #-2108	; 0xfffff7c4
     990:	2e3c032e 	cdpcs	3, 3, cr0, cr12, cr14, {1}
     994:	032e4503 	teqeq	lr, #12582912	; 0xc00000
     998:	45032e3b 	strmi	r2, [r3, #-3643]	; 0xfffff1c5
     99c:	032f2d20 	teqeq	pc, #32, 26	; 0x800
     9a0:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
     9a4:	035800e4 	cmpeq	r8, #228	; 0xe4
     9a8:	1f4a7f9d 	svcne	0x004a7f9d
     9ac:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     9b0:	036cac00 	cmneq	ip, #0, 24
     9b4:	2f4f2e7a 	svccs	0x004f2e7a
     9b8:	34034b2d 	strcc	r4, [r3], #-2861	; 0xfffff4d3
     9bc:	2e4c0320 	cdpcs	3, 4, cr0, cr12, cr0, {1}
     9c0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 9bc <__RW_SIZE__+0x424>
     9c4:	033d2f1f 	teqeq	sp, #31, 30	; 0x7c
     9c8:	64ac00ec 	strtvs	r0, [ip], #236	; 0xec
     9cc:	2d2f4730 	stccs	7, cr4, [pc, #-192]!	; 914 <__RW_SIZE__+0x37c>
     9d0:	7f94034b 	svcvc	0x0094034b
     9d4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     9d8:	7f950320 	svcvc	0x00950320
     9dc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     9e0:	ac00ec03 	stcge	12, cr14, [r0], {3}
     9e4:	21393056 	teqcs	r9, r6, asr r0
     9e8:	36033d2d 	strcc	r3, [r3], -sp, lsr #26
     9ec:	204a0320 	subcs	r0, sl, r0, lsr #6
     9f0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 9ec <__RW_SIZE__+0x454>
     9f4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     9f8:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     9fc:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     a00:	7f94033d 	svcvc	0x0094033d
     a04:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     a08:	7f950320 	svcvc	0x00950320
     a0c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     a10:	ac00ec03 	stcge	12, cr14, [r0], {3}
     a14:	03587603 	cmpeq	r8, #3145728	; 0x300000
     a18:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
     a1c:	00c2033c 	sbceq	r0, r2, ip, lsr r3
     a20:	7fbe0320 	svcvc	0x00be0320
     a24:	9c033d20 	stcls	13, cr3, [r3], {32}
     a28:	e4033c7f 	str	r3, [r3], #-3199	; 0xfffff381
     a2c:	9d032000 	stcls	0, cr2, [r3, #-0]
     a30:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     a34:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     a38:	7a035eac 	bvc	d84f0 <__RW_SIZE__+0xd7f58>
     a3c:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
     a40:	203a033d 	eorscs	r0, sl, sp, lsr r3
     a44:	03204603 	teqeq	r0, #3145728	; 0x300000
     a48:	1f3c7f95 	svcne	0x003c7f95
     a4c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     a50:	3056ac00 	subscc	sl, r6, r0, lsl #24
     a54:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     a58:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     a5c:	2000ec03 	andcs	lr, r0, r3, lsl #24
     a60:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; a5c <__RW_SIZE__+0x4c4>
     a64:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     a68:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     a6c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     a70:	203c033d 	eorscs	r0, ip, sp, lsr r3
     a74:	03204403 	teqeq	r0, #50331648	; 0x3000000
     a78:	1f3c7f95 	svcne	0x003c7f95
     a7c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     a80:	3056ac00 	subscc	sl, r6, r0, lsl #24
     a84:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     a88:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     a8c:	2000ec03 	andcs	lr, r0, r3, lsl #24
     a90:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; a8c <__RW_SIZE__+0x4f4>
     a94:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     a98:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
     a9c:	0a035876 	beq	d6c7c <__RW_SIZE__+0xd66e4>
     aa0:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
     aa4:	03203703 	teqeq	r0, #786432	; 0xc0000
     aa8:	033d2049 	teqeq	sp, #73	; 0x49
     aac:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
     ab0:	032000e4 	teqeq	r0, #228	; 0xe4
     ab4:	1f3c7f9d 	svcne	0x003c7f9d
     ab8:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     abc:	c6037400 	strgt	r7, [r3], -r0, lsl #8
     ac0:	9b038200 	blls	e12c8 <__RW_SIZE__+0xe0d30>
     ac4:	2d312e7f 	ldccs	14, cr2, [r1, #-508]!	; 0xfffffe04
     ac8:	332c1f21 	teqcc	ip, #33, 30	; 0x84
     acc:	2e710330 	mrccs	3, 3, r0, cr1, cr0, {1}
     ad0:	2e40032f 	cdpcs	3, 4, cr0, cr0, cr15, {1}
     ad4:	2f2e3f03 	svccs	0x002e3f03
     ad8:	032e4003 	teqeq	lr, #3
     adc:	006600ce 	rsbeq	r0, r6, lr, asr #1
     ae0:	30010402 	andcc	r0, r1, r2, lsl #8
     ae4:	03062006 	movweq	r2, #24582	; 0x6006
     ae8:	034b206f 	movteq	r2, #45167	; 0xb06f
     aec:	3d2f4a40 	vstmdbcc	pc!, {s8-s71}
     af0:	033d2f72 	teqeq	sp, #456	; 0x1c8
     af4:	033c00c1 	teqeq	ip, #193	; 0xc1
     af8:	7303200d 	movwvc	r2, #12301	; 0x300d
     afc:	2e0d032e 	cdpcs	3, 0, cr0, cr13, cr14, {1}
     b00:	03207303 	teqeq	r0, #201326592	; 0xc000000
     b04:	6e1e200d 	cdpvs	0, 1, cr2, cr14, cr13, {0}
     b08:	d9032dbb 	stmdble	r3, {r0, r1, r3, r4, r5, r7, r8, sl, fp, sp}
     b0c:	b4032e00 	strlt	r2, [r3], #-3584	; 0xfffff200
     b10:	3c03207f 	stccc	0, cr2, [r3], {127}	; 0x7f
     b14:	2e440358 	mcrcs	3, 2, r0, cr4, cr8, {2}
     b18:	032e3c03 	teqeq	lr, #768	; 0x300
     b1c:	3b032e45 	blcc	cc438 <__RW_SIZE__+0xcbea0>
     b20:	2045032e 	subcs	r0, r5, lr, lsr #6
     b24:	9c03212d 	stflss	f2, [r3], {45}	; 0x2d
     b28:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
     b2c:	9d035800 	stcls	8, cr5, [r3, #-0]
     b30:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     b34:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     b38:	7a035eac 	bvc	d85f0 <__RW_SIZE__+0xd8058>
     b3c:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
     b40:	2034033d 	eorscs	r0, r4, sp, lsr r3
     b44:	03204c03 	teqeq	r0, #768	; 0x300
     b48:	1f3c7f95 	svcne	0x003c7f95
     b4c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     b50:	3056ac00 	subscc	sl, r6, r0, lsl #24
     b54:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     b58:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     b5c:	2000ec03 	andcs	lr, r0, r3, lsl #24
     b60:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; b5c <__RW_SIZE__+0x5c4>
     b64:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     b68:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     b6c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     b70:	7f95033d 	svcvc	0x0095033d
     b74:	00eb0320 	rsceq	r0, fp, r0, lsr #6
     b78:	7f940320 	svcvc	0x00940320
     b7c:	033d213c 	teqeq	sp, #60, 2
     b80:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     b84:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     b88:	7f95033d 	svcvc	0x0095033d
     b8c:	00eb0320 	rsceq	r0, fp, r0, lsr #6
     b90:	7f940320 	svcvc	0x00940320
     b94:	033d213c 	teqeq	sp, #60, 2
     b98:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
     b9c:	0a035876 	beq	d6d7c <__RW_SIZE__+0xd67e4>
     ba0:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
     ba4:	2000c203 	andcs	ip, r0, r3, lsl #4
     ba8:	207fbe03 	rsbscs	fp, pc, r3, lsl #28
     bac:	7f9c033d 	svcvc	0x009c033d
     bb0:	00e4033c 	rsceq	r0, r4, ip, lsr r3
     bb4:	7f9d0320 	svcvc	0x009d0320
     bb8:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     bbc:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     bc0:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     bc4:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     bc8:	03203a03 	teqeq	r0, #12288	; 0x3000
     bcc:	95032046 	strls	r2, [r3, #-70]	; 0xffffffba
     bd0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     bd4:	00ec033d 	rsceq	r0, ip, sp, lsr r3
     bd8:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
     bdc:	033d2d21 	teqeq	sp, #2112	; 0x840
     be0:	03207f94 	teqeq	r0, #148, 30	; 0x250
     be4:	032000ec 	teqeq	r0, #236	; 0xec
     be8:	1f3c7f95 	svcne	0x003c7f95
     bec:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     bf0:	3056ac00 	subscc	sl, r6, r0, lsl #24
     bf4:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     bf8:	207f9503 	rsbscs	r9, pc, r3, lsl #10
     bfc:	2000eb03 	andcs	lr, r0, r3, lsl #22
     c00:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; bfc <__RW_SIZE__+0x664>
     c04:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     c08:	3056ac00 	subscc	sl, r6, r0, lsl #24
     c0c:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     c10:	207f9503 	rsbscs	r9, pc, r3, lsl #10
     c14:	2000eb03 	andcs	lr, r0, r3, lsl #22
     c18:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; c14 <__RW_SIZE__+0x67c>
     c1c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     c20:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
     c24:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
     c28:	033c7503 	teqeq	ip, #12582912	; 0xc00000
     c2c:	49032037 	stmdbmi	r3, {r0, r1, r2, r4, r5, sp}
     c30:	9c033d20 	stcls	13, cr3, [r3], {32}
     c34:	e4033c7f 	str	r3, [r3], #-3199	; 0xfffff381
     c38:	9d032000 	stcls	0, cr2, [r3, #-0]
     c3c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     c40:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     c44:	00cb0374 	sbceq	r0, fp, r4, ror r3
     c48:	61253f82 	smlawbvs	r5, r2, pc, r3	; <UNPREDICTABLE>
     c4c:	2d598425 	cfldrdcs	mvd8, [r9, #-148]	; 0xffffff6c
     c50:	3c7a033d 	ldclcc	3, cr0, [sl], #-244	; 0xffffff0c
     c54:	c2033e26 	andgt	r3, r3, #608	; 0x260
     c58:	be03587e 	mcrlt	8, 0, r5, cr3, cr14, {3}
     c5c:	c2034a01 	andgt	r4, r3, #4096	; 0x1000
     c60:	3d212e7e 	stccc	14, cr2, [r1, #-504]!	; 0xfffffe08
     c64:	003d2172 	eorseq	r2, sp, r2, ror r1
     c68:	03020402 	movweq	r0, #9218	; 0x2402
     c6c:	423c01bc 	eorsmi	r0, ip, #188, 2	; 0x2f
     c70:	344e1394 	strbcc	r1, [lr], #-916	; 0xfffffc6c
     c74:	7a032f1f 	bvc	cc8f8 <__RW_SIZE__+0xcc360>
     c78:	2e0a03c8 	cdpcs	3, 0, cr0, cr10, cr8, {6}
     c7c:	03587603 	cmpeq	r8, #3145728	; 0x300000
     c80:	5b302e0a 	blpl	c0c4b0 <__RW_SIZE__+0xc0bf18>
     c84:	1d4c2f2b 	stclne	15, cr2, [ip, #-172]	; 0xffffff54
     c88:	2c221e23 	stccs	14, cr1, [r2], #-140	; 0xffffff74
     c8c:	3c7ea603 	ldclcc	6, cr10, [lr], #-12
     c90:	2e01cf03 	cdpcs	15, 0, cr12, cr1, cr3, {0}
     c94:	207eb103 	rsbscs	fp, lr, r3, lsl #2
     c98:	3c01dc03 	stccc	12, cr13, [r1], {3}
     c9c:	2e7ea403 	cdpcs	4, 7, cr10, cr14, cr3, {0}
     ca0:	21723d21 	cmncs	r2, r1, lsr #26
     ca4:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
     ca8:	01da0302 	bicseq	r0, sl, r2, lsl #6
     cac:	03a2423c 			; <UNDEFINED> instruction: 0x03a2423c
     cb0:	59207e8f 	stmdbpl	r0!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr}
     cb4:	2a403d2d 	bcs	1010170 <__RW_SIZE__+0x100fbd8>
     cb8:	3e2b2367 	cdpcc	3, 2, cr2, cr11, cr7, {3}
     cbc:	213d2d21 	teqcs	sp, r1, lsr #26
     cc0:	03203803 	teqeq	r0, #196608	; 0x30000
     cc4:	35032e48 	strcc	r2, [r3, #-3656]	; 0xfffff1b8
     cc8:	592b234a 	stmdbpl	fp!, {r1, r3, r6, r8, r9, sp}
     ccc:	2001b503 	andcs	fp, r1, r3, lsl #10
     cd0:	207ecb03 	rsbscs	ip, lr, r3, lsl #22
     cd4:	206e035a 	rsbcs	r0, lr, sl, asr r3
     cd8:	59201203 	stmdbpl	r0!, {r0, r1, r9, ip}
     cdc:	03206d03 	teqeq	r0, #3, 26	; 0xc0
     ce0:	b5032e13 	strlt	r2, [r3, #-3603]	; 0xfffff1ed
     ce4:	b8035801 	stmdalt	r3, {r0, fp, ip, lr}
     ce8:	c803207e 	stmdagt	r3, {r1, r2, r3, r4, r5, r6, sp}
     cec:	f2032e01 	vceq.f32	d2, d3, d1
     cf0:	46033c7e 			; <UNDEFINED> instruction: 0x46033c7e
     cf4:	9e3c034a 	cdpls	3, 3, cr0, cr12, cr10, {2}
     cf8:	03584403 	cmpeq	r8, #50331648	; 0x3000000
     cfc:	4403203c 	strmi	r2, [r3], #-60	; 0xffffffc4
     d00:	00c2033c 	sbceq	r0, r2, ip, lsr r3
     d04:	3d2d59d6 	stccc	9, cr5, [sp, #-856]!	; 0xfffffca8
     d08:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; d04 <__RW_SIZE__+0x76c>
     d0c:	4a00e403 	bmi	39d20 <__RW_SIZE__+0x39788>
     d10:	2e7f9c03 	cdpcs	12, 7, cr9, cr15, cr3, {0}
     d14:	2000e403 	andcs	lr, r0, r3, lsl #8
     d18:	207f9d03 	rsbscs	r9, pc, r3, lsl #26
     d1c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     d20:	5ed600e4 	cdppl	0, 13, cr0, cr6, cr4, {7}
     d24:	412e7a03 	teqmi	lr, r3, lsl #20
     d28:	033d2d21 	teqeq	sp, #2112	; 0x840
     d2c:	03207f95 	teqeq	r0, #596	; 0x254
     d30:	032000eb 	teqeq	r0, #235	; 0xeb
     d34:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
     d38:	00ec033d 	rsceq	r0, ip, sp, lsr r3
     d3c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
     d40:	033d2d21 	teqeq	sp, #2112	; 0x840
     d44:	03207f94 	teqeq	r0, #148, 30	; 0x250
     d48:	032000ec 	teqeq	r0, #236	; 0xec
     d4c:	1f3c7f95 	svcne	0x003c7f95
     d50:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     d54:	3056ac00 	subscc	sl, r6, r0, lsl #24
     d58:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     d5c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     d60:	2000ec03 	andcs	lr, r0, r3, lsl #24
     d64:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; d60 <__RW_SIZE__+0x7c8>
     d68:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     d6c:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
     d70:	0a035876 	beq	d6f50 <__RW_SIZE__+0xd69b8>
     d74:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
     d78:	033d2d21 	teqeq	sp, #2112	; 0x840
     d7c:	03207f9c 	teqeq	r0, #156, 30	; 0x270
     d80:	032000e4 	teqeq	r0, #228	; 0xe4
     d84:	1f3c7f9d 	svcne	0x003c7f9d
     d88:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     d8c:	035eac00 	cmpeq	lr, #0, 24
     d90:	21412e7a 	hvccs	4842	; 0x12ea
     d94:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
     d98:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
     d9c:	95032000 	strls	r2, [r3, #-0]
     da0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     da4:	00ec033d 	rsceq	r0, ip, sp, lsr r3
     da8:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
     dac:	033d2d21 	teqeq	sp, #2112	; 0x840
     db0:	03207f94 	teqeq	r0, #148, 30	; 0x250
     db4:	032000ec 	teqeq	r0, #236	; 0xec
     db8:	1f3c7f95 	svcne	0x003c7f95
     dbc:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     dc0:	3056ac00 	subscc	sl, r6, r0, lsl #24
     dc4:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     dc8:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     dcc:	2000ec03 	andcs	lr, r0, r3, lsl #24
     dd0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; dcc <__RW_SIZE__+0x834>
     dd4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     dd8:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     ddc:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     de0:	7f94033d 	svcvc	0x0094033d
     de4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     de8:	7f950320 	svcvc	0x00950320
     dec:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     df0:	ac00ec03 	stcge	12, cr14, [r0], {3}
     df4:	03587603 	cmpeq	r8, #3145728	; 0x300000
     df8:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
     dfc:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
     e00:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
     e04:	2000e403 	andcs	lr, r0, r3, lsl #8
     e08:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; e04 <__RW_SIZE__+0x86c>
     e0c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     e10:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
     e14:	412e7a03 	teqmi	lr, r3, lsl #20
     e18:	033d2d21 	teqeq	sp, #2112	; 0x840
     e1c:	03207f94 	teqeq	r0, #148, 30	; 0x250
     e20:	032000ec 	teqeq	r0, #236	; 0xec
     e24:	1f3c7f95 	svcne	0x003c7f95
     e28:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     e2c:	3056ac00 	subscc	sl, r6, r0, lsl #24
     e30:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     e34:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     e38:	2000ec03 	andcs	lr, r0, r3, lsl #24
     e3c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; e38 <__RW_SIZE__+0x8a0>
     e40:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     e44:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     e48:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     e4c:	7f94033d 	svcvc	0x0094033d
     e50:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     e54:	7f950320 	svcvc	0x00950320
     e58:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     e5c:	ac00ec03 	stcge	12, cr14, [r0], {3}
     e60:	03587603 	cmpeq	r8, #3145728	; 0x300000
     e64:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
     e68:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
     e6c:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
     e70:	2000e403 	andcs	lr, r0, r3, lsl #8
     e74:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; e70 <__RW_SIZE__+0x8d8>
     e78:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     e7c:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
     e80:	412e7a03 	teqmi	lr, r3, lsl #20
     e84:	033d2d21 	teqeq	sp, #2112	; 0x840
     e88:	03207f94 	teqeq	r0, #148, 30	; 0x250
     e8c:	032000ec 	teqeq	r0, #236	; 0xec
     e90:	1f3c7f95 	svcne	0x003c7f95
     e94:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     e98:	3056ac00 	subscc	sl, r6, r0, lsl #24
     e9c:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
     ea0:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     ea4:	2000ec03 	andcs	lr, r0, r3, lsl #24
     ea8:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; ea4 <__RW_SIZE__+0x90c>
     eac:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     eb0:	56d600ec 	ldrbpl	r0, [r6], ip, ror #1
     eb4:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     eb8:	7f95033d 	svcvc	0x0095033d
     ebc:	00eb0320 	rsceq	r0, fp, r0, lsr #6
     ec0:	7f940320 	svcvc	0x00940320
     ec4:	033d213c 	teqeq	sp, #60, 2
     ec8:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
     ecc:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
     ed0:	7f94033d 	svcvc	0x0094033d
     ed4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     ed8:	7f950320 	svcvc	0x00950320
     edc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     ee0:	ac00ec03 	stcge	12, cr14, [r0], {3}
     ee4:	21393056 	teqcs	r9, r6, asr r0
     ee8:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
     eec:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
     ef0:	95032000 	strls	r2, [r3, #-0]
     ef4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     ef8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
     efc:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
     f00:	032e0a03 	teqeq	lr, #12288	; 0x3000
     f04:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
     f08:	7f9c033d 	svcvc	0x009c033d
     f0c:	00e40320 	rsceq	r0, r4, r0, lsr #6
     f10:	7f9d0320 	svcvc	0x009d0320
     f14:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     f18:	ac00e403 	cfstrsge	mvf14, [r0], {3}
     f1c:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
     f20:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
     f24:	207f9403 	rsbscs	r9, pc, r3, lsl #8
     f28:	2000ec03 	andcs	lr, r0, r3, lsl #24
     f2c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; f28 <__RW_SIZE__+0x990>
     f30:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     f34:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
     f38:	0a035876 	beq	d7118 <__RW_SIZE__+0xd6b80>
     f3c:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
     f40:	033d2d21 	teqeq	sp, #2112	; 0x840
     f44:	03207f9c 	teqeq	r0, #156, 30	; 0x270
     f48:	032000e4 	teqeq	r0, #228	; 0xe4
     f4c:	1f3c7f9d 	svcne	0x003c7f9d
     f50:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
     f54:	035ed600 	cmpeq	lr, #0, 12
     f58:	21412e7a 	hvccs	4842	; 0x12ea
     f5c:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
     f60:	eb03207f 	bl	c9164 <__RW_SIZE__+0xc8bcc>
     f64:	94032000 	strls	r2, [r3], #-0
     f68:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
     f6c:	d600ec03 	strle	lr, [r0], -r3, lsl #24
     f70:	21393056 	teqcs	r9, r6, asr r0
     f74:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
     f78:	eb03207f 	bl	c917c <__RW_SIZE__+0xc8be4>
     f7c:	94032000 	strls	r2, [r3], #-0
     f80:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
     f84:	ac00ec03 	stcge	12, cr14, [r0], {3}
     f88:	03587603 	cmpeq	r8, #3145728	; 0x300000
     f8c:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
     f90:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
     f94:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
     f98:	2000e403 	andcs	lr, r0, r3, lsl #8
     f9c:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; f98 <__RW_SIZE__+0xa00>
     fa0:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     fa4:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
     fa8:	412e7a03 	teqmi	lr, r3, lsl #20
     fac:	033d2d21 	teqeq	sp, #2112	; 0x840
     fb0:	03207f94 	teqeq	r0, #148, 30	; 0x250
     fb4:	032000ec 	teqeq	r0, #236	; 0xec
     fb8:	1f3c7f95 	svcne	0x003c7f95
     fbc:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
     fc0:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
     fc4:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
     fc8:	213c7503 	teqcs	ip, r3, lsl #10
     fcc:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
     fd0:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
     fd4:	9d032000 	stcls	0, cr2, [r3, #-0]
     fd8:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
     fdc:	00e4033d 	rsceq	r0, r4, sp, lsr r3
     fe0:	7a035eac 	bvc	d8a98 <__RW_SIZE__+0xd8500>
     fe4:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
     fe8:	7f94033d 	svcvc	0x0094033d
     fec:	00ec0320 	rsceq	r0, ip, r0, lsr #6
     ff0:	7f950320 	svcvc	0x00950320
     ff4:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
     ff8:	ac00ec03 	stcge	12, cr14, [r0], {3}
     ffc:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1000:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1004:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1008:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    100c:	2000e403 	andcs	lr, r0, r3, lsl #8
    1010:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 100c <__RW_SIZE__+0xa74>
    1014:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1018:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    101c:	412e7a03 	teqmi	lr, r3, lsl #20
    1020:	033d2d21 	teqeq	sp, #2112	; 0x840
    1024:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1028:	032000ec 	teqeq	r0, #236	; 0xec
    102c:	1f3c7f95 	svcne	0x003c7f95
    1030:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1034:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1038:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    103c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1040:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1044:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1040 <__RW_SIZE__+0xaa8>
    1048:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    104c:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1050:	0a035876 	beq	d7230 <__RW_SIZE__+0xd6c98>
    1054:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1058:	033d2d21 	teqeq	sp, #2112	; 0x840
    105c:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1060:	032000e4 	teqeq	r0, #228	; 0xe4
    1064:	1f3c7f9d 	svcne	0x003c7f9d
    1068:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    106c:	035eac00 	cmpeq	lr, #0, 24
    1070:	21412e7a 	hvccs	4842	; 0x12ea
    1074:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1078:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    107c:	95032000 	strls	r2, [r3, #-0]
    1080:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1084:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1088:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    108c:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1090:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    1094:	7f9c033d 	svcvc	0x009c033d
    1098:	00e40320 	rsceq	r0, r4, r0, lsr #6
    109c:	7f9d0320 	svcvc	0x009d0320
    10a0:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    10a4:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    10a8:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    10ac:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    10b0:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    10b4:	2000ec03 	andcs	lr, r0, r3, lsl #24
    10b8:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 10b4 <__RW_SIZE__+0xb1c>
    10bc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    10c0:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    10c4:	0a035876 	beq	d72a4 <__RW_SIZE__+0xd6d0c>
    10c8:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    10cc:	033d2d21 	teqeq	sp, #2112	; 0x840
    10d0:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    10d4:	032000e4 	teqeq	r0, #228	; 0xe4
    10d8:	1f3c7f9d 	svcne	0x003c7f9d
    10dc:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    10e0:	035eac00 	cmpeq	lr, #0, 24
    10e4:	21412e7a 	hvccs	4842	; 0x12ea
    10e8:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    10ec:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    10f0:	95032000 	strls	r2, [r3, #-0]
    10f4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    10f8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    10fc:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1100:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1104:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    1108:	7f9c033d 	svcvc	0x009c033d
    110c:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1110:	7f9d0320 	svcvc	0x009d0320
    1114:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1118:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    111c:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1120:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    1124:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1128:	2000ec03 	andcs	lr, r0, r3, lsl #24
    112c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1128 <__RW_SIZE__+0xb90>
    1130:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1134:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1138:	0a035876 	beq	d7318 <__RW_SIZE__+0xd6d80>
    113c:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1140:	033d2d21 	teqeq	sp, #2112	; 0x840
    1144:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1148:	032000e4 	teqeq	r0, #228	; 0xe4
    114c:	1f3c7f9d 	svcne	0x003c7f9d
    1150:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1154:	035eac00 	cmpeq	lr, #0, 24
    1158:	21412e7a 	hvccs	4842	; 0x12ea
    115c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1160:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1164:	95032000 	strls	r2, [r3, #-0]
    1168:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    116c:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1170:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1174:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1178:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    117c:	7f9c033d 	svcvc	0x009c033d
    1180:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1184:	7f9d0320 	svcvc	0x009d0320
    1188:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    118c:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    1190:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1194:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    1198:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    119c:	2000ec03 	andcs	lr, r0, r3, lsl #24
    11a0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 119c <__RW_SIZE__+0xc04>
    11a4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    11a8:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    11ac:	0a035876 	beq	d738c <__RW_SIZE__+0xd6df4>
    11b0:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    11b4:	033d2d21 	teqeq	sp, #2112	; 0x840
    11b8:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    11bc:	032000e4 	teqeq	r0, #228	; 0xe4
    11c0:	1f3c7f9d 	svcne	0x003c7f9d
    11c4:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    11c8:	035eac00 	cmpeq	lr, #0, 24
    11cc:	21412e7a 	hvccs	4842	; 0x12ea
    11d0:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    11d4:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    11d8:	95032000 	strls	r2, [r3, #-0]
    11dc:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    11e0:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    11e4:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    11e8:	032e0a03 	teqeq	lr, #12288	; 0x3000
    11ec:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    11f0:	7f9c033d 	svcvc	0x009c033d
    11f4:	00e40320 	rsceq	r0, r4, r0, lsr #6
    11f8:	7f9d0320 	svcvc	0x009d0320
    11fc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1200:	d600e403 	strle	lr, [r0], -r3, lsl #8
    1204:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1208:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    120c:	207f9503 	rsbscs	r9, pc, r3, lsl #10
    1210:	2000eb03 	andcs	lr, r0, r3, lsl #22
    1214:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; 1210 <__RW_SIZE__+0xc78>
    1218:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    121c:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1220:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1224:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1228:	2000ec03 	andcs	lr, r0, r3, lsl #24
    122c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1228 <__RW_SIZE__+0xc90>
    1230:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1234:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1238:	0a035876 	beq	d7418 <__RW_SIZE__+0xd6e80>
    123c:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1240:	033d2d21 	teqeq	sp, #2112	; 0x840
    1244:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1248:	032000e4 	teqeq	r0, #228	; 0xe4
    124c:	1f3c7f9d 	svcne	0x003c7f9d
    1250:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1254:	035eac00 	cmpeq	lr, #0, 24
    1258:	21412e7a 	hvccs	4842	; 0x12ea
    125c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1260:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1264:	95032000 	strls	r2, [r3, #-0]
    1268:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    126c:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1270:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1274:	033d2d21 	teqeq	sp, #2112	; 0x840
    1278:	03207f94 	teqeq	r0, #148, 30	; 0x250
    127c:	032000ec 	teqeq	r0, #236	; 0xec
    1280:	1f3c7f95 	svcne	0x003c7f95
    1284:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1288:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    128c:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    1290:	213c7503 	teqcs	ip, r3, lsl #10
    1294:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    1298:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    129c:	9d032000 	stcls	0, cr2, [r3, #-0]
    12a0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    12a4:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    12a8:	7a035ed6 	bvc	d8e08 <__RW_SIZE__+0xd8870>
    12ac:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    12b0:	7f95033d 	svcvc	0x0095033d
    12b4:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    12b8:	7f940320 	svcvc	0x00940320
    12bc:	033d213c 	teqeq	sp, #60, 2
    12c0:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    12c4:	0a035876 	beq	d74a4 <__RW_SIZE__+0xd6f0c>
    12c8:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    12cc:	033d2d21 	teqeq	sp, #2112	; 0x840
    12d0:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    12d4:	032000e4 	teqeq	r0, #228	; 0xe4
    12d8:	1f3c7f9d 	svcne	0x003c7f9d
    12dc:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    12e0:	035eac00 	cmpeq	lr, #0, 24
    12e4:	21412e7a 	hvccs	4842	; 0x12ea
    12e8:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    12ec:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    12f0:	95032000 	strls	r2, [r3, #-0]
    12f4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    12f8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    12fc:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1300:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1304:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    1308:	7f9c033d 	svcvc	0x009c033d
    130c:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1310:	7f9d0320 	svcvc	0x009d0320
    1314:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1318:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    131c:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1320:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    1324:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1328:	2000ec03 	andcs	lr, r0, r3, lsl #24
    132c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1328 <__RW_SIZE__+0xd90>
    1330:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1334:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1338:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    133c:	7f94033d 	svcvc	0x0094033d
    1340:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1344:	7f950320 	svcvc	0x00950320
    1348:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    134c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1350:	21393056 	teqcs	r9, r6, asr r0
    1354:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1358:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    135c:	95032000 	strls	r2, [r3, #-0]
    1360:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1364:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1368:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    136c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1370:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1374:	032000ec 	teqeq	r0, #236	; 0xec
    1378:	1f3c7f95 	svcne	0x003c7f95
    137c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1380:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1384:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1388:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    138c:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1390:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 138c <__RW_SIZE__+0xdf4>
    1394:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1398:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    139c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    13a0:	7f94033d 	svcvc	0x0094033d
    13a4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    13a8:	7f950320 	svcvc	0x00950320
    13ac:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    13b0:	ac00ec03 	stcge	12, cr14, [r0], {3}
    13b4:	21393056 	teqcs	r9, r6, asr r0
    13b8:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    13bc:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    13c0:	95032000 	strls	r2, [r3, #-0]
    13c4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    13c8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    13cc:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    13d0:	033d2d21 	teqeq	sp, #2112	; 0x840
    13d4:	03207f94 	teqeq	r0, #148, 30	; 0x250
    13d8:	032000ec 	teqeq	r0, #236	; 0xec
    13dc:	1f3c7f95 	svcne	0x003c7f95
    13e0:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    13e4:	3056ac00 	subscc	sl, r6, r0, lsl #24
    13e8:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    13ec:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    13f0:	2000ec03 	andcs	lr, r0, r3, lsl #24
    13f4:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 13f0 <__RW_SIZE__+0xe58>
    13f8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    13fc:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1400:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1404:	7f94033d 	svcvc	0x0094033d
    1408:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    140c:	7f950320 	svcvc	0x00950320
    1410:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1414:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1418:	21393056 	teqcs	r9, r6, asr r0
    141c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1420:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1424:	95032000 	strls	r2, [r3, #-0]
    1428:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    142c:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1430:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1434:	033d2d21 	teqeq	sp, #2112	; 0x840
    1438:	03207f94 	teqeq	r0, #148, 30	; 0x250
    143c:	032000ec 	teqeq	r0, #236	; 0xec
    1440:	1f3c7f95 	svcne	0x003c7f95
    1444:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1448:	3056ac00 	subscc	sl, r6, r0, lsl #24
    144c:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1450:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1454:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1458:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1454 <__RW_SIZE__+0xebc>
    145c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1460:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1464:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1468:	7f94033d 	svcvc	0x0094033d
    146c:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1470:	7f950320 	svcvc	0x00950320
    1474:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1478:	ac00ec03 	stcge	12, cr14, [r0], {3}
    147c:	21393056 	teqcs	r9, r6, asr r0
    1480:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1484:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1488:	95032000 	strls	r2, [r3, #-0]
    148c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1490:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1494:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1498:	032e0a03 	teqeq	lr, #12288	; 0x3000
    149c:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    14a0:	7f9c033d 	svcvc	0x009c033d
    14a4:	00e40320 	rsceq	r0, r4, r0, lsr #6
    14a8:	7f9d0320 	svcvc	0x009d0320
    14ac:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    14b0:	d600e403 	strle	lr, [r0], -r3, lsl #8
    14b4:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    14b8:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    14bc:	207f9503 	rsbscs	r9, pc, r3, lsl #10
    14c0:	2000eb03 	andcs	lr, r0, r3, lsl #22
    14c4:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; 14c0 <__RW_SIZE__+0xf28>
    14c8:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    14cc:	3056ac00 	subscc	sl, r6, r0, lsl #24
    14d0:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    14d4:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    14d8:	2000ec03 	andcs	lr, r0, r3, lsl #24
    14dc:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 14d8 <__RW_SIZE__+0xf40>
    14e0:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    14e4:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    14e8:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    14ec:	7f94033d 	svcvc	0x0094033d
    14f0:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    14f4:	7f950320 	svcvc	0x00950320
    14f8:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    14fc:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1500:	21393056 	teqcs	r9, r6, asr r0
    1504:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1508:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    150c:	95032000 	strls	r2, [r3, #-0]
    1510:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1514:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1518:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    151c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1520:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1524:	032000ec 	teqeq	r0, #236	; 0xec
    1528:	1f3c7f95 	svcne	0x003c7f95
    152c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1530:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1534:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1538:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    153c:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1540:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 153c <__RW_SIZE__+0xfa4>
    1544:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1548:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    154c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1550:	7f94033d 	svcvc	0x0094033d
    1554:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1558:	7f950320 	svcvc	0x00950320
    155c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1560:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1564:	21393056 	teqcs	r9, r6, asr r0
    1568:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    156c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1570:	95032000 	strls	r2, [r3, #-0]
    1574:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1578:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    157c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1580:	033d2d21 	teqeq	sp, #2112	; 0x840
    1584:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1588:	032000ec 	teqeq	r0, #236	; 0xec
    158c:	1f3c7f95 	svcne	0x003c7f95
    1590:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1594:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1598:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    159c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    15a0:	2000ec03 	andcs	lr, r0, r3, lsl #24
    15a4:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 15a0 <__RW_SIZE__+0x1008>
    15a8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    15ac:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    15b0:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    15b4:	7f94033d 	svcvc	0x0094033d
    15b8:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    15bc:	7f950320 	svcvc	0x00950320
    15c0:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    15c4:	ac00ec03 	stcge	12, cr14, [r0], {3}
    15c8:	21393056 	teqcs	r9, r6, asr r0
    15cc:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    15d0:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    15d4:	95032000 	strls	r2, [r3, #-0]
    15d8:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    15dc:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    15e0:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    15e4:	033d2d21 	teqeq	sp, #2112	; 0x840
    15e8:	03207f94 	teqeq	r0, #148, 30	; 0x250
    15ec:	032000ec 	teqeq	r0, #236	; 0xec
    15f0:	1f3c7f95 	svcne	0x003c7f95
    15f4:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    15f8:	3056ac00 	subscc	sl, r6, r0, lsl #24
    15fc:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1600:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1604:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1608:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1604 <__RW_SIZE__+0x106c>
    160c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1610:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1614:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1618:	7f94033d 	svcvc	0x0094033d
    161c:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1620:	7f950320 	svcvc	0x00950320
    1624:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1628:	ac00ec03 	stcge	12, cr14, [r0], {3}
    162c:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1630:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1634:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1638:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    163c:	2000e403 	andcs	lr, r0, r3, lsl #8
    1640:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 163c <__RW_SIZE__+0x10a4>
    1644:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1648:	5ed600e4 	cdppl	0, 13, cr0, cr6, cr4, {7}
    164c:	412e7a03 	teqmi	lr, r3, lsl #20
    1650:	033d2d21 	teqeq	sp, #2112	; 0x840
    1654:	03207f95 	teqeq	r0, #596	; 0x254
    1658:	032000eb 	teqeq	r0, #235	; 0xeb
    165c:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1660:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1664:	393056d6 	ldmdbcc	r0!, {r1, r2, r4, r6, r7, r9, sl, ip, lr}
    1668:	033d2d21 	teqeq	sp, #2112	; 0x840
    166c:	03207f95 	teqeq	r0, #596	; 0x254
    1670:	032000eb 	teqeq	r0, #235	; 0xeb
    1674:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1678:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    167c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1680:	033d2d21 	teqeq	sp, #2112	; 0x840
    1684:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1688:	032000ec 	teqeq	r0, #236	; 0xec
    168c:	1f3c7f95 	svcne	0x003c7f95
    1690:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1694:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1698:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    169c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    16a0:	2000ec03 	andcs	lr, r0, r3, lsl #24
    16a4:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 16a0 <__RW_SIZE__+0x1108>
    16a8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    16ac:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    16b0:	0a035876 	beq	d7890 <__RW_SIZE__+0xd72f8>
    16b4:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    16b8:	033d2d21 	teqeq	sp, #2112	; 0x840
    16bc:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    16c0:	032000e4 	teqeq	r0, #228	; 0xe4
    16c4:	1f3c7f9d 	svcne	0x003c7f9d
    16c8:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    16cc:	035ed600 	cmpeq	lr, #0, 12
    16d0:	21412e7a 	hvccs	4842	; 0x12ea
    16d4:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    16d8:	eb03207f 	bl	c98dc <__RW_SIZE__+0xc9344>
    16dc:	94032000 	strls	r2, [r3], #-0
    16e0:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    16e4:	d600ec03 	strle	lr, [r0], -r3, lsl #24
    16e8:	21393056 	teqcs	r9, r6, asr r0
    16ec:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    16f0:	eb03207f 	bl	c98f4 <__RW_SIZE__+0xc935c>
    16f4:	94032000 	strls	r2, [r3], #-0
    16f8:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    16fc:	d600ec03 	strle	lr, [r0], -r3, lsl #24
    1700:	21393056 	teqcs	r9, r6, asr r0
    1704:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    1708:	eb03207f 	bl	c990c <__RW_SIZE__+0xc9374>
    170c:	94032000 	strls	r2, [r3], #-0
    1710:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    1714:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1718:	21393056 	teqcs	r9, r6, asr r0
    171c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1720:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1724:	95032000 	strls	r2, [r3, #-0]
    1728:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    172c:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1730:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1734:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1738:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    173c:	7f9c033d 	svcvc	0x009c033d
    1740:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1744:	7f9d0320 	svcvc	0x009d0320
    1748:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    174c:	9e00e403 	cdpls	4, 0, cr14, cr0, cr3, {0}
    1750:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    1754:	2e00c503 	cfsh32cs	mvfx12, mvfx0, #3
    1758:	3c7fbb03 	ldclcc	11, cr11, [pc], #-12	; 1754 <__RW_SIZE__+0x11bc>
    175c:	ba00c203 	blt	31f70 <__RW_SIZE__+0x319d8>
    1760:	033d2d59 	teqeq	sp, #5696	; 0x1640
    1764:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    1768:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    176c:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    1770:	032000e4 	teqeq	r0, #228	; 0xe4
    1774:	1f207f9d 	svcne	0x00207f9d
    1778:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    177c:	f6039e00 			; <UNDEFINED> instruction: 0xf6039e00
    1780:	ed038201 	sfm	f0, 1, [r3, #-4]
    1784:	d8032e7e 	stmdale	r3, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp}
    1788:	c0033c7e 	andgt	r3, r3, lr, ror ip
    178c:	3f83d602 	svccc	0x0083d602
    1790:	207dfe03 	rsbscs	pc, sp, r3, lsl #28
    1794:	03583c03 	cmpeq	r8, #768	; 0x300
    1798:	3c032e44 	stccc	14, cr2, [r3], {68}	; 0x44
    179c:	2e45032e 	cdpcs	3, 4, cr0, cr5, cr14, {1}
    17a0:	032e3b03 	teqeq	lr, #3072	; 0xc00
    17a4:	212d2045 	teqcs	sp, r5, asr #32
    17a8:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    17ac:	5800e403 	stmdapl	r0, {r0, r1, sl, sp, lr, pc}
    17b0:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 17ac <__RW_SIZE__+0x1214>
    17b4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    17b8:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    17bc:	412e7a03 	teqmi	lr, r3, lsl #20
    17c0:	033d2d21 	teqeq	sp, #2112	; 0x840
    17c4:	4c032034 	stcmi	0, cr2, [r3], {52}	; 0x34
    17c8:	7f950320 	svcvc	0x00950320
    17cc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    17d0:	ac00ec03 	stcge	12, cr14, [r0], {3}
    17d4:	2f473064 	svccs	0x00473064
    17d8:	94034b2d 	strls	r4, [r3], #-2861	; 0xfffff4d3
    17dc:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    17e0:	95032000 	strls	r2, [r3, #-0]
    17e4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    17e8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    17ec:	473064ac 	ldrmi	r6, [r0, -ip, lsr #9]!
    17f0:	034b2d2f 	movteq	r2, #48431	; 0xbd2f
    17f4:	032e7f95 	teqeq	lr, #596	; 0x254
    17f8:	032000eb 	teqeq	r0, #235	; 0xeb
    17fc:	214a7f94 			; <UNDEFINED> instruction: 0x214a7f94
    1800:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1804:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1808:	033d2d21 	teqeq	sp, #2112	; 0x840
    180c:	03207f95 	teqeq	r0, #596	; 0x254
    1810:	032000eb 	teqeq	r0, #235	; 0xeb
    1814:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1818:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    181c:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1820:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1824:	c2033c75 	andgt	r3, r3, #29952	; 0x7500
    1828:	be032000 	cdplt	0, 0, cr2, cr3, cr0, {0}
    182c:	033d207f 	teqeq	sp, #127	; 0x7f
    1830:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    1834:	032000e4 	teqeq	r0, #228	; 0xe4
    1838:	1f3c7f9d 	svcne	0x003c7f9d
    183c:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1840:	035eac00 	cmpeq	lr, #0, 24
    1844:	21412e7a 	hvccs	4842	; 0x12ea
    1848:	3a033d2d 	bcc	d0d04 <__RW_SIZE__+0xd076c>
    184c:	20460320 	subcs	r0, r6, r0, lsr #6
    1850:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 184c <__RW_SIZE__+0x12b4>
    1854:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1858:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    185c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1860:	7f94033d 	svcvc	0x0094033d
    1864:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1868:	7f950320 	svcvc	0x00950320
    186c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1870:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1874:	21393056 	teqcs	r9, r6, asr r0
    1878:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    187c:	eb03207f 	bl	c9a80 <__RW_SIZE__+0xc94e8>
    1880:	94032000 	strls	r2, [r3], #-0
    1884:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    1888:	ac00ec03 	stcge	12, cr14, [r0], {3}
    188c:	21393056 	teqcs	r9, r6, asr r0
    1890:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    1894:	eb03207f 	bl	c9a98 <__RW_SIZE__+0xc9500>
    1898:	94032000 	strls	r2, [r3], #-0
    189c:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    18a0:	ac00ec03 	stcge	12, cr14, [r0], {3}
    18a4:	03587603 	cmpeq	r8, #3145728	; 0x300000
    18a8:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    18ac:	2037033c 	eorscs	r0, r7, ip, lsr r3
    18b0:	3d204903 	stccc	9, cr4, [r0, #-12]!
    18b4:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; 18b0 <__RW_SIZE__+0x1318>
    18b8:	2000e403 	andcs	lr, r0, r3, lsl #8
    18bc:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 18b8 <__RW_SIZE__+0x1320>
    18c0:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    18c4:	03ac00e4 			; <UNDEFINED> instruction: 0x03ac00e4
    18c8:	2603585a 			; <UNDEFINED> instruction: 0x2603585a
    18cc:	3c59032e 	mrrccc	3, 2, r0, r9, cr14
    18d0:	213d2d21 	teqcs	sp, r1, lsr #26
    18d4:	3c41031f 	mcrrcc	3, 1, r0, r1, cr15
    18d8:	aa3d211f 	bge	f49d5c <__RW_SIZE__+0xf497c4>
    18dc:	c1033d2f 	tstgt	r3, pc, lsr #26
    18e0:	a5037400 	strge	r7, [r3, #-1024]	; 0xfffffc00
    18e4:	02028202 	andeq	r8, r2, #536870912	; 0x20000000
    18e8:	9b010100 	blls	41cf0 <__RW_SIZE__+0x41758>
    18ec:	02000000 	andeq	r0, r0, #0
    18f0:	00007d00 	andeq	r7, r0, r0, lsl #26
    18f4:	fb010200 	blx	420fe <__RW_SIZE__+0x41b66>
    18f8:	01000d0e 	tsteq	r0, lr, lsl #26
    18fc:	00010101 	andeq	r0, r1, r1, lsl #2
    1900:	00010000 	andeq	r0, r1, r0
    1904:	3a430100 	bcc	10c1d0c <__RW_SIZE__+0x10c1774>
    1908:	646f435c 	strbtvs	r4, [pc], #-860	; 1910 <__RW_SIZE__+0x1378>
    190c:	756f5365 	strbvc	r5, [pc, #-869]!	; 15af <__RW_SIZE__+0x1017>
    1910:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1914:	6f535c79 	svcvs	0x00535c79
    1918:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    191c:	47207972 			; <UNDEFINED> instruction: 0x47207972
    1920:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    1924:	2f657469 	svccs	0x00657469
    1928:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    192c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1930:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1934:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    1938:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    193c:	6c000065 	stcvs	0, cr0, [r0], {101}	; 0x65
    1940:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
    1944:	00000000 	andeq	r0, r0, r0
    1948:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    194c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1950:	00682e78 	rsbeq	r2, r8, r8, ror lr
    1954:	73000000 	movwvc	r0, #0
    1958:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    195c:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1960:	63000001 	movwvs	r0, #1
    1964:	5f65726f 	svcpl	0x0065726f
    1968:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    196c:	00000068 	andeq	r0, r0, r8, rrx
    1970:	05000000 	streq	r0, [r0, #-0]
    1974:	006dc402 	rsbeq	ip, sp, r2, lsl #8
    1978:	59131508 	ldmdbpl	r3, {r3, r8, sl, ip}
    197c:	6a833d2d 	bvs	fe0d0e38 <MSP_BASE+0xde0cbe38>
    1980:	a213da13 	andsge	sp, r3, #77824	; 0x13000
    1984:	00090213 	andeq	r0, r9, r3, lsl r2
    1988:	06030101 	streq	r0, [r3], -r1, lsl #2
    198c:	00020000 	andeq	r0, r2, r0
    1990:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    1994:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1998:	0101000d 	tsteq	r1, sp
    199c:	00000101 	andeq	r0, r0, r1, lsl #2
    19a0:	00000100 	andeq	r0, r0, r0, lsl #2
    19a4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
    19a8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    19ac:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    19b0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    19b4:	756f535c 	strbvc	r5, [pc, #-860]!	; 1660 <__RW_SIZE__+0x10c8>
    19b8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    19bc:	2b472079 	blcs	11c9ba8 <__RW_SIZE__+0x11c9610>
    19c0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    19c4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    19c8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    19cc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    19d0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    19d4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    19d8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    19dc:	616d0000 	cmnvs	sp, r0
    19e0:	632e6e69 	teqvs	lr, #1680	; 0x690
    19e4:	00000000 	andeq	r0, r0, r0
    19e8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    19ec:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    19f0:	00000100 	andeq	r0, r0, r0, lsl #2
    19f4:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    19f8:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    19fc:	0000682e 	andeq	r6, r0, lr, lsr #16
    1a00:	74730000 	ldrbtvc	r0, [r3], #-0
    1a04:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a08:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    1a0c:	00000068 	andeq	r0, r0, r8, rrx
    1a10:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1a14:	5f656369 	svcpl	0x00656369
    1a18:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    1a1c:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
    1a28:	682e6269 	stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}
    1a2c:	00000100 	andeq	r0, r0, r0, lsl #2
    1a30:	2e64636c 	cdpcs	3, 6, cr6, cr4, cr12, {3}
    1a34:	00000068 	andeq	r0, r0, r8, rrx
    1a38:	61726700 	cmnvs	r2, r0, lsl #14
    1a3c:	63696870 	cmnvs	r9, #112, 16	; 0x700000
    1a40:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1a44:	73000000 	movwvc	r0, #0
    1a48:	6f696474 	svcvs	0x00696474
    1a4c:	0100682e 	tsteq	r0, lr, lsr #16
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	6e380205 	cdpvs	2, 3, cr0, cr8, cr5, {0}
    1a58:	e3030800 	movw	r0, #14336	; 0x3800
    1a5c:	2f210100 	svccs	0x00210100
    1a60:	834c2f2f 	movthi	r2, #53039	; 0xcf2f
    1a64:	2c234730 	stccs	7, cr4, [r3], #-192	; 0xffffff40
    1a68:	412d4b22 	teqmi	sp, r2, lsr #22
    1a6c:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
    1a70:	00200602 	eoreq	r0, r0, r2, lsl #12
    1a74:	06020402 	streq	r0, [r2], -r2, lsl #8
    1a78:	1523322c 	strne	r3, [r3, #-556]!	; 0xfffffdd4
    1a7c:	0c0315f7 	cfstr32eq	mvfx1, [r3], {247}	; 0xf7
    1a80:	236331ba 	cmncs	r3, #-2147483602	; 0x8000002e
    1a84:	03221e08 	teqeq	r2, #8, 28	; 0x80
    1a88:	6f03200f 	svcvs	0x0003200f
    1a8c:	4b08243c 	blmi	20ab84 <__RW_SIZE__+0x20a5ec>
    1a90:	08c9303b 	stmiaeq	r9, {r0, r1, r3, r4, r5, ip, sp}^
    1a94:	312d2c15 	teqcc	sp, r5, lsl ip
    1a98:	1ef408f3 	mrcne	8, 7, r0, cr4, cr3, {7}
    1a9c:	6f033230 	svcvs	0x00033230
    1aa0:	6614033c 			; <UNDEFINED> instruction: 0x6614033c
    1aa4:	2c22b823 	stccs	8, cr11, [r2], #-140	; 0xffffff74
    1aa8:	3b130824 	blcc	4c3b40 <__RW_SIZE__+0x4c35a8>
    1aac:	2f1fc930 	svccs	0x001fc930
    1ab0:	033c7903 	teqeq	ip, #49152	; 0xc000
    1ab4:	22682e0f 	rsbcs	r2, r8, #15, 28	; 0xf0
    1ab8:	3c0b033a 	stccc	3, cr0, [fp], {58}	; 0x3a
    1abc:	3d2e7903 	stccc	9, cr7, [lr, #-12]!
    1ac0:	21211e21 	teqcs	r1, r1, lsr #28
    1ac4:	03312421 	teqeq	r1, #553648128	; 0x21000000
    1ac8:	6a033c16 	bvs	d0b28 <__RW_SIZE__+0xd0590>
    1acc:	7416032e 	ldrvc	r0, [r6], #-814	; 0xfffffcd2
    1ad0:	2e7fb003 	cdpcs	0, 7, cr11, cr15, cr3, {0}
    1ad4:	2000d603 	andcs	sp, r0, r3, lsl #12
    1ad8:	032e7a03 	teqeq	lr, #12288	; 0x3000
    1adc:	03482e6d 	movteq	r2, #36461	; 0x8e6d
    1ae0:	9f034a26 	svcls	0x00034a26
    1ae4:	c1033c7f 	tstgt	r3, pc, ror ip
    1ae8:	4c309000 	ldcmi	0, cr9, [r0], #-0
    1aec:	363e2648 	ldrtcc	r2, [lr], -r8, asr #12
    1af0:	3d415a3d 	vstrcc	s11, [r1, #-244]	; 0xffffff0c
    1af4:	7003301f 	andvc	r3, r3, pc, lsl r0
    1af8:	5f034c4a 	svcpl	0x00034c4a
    1afc:	24033a4a 	strcs	r3, [r3], #-2634	; 0xfffff5b6
    1b00:	ba60033c 	blt	18027f8 <__RW_SIZE__+0x1802260>
    1b04:	2f1e2f3d 	svccs	0x001e2f3d
    1b08:	3203212f 	andcc	r2, r3, #-1073741813	; 0xc000000b
    1b0c:	1e5a2158 	mrcne	1, 2, r2, cr10, cr8, {2}
    1b10:	c80e0330 	stmdagt	lr, {r4, r5, r8, r9}
    1b14:	20760375 	rsbscs	r0, r6, r5, ror r3
    1b18:	78033a87 	stmdavc	r3, {r0, r1, r2, r7, r9, fp, ip, sp}
    1b1c:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    1b20:	3d2e7803 	stccc	8, cr7, [lr, #-12]!
    1b24:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    1b28:	0321200e 	teqeq	r1, #14
    1b2c:	17032071 	smlsdxne	r3, r1, r0, r2
    1b30:	2363233c 	cmncs	r3, #60, 6	; 0xf0000000
    1b34:	7ef603fa 	mrcvc	3, 7, r0, cr6, cr10, {7}
    1b38:	0185032e 	orreq	r0, r5, lr, lsr #6
    1b3c:	2b1f3d9e 	blcs	7d11bc <__RW_SIZE__+0x7d0c24>
    1b40:	fe033733 	mcr2	7, 0, r3, cr3, cr3, {1}
    1b44:	8503667e 	strhi	r6, [r3, #-1662]	; 0xfffff982
    1b48:	1f3d9e01 	svcne	0x003d9e01
    1b4c:	03374f2b 	teqeq	r7, #43, 30	; 0xac
    1b50:	034a7efe 	movteq	r7, #44798	; 0xaefe
    1b54:	3d9e0185 	ldfccs	f0, [lr, #532]	; 0x214
    1b58:	403f301f 	eorsmi	r3, pc, pc, lsl r0	; <UNPREDICTABLE>
    1b5c:	02002f20 	andeq	r2, r0, #32, 30	; 0x80
    1b60:	3c060104 	stfccs	f0, [r6], {4}
    1b64:	211f3d06 	tstcs	pc, r6, lsl #26
    1b68:	01040200 	mrseq	r0, R12_usr
    1b6c:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
    1b70:	02007501 	andeq	r7, r0, #4194304	; 0x400000
    1b74:	001f0104 	andseq	r0, pc, r4, lsl #2
    1b78:	4b010402 	blmi	42b88 <__RW_SIZE__+0x425f0>
    1b7c:	66090331 			; <UNDEFINED> instruction: 0x66090331
    1b80:	1c667703 	stclne	7, cr7, [r6], #-12
    1b84:	034a0d03 	movteq	r0, #44291	; 0xad03
    1b88:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    1b8c:	20730374 	rsbscs	r0, r3, r4, ror r3
    1b90:	033c0f03 	teqeq	ip, #3, 30
    1b94:	0200207a 	andeq	r2, r0, #122	; 0x7a
    1b98:	3c060104 	stfccs	f0, [r6], {4}
    1b9c:	73034006 	movwvc	r4, #12294	; 0x3006
    1ba0:	200d0320 	andcs	r0, sp, r0, lsr #6
    1ba4:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    1ba8:	7303ac0d 	movwvc	sl, #15373	; 0x3c0d
    1bac:	3c0d0374 	stccc	3, cr0, [sp], {116}	; 0x74
    1bb0:	034a7303 	movteq	r7, #41731	; 0xa303
    1bb4:	73039e0d 	movwvc	r9, #15885	; 0x3e0d
    1bb8:	3c0d0374 	stccc	3, cr0, [sp], {116}	; 0x74
    1bbc:	034a7303 	movteq	r7, #41731	; 0xa303
    1bc0:	73039e0d 	movwvc	r9, #15885	; 0x3e0d
    1bc4:	3c0d0374 	stccc	3, cr0, [sp], {116}	; 0x74
    1bc8:	034a7303 	movteq	r7, #41731	; 0xa303
    1bcc:	73039e0d 	movwvc	r9, #15885	; 0x3e0d
    1bd0:	3c0d0374 	stccc	3, cr0, [sp], {116}	; 0x74
    1bd4:	034a7303 	movteq	r7, #41731	; 0xa303
    1bd8:	7503ba0b 	strvc	fp, [r3, #-2571]	; 0xfffff5f5
    1bdc:	1303432e 	movwne	r4, #13102	; 0x332e
    1be0:	9e660366 	cdpls	3, 6, cr0, cr6, cr6, {3}
    1be4:	03d61a03 	bicseq	r1, r6, #12288	; 0x3000
    1be8:	1a035866 	bne	d7d88 <__RW_SIZE__+0xd77f0>
    1bec:	ac660358 	stclge	3, cr0, [r6], #-352	; 0xfffffea0
    1bf0:	00581a03 	subseq	r1, r8, r3, lsl #20
    1bf4:	06010402 	streq	r0, [r1], -r2, lsl #8
    1bf8:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1bfc:	66030601 	strvs	r0, [r3], -r1, lsl #12
    1c00:	5828034a 	stmdapl	r8!, {r1, r3, r6, r8, r9}
    1c04:	03ba5803 			; <UNDEFINED> instruction: 0x03ba5803
    1c08:	58037428 	stmdapl	r3, {r3, r5, sl, ip, sp, lr}
    1c0c:	58280358 	stmdapl	r8!, {r3, r4, r6, r8, r9}
    1c10:	03ac5803 			; <UNDEFINED> instruction: 0x03ac5803
    1c14:	58035828 	stmdapl	r3, {r3, r5, fp, ip, lr}
    1c18:	582803ac 	stmdapl	r8!, {r2, r3, r5, r7, r8, r9}
    1c1c:	03ac5803 			; <UNDEFINED> instruction: 0x03ac5803
    1c20:	02004a28 	andeq	r4, r0, #40, 20	; 0x28000
    1c24:	74060104 	strvc	r0, [r6], #-260	; 0xfffffefc
    1c28:	01040200 	mrseq	r0, R12_usr
    1c2c:	4a580306 	bmi	160284c <__RW_SIZE__+0x16022b4>
    1c30:	034a3403 	movteq	r3, #41987	; 0xa403
    1c34:	36032e4c 	strcc	r2, [r3], -ip, asr #28
    1c38:	03302a9e 	teqeq	r0, #647168	; 0x9e000
    1c3c:	36032e4c 	strcc	r2, [r3], -ip, asr #28
    1c40:	03212fac 	teqeq	r1, #172, 30	; 0x2b0
    1c44:	0c032e78 	stceq	14, cr2, [r3], {120}	; 0x78
    1c48:	4a440358 	bmi	11029b0 <__RW_SIZE__+0x1102418>
    1c4c:	75661003 	strbvc	r1, [r6, #-3]!
    1c50:	7603222c 	strvc	r2, [r3], -ip, lsr #4
    1c54:	033e2820 	teqeq	lr, #32, 16	; 0x200000
    1c58:	79033c76 	stmdbvc	r3, {r1, r2, r4, r5, r6, sl, fp, ip, sp}
    1c5c:	580b033c 	stmdapl	fp, {r2, r3, r4, r5, r8, r9}
    1c60:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1c64:	7503580b 	strvc	r5, [r3, #-2059]	; 0xfffff7f5
    1c68:	580b032e 	stmdapl	fp, {r1, r2, r3, r5, r8, r9}
    1c6c:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1c70:	2f3d822a 	svccs	0x003d822a
    1c74:	032e5403 	teqeq	lr, #50331648	; 0x3000000
    1c78:	3d3d902a 	ldccc	0, cr9, [sp, #-168]!	; 0xffffff58
    1c7c:	032e5403 	teqeq	lr, #50331648	; 0x3000000
    1c80:	3d3dac2a 	ldccc	12, cr10, [sp, #-168]!	; 0xffffff58
    1c84:	032e5403 	teqeq	lr, #50331648	; 0x3000000
    1c88:	3d3dac2a 	ldccc	12, cr10, [sp, #-168]!	; 0xffffff58
    1c8c:	032e5403 	teqeq	lr, #50331648	; 0x3000000
    1c90:	3d3dac2a 	ldccc	12, cr10, [sp, #-168]!	; 0xffffff58
    1c94:	032e5403 	teqeq	lr, #50331648	; 0x3000000
    1c98:	0200ba1c 	andeq	fp, r0, #28, 20	; 0x1c000
    1c9c:	4a060104 	bmi	1820b4 <__RW_SIZE__+0x181b1c>
    1ca0:	01040200 	mrseq	r0, R12_usr
    1ca4:	03332106 	teqeq	r3, #-2147483647	; 0x80000001
    1ca8:	1c034a5e 	stcne	10, cr4, [r3], {94}	; 0x5e
    1cac:	03334bba 	teqeq	r3, #190464	; 0x2e800
    1cb0:	1c034a5e 	stcne	10, cr4, [r3], {94}	; 0x5e
    1cb4:	46334bba 			; <UNDEFINED> instruction: 0x46334bba
    1cb8:	30474b30 	subcc	r4, r7, r0, lsr fp
    1cbc:	01040200 	mrseq	r0, R12_usr
    1cc0:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    1cc4:	2f060104 	svccs	0x00060104
    1cc8:	474b3047 	strbmi	r3, [fp, -r7, asr #32]
    1ccc:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1cd0:	02004901 	andeq	r4, r0, #16384	; 0x4000
    1cd4:	492f0104 	stmdbmi	pc!, {r2, r8}	; <UNPREDICTABLE>
    1cd8:	4a21032f 	bmi	84299c <__RW_SIZE__+0x842404>
    1cdc:	08236323 	stmdaeq	r3!, {r0, r1, r5, r8, r9, sp, lr}
    1ce0:	84aa2be9 	strthi	r2, [sl], #3049	; 0xbe9
    1ce4:	84aa84aa 	strthi	r8, [sl], #1194	; 0x4aa
    1ce8:	3faf84aa 	svccc	0x00af84aa
    1cec:	3e306241 	cdpcc	2, 3, cr6, cr0, cr1, {2}
    1cf0:	414d357e 	hvcmi	54110	; 0xd35e
    1cf4:	02003048 	andeq	r3, r0, #72	; 0x48
    1cf8:	4a060104 	bmi	182110 <__RW_SIZE__+0x181b78>
    1cfc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1d00:	367d5906 	ldrbtcc	r5, [sp], -r6, lsl #18
    1d04:	572f214e 	strpl	r2, [pc, -lr, asr #2]!
    1d08:	251b2140 	ldrcs	r2, [fp, #-320]	; 0xfffffec0
    1d0c:	312f2f2a 	teqcc	pc, sl, lsr #30
    1d10:	7def032f 	stclvc	3, cr0, [pc, #188]!	; 1dd4 <__RW_SIZE__+0x183c>
    1d14:	2c22642e 	cfstrscs	mvf6, [r2], #-184	; 0xffffff48
    1d18:	a6200a03 	strtge	r0, [r0], -r3, lsl #20
    1d1c:	82028a03 	andhi	r8, r2, #12288	; 0x3000
    1d20:	08218121 	stmdaeq	r1!, {r0, r5, r8, pc}
    1d24:	3f3d0813 	svccc	0x003d0813
    1d28:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1d2c:	00220802 	eoreq	r0, r2, r2, lsl #16
    1d30:	2d020402 	cfstrscs	mvf0, [r2, #-8]
    1d34:	5a353330 	bpl	d4e9fc <__RW_SIZE__+0xd4e464>
    1d38:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1d3c:	222c2009 	eorcs	r2, ip, #9
    1d40:	3a302c41 	bcc	c0ce4c <__RW_SIZE__+0xc0c8b4>
    1d44:	3c0e03a0 	stccc	3, cr0, [lr], {160}	; 0xa0
    1d48:	82080d03 	andhi	r0, r8, #3, 26	; 0xc0
    1d4c:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    1d50:	02002e0d 	andeq	r2, r0, #13, 28	; 0xd0
    1d54:	003e0304 	eorseq	r0, lr, r4, lsl #6
    1d58:	06010402 	streq	r0, [r1], -r2, lsl #8
    1d5c:	03430674 	movteq	r0, #13940	; 0x3674
    1d60:	7503660b 	strvc	r6, [r3, #-1547]	; 0xfffff9f5
    1d64:	0200224a 	andeq	r2, r0, #-1610612732	; 0xa0000004
    1d68:	b8030104 	stmdalt	r3, {r2, r8}
    1d6c:	02009e7d 	andeq	r9, r0, #2000	; 0x7d0
    1d70:	ed030104 	stfs	f0, [r3, #-16]
    1d74:	e8032e00 	stmda	r3, {r9, sl, fp, sp}
    1d78:	034c7401 	movteq	r7, #50177	; 0xc401
    1d7c:	033c7da9 	teqeq	ip, #10816	; 0x2a40
    1d80:	3e8202db 	mcrcc	2, 4, r0, cr2, cr11, {6}
    1d84:	6f033d60 	svcvs	0x00033d60
    1d88:	4a15033c 	bmi	542a80 <__RW_SIZE__+0x5424e8>
    1d8c:	2e7e9803 	cdpcs	8, 7, cr9, cr14, cr3, {0}
    1d90:	0801ec03 	stmdaeq	r1, {r0, r1, sl, fp, sp, lr, pc}
    1d94:	2f2f309e 	svccs	0x002f309e
    1d98:	1e21212c 	sufnesp	f2, f1, #4.0
    1d9c:	2f2f1c32 	svccs	0x002f1c32
    1da0:	4234322c 	eorsmi	r3, r4, #44, 4	; 0xc0000002
    1da4:	587db003 	ldmdapl	sp!, {r0, r1, ip, sp, pc}^
    1da8:	3c02d403 	cfstrscc	mvf13, [r2], {3}
    1dac:	01040200 	mrseq	r0, R12_usr
    1db0:	4c062e06 	stcmi	14, cr2, [r6], {6}
    1db4:	667da603 	ldrbtvs	sl, [sp], -r3, lsl #12
    1db8:	d6033a22 	strle	r3, [r3], -r2, lsr #20
    1dbc:	3e354a02 	vaddcc.f32	s8, s10, s4
    1dc0:	223c5403 	eorscs	r5, ip, #50331648	; 0x3000000
    1dc4:	01040200 	mrseq	r0, R12_usr
    1dc8:	5a746703 	bpl	1d1b9dc <__RW_SIZE__+0x1d1b444>
    1dcc:	bc4a4203 	sfmlt	f4, 2, [sl], {3}
    1dd0:	3d03302d 	stccc	0, cr3, [r3, #-180]	; 0xffffff4c
    1dd4:	7de4032e 	stclvc	3, cr0, [r4, #184]!	; 0xb8
    1dd8:	032f3d4a 	teqeq	pc, #4736	; 0x1280
    1ddc:	032002d0 	teqeq	r0, #208, 4
    1de0:	21207dae 	teqcs	r0, lr, lsr #27
    1de4:	cf032121 	svcgt	0x00032121
    1de8:	a2032002 	andge	r2, r3, #2
    1dec:	dc032e7f 	stcle	14, cr2, [r3], {127}	; 0x7f
    1df0:	a403207d 	strge	r2, [r3], #-125	; 0xffffff83
    1df4:	dc035802 	stcle	8, cr5, [r3], {2}
    1df8:	a703207d 	smlsdxge	r3, sp, r0, r2
    1dfc:	f6032e02 			; <UNDEFINED> instruction: 0xf6032e02
    1e00:	22f0ba7d 	rscscs	fp, r0, #512000	; 0x7d000
    1e04:	3c02e003 	stccc	0, cr14, [r2], {3}
    1e08:	2f4a7903 	svccs	0x004a7903
    1e0c:	667d8903 	ldrbtvs	r8, [sp], -r3, lsl #18
    1e10:	9e018503 	cfsh32ls	mvfx8, mvfx1, #3
    1e14:	03301f3d 	teqeq	r0, #61, 30	; 0xf4
    1e18:	034a7ef9 	movteq	r7, #44793	; 0xaef9
    1e1c:	3d9e0185 	ldfccs	f0, [lr, #532]	; 0x214
    1e20:	f903301f 			; <UNDEFINED> instruction: 0xf903301f
    1e24:	85034a7e 	strhi	r4, [r3, #-2686]	; 0xfffff582
    1e28:	1f3d9e01 	svcne	0x003d9e01
    1e2c:	4a5f0330 	bmi	17c2af4 <__RW_SIZE__+0x17c255c>
    1e30:	034c1e3e 	movteq	r1, #52798	; 0xce3e
    1e34:	034bac0e 	movteq	sl, #48142	; 0xbc0e
    1e38:	48873c76 	stmmi	r7, {r1, r2, r4, r5, r6, sl, fp, ip, sp}
    1e3c:	034a7803 	movteq	r7, #43011	; 0xa803
    1e40:	032e01db 	teqeq	lr, #-1073741770	; 0xc0000036
    1e44:	02003c69 	andeq	r3, r0, #26880	; 0x6900
    1e48:	82060104 	andhi	r0, r6, #4, 2
    1e4c:	02006506 	andeq	r6, r0, #25165824	; 0x1800000
    1e50:	74060104 	strvc	r0, [r6], #-260	; 0xfffffefc
    1e54:	02006506 	andeq	r6, r0, #25165824	; 0x1800000
    1e58:	74060104 	strvc	r0, [r6], #-260	; 0xfffffefc
    1e5c:	02006506 	andeq	r6, r0, #25165824	; 0x1800000
    1e60:	74060104 	strvc	r0, [r6], #-260	; 0xfffffefc
    1e64:	7ecb0306 	cdpvc	3, 12, cr0, cr11, cr6, {0}
    1e68:	73033dd6 	movwvc	r3, #15830	; 0x3dd6
    1e6c:	200e032e 	andcs	r0, lr, lr, lsr #6
    1e70:	2071032f 	rsbscs	r0, r1, pc, lsr #6
    1e74:	2e7fb303 	cdpcs	3, 7, cr11, cr15, cr3, {0}
    1e78:	3b130824 	blcc	4c3f10 <__RW_SIZE__+0x4c3978>
    1e7c:	2f1fc930 	svccs	0x001fc930
    1e80:	02f10337 	rscseq	r0, r1, #-603979776	; 0xdc000000
    1e84:	032d2f3c 	teqeq	sp, #60, 30	; 0xf0
    1e88:	03207cf2 	teqeq	r0, #61952	; 0xf200
    1e8c:	033c038f 	teqeq	ip, #1006632962	; 0x3c000002
    1e90:	032e7cf1 	teqeq	lr, #61696	; 0xf100
    1e94:	03f20394 	mvnseq	r0, #148, 6	; 0x50000002
    1e98:	03207cec 	teqeq	r0, #236, 24	; 0xec00
    1e9c:	222e0394 	eorcs	r0, lr, #148, 6	; 0x50000002
    1ea0:	207cea03 	rsbscs	lr, ip, r3, lsl #20
    1ea4:	f2039203 	vhsub.s8	d9, d3, d3
    1ea8:	034a0b03 	movteq	r0, #43779	; 0xab03
    1eac:	2b027ce3 	blcs	a1240 <__RW_SIZE__+0xa0ca8>
    1eb0:	03a50301 			; <UNDEFINED> instruction: 0x03a50301
    1eb4:	02003066 	andeq	r3, r0, #102	; 0x66
    1eb8:	3c060104 	stfccs	f0, [r6], {4}
    1ebc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1ec0:	7cd90306 	ldclvc	3, cr0, [r9], {6}
    1ec4:	03a3034a 			; <UNDEFINED> instruction: 0x03a3034a
    1ec8:	7ee103ac 	cdpvc	3, 14, cr0, cr1, cr12, {5}
    1ecc:	034b082e 	movteq	r0, #47150	; 0xb82e
    1ed0:	120801a8 	andne	r0, r8, #168, 2	; 0x2a
    1ed4:	3c7cd303 	ldclcc	3, cr13, [ip], #-12
    1ed8:	ac039d03 	stcge	13, cr9, [r3], {3}
    1edc:	827ce303 	rsbshi	lr, ip, #201326592	; 0xc000000
    1ee0:	ac039d03 	stcge	13, cr9, [r3], {3}
    1ee4:	827ce303 	rsbshi	lr, ip, #201326592	; 0xc000000
    1ee8:	ac039d03 	stcge	13, cr9, [r3], {3}
    1eec:	907ce303 	rsbsls	lr, ip, r3, lsl #6
    1ef0:	ac039d03 	stcge	13, cr9, [r3], {3}
    1ef4:	907ce303 	rsbsls	lr, ip, r3, lsl #6
    1ef8:	0803b103 	stmdaeq	r3, {r0, r1, r8, ip, sp, pc}
    1efc:	222c2212 	eorcs	r2, ip, #536870913	; 0x20000001
    1f00:	224de5c9 	subcs	lr, sp, #843055104	; 0x32400000
    1f04:	59bb222c 	ldmibpl	fp!, {r2, r3, r5, r9, sp}
    1f08:	c99f9f1f 	ldmibgt	pc, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    1f0c:	682f3d40 	stmdavs	pc!, {r6, r8, sl, fp, ip, sp}	; <UNPREDICTABLE>
    1f10:	913d2f3d 	teqls	sp, sp, lsr pc
    1f14:	22020903 	andcs	r0, r2, #49152	; 0xc000
    1f18:	9e600301 	cdpls	3, 6, cr0, cr0, cr1, {0}
    1f1c:	03201d03 	teqeq	r0, #3, 26	; 0xc0
    1f20:	54035818 	strpl	r5, [r3], #-2072	; 0xfffff7e8
    1f24:	202c032e 	eorcs	r0, ip, lr, lsr #6
    1f28:	912e5203 	teqls	lr, r3, lsl #4
    1f2c:	3003adad 	andcc	sl, r3, sp, lsr #27
    1f30:	1c22309e 	stcne	0, cr3, [r2], #-632	; 0xfffffd88
    1f34:	033c6303 	teqeq	ip, #201326592	; 0xc000000
    1f38:	4b2f2e13 	blmi	bcd78c <__RW_SIZE__+0xbcd1f4>
    1f3c:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1f40:	03ad4a60 			; <UNDEFINED> instruction: 0x03ad4a60
    1f44:	1703ba24 	strne	fp, [r3, -r4, lsr #20]
    1f48:	032f5966 	teqeq	pc, #1671168	; 0x198000
    1f4c:	032f4a78 	teqeq	pc, #120, 20	; 0x78000
    1f50:	99033c70 	stmdbls	r3, {r4, r5, r6, sl, fp, ip, sp}
    1f54:	e703207e 	smlsdx	r3, lr, r0, r2
    1f58:	03302001 	teqeq	r0, #1
    1f5c:	2f2e7e98 	svccs	0x002e7e98
    1f60:	e203312f 	and	r3, r3, #-1073741813	; 0xc000000b
    1f64:	9c032e01 	stcls	14, cr2, [r3], {1}
    1f68:	e3032e7e 	movw	r2, #15998	; 0x3e7e
    1f6c:	99032001 	stmdbls	r3, {r0, sp}
    1f70:	034f2e7e 	movteq	r2, #65150	; 0xfe7e
    1f74:	032001e2 	teqeq	r0, #-2147483592	; 0x80000038
    1f78:	30207e9e 	mlacc	r0, lr, lr, r7
    1f7c:	587def03 	ldmdapl	sp!, {r0, r1, r8, r9, sl, fp, sp, lr, pc}^
    1f80:	032c2248 	teqeq	ip, #72, 4	; 0x80000004
    1f84:	03a6200a 			; <UNDEFINED> instruction: 0x03a6200a
    1f88:	2f9003db 	svccs	0x009003db
    1f8c:	01000402 	tsteq	r0, r2, lsl #8
    1f90:	00005201 	andeq	r5, r0, r1, lsl #4
    1f94:	2e000200 	cdpcs	2, 0, cr0, cr0, cr0, {0}
    1f98:	02000000 	andeq	r0, r0, #0
    1f9c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1fa0:	01010100 	mrseq	r0, (UNDEF: 17)
    1fa4:	00000001 	andeq	r0, r0, r1
    1fa8:	01000001 	tsteq	r0, r1
    1fac:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
    1fb0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    1fb4:	0000632e 	andeq	r6, r0, lr, lsr #6
    1fb8:	6f630000 	svcvs	0x00630000
    1fbc:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    1fc0:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    1fc4:	00000000 	andeq	r0, r0, r0
    1fc8:	02050000 	andeq	r0, r5, #0
    1fcc:	08008388 	stmdaeq	r0, {r3, r7, r8, r9, pc}
    1fd0:	79032715 	stmdbvc	r3, {r0, r2, r4, r8, r9, sl, sp}
    1fd4:	4c5b2758 	mrrcmi	7, 5, r2, fp, cr8
    1fd8:	00242c3e 	eoreq	r2, r4, lr, lsr ip
    1fdc:	03010402 	movweq	r0, #5122	; 0x1402
    1fe0:	09023c77 	stmdbeq	r2, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp}
    1fe4:	42010100 	andmi	r0, r1, #0, 2
    1fe8:	02000002 	andeq	r0, r0, #2
    1fec:	00009900 	andeq	r9, r0, r0, lsl #18
    1ff0:	fb010200 	blx	427fa <__RW_SIZE__+0x42262>
    1ff4:	01000d0e 	tsteq	r0, lr, lsl #26
    1ff8:	00010101 	andeq	r0, r1, r1, lsl #2
    1ffc:	00010000 	andeq	r0, r1, r0
    2000:	3a430100 	bcc	10c2408 <__RW_SIZE__+0x10c1e70>
    2004:	646f435c 	strbtvs	r4, [pc], #-860	; 200c <__RW_SIZE__+0x1a74>
    2008:	756f5365 	strbvc	r5, [pc, #-869]!	; 1cab <__RW_SIZE__+0x1713>
    200c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    2010:	6f535c79 	svcvs	0x00535c79
    2014:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    2018:	47207972 			; <UNDEFINED> instruction: 0x47207972
    201c:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    2020:	2f657469 	svccs	0x00657469
    2024:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    2028:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    202c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    2030:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    2034:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    2038:	73000065 	movwvc	r0, #101	; 0x65
    203c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2040:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2044:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
    2048:	00000063 	andeq	r0, r0, r3, rrx
    204c:	726f6300 	rsbvc	r6, pc, #0, 6
    2050:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    2054:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    2058:	73000000 	movwvc	r0, #0
    205c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2060:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2064:	0000682e 	andeq	r6, r0, lr, lsr #16
    2068:	74730000 	ldrbtvc	r0, [r3], #-0
    206c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    2070:	0100682e 	tsteq	r0, lr, lsr #16
    2074:	65640000 	strbvs	r0, [r4, #-0]!
    2078:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    207c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    2080:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    2084:	00000068 	andeq	r0, r0, r8, rrx
    2088:	05000000 	streq	r0, [r0, #-0]
    208c:	0083cc02 	addeq	ip, r3, r2, lsl #24
    2090:	01250308 	teqeq	r5, r8, lsl #6
    2094:	31202b23 	teqcc	r0, r3, lsr #22
    2098:	02040200 	andeq	r0, r4, #0, 4
    209c:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
    20a0:	0200aa02 	andeq	sl, r0, #8192	; 0x2000
    20a4:	00220204 	eoreq	r0, r2, r4, lsl #4
    20a8:	2c020402 	cfstrscs	mvf0, [r2], {2}
    20ac:	4a700340 	bmi	1c02db4 <__RW_SIZE__+0x1c0281c>
    20b0:	2a03c921 	bcs	f453c <__RW_SIZE__+0xf3fa4>
    20b4:	212d13ba 			; <UNDEFINED> instruction: 0x212d13ba
    20b8:	21580c03 	cmpcs	r8, r3, lsl #24
    20bc:	2f2d212d 	svccs	0x002d212d
    20c0:	752e5a03 	strvc	r5, [lr, #-2563]!	; 0xfffff5fd
    20c4:	22087675 	andcs	r7, r8, #122683392	; 0x7500000
    20c8:	ad852556 	cfstr32ge	mvfx2, [r5, #344]	; 0x158
    20cc:	91741d03 	cmnls	r4, r3, lsl #26
    20d0:	03759175 	cmneq	r5, #1073741853	; 0x4000001d
    20d4:	03d78259 	bicseq	r8, r7, #-1879048187	; 0x90000005
    20d8:	2d13e433 	cfldrscs	mvf14, [r3, #-204]	; 0xffffff34
    20dc:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
    20e0:	03212d13 	teqeq	r1, #1216	; 0x4c0
    20e4:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
    20e8:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
    20ec:	03212d13 	teqeq	r1, #1216	; 0x4c0
    20f0:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
    20f4:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
    20f8:	03212d13 	teqeq	r1, #1216	; 0x4c0
    20fc:	0313580e 	tsteq	r3, #917504	; 0xe0000
    2100:	0321820b 	teqeq	r1, #-1342177280	; 0xb0000000
    2104:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2108:	03213c0b 	teqeq	r1, #2816	; 0xb00
    210c:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2110:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2114:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2118:	03213c0b 	teqeq	r1, #2816	; 0xb00
    211c:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2120:	03213c0b 	teqeq	r1, #2816	; 0xb00
    2124:	30223c0e 	eorcc	r3, r2, lr, lsl #24
    2128:	da030204 	ble	c2940 <__RW_SIZE__+0xc23a8>
    212c:	01042e09 	tsteq	r4, r9, lsl #28
    2130:	2e76a403 	cdpcs	4, 7, cr10, cr6, cr3, {0}
    2134:	0204213d 	andeq	r2, r4, #1073741839	; 0x4000000f
    2138:	3c09da03 	stccc	10, cr13, [r9], {3}
    213c:	a4030104 	strge	r0, [r3], #-260	; 0xfffffefc
    2140:	21214a76 	teqcs	r1, r6, ror sl
    2144:	da030204 	ble	c295c <__RW_SIZE__+0xc23c4>
    2148:	01042009 	tsteq	r4, r9
    214c:	2e76a803 	cdpcs	8, 7, cr10, cr6, cr3, {0}
    2150:	213c0a03 	teqcs	ip, r3, lsl #20
    2154:	213c0b03 	teqcs	ip, r3, lsl #22
    2158:	213c0b03 	teqcs	ip, r3, lsl #22
    215c:	213c0b03 	teqcs	ip, r3, lsl #22
    2160:	213c0b03 	teqcs	ip, r3, lsl #22
    2164:	213c0b03 	teqcs	ip, r3, lsl #22
    2168:	213c0b03 	teqcs	ip, r3, lsl #22
    216c:	213c0b03 	teqcs	ip, r3, lsl #22
    2170:	213c0b03 	teqcs	ip, r3, lsl #22
    2174:	213c0c03 	teqcs	ip, r3, lsl #24
    2178:	213c0c03 	teqcs	ip, r3, lsl #24
    217c:	213c0b03 	teqcs	ip, r3, lsl #22
    2180:	213c0b03 	teqcs	ip, r3, lsl #22
    2184:	233c0b03 	teqcs	ip, #3072	; 0xc00
    2188:	ad030204 	sfmge	f0, 4, [r3, #-16]
    218c:	0104d608 	tsteq	r4, r8, lsl #12
    2190:	2e77d303 	cdpcs	3, 7, cr13, cr7, cr3, {0}
    2194:	0204214b 	andeq	r2, r4, #-1073741806	; 0xc0000012
    2198:	2008ab03 	andcs	sl, r8, r3, lsl #22
    219c:	d3030104 	movwle	r0, #12548	; 0x3104
    21a0:	21214a77 	teqcs	r1, r7, ror sl
    21a4:	ab030204 	blge	c29bc <__RW_SIZE__+0xc2424>
    21a8:	01042008 	tsteq	r4, r8
    21ac:	2e77d703 	cdpcs	7, 7, cr13, cr7, cr3, {0}
    21b0:	212e0a03 	teqcs	lr, r3, lsl #20
    21b4:	213c0c03 	teqcs	ip, r3, lsl #24
    21b8:	213c0c03 	teqcs	ip, r3, lsl #24
    21bc:	213c0b03 	teqcs	ip, r3, lsl #22
    21c0:	213c0b03 	teqcs	ip, r3, lsl #22
    21c4:	213c0b03 	teqcs	ip, r3, lsl #22
    21c8:	133c0d03 	teqne	ip, #3, 26	; 0xc0
    21cc:	03212d59 	teqeq	r1, #5696	; 0x1640
    21d0:	03219e0b 	teqeq	r1, #11, 28	; 0xb0
    21d4:	03213c0b 	teqeq	r1, #2816	; 0xb00
    21d8:	03213c0b 	teqeq	r1, #2816	; 0xb00
    21dc:	03213c0b 	teqeq	r1, #2816	; 0xb00
    21e0:	03213c0b 	teqeq	r1, #2816	; 0xb00
    21e4:	03213c0b 	teqeq	r1, #2816	; 0xb00
    21e8:	67213c0e 	strvs	r3, [r1, -lr, lsl #24]!
    21ec:	21580b03 	cmpcs	r8, r3, lsl #22
    21f0:	213c0b03 	teqcs	ip, r3, lsl #22
    21f4:	233c0b03 	teqcs	ip, #3072	; 0xc00
    21f8:	d3030204 	movwle	r0, #12804	; 0x3204
    21fc:	0104d606 	tsteq	r4, r6, lsl #12
    2200:	2e79ad03 	cdpcs	13, 7, cr10, cr9, cr3, {0}
    2204:	0204214b 	andeq	r2, r4, #-1073741806	; 0xc0000012
    2208:	2e06d103 	mvfcss	f5, f3
    220c:	ad030104 	stfges	f0, [r3, #-16]
    2210:	21214a79 	teqcs	r1, r9, ror sl
    2214:	d1030204 	tstle	r3, r4, lsl #4
    2218:	01042006 	tsteq	r4, r6
    221c:	2e79b103 	expcse	f3, f3
    2220:	213c0a03 	teqcs	ip, r3, lsl #20
    2224:	213c0b03 	teqcs	ip, r3, lsl #22
    2228:	01000202 	tsteq	r0, r2, lsl #4
    222c:	00009d01 	andeq	r9, r0, r1, lsl #26
    2230:	72000200 	andvc	r0, r0, #0, 4
    2234:	02000000 	andeq	r0, r0, #0
    2238:	0d0efb01 	vstreq	d15, [lr, #-4]
    223c:	01010100 	mrseq	r0, (UNDEF: 17)
    2240:	00000001 	andeq	r0, r0, r1
    2244:	01000001 	tsteq	r0, r1
    2248:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    224c:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    2250:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2254:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    2258:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    225c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    2260:	2b2b4720 	blcs	ad3ee8 <__RW_SIZE__+0xad3950>
    2264:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    2268:	72612f65 	rsbvc	r2, r1, #404	; 0x194
    226c:	6f6e2d6d 	svcvs	0x006e2d6d
    2270:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    2274:	2f696261 	svccs	0x00696261
    2278:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    227c:	00656475 	rsbeq	r6, r5, r5, ror r4
    2280:	73797300 	cmnvc	r9, #0, 6
    2284:	6b636974 	blvs	18dc85c <__RW_SIZE__+0x18dc2c4>
    2288:	0000632e 	andeq	r6, r0, lr, lsr #6
    228c:	6f630000 	svcvs	0x00630000
    2290:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    2294:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    2298:	00000000 	andeq	r0, r0, r0
    229c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    22a0:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    22a4:	00000100 	andeq	r0, r0, r0, lsl #2
    22a8:	02050000 	andeq	r0, r5, #0
    22ac:	08008810 	stmdaeq	r0, {r4, fp, pc}
    22b0:	e5672115 	strb	r2, [r7, #-277]!	; 0xfffffeeb
    22b4:	b021211f 	eorlt	r2, r1, pc, lsl r1
    22b8:	1e218313 	mcrne	3, 1, r8, cr1, cr3, {0}
    22bc:	13322121 	teqne	r2, #1073741832	; 0x40000008
    22c0:	23591386 	cmpcs	r9, #402653186	; 0x18000002
    22c4:	13235913 	teqne	r3, #311296	; 0x4c000
    22c8:	00030259 	andeq	r0, r3, r9, asr r2
    22cc:	01be0101 			; <UNDEFINED> instruction: 0x01be0101
    22d0:	00020000 	andeq	r0, r2, r0
    22d4:	0000007f 	andeq	r0, r0, pc, ror r0
    22d8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    22dc:	0101000d 	tsteq	r1, sp
    22e0:	00000101 	andeq	r0, r0, r1, lsl #2
    22e4:	00000100 	andeq	r0, r0, r0, lsl #2
    22e8:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
    22ec:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    22f0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    22f4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    22f8:	756f535c 	strbvc	r5, [pc, #-860]!	; 1fa4 <__RW_SIZE__+0x1a0c>
    22fc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    2300:	2b472079 	blcs	11ca4ec <__RW_SIZE__+0x11c9f54>
    2304:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    2308:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    230c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    2310:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    2314:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2318:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    231c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    2320:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
    2324:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    2328:	00000063 	andeq	r0, r0, r3, rrx
    232c:	726f6300 	rsbvc	r6, pc, #0, 6
    2330:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    2334:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    2338:	73000000 	movwvc	r0, #0
    233c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2340:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2344:	0000682e 	andeq	r6, r0, lr, lsr #16
    2348:	74730000 	ldrbtvc	r0, [r3], #-0
    234c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    2350:	0100682e 	tsteq	r0, lr, lsr #16
    2354:	00000000 	andeq	r0, r0, r0
    2358:	88b00205 	ldmhi	r0!, {r0, r2, r9}
    235c:	12030800 	andne	r0, r3, #0, 16
    2360:	2f5a2401 	svccs	0x005a2401
    2364:	2c302a21 	ldccs	10, cr2, [r0], #-132	; 0xffffff7c
    2368:	03212122 	teqeq	r1, #-2147483640	; 0x80000008
    236c:	0327207a 	teqeq	r7, #122	; 0x7a
    2370:	23352079 	teqcs	r5, #121	; 0x79
    2374:	232b312b 	teqcs	fp, #-1073741814	; 0xc000000a
    2378:	4c1e222c 	lfmmi	f2, 4, [lr], {44}	; 0x2c
    237c:	0067593e 	rsbeq	r5, r7, lr, lsr r9
    2380:	59010402 	stmdbpl	r1, {r1, sl}
    2384:	23d74437 	bicscs	r4, r7, #922746880	; 0x37000000
    2388:	00674b1d 	rsbeq	r4, r7, sp, lsl fp
    238c:	59010402 	stmdbpl	r1, {r1, sl}
    2390:	592c225a 	stmdbpl	ip!, {r1, r3, r4, r6, r9, sp}
    2394:	4b592d21 	blmi	164d820 <__RW_SIZE__+0x164d288>
    2398:	2c5a2131 	ldfcse	f2, [sl], {49}	; 0x31
    239c:	2a2f2130 	bcs	bca864 <__RW_SIZE__+0xbca2cc>
    23a0:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
    23a4:	153f5959 	ldrne	r5, [pc, #-2393]!	; 1a53 <__RW_SIZE__+0x14bb>
    23a8:	68592d3d 	ldmdavs	r9, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
    23ac:	0204214f 	andeq	r2, r4, #-1073741805	; 0xc0000013
    23b0:	200ba203 	andcs	sl, fp, r3, lsl #4
    23b4:	f1030104 			; <UNDEFINED> instruction: 0xf1030104
    23b8:	02046674 	andeq	r6, r4, #116, 12	; 0x7400000
    23bc:	2e0b8f03 	cdpcs	15, 0, cr8, cr11, cr3, {0}
    23c0:	f1030104 			; <UNDEFINED> instruction: 0xf1030104
    23c4:	2c3e2e74 	ldccs	14, cr2, [lr], #-464	; 0xfffffe30
    23c8:	592d2159 	pushpl	{r0, r3, r4, r6, r8, sp}
    23cc:	2e6b034c 	cdpcs	3, 6, cr0, cr11, cr12, {2}
    23d0:	3a242a4e 	bcc	90cd10 <__RW_SIZE__+0x90c778>
    23d4:	21301c4c 	teqcs	r0, ip, asr #24
    23d8:	2121222b 	teqcs	r1, fp, lsr #4
    23dc:	03020422 	movweq	r0, #9250	; 0x2422
    23e0:	04200bc2 	strteq	r0, [r0], #-3010	; 0xfffff43e
    23e4:	74be0301 	ldrtvc	r0, [lr], #769	; 0x301
    23e8:	02044b2e 	andeq	r4, r4, #47104	; 0xb800
    23ec:	200bc103 	andcs	ip, fp, r3, lsl #2
    23f0:	bf030104 	svclt	0x00030104
    23f4:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
    23f8:	3c0bc103 	stfccd	f4, [fp], {3}
    23fc:	bf030104 	svclt	0x00030104
    2400:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
    2404:	200bc103 	andcs	ip, fp, r3, lsl #2
    2408:	c1030104 	tstgt	r3, r4, lsl #2
    240c:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
    2410:	580b8a03 	stmdapl	fp, {r0, r1, r9, fp, pc}
    2414:	f8030104 			; <UNDEFINED> instruction: 0xf8030104
    2418:	0a032074 	beq	ca5f0 <__RW_SIZE__+0xca058>
    241c:	2a253f58 	bcs	952184 <__RW_SIZE__+0x951bec>
    2420:	2c242a4e 	stccs	10, cr2, [r4], #-312	; 0xfffffec8
    2424:	2b1f3256 	blcs	7ced84 <__RW_SIZE__+0x7ce7ec>
    2428:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
    242c:	59596759 	ldmdbpl	r9, {r0, r3, r4, r6, r8, r9, sl, sp, lr}^
    2430:	2184133f 	orrcs	r1, r4, pc, lsr r3
    2434:	13235f1f 	teqne	r3, #31, 30	; 0x7c
    2438:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
    243c:	3d2c5a13 	vstmdbcc	ip!, {s10-s28}
    2440:	213d2d21 	teqcs	sp, r1, lsr #26
    2444:	2d3d592d 	ldccs	9, cr5, [sp, #-180]!	; 0xffffff4c
    2448:	67213275 			; <UNDEFINED> instruction: 0x67213275
    244c:	1d232f08 	stcne	15, cr2, [r3, #-32]!	; 0xffffffe0
    2450:	1386593e 	orrne	r5, r6, #1015808	; 0xf8000
    2454:	5a13869f 	bpl	4e3ed8 <__RW_SIZE__+0x4e3940>
    2458:	2d213d2c 	stccs	13, cr3, [r1, #-176]!	; 0xffffff50
    245c:	592d213d 	pushpl	{r0, r2, r3, r4, r5, r8, sp}
    2460:	32592d3d 	subscc	r2, r9, #3904	; 0xf40
    2464:	222c5a22 	eorcs	r5, ip, #139264	; 0x22000
    2468:	3e08261c 	mcrcc	6, 0, r2, cr8, cr12, {0}
    246c:	301eca08 	andscc	ip, lr, r8, lsl #20
    2470:	be13cc22 	cdplt	12, 1, cr12, cr3, cr2, {1}
    2474:	08215721 	stmdaeq	r1!, {r0, r5, r8, r9, sl, ip, lr}
    2478:	212f1fbb 			; <UNDEFINED> instruction: 0x212f1fbb
    247c:	305b216a 	subscc	r2, fp, sl, ror #2
    2480:	223f1d2c 	eorscs	r1, pc, #44, 26	; 0xb00
    2484:	1e680822 	cdpne	8, 6, cr0, cr8, cr2, {1}
    2488:	026a2230 	rsbeq	r2, sl, #48, 4
    248c:	0101000d 	tsteq	r1, sp
    2490:	0000027a 	andeq	r0, r0, sl, ror r2
    2494:	01180002 	tsteq	r8, r2
    2498:	01020000 	mrseq	r0, (UNDEF: 2)
    249c:	000d0efb 	strdeq	r0, [sp], -fp
    24a0:	01010101 	tsteq	r1, r1, lsl #2
    24a4:	01000000 	mrseq	r0, (UNDEF: 0)
    24a8:	43010000 	movwmi	r0, #4096	; 0x1000
    24ac:	6f435c3a 	svcvs	0x00435c3a
    24b0:	6f536564 	svcvs	0x00536564
    24b4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    24b8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    24bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    24c0:	20797265 	rsbscs	r7, r9, r5, ror #4
    24c4:	202b2b47 	eorcs	r2, fp, r7, asr #22
    24c8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    24cc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    24d0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    24d4:	61652d65 	cmnvs	r5, r5, ror #26
    24d8:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    24dc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    24e0:	43006564 	movwmi	r6, #1380	; 0x564
    24e4:	6f435c3a 	svcvs	0x00435c3a
    24e8:	6f536564 	svcvs	0x00536564
    24ec:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    24f0:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    24f4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    24f8:	20797265 	rsbscs	r7, r9, r5, ror #4
    24fc:	202b2b47 	eorcs	r2, fp, r7, asr #22
    2500:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    2504:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2508:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    250c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2510:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2514:	61652d65 	cmnvs	r5, r5, ror #26
    2518:	342f6962 	strtcc	r6, [pc], #-2402	; 2520 <__RW_SIZE__+0x1f88>
    251c:	312e382e 	teqcc	lr, lr, lsr #16
    2520:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2524:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    2528:	61750000 	cmnvs	r5, r0
    252c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    2530:	00000000 	andeq	r0, r0, r0
    2534:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    2538:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    253c:	0000682e 	andeq	r6, r0, lr, lsr #16
    2540:	74730000 	ldrbtvc	r0, [r3], #-0
    2544:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2548:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    254c:	00000068 	andeq	r0, r0, r8, rrx
    2550:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    2554:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    2558:	00010068 	andeq	r0, r1, r8, rrx
    255c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    2560:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    2564:	00020068 	andeq	r0, r2, r8, rrx
    2568:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    256c:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
    2570:	00020068 	andeq	r0, r2, r8, rrx
    2574:	79746300 	ldmdbvc	r4!, {r8, r9, sp, lr}^
    2578:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    257c:	00000100 	andeq	r0, r0, r0, lsl #2
    2580:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2584:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    2588:	73000001 	movwvc	r0, #1
    258c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    2590:	00682e67 	rsbeq	r2, r8, r7, ror #28
    2594:	73000001 	movwvc	r0, #1
    2598:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    259c:	00682e62 	rsbeq	r2, r8, r2, ror #28
    25a0:	3c000001 	stccc	0, cr0, [r0], {1}
    25a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
    25a8:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
    25ac:	0000003e 	andeq	r0, r0, lr, lsr r0
    25b0:	05000000 	streq	r0, [r0, #-0]
    25b4:	008e2002 	addeq	r2, lr, r2
    25b8:	5a251a08 	bpl	948de0 <__RW_SIZE__+0x948848>
    25bc:	2d213d2c 	stccs	13, cr3, [r1, #-176]!	; 0xffffff50
    25c0:	084c673d 	stmdaeq	ip, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr}^
    25c4:	59083d13 	stmdbpl	r8, {r0, r1, r4, r8, sl, fp, ip, sp}
    25c8:	1e68302f 	cdpne	0, 6, cr3, cr8, cr15, {1}
    25cc:	21212d21 	teqcs	r1, r1, lsr #26
    25d0:	00136a21 	andseq	r6, r3, r1, lsr #20
    25d4:	34010402 	strcc	r0, [r1], #-1026	; 0xfffffbfe
    25d8:	020029ad 	andeq	r2, r0, #2834432	; 0x2b4000
    25dc:	4a060104 	bmi	1829f4 <__RW_SIZE__+0x18245c>
    25e0:	21527506 	cmpcs	r2, r6, lsl #10
    25e4:	4b2e7603 	blmi	b9fdf8 <__RW_SIZE__+0xb9f860>
    25e8:	2575341d 	ldrbcs	r3, [r5, #-1053]!	; 0xfffffbe3
    25ec:	2e72034e 	cdpcs	3, 7, cr0, cr2, cr14, {2}
    25f0:	3c100375 	ldccc	3, cr0, [r0], {117}	; 0x75
    25f4:	212d413c 	teqcs	sp, ip, lsr r1
    25f8:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    25fc:	1d593c76 	ldclne	12, cr3, [r9, #-472]	; 0xfffffe28
    2600:	03257534 	teqeq	r5, #52, 10	; 0xd000000
    2604:	67034a0f 	strvs	r4, [r3, -pc, lsl #20]
    2608:	1b037558 	blne	dfb70 <__RW_SIZE__+0xdf5d8>
    260c:	3484132e 	strcc	r1, [r4], #814	; 0x32e
    2610:	01750331 	cmneq	r5, r1, lsr r3
    2614:	01040200 	mrseq	r0, R12_usr
    2618:	3e064a06 	vmlacc.f32	s8, s12, s12
    261c:	312e0f03 	teqcc	lr, r3, lsl #30
    2620:	20690323 	rsbcs	r0, r9, r3, lsr #6
    2624:	242e1703 	strtcs	r1, [lr], #-1795	; 0xfffff8fd
    2628:	03206503 	teqeq	r0, #12582912	; 0xc00000
    262c:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    2630:	0f033e20 	svceq	0x00033e20
    2634:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    2638:	4b303030 	blmi	c0e700 <__RW_SIZE__+0xc0e168>
    263c:	3c40031f 	mcrrcc	3, 1, r0, r0, cr15
    2640:	2000c703 	andcs	ip, r0, r3, lsl #14
    2644:	3c7fb903 	ldclcc	9, cr11, [pc], #-12	; 2640 <__RW_SIZE__+0x20a8>
    2648:	75377526 	ldrvc	r7, [r7, #-1318]!	; 0xfffffada
    264c:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    2650:	207fb603 	rsbscs	fp, pc, r3, lsl #12
    2654:	2e00ca03 	vmlacs.f32	s24, s0, s6
    2658:	207fb603 	rsbscs	fp, pc, r3, lsl #12
    265c:	03753191 	cmneq	r5, #1073741860	; 0x40000024
    2660:	033c00ca 	teqeq	ip, #202	; 0xca
    2664:	3f3e2e09 	svccc	0x003e2e09
    2668:	20750349 	rsbscs	r0, r5, r9, asr #6
    266c:	2e0d0322 	cdpcs	3, 0, cr0, cr13, cr2, {1}
    2670:	032e7203 	teqeq	lr, #805306368	; 0x30000000
    2674:	1e4c2014 	mcrne	0, 2, r2, cr12, cr4, {0}
    2678:	035f2222 	cmpeq	pc, #536870914	; 0x20000002
    267c:	19036671 	stmdbne	r3, {r0, r4, r5, r6, r9, sl, sp, lr}
    2680:	7803524a 	stmdavc	r3, {r1, r3, r6, r9, ip, lr}
    2684:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    2688:	2d3d223c 	lfmcs	f2, 4, [sp, #-240]!	; 0xffffff10
    268c:	0e031b21 	vmlaeq.f64	d1, d3, d17
    2690:	6203403c 	andvs	r4, r3, #60	; 0x3c
    2694:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    2698:	01040200 	mrseq	r0, R12_usr
    269c:	004a6703 	subeq	r6, sl, r3, lsl #14
    26a0:	4d010402 	cfstrsmi	mvf0, [r1, #-8]
    26a4:	01040200 	mrseq	r0, R12_usr
    26a8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    26ac:	13031e01 	movwne	r1, #15873	; 0x3e01
    26b0:	02003d2e 	andeq	r3, r0, #2944	; 0xb80
    26b4:	2e060104 	adfcss	f0, f6, f4
    26b8:	2e740306 	cdpcs	3, 7, cr0, cr4, cr6, {0}
    26bc:	154a2603 	strbne	r2, [sl, #-1539]	; 0xfffff9fd
    26c0:	20090348 	andcs	r0, r9, r8, asr #6
    26c4:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
    26c8:	0104200a 	tsteq	r4, sl
    26cc:	2e75ce03 	cdpcs	14, 7, cr12, cr5, cr3, {0}
    26d0:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
    26d4:	01044a0a 	tsteq	r4, sl, lsl #20
    26d8:	3c75ce03 	ldclcc	14, cr12, [r5], #-12
    26dc:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
    26e0:	0104200a 	tsteq	r4, sl
    26e4:	3c75c703 	ldclcc	7, cr12, [r5], #-12
    26e8:	e1030204 	tst	r3, r4, lsl #4
    26ec:	0104200a 	tsteq	r4, sl
    26f0:	2e759f03 	cdpcs	15, 7, cr9, cr5, cr3, {0}
    26f4:	e1030204 	tst	r3, r4, lsl #4
    26f8:	0104200a 	tsteq	r4, sl
    26fc:	3c759f03 	ldclcc	15, cr9, [r5], #-12
    2700:	e1030204 	tst	r3, r4, lsl #4
    2704:	4b033c0a 	blmi	d1734 <__RW_SIZE__+0xd119c>
    2708:	0002022e 	andeq	r0, r2, lr, lsr #4
    270c:	007c0101 	rsbseq	r0, ip, r1, lsl #2
    2710:	00020000 	andeq	r0, r2, r0
    2714:	0000001d 	andeq	r0, r0, sp, lsl r0
    2718:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    271c:	0101000d 	tsteq	r1, sp
    2720:	00000101 	andeq	r0, r0, r1, lsl #2
    2724:	00000100 	andeq	r0, r0, r0, lsl #2
    2728:	72630001 	rsbvc	r0, r3, #1
    272c:	732e3074 	teqvc	lr, #116	; 0x74
    2730:	00000000 	andeq	r0, r0, r0
    2734:	02050000 	andeq	r0, r5, #0
    2738:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
    273c:	0100fb03 	tsteq	r0, r3, lsl #22
    2740:	21222121 	teqcs	r2, r1, lsr #2
    2744:	2f212123 	svccs	0x00212123
    2748:	3021232f 	eorcc	r2, r1, pc, lsr #6
    274c:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
    2750:	2f21200a 	svccs	0x0021200a
    2754:	27303021 	ldrcs	r3, [r0, -r1, lsr #32]!
    2758:	2f222f2f 	svccs	0x00222f2f
    275c:	2121222f 	teqcs	r1, pc, lsr #4
    2760:	2f2f302f 	svccs	0x002f302f
    2764:	21212221 	teqcs	r1, r1, lsr #4
    2768:	2f21302f 	svccs	0x0021302f
    276c:	021b032f 	andseq	r0, fp, #-1140850688	; 0xbc000000
    2770:	2f210128 	svccs	0x00210128
    2774:	2f2f2121 	svccs	0x002f2121
    2778:	207f9803 	rsbscs	r9, pc, r3, lsl #16
    277c:	0d032f2f 	stceq	15, cr2, [r3, #-188]	; 0xffffff44
    2780:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
    2784:	2e120330 	mrccs	3, 0, r0, cr2, cr0, {1}
    2788:	00020230 	andeq	r0, r2, r0, lsr r2
    278c:	Address 0x0000278c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
       4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
       8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
       c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
      10:	43005243 	movwmi	r5, #579	; 0x243
      14:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
      18:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
      1c:	6963636b 	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, sp, lr}^
      20:	5c637473 	cfstrdpl	mvd7, [r3], #-460	; 0xfffffe34
      24:	6b736544 	blvs	1cd953c <__RW_SIZE__+0x1cd8fa4>
      28:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
      2c:	454d4147 	strbmi	r4, [sp, #-327]	; 0xfffffeb9
      30:	4f52505f 	svcmi	0x0052505f
      34:	5443454a 	strbpl	r4, [r3], #-1354	; 0xfffffab6
      38:	3139395c 	teqcc	r9, ip, asr r9
      3c:	6554202e 	ldrbvs	r2, [r4, #-46]	; 0xffffffd2
      40:	00317473 	eorseq	r7, r1, r3, ror r4
      44:	53414c46 	movtpl	r4, #7238	; 0x1c46
      48:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
      4c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
      50:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
      54:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
      58:	50525700 	subspl	r5, r2, r0, lsl #14
      5c:	6c630052 	stclvs	0, cr0, [r3], #-328	; 0xfffffeb8
      60:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
      64:	50410063 	subpl	r0, r1, r3, rrx
      68:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
      6c:	73005254 	movwvc	r5, #596	; 0x254
      70:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
      74:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
      78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
      7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
      80:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
      84:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      88:	66667542 	strbtvs	r7, [r6], -r2, asr #10
      8c:	4f007265 	svcmi	0x00007265
      90:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
      94:	75005259 	strvc	r5, [r0, #-601]	; 0xfffffda7
      98:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
      9c:	2064656e 	rsbcs	r6, r4, lr, ror #10
      a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
      a4:	53455200 	movtpl	r5, #20992	; 0x5200
      a8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
      ac:	50410044 	subpl	r0, r1, r4, asr #32
      b0:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
      b4:	50410052 	subpl	r0, r1, r2, asr r0
      b8:	4e453142 	dvfmism	f3, f5, f2
      bc:	50410052 	subpl	r0, r1, r2, asr r0
      c0:	53523242 	cmppl	r2, #536870916	; 0x20000004
      c4:	6c005254 	sfmvs	f5, 4, [r0], {84}	; 0x54
      c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      d0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
      d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
      d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
      dc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
      e0:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
      e4:	43006570 	movwmi	r6, #1392	; 0x570
      e8:	6b636f6c 	blvs	18dbea0 <__RW_SIZE__+0x18db908>
      ec:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
      f0:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
      f4:	2074726f 	rsbscs	r7, r4, pc, ror #4
      f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
      fc:	5f434352 	svcpl	0x00434352
     100:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     104:	00666544 	rsbeq	r6, r6, r4, asr #10
     108:	20554e47 	subscs	r4, r5, r7, asr #28
     10c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     110:	20312e38 	eorscs	r2, r1, r8, lsr lr
     114:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
     118:	6f633d75 	svcvs	0x00633d75
     11c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     120:	20336d2d 	eorscs	r6, r3, sp, lsr #26
     124:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
     128:	20626d75 	rsbcs	r6, r2, r5, ror sp
     12c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
     130:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
     134:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
     138:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
     13c:	616d2d20 	cmnvs	sp, r0, lsr #26
     140:	20736370 	rsbscs	r6, r3, r0, ror r3
     144:	6f6e6d2d 	svcvs	0x006e6d2d
     148:	7568742d 	strbvc	r7, [r8, #-1069]!	; 0xfffffbd3
     14c:	692d626d 	pushvs	{r0, r2, r3, r5, r6, r9, sp, lr}
     150:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     154:	6b726f77 	blvs	1c9bf38 <__RW_SIZE__+0x1c9b9a0>
     158:	20672d20 	rsbcs	r2, r7, r0, lsr #26
     15c:	20334f2d 	eorscs	r4, r3, sp, lsr #30
     160:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
     164:	3939633d 	ldmdbcc	r9!, {r0, r2, r3, r4, r5, r8, r9, sp, lr}
     168:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     16c:	75622d6f 	strbvc	r2, [r2, #-3439]!	; 0xfffff291
     170:	69746c69 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^
     174:	662d206e 	strtvs	r2, [sp], -lr, rrx
     178:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     17c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     180:	6168632d 	cmnvs	r8, sp, lsr #6
     184:	662d2072 			; <UNDEFINED> instruction: 0x662d2072
     188:	732d6f6e 	teqvc	sp, #440	; 0x1b8
     18c:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
     190:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
     194:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
     198:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
     19c:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; c <shift+0xc>
     1a0:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     1a4:	75006e6f 	strvc	r6, [r0, #-3695]	; 0xfffff191
     1a8:	33746e69 	cmncc	r4, #1680	; 0x690
     1ac:	00745f32 	rsbseq	r5, r4, r2, lsr pc
     1b0:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
     1b4:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     1b8:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
     1bc:	5f5f0072 	svcpl	0x005f0072
     1c0:	5f746573 	svcpl	0x00746573
     1c4:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
     1c8:	004c4f52 	subeq	r4, ip, r2, asr pc
     1cc:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
     1d0:	5f5f0065 	svcpl	0x005f0065
     1d4:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
     1d8:	70005758 	andvc	r5, r0, r8, asr r7
     1dc:	614d6972 	hvcvs	54930	; 0xd692
     1e0:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
     1e4:	664f706f 	strbvs	r7, [pc], -pc, rrx
     1e8:	636f7250 	cmnvs	pc, #80, 4
     1ec:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     1f0:	6166006b 	cmnvs	r6, fp, rrx
     1f4:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
     1f8:	006b7361 	rsbeq	r7, fp, r1, ror #6
     1fc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     200:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     204:	5f00632e 	svcpl	0x0000632e
     208:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     20c:	50534d5f 	subspl	r4, r3, pc, asr sp
     210:	735f5f00 	cmpvc	pc, #0, 30
     214:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 88 <shift+0x88>
     218:	5f005053 	svcpl	0x00005053
     21c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     220:	5053505f 	subspl	r5, r3, pc, asr r0
     224:	735f5f00 	cmpvc	pc, #0, 30
     228:	505f7465 	subspl	r7, pc, r5, ror #8
     22c:	5f005053 	svcpl	0x00005053
     230:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     234:	5f003631 	svcpl	0x00003631
     238:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     23c:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
     240:	4b53414d 	blmi	14d077c <__RW_SIZE__+0x14d01e4>
     244:	735f5f00 	cmpvc	pc, #0, 30
     248:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
     24c:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
     250:	4b53414d 	blmi	14d078c <__RW_SIZE__+0x14d01f4>
     254:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
     258:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 90 <shift+0x90>
     25c:	735f5f00 	cmpvc	pc, #0, 30
     260:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
     264:	50455341 	subpl	r5, r5, r1, asr #6
     268:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
     26c:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     270:	7200745f 	andvc	r7, r0, #1593835520	; 0x5f000000
     274:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
     278:	5f5f0074 	svcpl	0x005f0074
     27c:	53564552 	cmppl	r6, #343932928	; 0x14800000
     280:	6f740048 	svcvs	0x00740048
     284:	4d664f70 	stclmi	15, cr4, [r6, #-448]!	; 0xfffffe40
     288:	536e6961 	cmnpl	lr, #1589248	; 0x184000
     28c:	6b636174 	blvs	18d8864 <__RW_SIZE__+0x18d82cc>
     290:	735f5f00 	cmpvc	pc, #0, 30
     294:	505f7465 	subspl	r7, pc, r5, ror #8
     298:	414d4952 	cmpmi	sp, r2, asr r9
     29c:	5f004b53 	svcpl	0x00004b53
     2a0:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     2a4:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     2a8:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
     2ac:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     2b0:	5f004c4f 	svcpl	0x00004c4f
     2b4:	4942525f 	stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
     2b8:	5f5f0054 	svcpl	0x005f0054
     2bc:	5f746567 	svcpl	0x00746567
     2c0:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
     2c4:	00495250 	subeq	r5, r9, r0, asr r2
     2c8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     2cc:	745f3631 	ldrbvc	r3, [pc], #-1585	; 2d4 <__ZI_SIZE__+0x3c>
     2d0:	535f5f00 	cmppl	pc, #0, 30
     2d4:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
     2d8:	5f5f0057 	svcpl	0x005f0057
     2dc:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
     2e0:	5f004258 	svcpl	0x00004258
     2e4:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
     2e8:	00425845 	subeq	r5, r2, r5, asr #16
     2ec:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
     2f0:	41465f74 	hvcmi	26100	; 0x65f4
     2f4:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
     2f8:	004b5341 	subeq	r5, fp, r1, asr #6
     2fc:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
     300:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     304:	676e6500 	strbvs	r6, [lr, -r0, lsl #10]!
     308:	36317838 			; <UNDEFINED> instruction: 0x36317838
     30c:	61726700 	cmnvs	r2, r0, lsl #14
     310:	63696870 	cmnvs	r9, #112, 16	; 0x700000
     314:	00632e73 	rsbeq	r2, r3, r3, ror lr
     318:	6f636b62 	svcvs	0x00636b62
     31c:	00726f6c 	rsbseq	r6, r2, ip, ror #30
     320:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     324:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
     328:	00706f6f 	rsbseq	r6, r0, pc, ror #30
     32c:	5f64634c 	svcpl	0x0064634c
     330:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
     334:	5f006674 	svcpl	0x00006674
     338:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
     33c:	61765f63 	cmnvs	r6, r3, ror #30
     340:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
     344:	5f5f0074 	svcpl	0x005f0074
     348:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
     34c:	00747369 	rsbseq	r7, r4, r9, ror #6
     350:	5f64634c 	svcpl	0x0064634c
     354:	73747550 	cmnvc	r4, #80, 10	; 0x14000000
     358:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
     35c:	634c0070 	movtvs	r0, #49264	; 0xc070
     360:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
     364:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     368:	006c6578 	rsbeq	r6, ip, r8, ror r5
     36c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
     370:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     374:	676e455f 			; <UNDEFINED> instruction: 0x676e455f
     378:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
     37c:	6f006863 	svcvs	0x00006863
     380:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
     384:	69620074 	stmdbvs	r2!, {r2, r4, r5, r6}^
     388:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
     38c:	7376006b 	cmnvc	r6, #107	; 0x6b
     390:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
     394:	55006674 	strpl	r6, [r0, #-1652]	; 0xfffff98c
     398:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
     39c:	41435f50 	cmpmi	r3, r0, asr pc
     3a0:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
     3a4:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     3a8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     3ac:	52525342 	subspl	r5, r2, #134217729	; 0x8000001
     3b0:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     3b4:	43535f31 	cmpmi	r3, #49, 30	; 0xc4
     3b8:	52495f45 	subpl	r5, r9, #276	; 0x114
     3bc:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
     3c0:	5f31414d 	svcpl	0x0031414d
     3c4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     3c8:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     3cc:	5152495f 	cmppl	r2, pc, asr r9
     3d0:	3249006e 	subcc	r0, r9, #110	; 0x6e
     3d4:	455f3243 	ldrbmi	r3, [pc, #-579]	; 199 <shift+0x199>
     3d8:	52495f52 	subpl	r5, r9, #328	; 0x148
     3dc:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
     3e0:	5f344d49 	svcpl	0x00344d49
     3e4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     3e8:	414d4400 	cmpmi	sp, r0, lsl #8
     3ec:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     3f0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     3f4:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     3f8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     3fc:	53414c46 	movtpl	r4, #7238	; 0x1c46
     400:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
     404:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
     408:	00525041 	subseq	r5, r2, r1, asr #32
     40c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     410:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     414:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     418:	31495458 	cmpcc	r9, r8, asr r4
     41c:	30315f35 	eorscc	r5, r1, r5, lsr pc
     420:	5152495f 	cmppl	r2, pc, asr r9
     424:	6550006e 	ldrbvs	r0, [r0, #-110]	; 0xffffff92
     428:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     42c:	5152495f 	cmppl	r2, pc, asr r9
     430:	6f4a006e 	svcvs	0x004a006e
     434:	6f505f67 	svcvs	0x00505f67
     438:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     43c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     440:	5f434352 	svcpl	0x00434352
     444:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     448:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     44c:	4d79726f 	lfmmi	f7, 2, [r9, #-444]!	; 0xfffffe44
     450:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     454:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
     458:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     45c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     460:	00524553 	subseq	r4, r2, r3, asr r5
     464:	314d4954 	cmpcc	sp, r4, asr r9
     468:	4b52425f 	blmi	1490dec <__RW_SIZE__+0x1490854>
     46c:	5152495f 	cmppl	r2, pc, asr r9
     470:	5352006e 	cmppl	r2, #110	; 0x6e
     474:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     478:	53003144 	movwpl	r3, #324	; 0x144
     47c:	5f314950 	svcpl	0x00314950
     480:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     484:	414d4400 	cmpmi	sp, r0, lsl #8
     488:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     48c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     490:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     494:	006e5152 	rsbeq	r5, lr, r2, asr r1
     498:	4349564e 	movtmi	r5, #38478	; 0x964e
     49c:	616e455f 	cmnvs	lr, pc, asr r5
     4a0:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     4a4:	4b005152 	blmi	149f4 <__RW_SIZE__+0x1445c>
     4a8:	435f7965 	cmpmi	pc, #1654784	; 0x194000
     4ac:	6b636568 	blvs	18d9a54 <__RW_SIZE__+0x18d94bc>
     4b0:	706e495f 	rsbvc	r4, lr, pc, asr r9
     4b4:	43007475 	movwmi	r7, #1141	; 0x475
     4b8:	5f314e41 	svcpl	0x00314e41
     4bc:	5f315852 	svcpl	0x00315852
     4c0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     4c4:	42535500 	subsmi	r5, r3, #0, 10
     4c8:	5f50485f 	svcpl	0x0050485f
     4cc:	314e4143 	cmpcc	lr, r3, asr #2
     4d0:	5f58545f 	svcpl	0x0058545f
     4d4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     4d8:	51524900 	cmppl	r2, r0, lsl #18
     4dc:	79545f6e 	ldmdbvc	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     4e0:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
     4e4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     4e8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     4ec:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     4f0:	32495458 	subcc	r5, r9, #88, 8	; 0x58000000
     4f4:	5152495f 	cmppl	r2, pc, asr r9
     4f8:	6f4a006e 	svcvs	0x004a006e
     4fc:	65475f67 	strbvs	r5, [r7, #-3943]	; 0xfffff099
     500:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
     504:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
     508:	32490064 	subcc	r0, r9, #100	; 0x64
     50c:	455f3243 	ldrbmi	r3, [pc, #-579]	; 2d1 <__ZI_SIZE__+0x39>
     510:	52495f56 	subpl	r5, r9, #344	; 0x158
     514:	41006e51 	tstmi	r0, r1, asr lr
     518:	5f4f4946 	svcpl	0x004f4946
     51c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     520:	00666544 	rsbeq	r6, r6, r4, asr #10
     524:	31414d44 	cmpcc	r1, r4, asr #26
     528:	6168435f 	cmnvs	r8, pc, asr r3
     52c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     530:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     534:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     538:	5f434956 	svcpl	0x00434956
     53c:	61656c43 	cmnvs	r5, r3, asr #24
     540:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
     544:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     548:	00515249 	subseq	r5, r1, r9, asr #4
     54c:	334d4954 	movtcc	r4, #55636	; 0xd954
     550:	5152495f 	cmppl	r2, pc, asr r9
     554:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     558:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     55c:	6e6e6168 	powvsez	f6, f6, #0.0
     560:	5f316c65 	svcpl	0x00316c65
     564:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     568:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     56c:	00524349 	subseq	r4, r2, r9, asr #6
     570:	57425355 	smlsldpl	r5, r2, r5, r3
     574:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
     578:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     57c:	57006e51 	smlsdpl	r0, r1, lr, r6
     580:	5f474457 	svcpl	0x00474457
     584:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     588:	73754200 	cmnvc	r5, #0, 4
     58c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     590:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     594:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     598:	34495458 	strbcc	r5, [r9], #-1112	; 0xfffffba8
     59c:	5152495f 	cmppl	r2, pc, asr r9
     5a0:	5650006e 	ldrbpl	r0, [r0], -lr, rrx
     5a4:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
     5a8:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     5ac:	00525043 	subseq	r5, r2, r3, asr #32
     5b0:	5f676f4a 	svcpl	0x00676f4a
     5b4:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     5b8:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     5bc:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
     5c0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
     5c4:	4d440064 	stclmi	0, cr0, [r4, #-400]	; 0xfffffe70
     5c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     5cc:	6e6e6168 	powvsez	f6, f6, #0.0
     5d0:	5f336c65 	svcpl	0x00336c65
     5d4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     5d8:	43324900 	teqmi	r2, #0, 18
     5dc:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     5e0:	5152495f 	cmppl	r2, pc, asr r9
     5e4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     5e8:	555f314d 	ldrbpl	r3, [pc, #-333]	; 4a3 <MSP_SIZE+0xa3>
     5ec:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     5f0:	53006e51 	movwpl	r6, #3665	; 0xe51
     5f4:	00524954 	subseq	r4, r2, r4, asr r9
     5f8:	5f435452 	svcpl	0x00435452
     5fc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     600:	53455200 	movtpl	r5, #20992	; 0x5200
     604:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     608:	52003044 	andpl	r3, r0, #68	; 0x44
     60c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     610:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     614:	53455200 	movtpl	r5, #20992	; 0x5200
     618:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     61c:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     620:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     624:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
     628:	53455200 	movtpl	r5, #20992	; 0x5200
     62c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     630:	45003544 	strmi	r3, [r0, #-1348]	; 0xfffffabc
     634:	5f495458 	svcpl	0x00495458
     638:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     63c:	00666544 	rsbeq	r6, r6, r4, asr #10
     640:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     644:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     648:	006e5152 	rsbeq	r5, lr, r2, asr r1
     64c:	4d6e6f4e 	stclmi	15, cr6, [lr, #-312]!	; 0xfffffec8
     650:	616b7361 	cmnvs	fp, r1, ror #6
     654:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     658:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     65c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     660:	314d4954 	cmpcc	sp, r4, asr r9
     664:	5f43435f 	svcpl	0x0043435f
     668:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     66c:	53545200 	cmppl	r4, #0, 4
     670:	58450052 	stmdapl	r5, {r1, r4, r6}^
     674:	5f314954 	svcpl	0x00314954
     678:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     67c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     680:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     684:	54006570 	strpl	r6, [r0], #-1392	; 0xfffffa90
     688:	5f314d49 	svcpl	0x00314d49
     68c:	5f475254 	svcpl	0x00475254
     690:	5f4d4f43 	svcpl	0x004d4f43
     694:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     698:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     69c:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     6a0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     6a4:	32490066 	subcc	r0, r9, #102	; 0x66
     6a8:	455f3143 	ldrbmi	r3, [pc, #-323]	; 56d <MSP_SIZE+0x16d>
     6ac:	52495f52 	subpl	r5, r9, #328	; 0x148
     6b0:	6a006e51 	bvs	1bffc <__RW_SIZE__+0x1ba64>
     6b4:	6b5f676f 	blvs	17da478 <__RW_SIZE__+0x17d9ee0>
     6b8:	632e7965 	teqvs	lr, #1654784	; 0x194000
     6bc:	73795300 	cmnvc	r9, #0, 6
     6c0:	6b636954 	blvs	18dac18 <__RW_SIZE__+0x18da680>
     6c4:	5152495f 	cmppl	r2, pc, asr r9
     6c8:	414d006e 	cmpmi	sp, lr, rrx
     6cc:	00325250 	eorseq	r5, r2, r0, asr r2
     6d0:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
     6d4:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
     6d8:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     6dc:	006e5152 	rsbeq	r5, lr, r2, asr r1
     6e0:	52535446 	subspl	r5, r3, #1174405120	; 0x46000000
     6e4:	676f4a00 	strbvs	r4, [pc, -r0, lsl #20]!
     6e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     6ec:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     6f0:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     6f4:	6c61435f 	stclvs	3, cr4, [r1], #-380	; 0xfffffe84
     6f8:	6544006d 	strbvs	r0, [r4, #-109]	; 0xffffff93
     6fc:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     700:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
     704:	495f726f 	ldmdbmi	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     708:	006e5152 	rsbeq	r5, lr, r2, asr r1
     70c:	67617355 			; <UNDEFINED> instruction: 0x67617355
     710:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
     714:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     718:	006e5152 	rsbeq	r5, lr, r2, asr r1
     71c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     720:	5f355f39 	svcpl	0x00355f39
     724:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     728:	43565300 	cmpmi	r6, #0, 6
     72c:	5f6c6c61 	svcpl	0x006c6c61
     730:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     734:	676f4a00 	strbvs	r4, [pc, -r0, lsl #20]!
     738:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     73c:	616e455f 	cmnvs	lr, pc, asr r5
     740:	00656c62 	rsbeq	r6, r5, r2, ror #24
     744:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
     748:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     74c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     750:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     754:	00524241 	subseq	r4, r2, r1, asr #4
     758:	31414d44 	cmpcc	r1, r4, asr #26
     75c:	6168435f 	cmnvs	r8, pc, asr r3
     760:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     764:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     768:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     76c:	33495458 	movtcc	r5, #37976	; 0x9458
     770:	5152495f 	cmppl	r2, pc, asr r9
     774:	5349006e 	movtpl	r0, #36974	; 0x906e
     778:	41005250 	tstmi	r0, r0, asr r2
     77c:	5f314344 	svcpl	0x00314344
     780:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     784:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     788:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     78c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     790:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     794:	00524356 	subseq	r4, r2, r6, asr r3
     798:	5f676f4a 	svcpl	0x00676f4a
     79c:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     7a0:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     7a4:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     7a8:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     7ac:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
     7b0:	5f524550 	svcpl	0x00524550
     7b4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     7b8:	4b434c00 	blmi	10d37c0 <__RW_SIZE__+0x10d3228>
     7bc:	54520052 	ldrbpl	r0, [r2], #-82	; 0xffffffae
     7c0:	616c4143 	cmnvs	ip, r3, asr #2
     7c4:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     7c8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7cc:	5f79654b 	svcpl	0x0079654b
     7d0:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     7d4:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     7d8:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     7dc:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     7e0:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     7e4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     7e8:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
     7ec:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
     7f0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
     7f4:	4b006465 	blmi	19990 <__RW_SIZE__+0x193f8>
     7f8:	505f7965 	subspl	r7, pc, r5, ror #18
     7fc:	5f6c6c6f 	svcpl	0x006c6c6f
     800:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     804:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     808:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     80c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     810:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     814:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     818:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     81c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
     820:	51524965 	cmppl	r2, r5, ror #18
     824:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     828:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     82c:	616e455f 	cmnvs	lr, pc, asr r5
     830:	00656c62 	rsbeq	r6, r5, r2, ror #24
     834:	5f64634c 	svcpl	0x0064634c
     838:	6c6c6946 	stclvs	9, cr6, [ip], #-280	; 0xfffffee8
     83c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     840:	726c435f 	rsbvc	r4, ip, #2080374785	; 0x7c000001
     844:	7263535f 	rsbvc	r5, r3, #2080374785	; 0x7c000001
     848:	006e6565 	rsbeq	r6, lr, r5, ror #10
     84c:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
     850:	00524746 	subseq	r4, r2, r6, asr #14
     854:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
     858:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     85c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     860:	58540074 	ldmdapl	r4, {r2, r4, r5, r6}^
     864:	52435243 	subpl	r5, r3, #805306372	; 0x30000004
     868:	43585200 	cmpmi	r8, #0, 4
     86c:	00524352 	subseq	r4, r2, r2, asr r3
     870:	5f64634c 	svcpl	0x0064634c
     874:	5f746553 	svcpl	0x00746553
     878:	70736944 	rsbsvc	r6, r3, r4, asr #18
     87c:	5f79616c 	svcpl	0x0079616c
     880:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     884:	64697700 	strbtvs	r7, [r9], #-1792	; 0xfffff900
     888:	73006874 	movwvc	r6, #2164	; 0x874
     88c:	63797465 	cmnvs	r9, #1694498816	; 0x65000000
     890:	5f00646d 	svcpl	0x0000646d
     894:	31495053 	qdaddcc	r5, r3, r9
     898:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     89c:	425f6574 	subsmi	r6, pc, #116, 10	; 0x1d000000
     8a0:	00657479 	rsbeq	r7, r5, r9, ror r4
     8a4:	5f64634c 	svcpl	0x0064634c
     8a8:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     8ac:	786f425f 	stmdavc	pc!, {r0, r1, r2, r3, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     8b0:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
     8b4:	634c0061 	movtvs	r0, #49249	; 0xc061
     8b8:	72575f64 	subsvc	r5, r7, #100, 30	; 0x190
     8bc:	5f657469 	svcpl	0x00657469
     8c0:	5f4d4152 	svcpl	0x004d4152
     8c4:	70657250 	rsbvc	r7, r5, r0, asr r2
     8c8:	00657261 	rsbeq	r7, r5, r1, ror #4
     8cc:	78746573 	ldmdavc	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
     8d0:	00646d63 	rsbeq	r6, r4, r3, ror #26
     8d4:	67696568 	strbvs	r6, [r9, -r8, ror #10]!
     8d8:	6c007468 	cfstrsvs	mvf7, [r0], {104}	; 0x68
     8dc:	65646463 	strbvs	r6, [r4, #-1123]!	; 0xfffffb9d
     8e0:	4f500076 	svcmi	0x00500076
     8e4:	5f544e49 	svcpl	0x00544e49
     8e8:	4f4c4f43 	svcmi	0x004c4f43
     8ec:	72770052 	rsbsvc	r0, r7, #82	; 0x52
     8f0:	6d636d61 	stclvs	13, cr6, [r3, #-388]!	; 0xfffffe7c
     8f4:	535f0064 	cmppl	pc, #100	; 0x64
     8f8:	5f314950 	svcpl	0x00314950
     8fc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     900:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     904:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
     908:	44434c00 	strbmi	r4, [r3], #-3072	; 0xfffff400
     90c:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
     910:	00474946 	subeq	r4, r7, r6, asr #18
     914:	4b434142 	blmi	10d0e24 <__RW_SIZE__+0x10d088c>
     918:	4c4f435f 	mcrrmi	3, 5, r4, pc, cr15
     91c:	5300524f 	movwpl	r5, #591	; 0x24f
     920:	545f4950 	ldrbpl	r4, [pc], #-2384	; 928 <__RW_SIZE__+0x390>
     924:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     928:	6c006665 	stcvs	6, cr6, [r0], {101}	; 0x65
     92c:	632e6463 	teqvs	lr, #1660944384	; 0x63000000
     930:	53324900 	teqpl	r2, #0, 18
     934:	4c005250 	sfmmi	f5, 4, [r0], {80}	; 0x50
     938:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
     93c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     940:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
     944:	36315f61 	ldrtcc	r5, [r1], -r1, ror #30
     948:	00746942 	rsbseq	r6, r4, r2, asr #18
     94c:	50435243 	subpl	r5, r3, r3, asr #4
     950:	634c0052 	movtvs	r0, #49234	; 0xc052
     954:	52575f64 	subspl	r5, r7, #100, 30	; 0x190
     958:	4745525f 	smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>
     95c:	53455200 	movtpl	r5, #20992	; 0x5200
     960:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     964:	52003144 	andpl	r3, r0, #68, 2
     968:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     96c:	36444556 			; <UNDEFINED> instruction: 0x36444556
     970:	53455200 	movtpl	r5, #20992	; 0x5200
     974:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     978:	52003744 	andpl	r3, r0, #68, 14	; 0x1100000
     97c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     980:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     984:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
     988:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
     98c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
     990:	634c0065 	movtvs	r0, #49253	; 0xc065
     994:	72575f64 	subsvc	r5, r7, #100, 30	; 0x190
     998:	5f657469 	svcpl	0x00657469
     99c:	00676552 	rsbeq	r6, r7, r2, asr r5
     9a0:	5f64634c 	svcpl	0x0064634c
     9a4:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
     9a8:	634c0074 	movtvs	r0, #49268	; 0xc074
     9ac:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xfffff09c
     9b0:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     9b4:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
     9b8:	634c0073 	movtvs	r0, #49267	; 0xc073
     9bc:	50475f64 	subpl	r5, r7, r4, ror #30
     9c0:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     9c4:	0074696e 	rsbseq	r6, r4, lr, ror #18
     9c8:	5f64634c 	svcpl	0x0064634c
     9cc:	445f5257 	ldrbmi	r5, [pc], #-599	; 9d4 <__RW_SIZE__+0x43c>
     9d0:	00415441 	subeq	r5, r1, r1, asr #8
     9d4:	5f64634c 	svcpl	0x0064634c
     9d8:	5f746553 	svcpl	0x00746553
     9dc:	73727543 	cmnvc	r2, #281018368	; 0x10c00000
     9e0:	4c00726f 	sfmmi	f7, 4, [r0], {111}	; 0x6f
     9e4:	445f6463 	ldrbmi	r6, [pc], #-1123	; 9ec <__RW_SIZE__+0x454>
     9e8:	5f776172 	svcpl	0x00776172
     9ec:	6b636142 	blvs	18d8efc <__RW_SIZE__+0x18d8964>
     9f0:	6c6f435f 	stclvs	3, cr4, [pc], #-380	; 87c <__RW_SIZE__+0x2e4>
     9f4:	4c00726f 	sfmmi	f7, 4, [r0], {111}	; 0x6f
     9f8:	415f4445 	cmpmi	pc, r5, asr #8
     9fc:	4f5f6c6c 	svcmi	0x005f6c6c
     a00:	4c006666 	stcmi	6, cr6, [r0], {102}	; 0x66
     a04:	445f4445 	ldrbmi	r4, [pc], #-1093	; a0c <__RW_SIZE__+0x474>
     a08:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
     a0c:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
     a10:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
     a14:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
     a18:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
     a1c:	006e4f5f 	rsbeq	r4, lr, pc, asr pc
     a20:	5f44454c 	svcpl	0x0044454c
     a24:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     a28:	45544900 	ldrbmi	r4, [r4, #-2304]	; 0xfffff700
     a2c:	50555f4d 	subspl	r5, r5, sp, asr #30
     a30:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
     a34:	55420052 	strbpl	r0, [r2, #-82]	; 0xffffffae
     a38:	54454c4c 	strbpl	r4, [r5], #-3148	; 0xfffff3b4
     a3c:	676f4a00 	strbvs	r4, [pc, -r0, lsl #20]!
     a40:	79656b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, sp, lr}^
     a44:	006e695f 	rsbeq	r6, lr, pc, asr r9
     a48:	69766f6d 	ldmdbvs	r6!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     a4c:	645f676e 	ldrbvs	r6, [pc], #-1902	; a54 <__RW_SIZE__+0x4bc>
     a50:	006e776f 	rsbeq	r7, lr, pc, ror #14
     a54:	4d454e45 	stclmi	14, cr4, [r5, #-276]	; 0xfffffeec
     a58:	75620059 	strbvc	r0, [r2, #-89]!	; 0xffffffa7
     a5c:	74656c6c 	strbtvc	r6, [r5], #-3180	; 0xfffff394
     a60:	5400785f 	strpl	r7, [r0], #-2143	; 0xfffff7a1
     a64:	545f4d49 	ldrbpl	r4, [pc], #-3401	; a6c <__RW_SIZE__+0x4d4>
     a68:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     a6c:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
     a70:	31747261 	cmncc	r4, r1, ror #4
     a74:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a78:	6c500074 	mrrcvs	0, 7, r0, r0, cr4	; <UNPREDICTABLE>
     a7c:	535f7961 	cmppl	pc, #1589248	; 0x184000
     a80:	65657263 	strbvs	r7, [r5, #-611]!	; 0xfffffd9d
     a84:	6f62006e 	svcvs	0x0062006e
     a88:	695f626d 	ldmdbvs	pc, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     a8c:	006d6574 	rsbeq	r6, sp, r4, ror r5
     a90:	4d455449 	cfstrdmi	mvd5, [r5, #-292]	; 0xfffffedc
     a94:	5059545f 	subspl	r5, r9, pc, asr r4
     a98:	50430045 	subpl	r0, r3, r5, asr #32
     a9c:	00444955 	subeq	r4, r4, r5, asr r9
     aa0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     aa4:	4d434300 	stclmi	3, cr4, [r3, #-0]
     aa8:	43003152 	movwmi	r3, #338	; 0x152
     aac:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
     ab0:	6f747300 	svcvs	0x00747300
     ab4:	69745f70 	ldmdbvs	r4!, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ab8:	0072656d 	rsbseq	r6, r2, sp, ror #10
     abc:	746e6563 	strbtvc	r6, [lr], #-1379	; 0xfffffa9d
     ac0:	785f7265 	ldmdavc	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     ac4:	41534900 	cmpmi	r3, r0, lsl #18
     ac8:	45520052 	ldrbmi	r0, [r2, #-82]	; 0xffffffae
     acc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ad0:	30314445 	eorscc	r4, r1, r5, asr #8
     ad4:	53455200 	movtpl	r5, #20992	; 0x5200
     ad8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     adc:	00313144 	eorseq	r3, r1, r4, asr #2
     ae0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     ae4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     ae8:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     aec:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     af0:	31444556 	cmpcc	r4, r6, asr r5
     af4:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     af8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     afc:	34314445 	ldrtcc	r4, [r1], #-1093	; 0xfffffbbb
     b00:	53455200 	movtpl	r5, #20992	; 0x5200
     b04:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     b08:	00353144 	eorseq	r3, r5, r4, asr #2
     b0c:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
     b10:	52006576 	andpl	r6, r0, #494927872	; 0x1d800000
     b14:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     b18:	31444556 	cmpcc	r4, r6, asr r5
     b1c:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
     b20:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b24:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     b28:	76656c00 	strbtvc	r6, [r5], -r0, lsl #24
     b2c:	00736c65 	rsbseq	r6, r3, r5, ror #24
     b30:	6d657449 	cfstrdvs	mvd7, [r5, #-292]!	; 0xfffffedc
     b34:	6172445f 	cmnvs	r2, pc, asr r4
     b38:	70730077 	rsbsvc	r0, r3, r7, ror r0
     b3c:	5f646565 	svcpl	0x00646565
     b40:	6d657469 	cfstrdvs	mvd7, [r5, #-420]!	; 0xfffffe5c
     b44:	656e4500 	strbvs	r4, [lr, #-1280]!	; 0xfffffb00
     b48:	495f796d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     b4c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     b50:	706f7473 	rsbvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
     b54:	6600795f 			; <UNDEFINED> instruction: 0x6600795f
     b58:	5f657269 	svcpl	0x00657269
     b5c:	616c6564 	cmnvs	ip, r4, ror #10
     b60:	54490079 	strbpl	r0, [r9], #-121	; 0xffffff87
     b64:	535f4d45 	cmppl	pc, #4416	; 0x1140
     b68:	44454550 	strbmi	r4, [r5], #-1360	; 0xfffffab0
     b6c:	6d614700 	stclvs	7, cr4, [r1, #-0]
     b70:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
     b74:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
     b78:	00524146 	subseq	r4, r2, r6, asr #2
     b7c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     b80:	5f6b6369 	svcpl	0x006b6369
     b84:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     b88:	6f637300 	svcvs	0x00637300
     b8c:	53006572 	movwpl	r6, #1394	; 0x572
     b90:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     b94:	6e495f6d 	cdpvs	15, 4, cr5, cr9, cr13, {3}
     b98:	41007469 	tstmi	r0, r9, ror #8
     b9c:	00525346 	subseq	r5, r2, r6, asr #6
     ba0:	5f657355 	svcpl	0x00657355
     ba4:	626d6f42 	rsbvs	r6, sp, #264	; 0x108
     ba8:	6d614700 	stclvs	7, cr4, [r1, #-0]
     bac:	70555f65 	subsvc	r5, r5, r5, ror #30
     bb0:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     bb4:	42435300 	submi	r5, r3, #0, 6
     bb8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     bbc:	68430065 	stmdavs	r3, {r0, r2, r5, r6}^
     bc0:	5f6b6365 	svcpl	0x006b6365
     bc4:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
     bc8:	6f697369 	svcvs	0x00697369
     bcc:	6f62006e 	svcvs	0x0062006e
     bd0:	755f626d 	ldrbvc	r6, [pc, #-621]	; 96b <__RW_SIZE__+0x3d3>
     bd4:	00646573 	rsbeq	r6, r4, r3, ror r5
     bd8:	54415453 	strbpl	r5, [r1], #-1107	; 0xfffffbad
     bdc:	54535f45 	ldrbpl	r5, [r3], #-3909	; 0xfffff0bb
     be0:	00545241 	subseq	r5, r4, r1, asr #4
     be4:	695f7075 	ldmdbvs	pc, {r0, r2, r4, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     be8:	006d6574 	rsbeq	r6, sp, r4, ror r5
     bec:	6e617273 	mcrvs	2, 3, r7, cr1, cr3, {3}
     bf0:	54560064 	ldrbpl	r0, [r6], #-100	; 0xffffff9c
     bf4:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
     bf8:	00525343 	subseq	r5, r2, r3, asr #6
     bfc:	77617053 			; <UNDEFINED> instruction: 0x77617053
     c00:	6e455f6e 	cdpvs	15, 4, cr5, cr5, cr14, {3}
     c04:	00796d65 	rsbseq	r6, r9, r5, ror #26
     c08:	43524941 	cmpmi	r2, #1064960	; 0x104000
     c0c:	46440052 			; <UNDEFINED> instruction: 0x46440052
     c10:	55005253 	strpl	r5, [r0, #-595]	; 0xfffffdad
     c14:	31747261 	cmncc	r4, r1, ror #4
     c18:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     c1c:	0066746e 	rsbeq	r7, r6, lr, ror #8
     c20:	41464d4d 	cmpmi	r6, sp, asr #26
     c24:	41470052 	qdaddmi	r0, r2, r7
     c28:	535f454d 	cmppl	pc, #322961408	; 0x13400000
     c2c:	45544154 	ldrbmi	r4, [r4, #-340]	; 0xfffffeac
     c30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c34:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     c38:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     c3c:	5f6b6369 	svcpl	0x006b6369
     c40:	006e7552 	rsbeq	r7, lr, r2, asr r5
     c44:	6d657449 	cfstrdvs	mvd7, [r5, #-292]!	; 0xfffffedc
     c48:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     c4c:	63730074 	cmnvs	r3, #116	; 0x74
     c50:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
     c54:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
     c58:	6c754200 	lfmvs	f4, 2, [r5], #-0
     c5c:	5f74656c 	svcpl	0x0074656c
     c60:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     c64:	72615500 	rsbvc	r5, r1, #0, 10
     c68:	525f3174 	subspl	r3, pc, #116, 2
     c6c:	6e495f58 	mcrvs	15, 2, r5, cr9, cr8, {2}
     c70:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     c74:	5f747075 	svcpl	0x00747075
     c78:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     c7c:	4d00656c 	cfstr32mi	mvfx6, [r0, #-432]	; 0xfffffe50
     c80:	0052464d 	subseq	r4, r2, sp, asr #12
     c84:	6c6c7562 	cfstr64vs	mvdx7, [ip], #-392	; 0xfffffe78
     c88:	5f737465 	svcpl	0x00737465
     c8c:	665f6f74 	usub16vs	r6, pc, r4	; <UNPREDICTABLE>
     c90:	00657269 	rsbeq	r7, r5, r9, ror #4
     c94:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
     c98:	6a624f5f 	bvs	1894a1c <__RW_SIZE__+0x1894484>
     c9c:	00746365 	rsbseq	r6, r4, r5, ror #6
     ca0:	4d455449 	cfstrdmi	mvd5, [r5, #-292]	; 0xfffffedc
     ca4:	6c754200 	lfmvs	f4, 2, [r5], #-0
     ca8:	5f74656c 	svcpl	0x0074656c
     cac:	61647055 	qdsubvs	r7, r5, r4
     cb0:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cb4:	5f4d4554 	svcpl	0x004d4554
     cb8:	424d4f42 	submi	r4, sp, #264	; 0x108
     cbc:	656e4500 	strbvs	r4, [lr, #-1280]!	; 0xfffffb00
     cc0:	445f796d 	ldrbmi	r7, [pc], #-2413	; cc8 <__RW_SIZE__+0x730>
     cc4:	00776172 	rsbseq	r6, r7, r2, ror r1
     cc8:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xfffff0b4
     ccc:	6c754200 	lfmvs	f4, 2, [r5], #-0
     cd0:	5f74656c 	svcpl	0x0074656c
     cd4:	6d656e45 	stclvs	14, cr6, [r5, #-276]!	; 0xfffffeec
     cd8:	70555f79 	subsvc	r5, r5, r9, ror pc
     cdc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     ce0:	44554800 	ldrbmi	r4, [r5], #-2048	; 0xfffff800
     ce4:	6172445f 	cmnvs	r2, pc, asr r4
     ce8:	46430077 			; <UNDEFINED> instruction: 0x46430077
     cec:	47005253 	smlsdmi	r0, r3, r2, r5
     cf0:	5f656d61 	svcpl	0x00656d61
     cf4:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
     cf8:	7263535f 	rsbvc	r5, r3, #2080374785	; 0x7c000001
     cfc:	006e6565 	rsbeq	r6, lr, r5, ror #10
     d00:	6d657469 	cfstrdvs	mvd7, [r5, #-420]!	; 0xfffffe5c
     d04:	6c6f635f 	stclvs	3, cr6, [pc], #-380	; b90 <__RW_SIZE__+0x5f8>
     d08:	695f726f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     d0c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     d10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     d14:	78655f34 	stmdavc	r5!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
     d18:	65726970 	ldrbvs	r6, [r2, #-2416]!	; 0xfffff690
     d1c:	45520064 	ldrbmi	r0, [r2, #-100]	; 0xffffff9c
     d20:	56524553 			; <UNDEFINED> instruction: 0x56524553
     d24:	00394445 	eorseq	r4, r9, r5, asr #8
     d28:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     d2c:	63535f74 	cmpvs	r3, #116, 30	; 0x1d0
     d30:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
     d34:	65744900 	ldrbvs	r4, [r4, #-2304]!	; 0xfffff700
     d38:	70555f6d 	subsvc	r5, r5, sp, ror #30
     d3c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
     d40:	43485300 	movtmi	r5, #33536	; 0x8300
     d44:	42005253 	andmi	r5, r0, #805306373	; 0x30000005
     d48:	656c6c75 	strbvs	r6, [ip, #-3189]!	; 0xfffff38b
     d4c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     d50:	53007469 	movwpl	r7, #1129	; 0x469
     d54:	45544154 	ldrbmi	r4, [r4, #-340]	; 0xfffffeac
     d58:	414c505f 	qdaddmi	r5, pc, ip	; <UNPREDICTABLE>
     d5c:	6f4a0059 	svcvs	0x004a0059
     d60:	656b5f67 	strbvs	r5, [fp, #-3943]!	; 0xfffff099
     d64:	54530079 	ldrbpl	r0, [r3], #-121	; 0xffffff87
     d68:	5f455441 	svcpl	0x00455441
     d6c:	454d4147 	strbmi	r4, [sp, #-327]	; 0xfffffeb9
     d70:	5245564f 	subpl	r5, r5, #82837504	; 0x4f00000
     d74:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
     d78:	6f43006e 	svcvs	0x0043006e
     d7c:	73696c6c 	cmnvc	r9, #108, 24	; 0x6c00
     d80:	5f6e6f69 	svcpl	0x006e6f69
     d84:	61647055 	qdsubvs	r7, r5, r4
     d88:	69006574 	stmdbvs	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     d8c:	5f6d6574 	svcpl	0x006d6574
     d90:	6f6c6f63 	svcvs	0x006c6f63
     d94:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
     d98:	74656c6c 	strbtvc	r6, [r5], #-3180	; 0xfffff394
     d9c:	776f0073 			; <UNDEFINED> instruction: 0x776f0073
     da0:	0072656e 	rsbseq	r6, r2, lr, ror #10
     da4:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
     da8:	414d4400 	cmpmi	sp, r0, lsl #8
     dac:	6c700052 	ldclvs	0, cr0, [r0], #-328	; 0xfffffeb8
     db0:	72657961 	rsbvc	r7, r5, #1589248	; 0x184000
     db4:	7000785f 	andvc	r7, r0, pc, asr r8
     db8:	6579616c 	ldrbvs	r6, [r9, #-364]!	; 0xfffffe94
     dbc:	00795f72 	rsbseq	r5, r9, r2, ror pc
     dc0:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     dc4:	6d616700 	stclvs	7, cr6, [r1, #-0]
     dc8:	74735f65 	ldrbtvc	r5, [r3], #-3941	; 0xfffff09b
     dcc:	00657461 	rsbeq	r7, r5, r1, ror #8
     dd0:	6d656e65 	stclvs	14, cr6, [r5, #-404]!	; 0xfffffe6c
     dd4:	00736569 	rsbseq	r6, r3, r9, ror #10
     dd8:	6d656e65 	stclvs	14, cr6, [r5, #-404]!	; 0xfffffe6c
     ddc:	69665f79 	stmdbvs	r6!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     de0:	745f6572 	ldrbvc	r6, [pc], #-1394	; de8 <__RW_SIZE__+0x850>
     de4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     de8:	52544300 	subspl	r4, r4, #0, 6
     dec:	4143004c 	cmpmi	r3, ip, asr #32
     df0:	0042494c 	subeq	r4, r2, ip, asr #18
     df4:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
     df8:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
     dfc:	00656669 	rsbeq	r6, r5, r9, ror #12
     e00:	31524343 	cmpcc	r2, r3, asr #6
     e04:	52434300 	subpl	r4, r3, #0, 6
     e08:	43430032 	movtmi	r0, #12338	; 0x3032
     e0c:	43003352 	movwmi	r3, #850	; 0x352
     e10:	00345243 	eorseq	r5, r4, r3, asr #4
     e14:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     e18:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     e1c:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     e20:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     e24:	31444556 	cmpcc	r4, r6, asr r5
     e28:	69660037 	stmdbvs	r6!, {r0, r1, r2, r4, r5}^
     e2c:	695f6572 	ldmdbvs	pc, {r1, r4, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     e30:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     e34:	006c6176 	rsbeq	r6, ip, r6, ror r1
     e38:	65766f6d 	ldrbvs	r6, [r6, #-3949]!	; 0xfffff093
     e3c:	6570735f 	ldrbvs	r7, [r0, #-863]!	; 0xfffffca1
     e40:	69006465 	stmdbvs	r0, {r0, r2, r5, r6, sl, sp, lr}
     e44:	5f6d6574 	svcpl	0x006d6574
     e48:	77617073 			; <UNDEFINED> instruction: 0x77617073
     e4c:	69745f6e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     e50:	0072656d 	rsbseq	r6, r2, sp, ror #10
     e54:	77617053 			; <UNDEFINED> instruction: 0x77617053
     e58:	74495f6e 	strbvc	r5, [r9], #-3950	; 0xfffff092
     e5c:	48006d65 	stmdami	r0, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
     e60:	00525346 	subseq	r5, r2, r6, asr #6
     e64:	6d657469 	cfstrdvs	mvd7, [r5, #-420]!	; 0xfffffe5c
     e68:	65680073 	strbvs	r0, [r8, #-115]!	; 0xffffff8d
     e6c:	70007061 	andvc	r7, r0, r1, rrx
     e70:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     e74:	00706165 	rsbseq	r6, r0, r5, ror #2
     e78:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
     e7c:	70616548 	rsbvc	r6, r1, r8, asr #10
     e80:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
     e84:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
     e88:	5f00632e 	svcpl	0x0000632e
     e8c:	6b726273 	blvs	1c99860 <__RW_SIZE__+0x1c992c8>
     e90:	5a5f5f00 	bpl	17d8a98 <__RW_SIZE__+0x17d8500>
     e94:	494c5f49 	stmdbmi	ip, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
     e98:	5f54494d 	svcpl	0x0054494d
     e9c:	5845005f 	stmdapl	r5, {r0, r1, r2, r3, r4, r6}^
     ea0:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
     ea4:	5f30315f 	svcpl	0x0030315f
     ea8:	0054554c 	subseq	r5, r4, ip, asr #10
     eac:	5f494d4e 	svcpl	0x00494d4e
     eb0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     eb4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     eb8:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
     ebc:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     ec0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     ec4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ec8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     ecc:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     ed0:	61485152 	cmpvs	r8, r2, asr r1
     ed4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     ed8:	53550072 	cmppl	r5, #114	; 0x72
     edc:	31545241 	cmpcc	r4, r1, asr #4
     ee0:	5f78725f 	svcpl	0x0078725f
     ee4:	61746164 	cmnvs	r4, r4, ror #2
     ee8:	414d4400 	cmpmi	sp, r0, lsl #8
     eec:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     ef0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     ef4:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     ef8:	61485152 	cmpvs	r8, r2, asr r1
     efc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     f00:	57570072 			; <UNDEFINED> instruction: 0x57570072
     f04:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     f08:	61485152 	cmpvs	r8, r2, asr r1
     f0c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     f10:	53550072 	cmppl	r5, #114	; 0x72
     f14:	31545241 	cmpcc	r4, r1, asr #4
     f18:	5152495f 	cmppl	r2, pc, asr r9
     f1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     f20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f24:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f28:	65525f74 	ldrbvs	r5, [r2, #-3956]	; 0xfffff08c
     f2c:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
     f30:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f34:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
     f38:	5152495f 	cmppl	r2, pc, asr r9
     f3c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     f40:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f44:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     f48:	5f52455f 	svcpl	0x0052455f
     f4c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f54:	53007265 	movwpl	r7, #613	; 0x265
     f58:	5f314950 	svcpl	0x00314950
     f5c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f60:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f64:	50007265 	andpl	r7, r0, r5, ror #4
     f68:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
     f6c:	61485152 	cmpvs	r8, r2, asr r1
     f70:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     f74:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     f78:	5f334954 	svcpl	0x00334954
     f7c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f80:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f84:	53007265 	movwpl	r7, #613	; 0x265
     f88:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     f8c:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
     f90:	0067616c 	rsbeq	r6, r7, ip, ror #2
     f94:	67617355 			; <UNDEFINED> instruction: 0x67617355
     f98:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
     f9c:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     fa0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fa4:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
     fa8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     fac:	78725f31 	ldmdavc	r2!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     fb0:	6165725f 	cmnvs	r5, pc, asr r2
     fb4:	55007964 	strpl	r7, [r0, #-2404]	; 0xfffff69c
     fb8:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     fbc:	41435f50 	cmpmi	r3, r0, asr pc
     fc0:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     fc4:	5152495f 	cmppl	r2, pc, asr r9
     fc8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     fcc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fd0:	314d4954 	cmpcc	sp, r4, asr r9
     fd4:	5f50555f 	svcpl	0x0050555f
     fd8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fe0:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     fe4:	5f31414d 	svcpl	0x0031414d
     fe8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fec:	346c656e 	strbtcc	r6, [ip], #-1390	; 0xfffffa92
     ff0:	5152495f 	cmppl	r2, pc, asr r9
     ff4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     ff8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ffc:	334d4954 	movtcc	r4, #55636	; 0xd954
    1000:	5152495f 	cmppl	r2, pc, asr r9
    1004:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1008:	0072656c 	rsbseq	r6, r2, ip, ror #10
    100c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1010:	5f355f39 	svcpl	0x00355f39
    1014:	0054554c 	subseq	r5, r4, ip, asr #10
    1018:	314d4954 	cmpcc	sp, r4, asr r9
    101c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    1020:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; eac <__RW_SIZE__+0x914>
    1024:	5152495f 	cmppl	r2, pc, asr r9
    1028:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    102c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1030:	57425355 	smlsldpl	r5, r2, r5, r3
    1034:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    1038:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
    103c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1040:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1044:	6d654d00 	stclvs	13, cr4, [r5, #-0]
    1048:	616e614d 	cmnvs	lr, sp, asr #2
    104c:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1050:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1054:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1058:	46647261 	strbtmi	r7, [r4], -r1, ror #4
    105c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    1060:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    1064:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1068:	414c4600 	cmpmi	ip, r0, lsl #12
    106c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    1070:	61485152 	cmpvs	r8, r2, asr r1
    1074:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1078:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    107c:	5f304954 	svcpl	0x00304954
    1080:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1084:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1088:	41007265 	tstmi	r0, r5, ror #4
    108c:	5f314344 	svcpl	0x00314344
    1090:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1094:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1098:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    109c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    10a0:	3158525f 	cmpcc	r8, pc, asr r2
    10a4:	5152495f 	cmppl	r2, pc, asr r9
    10a8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    10ac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10b0:	32495053 	subcc	r5, r9, #83	; 0x53
    10b4:	5152495f 	cmppl	r2, pc, asr r9
    10b8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    10bc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10c0:	31414d44 	cmpcc	r1, r4, asr #26
    10c4:	6168435f 	cmnvs	r8, pc, asr r3
    10c8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    10cc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    10d0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10d4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10d8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    10dc:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    10e0:	61485152 	cmpvs	r8, r2, asr r1
    10e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    10e8:	65500072 	ldrbvs	r0, [r0, #-114]	; 0xffffff8e
    10ec:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
    10f0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    10f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10f8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10fc:	31663233 	cmncc	r6, r3, lsr r2
    1100:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    1104:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1108:	31414d44 	cmpcc	r1, r4, asr #26
    110c:	6168435f 	cmnvs	r8, pc, asr r3
    1110:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1114:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    1118:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    111c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1120:	72615500 	rsbvc	r5, r1, #0, 10
    1124:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
    1128:	505f7465 	subspl	r7, pc, r5, ror #8
    112c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1130:	52006465 	andpl	r6, r0, #1694498816	; 0x65000000
    1134:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1138:	61485152 	cmpvs	r8, r2, asr r1
    113c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1140:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1144:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    1148:	6e6e6168 	powvsez	f6, f6, #0.0
    114c:	5f366c65 	svcpl	0x00366c65
    1150:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1154:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1158:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    115c:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1160:	61485152 	cmpvs	r8, r2, asr r1
    1164:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1168:	56530072 			; <UNDEFINED> instruction: 0x56530072
    116c:	61485f43 	cmpvs	r8, r3, asr #30
    1170:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1174:	74530072 	ldrbvc	r0, [r3], #-114	; 0xffffff8e
    1178:	5f6b6361 	svcpl	0x006b6361
    117c:	706d7544 	rsbvc	r7, sp, r4, asr #10
    1180:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1184:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1188:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    118c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1190:	73795300 	cmnvc	r9, #0, 6
    1194:	6b636954 	blvs	18db6ec <__RW_SIZE__+0x18db154>
    1198:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    119c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11a4:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
    11a8:	52495f4b 	subpl	r5, r9, #300	; 0x12c
    11ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11b0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11b4:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
    11b8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
    11bc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    11c0:	73754200 	cmnvc	r5, #0, 4
    11c4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    11c8:	61485f74 	hvcvs	34292	; 0x85f4
    11cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    11d0:	74530072 	ldrbvc	r0, [r3], #-114	; 0xffffff8e
    11d4:	5f6b6361 	svcpl	0x006b6361
    11d8:	00676572 	rsbeq	r6, r7, r2, ror r5
    11dc:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
    11e0:	5f56455f 	svcpl	0x0056455f
    11e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11ec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    11f0:	5f314332 	svcpl	0x00314332
    11f4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    11f8:	61485152 	cmpvs	r8, r2, asr r1
    11fc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1200:	53550072 	cmppl	r5, #114	; 0x72
    1204:	504c5f42 	subpl	r5, ip, r2, asr #30
    1208:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    120c:	3058525f 	subscc	r5, r8, pc, asr r2
    1210:	5152495f 	cmppl	r2, pc, asr r9
    1214:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1218:	0072656c 	rsbseq	r6, r2, ip, ror #10
    121c:	314d4954 	cmpcc	sp, r4, asr r9
    1220:	5f43435f 	svcpl	0x0043435f
    1224:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1228:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    122c:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    1230:	5f31414d 	svcpl	0x0031414d
    1234:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1238:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
    123c:	5152495f 	cmppl	r2, pc, asr r9
    1240:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1244:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1248:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    124c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1250:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1254:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1258:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
    125c:	5f524550 	svcpl	0x00524550
    1260:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1264:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1268:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
    126c:	5f31414d 	svcpl	0x0031414d
    1270:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1274:	316c656e 	cmncc	ip, lr, ror #10
    1278:	5152495f 	cmppl	r2, pc, asr r9
    127c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1280:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1284:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1288:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    128c:	61485152 	cmpvs	r8, r2, asr r1
    1290:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1294:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1298:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
    129c:	5f30315f 	svcpl	0x0030315f
    12a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    12a4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    12a8:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
    12ac:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
    12b0:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    12b4:	61485152 	cmpvs	r8, r2, asr r1
    12b8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    12bc:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
    12c0:	616c4143 	cmnvs	ip, r3, asr #2
    12c4:	495f6d72 	ldmdbmi	pc, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    12c8:	61485152 	cmpvs	r8, r2, asr r1
    12cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    12d0:	53550072 	cmppl	r5, #114	; 0x72
    12d4:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    12d8:	5152495f 	cmppl	r2, pc, asr r9
    12dc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    12e0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    12e4:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    12e8:	3249006b 	subcc	r0, r9, #107	; 0x6b
    12ec:	455f3143 	ldrbmi	r3, [pc, #-323]	; 11b1 <__RW_SIZE__+0xc19>
    12f0:	52495f56 	subpl	r5, r9, #344	; 0x158
    12f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    12f8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    12fc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1300:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1304:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1308:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    130c:	73795300 	cmnvc	r9, #0, 6
    1310:	6b636954 	blvs	18db868 <__RW_SIZE__+0x18db2d0>
    1314:	6f74535f 	svcvs	0x0074535f
    1318:	79730070 	ldmdbvc	r3!, {r4, r5, r6}^
    131c:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    1320:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1324:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    1328:	5f6b6369 	svcpl	0x006b6369
    132c:	63656843 	cmnvs	r5, #4390912	; 0x430000
    1330:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    1334:	756f656d 	strbvc	r6, [pc, #-1389]!	; dcf <__RW_SIZE__+0x837>
    1338:	736d0074 	cmnvc	sp, #116	; 0x74
    133c:	53006365 	movwpl	r6, #869	; 0x365
    1340:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1344:	4f5f6b63 	svcmi	0x005f6b63
    1348:	69545f53 	ldmdbvs	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    134c:	53006b63 	movwpl	r6, #2915	; 0xb63
    1350:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1354:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    1358:	545f7465 	ldrbpl	r7, [pc], #-1125	; 1360 <__RW_SIZE__+0xdc8>
    135c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    1360:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    1364:	5f6b6369 	svcpl	0x006b6369
    1368:	5f746547 	svcpl	0x00746547
    136c:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xfffff0b4
    1370:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1374:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1378:	525f344d 	subspl	r3, pc, #1291845632	; 0x4d000000
    137c:	61657065 	cmnvs	r5, r5, rrx
    1380:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    1384:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
    1388:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
    138c:	61565f65 	cmpvs	r6, r5, ror #30
    1390:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1394:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
    1398:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
    139c:	6f74535f 	svcvs	0x0074535f
    13a0:	69740070 	ldmdbvs	r4!, {r4, r5, r6}^
    13a4:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
    13a8:	5f344d49 	svcpl	0x00344d49
    13ac:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
    13b0:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
    13b4:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
    13b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    13bc:	754f5f33 	strbvc	r5, [pc, #-3891]	; 491 <MSP_SIZE+0x91>
    13c0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    13c4:	66007469 	strvs	r7, [r0], -r9, ror #8
    13c8:	00716572 	rsbseq	r6, r1, r2, ror r5
    13cc:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
    13d0:	6568435f 	strbvs	r4, [r8, #-863]!	; 0xfffffca1
    13d4:	545f6b63 	ldrbpl	r6, [pc], #-2915	; 13dc <__RW_SIZE__+0xe44>
    13d8:	6f656d69 	svcvs	0x00656d69
    13dc:	54007475 	strpl	r7, [r0], #-1141	; 0xfffffb8b
    13e0:	5f324d49 	svcpl	0x00324d49
    13e4:	616c6544 	cmnvs	ip, r4, asr #10
    13e8:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    13ec:	4f5f344d 	svcmi	0x005f344d
    13f0:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
    13f4:	475f4d57 			; <UNDEFINED> instruction: 0x475f4d57
    13f8:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    13fc:	6f697461 	svcvs	0x00697461
    1400:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1404:	445f324d 	ldrbmi	r3, [pc], #-589	; 140c <__RW_SIZE__+0xe74>
    1408:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    140c:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    1410:	4f5f344d 	svcmi	0x005f344d
    1414:	495f7475 	ldmdbmi	pc, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1418:	0074696e 	rsbseq	r6, r4, lr, ror #18
    141c:	79747564 	ldmdbvc	r4!, {r2, r5, r6, r8, sl, ip, sp, lr}^
    1420:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1424:	754f5f33 	strbvc	r5, [pc, #-3891]	; 4f9 <MSP_SIZE+0xf9>
    1428:	72465f74 	subvc	r5, r6, #116, 30	; 0x1d0
    142c:	475f7165 	ldrbmi	r7, [pc, -r5, ror #2]
    1430:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1434:	6f697461 	svcvs	0x00697461
    1438:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    143c:	535f324d 	cmppl	pc, #-805306364	; 0xd0000004
    1440:	77706f74 			; <UNDEFINED> instruction: 0x77706f74
    1444:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    1448:	6174535f 	cmnvs	r4, pc, asr r3
    144c:	54007472 	strpl	r7, [r0], #-1138	; 0xfffffb8e
    1450:	5f344d49 	svcpl	0x00344d49
    1454:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
    1458:	495f7461 	ldmdbmi	pc, {r0, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    145c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1460:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
    1464:	616e455f 	cmnvs	lr, pc, asr r5
    1468:	00656c62 	rsbeq	r6, r5, r2, ror #24
    146c:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
    1470:	6f74535f 	svcvs	0x0074535f
    1474:	74617770 	strbtvc	r7, [r1], #-1904	; 0xfffff890
    1478:	535f6863 	cmppl	pc, #6488064	; 0x630000
    147c:	00706f74 	rsbseq	r6, r0, r4, ror pc
    1480:	334d4954 	movtcc	r4, #55636	; 0xd954
    1484:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
    1488:	6f74535f 	svcvs	0x0074535f
    148c:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
    1490:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
    1494:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
    1498:	75445f65 	strbvc	r5, [r4, #-3941]	; 0xfffff09b
    149c:	73007974 	movwvc	r7, #2420	; 0x974
    14a0:	5f657a69 	svcpl	0x00657a69
    14a4:	5f5f0074 	svcpl	0x005f0074
    14a8:	70797463 	rsbsvc	r7, r9, r3, ror #8
    14ac:	74705f65 	ldrbtvc	r5, [r0], #-3941	; 0xfffff09b
    14b0:	005f5f72 	subseq	r5, pc, r2, ror pc	; <UNPREDICTABLE>
    14b4:	756e696d 	strbvc	r6, [lr, #-2413]!	; 0xfffff693
    14b8:	54470073 	strbpl	r0, [r7], #-115	; 0xffffff8d
    14bc:	75005250 	strvc	r5, [r0, #-592]	; 0xfffffdb0
    14c0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    14c4:	6f640063 	svcvs	0x00640063
    14c8:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
    14cc:	72747300 	rsbsvc	r7, r4, #0, 6
    14d0:	32676e69 	rsbcc	r6, r7, #1680	; 0x690
    14d4:	72747300 	rsbsvc	r7, r4, #0, 6
    14d8:	006e656c 	rsbeq	r6, lr, ip, ror #10
    14dc:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    14e0:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
    14e4:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    14e8:	754e5f74 	strbvc	r5, [lr, #-3956]	; 0xfffff08c
    14ec:	5355006d 	cmppl	r5, #109	; 0x6d
    14f0:	5f545241 	svcpl	0x00545241
    14f4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    14f8:	00666544 	rsbeq	r6, r6, r4, asr #10
    14fc:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
    1500:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
    1504:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
    1508:	00657479 	rsbeq	r7, r5, r9, ror r4
    150c:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
    1510:	72615500 	rsbvc	r5, r1, #0, 10
    1514:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
    1518:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
    151c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1520:	61550067 	cmpvs	r5, r7, rrx
    1524:	5f317472 	svcpl	0x00317472
    1528:	5f746547 	svcpl	0x00746547
    152c:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
    1530:	72615500 	rsbvc	r5, r1, #0, 10
    1534:	535f3174 	cmppl	pc, #116, 2
    1538:	5f646e65 	svcpl	0x00646e65
    153c:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    1540:	6600676e 	strvs	r6, [r0], -lr, ror #14
    1544:	00636172 	rsbeq	r6, r3, r2, ror r1
    1548:	696f7461 	stmdbvs	pc!, {r0, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    154c:	6e616d00 	cdpvs	13, 6, cr6, cr1, cr0, {0}
    1550:	616c0074 	smcvs	49156	; 0xc004
    1554:	6e497473 	mcrvs	4, 2, r7, cr9, cr3, {3}
    1558:	00786564 	rsbseq	r6, r8, r4, ror #10
    155c:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d078c>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45aa4>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000070 	andeq	r0, r0, r0, ror r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	080032b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	00000024 	andeq	r0, r0, r4, lsr #32
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	08003300 	stmdaeq	r0, {r8, r9, ip, sp}
     1ac:	000001fa 	strdeq	r0, [r0], -sl
     1b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     1b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1bc:	8a048905 	bhi	1225d8 <__RW_SIZE__+0x122040>
     1c0:	8e028b03 	vmlahi.f64	d8, d2, d3
     1c4:	700e4501 	andvc	r4, lr, r1, lsl #10
     1c8:	00000028 	andeq	r0, r0, r8, lsr #32
     1cc:	00000190 	muleq	r0, r0, r1
     1d0:	080034fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip, sp}
     1d4:	0000022c 	andeq	r0, r0, ip, lsr #4
     1d8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     1dc:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1e0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1e4:	8a048905 	bhi	122600 <__RW_SIZE__+0x122068>
     1e8:	8e028b03 	vmlahi.f64	d8, d2, d3
     1ec:	800e4101 	andhi	r4, lr, r1, lsl #2
     1f0:	00000001 	andeq	r0, r0, r1
     1f4:	00000028 	andeq	r0, r0, r8, lsr #32
     1f8:	00000190 	muleq	r0, r0, r1
     1fc:	08003728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp}
     200:	00000256 	andeq	r0, r0, r6, asr r2
     204:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     208:	86088509 	strhi	r8, [r8], -r9, lsl #10
     20c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     210:	8a048905 	bhi	12262c <__RW_SIZE__+0x122094>
     214:	8e028b03 	vmlahi.f64	d8, d2, d3
     218:	900e4101 	andls	r4, lr, r1, lsl #2
     21c:	00000003 	andeq	r0, r0, r3
     220:	0000000c 	andeq	r0, r0, ip
     224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     228:	7c020001 	stcvc	0, cr0, [r2], {1}
     22c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000220 	andeq	r0, r0, r0, lsr #4
     238:	08003980 	stmdaeq	r0, {r7, r8, fp, ip, sp}
     23c:	0000007c 	andeq	r0, r0, ip, ror r0
     240:	00000018 	andeq	r0, r0, r8, lsl r0
     244:	00000220 	andeq	r0, r0, r0, lsr #4
     248:	080039fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
     24c:	00000066 	andeq	r0, r0, r6, rrx
     250:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     254:	86028503 	strhi	r8, [r2], -r3, lsl #10
     258:	00000001 	andeq	r0, r0, r1
     25c:	0000000c 	andeq	r0, r0, ip
     260:	00000220 	andeq	r0, r0, r0, lsr #4
     264:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
     268:	00000034 	andeq	r0, r0, r4, lsr r0
     26c:	00000014 	andeq	r0, r0, r4, lsl r0
     270:	00000220 	andeq	r0, r0, r0, lsr #4
     274:	08003a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip, sp}
     278:	0000003c 	andeq	r0, r0, ip, lsr r0
     27c:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     280:	00000001 	andeq	r0, r0, r1
     284:	00000014 	andeq	r0, r0, r4, lsl r0
     288:	00000220 	andeq	r0, r0, r0, lsr #4
     28c:	08003ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip, sp}
     290:	0000003c 	andeq	r0, r0, ip, lsr r0
     294:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     298:	00000001 	andeq	r0, r0, r1
     29c:	00000018 	andeq	r0, r0, r8, lsl r0
     2a0:	00000220 	andeq	r0, r0, r0, lsr #4
     2a4:	08003b10 	stmdaeq	r0, {r4, r8, r9, fp, ip, sp}
     2a8:	000000f8 	strdeq	r0, [r0], -r8
     2ac:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     2b0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     2b4:	00000001 	andeq	r0, r0, r1
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2c0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2d0:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
     2d4:	0000004e 	andeq	r0, r0, lr, asr #32
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2e0:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
     2e4:	00000012 	andeq	r0, r0, r2, lsl r0
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2f0:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
     2f4:	00000014 	andeq	r0, r0, r4, lsl r0
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     300:	08003c80 	stmdaeq	r0, {r7, sl, fp, ip, sp}
     304:	00000016 	andeq	r0, r0, r6, lsl r0
     308:	00000014 	andeq	r0, r0, r4, lsl r0
     30c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     310:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
     314:	0000008a 	andeq	r0, r0, sl, lsl #1
     318:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     31c:	00000001 	andeq	r0, r0, r1
     320:	0000000c 	andeq	r0, r0, ip
     324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     328:	7c020001 	stcvc	0, cr0, [r2], {1}
     32c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     330:	0000000c 	andeq	r0, r0, ip
     334:	00000320 	andeq	r0, r0, r0, lsr #6
     338:	08003d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp}
     33c:	00000042 	andeq	r0, r0, r2, asr #32
     340:	00000014 	andeq	r0, r0, r4, lsl r0
     344:	00000320 	andeq	r0, r0, r0, lsr #6
     348:	08003d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip, sp}
     34c:	000000a2 	andeq	r0, r0, r2, lsr #1
     350:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     354:	00000001 	andeq	r0, r0, r1
     358:	00000014 	andeq	r0, r0, r4, lsl r0
     35c:	00000320 	andeq	r0, r0, r0, lsr #6
     360:	08003e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp, ip, sp}
     364:	0000007a 	andeq	r0, r0, sl, ror r0
     368:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     36c:	00000001 	andeq	r0, r0, r1
     370:	00000010 	andeq	r0, r0, r0, lsl r0
     374:	00000320 	andeq	r0, r0, r0, lsr #6
     378:	08003e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip, sp}
     37c:	00000062 	andeq	r0, r0, r2, rrx
     380:	00080e46 	andeq	r0, r8, r6, asr #28
     384:	0000000c 	andeq	r0, r0, ip
     388:	00000320 	andeq	r0, r0, r0, lsr #6
     38c:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
     390:	00000052 	andeq	r0, r0, r2, asr r0
     394:	0000000c 	andeq	r0, r0, ip
     398:	00000320 	andeq	r0, r0, r0, lsr #6
     39c:	08003f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, ip, sp}
     3a0:	00000052 	andeq	r0, r0, r2, asr r0
     3a4:	00000014 	andeq	r0, r0, r4, lsl r0
     3a8:	00000320 	andeq	r0, r0, r0, lsr #6
     3ac:	08003f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, ip, sp}
     3b0:	00000336 	andeq	r0, r0, r6, lsr r3
     3b4:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     3b8:	00000001 	andeq	r0, r0, r1
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	00000320 	andeq	r0, r0, r0, lsr #6
     3c4:	080042cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, lr}
     3c8:	0000005e 	andeq	r0, r0, lr, asr r0
     3cc:	00000018 	andeq	r0, r0, r8, lsl r0
     3d0:	00000320 	andeq	r0, r0, r0, lsr #6
     3d4:	0800432c 	stmdaeq	r0, {r2, r3, r5, r8, r9, lr}
     3d8:	00000364 	andeq	r0, r0, r4, ror #6
     3dc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     3e0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     3e4:	00018702 	andeq	r8, r1, r2, lsl #14
     3e8:	00000020 	andeq	r0, r0, r0, lsr #32
     3ec:	00000320 	andeq	r0, r0, r0, lsr #6
     3f0:	08004690 	stmdaeq	r0, {r4, r7, r9, sl, lr}
     3f4:	000000b8 	strheq	r0, [r0], -r8
     3f8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     3fc:	86078508 	strhi	r8, [r7], -r8, lsl #10
     400:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     404:	8a038904 	bhi	e281c <__RW_SIZE__+0xe2284>
     408:	00018e02 	andeq	r8, r1, r2, lsl #28
     40c:	00000018 	andeq	r0, r0, r8, lsl r0
     410:	00000320 	andeq	r0, r0, r0, lsr #6
     414:	08004748 	stmdaeq	r0, {r3, r6, r8, r9, sl, lr}
     418:	00000342 	andeq	r0, r0, r2, asr #6
     41c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     420:	86038504 	strhi	r8, [r3], -r4, lsl #10
     424:	00018702 	andeq	r8, r1, r2, lsl #14
     428:	0000001c 	andeq	r0, r0, ip, lsl r0
     42c:	00000320 	andeq	r0, r0, r0, lsr #6
     430:	08004a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, lr}
     434:	00000094 	muleq	r0, r4, r0
     438:	83180e41 	tsthi	r8, #1040	; 0x410
     43c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     440:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     444:	00018e02 	andeq	r8, r1, r2, lsl #28
     448:	0000000c 	andeq	r0, r0, ip
     44c:	00000320 	andeq	r0, r0, r0, lsr #6
     450:	08004b20 	stmdaeq	r0, {r5, r8, r9, fp, lr}
     454:	00000006 	andeq	r0, r0, r6
     458:	0000001c 	andeq	r0, r0, ip, lsl r0
     45c:	00000320 	andeq	r0, r0, r0, lsr #6
     460:	08004b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, lr}
     464:	000000b4 	strheq	r0, [r0], -r4
     468:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     46c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     470:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     474:	00018e02 	andeq	r8, r1, r2, lsl #28
     478:	00000018 	andeq	r0, r0, r8, lsl r0
     47c:	00000320 	andeq	r0, r0, r0, lsr #6
     480:	08004bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, lr}
     484:	00001e26 	andeq	r1, r0, r6, lsr #28
     488:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     48c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     490:	200e7301 	andcs	r7, lr, r1, lsl #6
     494:	00000018 	andeq	r0, r0, r8, lsl r0
     498:	00000320 	andeq	r0, r0, r0, lsr #6
     49c:	08006a04 	stmdaeq	r0, {r2, r9, fp, sp, lr}
     4a0:	000003c0 	andeq	r0, r0, r0, asr #7
     4a4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     4a8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     4ac:	00018702 	andeq	r8, r1, r2, lsl #14
     4b0:	0000000c 	andeq	r0, r0, ip
     4b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     4bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4c0:	0000000c 	andeq	r0, r0, ip
     4c4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4c8:	08006dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, sp, lr}
     4cc:	0000002e 	andeq	r0, r0, lr, lsr #32
     4d0:	0000000c 	andeq	r0, r0, ip
     4d4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4d8:	08006df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr}
     4dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     4e0:	0000000c 	andeq	r0, r0, ip
     4e4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4e8:	08006e10 	stmdaeq	r0, {r4, r9, sl, fp, sp, lr}
     4ec:	00000012 	andeq	r0, r0, r2, lsl r0
     4f0:	0000000c 	andeq	r0, r0, ip
     4f4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4f8:	08006e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, sp, lr}
     4fc:	00000012 	andeq	r0, r0, r2, lsl r0
     500:	0000000c 	andeq	r0, r0, ip
     504:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     508:	7c020001 	stcvc	0, cr0, [r2], {1}
     50c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     510:	00000014 	andeq	r0, r0, r4, lsl r0
     514:	00000500 	andeq	r0, r0, r0, lsl #10
     518:	08006e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, lr}
     51c:	0000004c 	andeq	r0, r0, ip, asr #32
     520:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     524:	00018e02 	andeq	r8, r1, r2, lsl #28
     528:	0000000c 	andeq	r0, r0, ip
     52c:	00000500 	andeq	r0, r0, r0, lsl #10
     530:	08006e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, sp, lr}
     534:	00000018 	andeq	r0, r0, r8, lsl r0
     538:	0000000c 	andeq	r0, r0, ip
     53c:	00000500 	andeq	r0, r0, r0, lsl #10
     540:	08006e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr}
     544:	00000020 	andeq	r0, r0, r0, lsr #32
     548:	0000000c 	andeq	r0, r0, ip
     54c:	00000500 	andeq	r0, r0, r0, lsl #10
     550:	08006ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr}
     554:	00000018 	andeq	r0, r0, r8, lsl r0
     558:	00000024 	andeq	r0, r0, r4, lsr #32
     55c:	00000500 	andeq	r0, r0, r0, lsl #10
     560:	08006ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr}
     564:	0000013c 	andeq	r0, r0, ip, lsr r1
     568:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     56c:	86078508 	strhi	r8, [r7], -r8, lsl #10
     570:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     574:	8a038904 	bhi	e298c <__RW_SIZE__+0xe23f4>
     578:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     57c:	0000380e 	andeq	r3, r0, lr, lsl #16
     580:	00000018 	andeq	r0, r0, r8, lsl r0
     584:	00000500 	andeq	r0, r0, r0, lsl #10
     588:	08007010 	stmdaeq	r0, {r4, ip, sp, lr}
     58c:	00000078 	andeq	r0, r0, r8, ror r0
     590:	83100e41 	tsthi	r0, #1040	; 0x410
     594:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     598:	00018e02 	andeq	r8, r1, r2, lsl #28
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	00000500 	andeq	r0, r0, r0, lsl #10
     5a4:	08007088 	stmdaeq	r0, {r3, r7, ip, sp, lr}
     5a8:	00000034 	andeq	r0, r0, r4, lsr r0
     5ac:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5b0:	00018502 	andeq	r8, r1, r2, lsl #10
     5b4:	00000024 	andeq	r0, r0, r4, lsr #32
     5b8:	00000500 	andeq	r0, r0, r0, lsl #10
     5bc:	080070bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip, sp, lr}
     5c0:	000000ec 	andeq	r0, r0, ip, ror #1
     5c4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     5c8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     5cc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     5d0:	8a048905 	bhi	1229ec <__RW_SIZE__+0x122454>
     5d4:	8e028b03 	vmlahi.f64	d8, d2, d3
     5d8:	300e4401 	andcc	r4, lr, r1, lsl #8
     5dc:	00000018 	andeq	r0, r0, r8, lsl r0
     5e0:	00000500 	andeq	r0, r0, r0, lsl #10
     5e4:	080071a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp, lr}
     5e8:	00000076 	andeq	r0, r0, r6, ror r0
     5ec:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     5f0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5f4:	00018702 	andeq	r8, r1, r2, lsl #14
     5f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5fc:	00000500 	andeq	r0, r0, r0, lsl #10
     600:	08007220 	stmdaeq	r0, {r5, r9, ip, sp, lr}
     604:	000000ca 	andeq	r0, r0, sl, asr #1
     608:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     60c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     610:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     614:	0000180e 	andeq	r1, r0, lr, lsl #16
     618:	00000018 	andeq	r0, r0, r8, lsl r0
     61c:	00000500 	andeq	r0, r0, r0, lsl #10
     620:	080072ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp, lr}
     624:	00000032 	andeq	r0, r0, r2, lsr r0
     628:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     62c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     630:	00000001 	andeq	r0, r0, r1
     634:	00000024 	andeq	r0, r0, r4, lsr #32
     638:	00000500 	andeq	r0, r0, r0, lsl #10
     63c:	08007320 	stmdaeq	r0, {r5, r8, r9, ip, sp, lr}
     640:	000004c8 	andeq	r0, r0, r8, asr #9
     644:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     648:	86078508 	strhi	r8, [r7], -r8, lsl #10
     64c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     650:	8a038904 	bhi	e2a68 <__RW_SIZE__+0xe24d0>
     654:	4b018b02 	blmi	63264 <__RW_SIZE__+0x62ccc>
     658:	0000300e 	andeq	r3, r0, lr
     65c:	00000018 	andeq	r0, r0, r8, lsl r0
     660:	00000500 	andeq	r0, r0, r0, lsl #10
     664:	080077e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}
     668:	00000106 	andeq	r0, r0, r6, lsl #2
     66c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     670:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     674:	0000100e 	andeq	r1, r0, lr
     678:	0000001c 	andeq	r0, r0, ip, lsl r0
     67c:	00000500 	andeq	r0, r0, r0, lsl #10
     680:	080078f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, ip, sp, lr}
     684:	00000038 	andeq	r0, r0, r8, lsr r0
     688:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     68c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     690:	42018e02 	andmi	r8, r1, #2, 28
     694:	0000180e 	andeq	r1, r0, lr, lsl #16
     698:	0000001c 	andeq	r0, r0, ip, lsl r0
     69c:	00000500 	andeq	r0, r0, r0, lsl #10
     6a0:	08007928 	stmdaeq	r0, {r3, r5, r8, fp, ip, sp, lr}
     6a4:	00000040 	andeq	r0, r0, r0, asr #32
     6a8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     6ac:	86038504 	strhi	r8, [r3], -r4, lsl #10
     6b0:	42018e02 	andmi	r8, r1, #2, 28
     6b4:	0000180e 	andeq	r1, r0, lr, lsl #16
     6b8:	00000018 	andeq	r0, r0, r8, lsl r0
     6bc:	00000500 	andeq	r0, r0, r0, lsl #10
     6c0:	08007968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp, lr}
     6c4:	0000006a 	andeq	r0, r0, sl, rrx
     6c8:	83100e41 	tsthi	r0, #1040	; 0x410
     6cc:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     6d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d4:	00000018 	andeq	r0, r0, r8, lsl r0
     6d8:	00000500 	andeq	r0, r0, r0, lsl #10
     6dc:	080079d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, sp, lr}
     6e0:	00000062 	andeq	r0, r0, r2, rrx
     6e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     6e8:	49018e02 	stmdbmi	r1, {r1, r9, sl, fp, pc}
     6ec:	0000200e 	andeq	r2, r0, lr
     6f0:	0000000c 	andeq	r0, r0, ip
     6f4:	00000500 	andeq	r0, r0, r0, lsl #10
     6f8:	08007a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, ip, sp, lr}
     6fc:	00000030 	andeq	r0, r0, r0, lsr r0
     700:	00000020 	andeq	r0, r0, r0, lsr #32
     704:	00000500 	andeq	r0, r0, r0, lsl #10
     708:	08007a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip, sp, lr}
     70c:	00000462 	andeq	r0, r0, r2, ror #8
     710:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     714:	86058506 	strhi	r8, [r5], -r6, lsl #10
     718:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     71c:	48018e02 	stmdami	r1, {r1, r9, sl, fp, pc}
     720:	0000200e 	andeq	r2, r0, lr
     724:	00000020 	andeq	r0, r0, r0, lsr #32
     728:	00000500 	andeq	r0, r0, r0, lsl #10
     72c:	08007ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, ip, sp, lr}
     730:	00000204 	andeq	r0, r0, r4, lsl #4
     734:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     738:	86068507 	strhi	r8, [r6], -r7, lsl #10
     73c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     740:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     744:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     748:	00000014 	andeq	r0, r0, r4, lsl r0
     74c:	00000500 	andeq	r0, r0, r0, lsl #10
     750:	080080d0 	stmdaeq	r0, {r4, r6, r7, pc}
     754:	00000046 	andeq	r0, r0, r6, asr #32
     758:	8e040e41 	cdphi	14, 0, cr0, cr4, cr1, {2}
     75c:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     760:	00000018 	andeq	r0, r0, r8, lsl r0
     764:	00000500 	andeq	r0, r0, r0, lsl #10
     768:	08008118 	stmdaeq	r0, {r3, r4, r8, pc}
     76c:	00000072 	andeq	r0, r0, r2, ror r0
     770:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     774:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     778:	400e4301 	andmi	r4, lr, r1, lsl #6
     77c:	00000024 	andeq	r0, r0, r4, lsr #32
     780:	00000500 	andeq	r0, r0, r0, lsl #10
     784:	0800818c 	stmdaeq	r0, {r2, r3, r7, r8, pc}
     788:	000001fc 	strdeq	r0, [r0], -ip
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__RW_SIZE__+0x12261c>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	700e4101 	andvc	r4, lr, r1, lsl #2
     7a4:	0000000c 	andeq	r0, r0, ip
     7a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7ac:	7c020001 	stcvc	0, cr0, [r2], {1}
     7b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7b4:	00000014 	andeq	r0, r0, r4, lsl r0
     7b8:	000007a4 	andeq	r0, r0, r4, lsr #15
     7bc:	08008388 	stmdaeq	r0, {r3, r7, r8, r9, pc}
     7c0:	00000044 	andeq	r0, r0, r4, asr #32
     7c4:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     7c8:	00000001 	andeq	r0, r0, r1
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     7e0:	000007cc 	andeq	r0, r0, ip, asr #15
     7e4:	080083cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, pc}
     7e8:	00000038 	andeq	r0, r0, r8, lsr r0
     7ec:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     7f0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     7f4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     7f8:	200e4301 	andcs	r4, lr, r1, lsl #6
     7fc:	00000014 	andeq	r0, r0, r4, lsl r0
     800:	000007cc 	andeq	r0, r0, ip, asr #15
     804:	08008404 	stmdaeq	r0, {r2, sl, pc}
     808:	00000032 	andeq	r0, r0, r2, lsr r0
     80c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     810:	00018e02 	andeq	r8, r1, r2, lsl #28
     814:	00000014 	andeq	r0, r0, r4, lsl r0
     818:	000007cc 	andeq	r0, r0, ip, asr #15
     81c:	08008438 	stmdaeq	r0, {r3, r4, r5, sl, pc}
     820:	00000010 	andeq	r0, r0, r0, lsl r0
     824:	83080e43 	movwhi	r0, #36419	; 0x8e43
     828:	00018e02 	andeq	r8, r1, r2, lsl #28
     82c:	00000014 	andeq	r0, r0, r4, lsl r0
     830:	000007cc 	andeq	r0, r0, ip, asr #15
     834:	08008448 	stmdaeq	r0, {r3, r6, sl, pc}
     838:	0000012a 	andeq	r0, r0, sl, lsr #2
     83c:	83080e44 	movwhi	r0, #36420	; 0x8e44
     840:	00018e02 	andeq	r8, r1, r2, lsl #28
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	000007cc 	andeq	r0, r0, ip, asr #15
     84c:	08008574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, pc}
     850:	00000010 	andeq	r0, r0, r0, lsl r0
     854:	83080e43 	movwhi	r0, #36419	; 0x8e43
     858:	00018e02 	andeq	r8, r1, r2, lsl #28
     85c:	00000014 	andeq	r0, r0, r4, lsl r0
     860:	000007cc 	andeq	r0, r0, ip, asr #15
     864:	08008584 	stmdaeq	r0, {r2, r7, r8, sl, pc}
     868:	00000010 	andeq	r0, r0, r0, lsl r0
     86c:	83080e43 	movwhi	r0, #36419	; 0x8e43
     870:	00018e02 	andeq	r8, r1, r2, lsl #28
     874:	00000014 	andeq	r0, r0, r4, lsl r0
     878:	000007cc 	andeq	r0, r0, ip, asr #15
     87c:	08008594 	stmdaeq	r0, {r2, r4, r7, r8, sl, pc}
     880:	00000010 	andeq	r0, r0, r0, lsl r0
     884:	83080e43 	movwhi	r0, #36419	; 0x8e43
     888:	00018e02 	andeq	r8, r1, r2, lsl #28
     88c:	00000014 	andeq	r0, r0, r4, lsl r0
     890:	000007cc 	andeq	r0, r0, ip, asr #15
     894:	080085a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, pc}
     898:	00000010 	andeq	r0, r0, r0, lsl r0
     89c:	83080e43 	movwhi	r0, #36419	; 0x8e43
     8a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8a4:	00000014 	andeq	r0, r0, r4, lsl r0
     8a8:	000007cc 	andeq	r0, r0, ip, asr #15
     8ac:	080085b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, pc}
     8b0:	00000010 	andeq	r0, r0, r0, lsl r0
     8b4:	83080e43 	movwhi	r0, #36419	; 0x8e43
     8b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8bc:	00000014 	andeq	r0, r0, r4, lsl r0
     8c0:	000007cc 	andeq	r0, r0, ip, asr #15
     8c4:	080085c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, pc}
     8c8:	00000010 	andeq	r0, r0, r0, lsl r0
     8cc:	83080e43 	movwhi	r0, #36419	; 0x8e43
     8d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8d4:	0000000c 	andeq	r0, r0, ip
     8d8:	000007cc 	andeq	r0, r0, ip, asr #15
     8dc:	080085d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, pc}
     8e0:	0000000e 	andeq	r0, r0, lr
     8e4:	00000014 	andeq	r0, r0, r4, lsl r0
     8e8:	000007cc 	andeq	r0, r0, ip, asr #15
     8ec:	080085e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, pc}
     8f0:	00000006 	andeq	r0, r0, r6
     8f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     8f8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8fc:	00000014 	andeq	r0, r0, r4, lsl r0
     900:	000007cc 	andeq	r0, r0, ip, asr #15
     904:	080085ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, pc}
     908:	00000006 	andeq	r0, r0, r6
     90c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     910:	00018e02 	andeq	r8, r1, r2, lsl #28
     914:	00000014 	andeq	r0, r0, r4, lsl r0
     918:	000007cc 	andeq	r0, r0, ip, asr #15
     91c:	080085f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, pc}
     920:	00000006 	andeq	r0, r0, r6
     924:	83080e41 	movwhi	r0, #36417	; 0x8e41
     928:	00018e02 	andeq	r8, r1, r2, lsl #28
     92c:	00000014 	andeq	r0, r0, r4, lsl r0
     930:	000007cc 	andeq	r0, r0, ip, asr #15
     934:	080085fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, pc}
     938:	00000006 	andeq	r0, r0, r6
     93c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     940:	00018e02 	andeq	r8, r1, r2, lsl #28
     944:	00000014 	andeq	r0, r0, r4, lsl r0
     948:	000007cc 	andeq	r0, r0, ip, asr #15
     94c:	08008604 	stmdaeq	r0, {r2, r9, sl, pc}
     950:	00000006 	andeq	r0, r0, r6
     954:	83080e41 	movwhi	r0, #36417	; 0x8e41
     958:	00018e02 	andeq	r8, r1, r2, lsl #28
     95c:	00000014 	andeq	r0, r0, r4, lsl r0
     960:	000007cc 	andeq	r0, r0, ip, asr #15
     964:	0800860c 	stmdaeq	r0, {r2, r3, r9, sl, pc}
     968:	00000006 	andeq	r0, r0, r6
     96c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     970:	00018e02 	andeq	r8, r1, r2, lsl #28
     974:	00000014 	andeq	r0, r0, r4, lsl r0
     978:	000007cc 	andeq	r0, r0, ip, asr #15
     97c:	08008614 	stmdaeq	r0, {r2, r4, r9, sl, pc}
     980:	00000006 	andeq	r0, r0, r6
     984:	83080e41 	movwhi	r0, #36417	; 0x8e41
     988:	00018e02 	andeq	r8, r1, r2, lsl #28
     98c:	00000014 	andeq	r0, r0, r4, lsl r0
     990:	000007cc 	andeq	r0, r0, ip, asr #15
     994:	0800861c 	stmdaeq	r0, {r2, r3, r4, r9, sl, pc}
     998:	00000006 	andeq	r0, r0, r6
     99c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     9a4:	00000014 	andeq	r0, r0, r4, lsl r0
     9a8:	000007cc 	andeq	r0, r0, ip, asr #15
     9ac:	08008624 	stmdaeq	r0, {r2, r5, r9, sl, pc}
     9b0:	00000006 	andeq	r0, r0, r6
     9b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9bc:	00000018 	andeq	r0, r0, r8, lsl r0
     9c0:	000007cc 	andeq	r0, r0, ip, asr #15
     9c4:	0800862c 	stmdaeq	r0, {r2, r3, r5, r9, sl, pc}
     9c8:	00000032 	andeq	r0, r0, r2, lsr r0
     9cc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     9d0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     9d4:	00000001 	andeq	r0, r0, r1
     9d8:	00000014 	andeq	r0, r0, r4, lsl r0
     9dc:	000007cc 	andeq	r0, r0, ip, asr #15
     9e0:	08008660 	stmdaeq	r0, {r5, r6, r9, sl, pc}
     9e4:	00000006 	andeq	r0, r0, r6
     9e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     9f0:	00000014 	andeq	r0, r0, r4, lsl r0
     9f4:	000007cc 	andeq	r0, r0, ip, asr #15
     9f8:	08008668 	stmdaeq	r0, {r3, r5, r6, r9, sl, pc}
     9fc:	00000006 	andeq	r0, r0, r6
     a00:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a04:	00018e02 	andeq	r8, r1, r2, lsl #28
     a08:	00000014 	andeq	r0, r0, r4, lsl r0
     a0c:	000007cc 	andeq	r0, r0, ip, asr #15
     a10:	08008670 	stmdaeq	r0, {r4, r5, r6, r9, sl, pc}
     a14:	00000006 	andeq	r0, r0, r6
     a18:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a1c:	00018e02 	andeq	r8, r1, r2, lsl #28
     a20:	00000014 	andeq	r0, r0, r4, lsl r0
     a24:	000007cc 	andeq	r0, r0, ip, asr #15
     a28:	08008678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, pc}
     a2c:	00000006 	andeq	r0, r0, r6
     a30:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a34:	00018e02 	andeq	r8, r1, r2, lsl #28
     a38:	00000014 	andeq	r0, r0, r4, lsl r0
     a3c:	000007cc 	andeq	r0, r0, ip, asr #15
     a40:	08008680 	stmdaeq	r0, {r7, r9, sl, pc}
     a44:	00000006 	andeq	r0, r0, r6
     a48:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     a50:	00000014 	andeq	r0, r0, r4, lsl r0
     a54:	000007cc 	andeq	r0, r0, ip, asr #15
     a58:	08008688 	stmdaeq	r0, {r3, r7, r9, sl, pc}
     a5c:	00000006 	andeq	r0, r0, r6
     a60:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a64:	00018e02 	andeq	r8, r1, r2, lsl #28
     a68:	00000014 	andeq	r0, r0, r4, lsl r0
     a6c:	000007cc 	andeq	r0, r0, ip, asr #15
     a70:	08008690 	stmdaeq	r0, {r4, r7, r9, sl, pc}
     a74:	00000006 	andeq	r0, r0, r6
     a78:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     a80:	00000014 	andeq	r0, r0, r4, lsl r0
     a84:	000007cc 	andeq	r0, r0, ip, asr #15
     a88:	08008698 	stmdaeq	r0, {r3, r4, r7, r9, sl, pc}
     a8c:	00000006 	andeq	r0, r0, r6
     a90:	83080e41 	movwhi	r0, #36417	; 0x8e41
     a94:	00018e02 	andeq	r8, r1, r2, lsl #28
     a98:	00000014 	andeq	r0, r0, r4, lsl r0
     a9c:	000007cc 	andeq	r0, r0, ip, asr #15
     aa0:	080086a0 	stmdaeq	r0, {r5, r7, r9, sl, pc}
     aa4:	00000006 	andeq	r0, r0, r6
     aa8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     aac:	00018e02 	andeq	r8, r1, r2, lsl #28
     ab0:	00000014 	andeq	r0, r0, r4, lsl r0
     ab4:	000007cc 	andeq	r0, r0, ip, asr #15
     ab8:	080086a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, pc}
     abc:	00000006 	andeq	r0, r0, r6
     ac0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ac4:	00018e02 	andeq	r8, r1, r2, lsl #28
     ac8:	00000014 	andeq	r0, r0, r4, lsl r0
     acc:	000007cc 	andeq	r0, r0, ip, asr #15
     ad0:	080086b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, pc}
     ad4:	00000006 	andeq	r0, r0, r6
     ad8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     adc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ae0:	00000014 	andeq	r0, r0, r4, lsl r0
     ae4:	000007cc 	andeq	r0, r0, ip, asr #15
     ae8:	080086b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, pc}
     aec:	00000006 	andeq	r0, r0, r6
     af0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     af4:	00018e02 	andeq	r8, r1, r2, lsl #28
     af8:	00000014 	andeq	r0, r0, r4, lsl r0
     afc:	000007cc 	andeq	r0, r0, ip, asr #15
     b00:	080086c0 	stmdaeq	r0, {r6, r7, r9, sl, pc}
     b04:	00000006 	andeq	r0, r0, r6
     b08:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b0c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b10:	00000018 	andeq	r0, r0, r8, lsl r0
     b14:	000007cc 	andeq	r0, r0, ip, asr #15
     b18:	080086c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, pc}
     b1c:	00000044 	andeq	r0, r0, r4, asr #32
     b20:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     b24:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b28:	00000001 	andeq	r0, r0, r1
     b2c:	00000014 	andeq	r0, r0, r4, lsl r0
     b30:	000007cc 	andeq	r0, r0, ip, asr #15
     b34:	0800870c 	stmdaeq	r0, {r2, r3, r8, r9, sl, pc}
     b38:	00000006 	andeq	r0, r0, r6
     b3c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b40:	00018e02 	andeq	r8, r1, r2, lsl #28
     b44:	00000014 	andeq	r0, r0, r4, lsl r0
     b48:	000007cc 	andeq	r0, r0, ip, asr #15
     b4c:	08008714 	stmdaeq	r0, {r2, r4, r8, r9, sl, pc}
     b50:	00000006 	andeq	r0, r0, r6
     b54:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000014 	andeq	r0, r0, r4, lsl r0
     b60:	000007cc 	andeq	r0, r0, ip, asr #15
     b64:	0800871c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, pc}
     b68:	00000006 	andeq	r0, r0, r6
     b6c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b70:	00018e02 	andeq	r8, r1, r2, lsl #28
     b74:	00000014 	andeq	r0, r0, r4, lsl r0
     b78:	000007cc 	andeq	r0, r0, ip, asr #15
     b7c:	08008724 	stmdaeq	r0, {r2, r5, r8, r9, sl, pc}
     b80:	00000006 	andeq	r0, r0, r6
     b84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     b88:	00018e02 	andeq	r8, r1, r2, lsl #28
     b8c:	00000014 	andeq	r0, r0, r4, lsl r0
     b90:	000007cc 	andeq	r0, r0, ip, asr #15
     b94:	0800872c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, pc}
     b98:	00000006 	andeq	r0, r0, r6
     b9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ba0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ba4:	00000014 	andeq	r0, r0, r4, lsl r0
     ba8:	000007cc 	andeq	r0, r0, ip, asr #15
     bac:	08008734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, pc}
     bb0:	00000006 	andeq	r0, r0, r6
     bb4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	000007cc 	andeq	r0, r0, ip, asr #15
     bc4:	0800873c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, pc}
     bc8:	00000022 	andeq	r0, r0, r2, lsr #32
     bcc:	00000014 	andeq	r0, r0, r4, lsl r0
     bd0:	000007cc 	andeq	r0, r0, ip, asr #15
     bd4:	08008760 	stmdaeq	r0, {r5, r6, r8, r9, sl, pc}
     bd8:	00000006 	andeq	r0, r0, r6
     bdc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     be0:	00018e02 	andeq	r8, r1, r2, lsl #28
     be4:	00000014 	andeq	r0, r0, r4, lsl r0
     be8:	000007cc 	andeq	r0, r0, ip, asr #15
     bec:	08008768 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, pc}
     bf0:	00000006 	andeq	r0, r0, r6
     bf4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bfc:	00000014 	andeq	r0, r0, r4, lsl r0
     c00:	000007cc 	andeq	r0, r0, ip, asr #15
     c04:	08008770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, pc}
     c08:	00000006 	andeq	r0, r0, r6
     c0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c10:	00018e02 	andeq	r8, r1, r2, lsl #28
     c14:	00000014 	andeq	r0, r0, r4, lsl r0
     c18:	000007cc 	andeq	r0, r0, ip, asr #15
     c1c:	08008778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, pc}
     c20:	00000006 	andeq	r0, r0, r6
     c24:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c28:	00018e02 	andeq	r8, r1, r2, lsl #28
     c2c:	00000014 	andeq	r0, r0, r4, lsl r0
     c30:	000007cc 	andeq	r0, r0, ip, asr #15
     c34:	08008780 	stmdaeq	r0, {r7, r8, r9, sl, pc}
     c38:	00000006 	andeq	r0, r0, r6
     c3c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c40:	00018e02 	andeq	r8, r1, r2, lsl #28
     c44:	00000014 	andeq	r0, r0, r4, lsl r0
     c48:	000007cc 	andeq	r0, r0, ip, asr #15
     c4c:	08008788 	stmdaeq	r0, {r3, r7, r8, r9, sl, pc}
     c50:	00000006 	andeq	r0, r0, r6
     c54:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c58:	00018e02 	andeq	r8, r1, r2, lsl #28
     c5c:	00000014 	andeq	r0, r0, r4, lsl r0
     c60:	000007cc 	andeq	r0, r0, ip, asr #15
     c64:	08008790 	stmdaeq	r0, {r4, r7, r8, r9, sl, pc}
     c68:	00000016 	andeq	r0, r0, r6, lsl r0
     c6c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     c70:	00018e02 	andeq	r8, r1, r2, lsl #28
     c74:	00000014 	andeq	r0, r0, r4, lsl r0
     c78:	000007cc 	andeq	r0, r0, ip, asr #15
     c7c:	080087a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, pc}
     c80:	00000006 	andeq	r0, r0, r6
     c84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c88:	00018e02 	andeq	r8, r1, r2, lsl #28
     c8c:	00000014 	andeq	r0, r0, r4, lsl r0
     c90:	000007cc 	andeq	r0, r0, ip, asr #15
     c94:	080087b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, pc}
     c98:	00000006 	andeq	r0, r0, r6
     c9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ca0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ca4:	00000018 	andeq	r0, r0, r8, lsl r0
     ca8:	000007cc 	andeq	r0, r0, ip, asr #15
     cac:	080087b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, pc}
     cb0:	00000046 	andeq	r0, r0, r6, asr #32
     cb4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     cb8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     cbc:	00000001 	andeq	r0, r0, r1
     cc0:	00000014 	andeq	r0, r0, r4, lsl r0
     cc4:	000007cc 	andeq	r0, r0, ip, asr #15
     cc8:	08008800 	stmdaeq	r0, {fp, pc}
     ccc:	00000006 	andeq	r0, r0, r6
     cd0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     cd4:	00018e02 	andeq	r8, r1, r2, lsl #28
     cd8:	00000014 	andeq	r0, r0, r4, lsl r0
     cdc:	000007cc 	andeq	r0, r0, ip, asr #15
     ce0:	08008808 	stmdaeq	r0, {r3, fp, pc}
     ce4:	00000006 	andeq	r0, r0, r6
     ce8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     cec:	00018e02 	andeq	r8, r1, r2, lsl #28
     cf0:	0000000c 	andeq	r0, r0, ip
     cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cf8:	7c020001 	stcvc	0, cr0, [r2], {1}
     cfc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d00:	00000014 	andeq	r0, r0, r4, lsl r0
     d04:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d08:	08008810 	stmdaeq	r0, {r4, fp, pc}
     d0c:	00000048 	andeq	r0, r0, r8, asr #32
     d10:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d14:	00018e02 	andeq	r8, r1, r2, lsl #28
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d20:	08008858 	stmdaeq	r0, {r3, r4, r6, fp, pc}
     d24:	0000001c 	andeq	r0, r0, ip, lsl r0
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d30:	08008874 	stmdaeq	r0, {r2, r4, r5, r6, fp, pc}
     d34:	0000000e 	andeq	r0, r0, lr
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d40:	08008884 	stmdaeq	r0, {r2, r7, fp, pc}
     d44:	0000000c 	andeq	r0, r0, ip
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d50:	08008890 	stmdaeq	r0, {r4, r7, fp, pc}
     d54:	0000000c 	andeq	r0, r0, ip
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d60:	0800889c 	stmdaeq	r0, {r2, r3, r4, r7, fp, pc}
     d64:	00000010 	andeq	r0, r0, r0, lsl r0
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d70:	7c020001 	stcvc	0, cr0, [r2], {1}
     d74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d78:	00000018 	andeq	r0, r0, r8, lsl r0
     d7c:	00000d68 	andeq	r0, r0, r8, ror #26
     d80:	080088b0 	stmdaeq	r0, {r4, r5, r7, fp, pc}
     d84:	000000f4 	strdeq	r0, [r0], -r4
     d88:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     d8c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     d90:	00000001 	andeq	r0, r0, r1
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000d68 	andeq	r0, r0, r8, ror #26
     d9c:	080089a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, pc}
     da0:	0000003e 	andeq	r0, r0, lr, lsr r0
     da4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     da8:	00018502 	andeq	r8, r1, r2, lsl #10
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d68 	andeq	r0, r0, r8, ror #26
     db4:	080089e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, pc}
     db8:	00000026 	andeq	r0, r0, r6, lsr #32
     dbc:	00000014 	andeq	r0, r0, r4, lsl r0
     dc0:	00000d68 	andeq	r0, r0, r8, ror #26
     dc4:	08008a0c 	stmdaeq	r0, {r2, r3, r9, fp, pc}
     dc8:	000000b6 	strheq	r0, [r0], -r6
     dcc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     dd0:	00018502 	andeq	r8, r1, r2, lsl #10
     dd4:	00000014 	andeq	r0, r0, r4, lsl r0
     dd8:	00000d68 	andeq	r0, r0, r8, ror #26
     ddc:	08008ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, pc}
     de0:	00000062 	andeq	r0, r0, r2, rrx
     de4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     de8:	00018502 	andeq	r8, r1, r2, lsl #10
     dec:	0000000c 	andeq	r0, r0, ip
     df0:	00000d68 	andeq	r0, r0, r8, ror #26
     df4:	08008b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, pc}
     df8:	00000020 	andeq	r0, r0, r0, lsr #32
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	00000d68 	andeq	r0, r0, r8, ror #26
     e04:	08008b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, pc}
     e08:	00000022 	andeq	r0, r0, r2, lsr #32
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	00000d68 	andeq	r0, r0, r8, ror #26
     e14:	08008b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, pc}
     e18:	00000018 	andeq	r0, r0, r8, lsl r0
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	00000d68 	andeq	r0, r0, r8, ror #26
     e24:	08008b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, pc}
     e28:	0000004c 	andeq	r0, r0, ip, asr #32
     e2c:	00000014 	andeq	r0, r0, r4, lsl r0
     e30:	00000d68 	andeq	r0, r0, r8, ror #26
     e34:	08008bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, pc}
     e38:	00000058 	andeq	r0, r0, r8, asr r0
     e3c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     e40:	00018e02 	andeq	r8, r1, r2, lsl #28
     e44:	0000000c 	andeq	r0, r0, ip
     e48:	00000d68 	andeq	r0, r0, r8, ror #26
     e4c:	08008c28 	stmdaeq	r0, {r3, r5, sl, fp, pc}
     e50:	00000022 	andeq	r0, r0, r2, lsr #32
     e54:	0000000c 	andeq	r0, r0, ip
     e58:	00000d68 	andeq	r0, r0, r8, ror #26
     e5c:	08008c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp, pc}
     e60:	00000048 	andeq	r0, r0, r8, asr #32
     e64:	0000001c 	andeq	r0, r0, ip, lsl r0
     e68:	00000d68 	andeq	r0, r0, r8, ror #26
     e6c:	08008c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, pc}
     e70:	0000009c 	muleq	r0, ip, r0
     e74:	83180e41 	tsthi	r8, #1040	; 0x410
     e78:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     e7c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     e80:	00018e02 	andeq	r8, r1, r2, lsl #28
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	00000d68 	andeq	r0, r0, r8, ror #26
     e8c:	08008d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, pc}
     e90:	00000016 	andeq	r0, r0, r6, lsl r0
     e94:	0000001c 	andeq	r0, r0, ip, lsl r0
     e98:	00000d68 	andeq	r0, r0, r8, ror #26
     e9c:	08008d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, pc}
     ea0:	0000005c 	andeq	r0, r0, ip, asr r0
     ea4:	83180e41 	tsthi	r8, #1040	; 0x410
     ea8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     eac:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     eb0:	00018e02 	andeq	r8, r1, r2, lsl #28
     eb4:	00000018 	andeq	r0, r0, r8, lsl r0
     eb8:	00000d68 	andeq	r0, r0, r8, ror #26
     ebc:	08008da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, pc}
     ec0:	0000007c 	andeq	r0, r0, ip, ror r0
     ec4:	83100e41 	tsthi	r0, #1040	; 0x410
     ec8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     ecc:	00018e02 	andeq	r8, r1, r2, lsl #28
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ed8:	7c020001 	stcvc	0, cr0, [r2], {1}
     edc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ee0:	00000018 	andeq	r0, r0, r8, lsl r0
     ee4:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ee8:	08008e20 	stmdaeq	r0, {r5, r9, sl, fp, pc}
     eec:	000000b8 	strheq	r0, [r0], -r8
     ef0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     ef4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ef8:	00018e02 	andeq	r8, r1, r2, lsl #28
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f04:	08008ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, pc}
     f08:	0000003a 	andeq	r0, r0, sl, lsr r0
     f0c:	00000014 	andeq	r0, r0, r4, lsl r0
     f10:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f14:	08008f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, pc}
     f18:	00000042 	andeq	r0, r0, r2, asr #32
     f1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     f20:	00018502 	andeq	r8, r1, r2, lsl #10
     f24:	00000024 	andeq	r0, r0, r4, lsr #32
     f28:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f2c:	08008f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, pc}
     f30:	00000060 	andeq	r0, r0, r0, rrx
     f34:	80100e41 	andshi	r0, r0, r1, asr #28
     f38:	82038104 	andhi	r8, r3, #4, 2
     f3c:	41018302 	tstmi	r1, r2, lsl #6
     f40:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     f44:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     f48:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f54:	08008fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, pc}
     f58:	00000016 	andeq	r0, r0, r6, lsl r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f64:	08008fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp, pc}
     f68:	00000018 	andeq	r0, r0, r8, lsl r0
     f6c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f70:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f74:	08008fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, pc}
     f78:	0000009c 	muleq	r0, ip, r0
     f7c:	83180e41 	tsthi	r8, #1040	; 0x410
     f80:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     f84:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     f88:	00018e02 	andeq	r8, r1, r2, lsl #28
     f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f90:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f94:	08009084 	stmdaeq	r0, {r2, r7, ip, pc}
     f98:	000000ba 	strheq	r0, [r0], -sl
     f9c:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     fa0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     fa4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     fa8:	380e4101 	stmdacc	lr, {r0, r8, lr}
     fac:	0000000c 	andeq	r0, r0, ip
     fb0:	00000ed0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fb4:	08009140 	stmdaeq	r0, {r6, r8, ip, pc}
     fb8:	00000042 	andeq	r0, r0, r2, asr #32
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fcc:	0000000c 	andeq	r0, r0, ip
     fd0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     fd4:	08009188 	stmdaeq	r0, {r3, r7, r8, ip, pc}
     fd8:	00000008 	andeq	r0, r0, r8
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     fe4:	08009190 	stmdaeq	r0, {r4, r7, r8, ip, pc}
     fe8:	00000008 	andeq	r0, r0, r8
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ff8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ffc:	00000018 	andeq	r0, r0, r8, lsl r0
    1000:	00000fec 	andeq	r0, r0, ip, ror #31
    1004:	08009198 	stmdaeq	r0, {r3, r4, r7, r8, ip, pc}
    1008:	0000005a 	andeq	r0, r0, sl, asr r0
    100c:	83100e41 	tsthi	r0, #1040	; 0x410
    1010:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1014:	00018e02 	andeq	r8, r1, r2, lsl #28
    1018:	0000001c 	andeq	r0, r0, ip, lsl r0
    101c:	00000fec 	andeq	r0, r0, ip, ror #31
    1020:	080091f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, pc}
    1024:	0000009c 	muleq	r0, ip, r0
    1028:	83180e41 	tsthi	r8, #1040	; 0x410
    102c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1030:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1034:	00018e02 	andeq	r8, r1, r2, lsl #28
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1040:	7c020001 	stcvc	0, cr0, [r2], {1}
    1044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1048:	00000024 	andeq	r0, r0, r4, lsr #32
    104c:	00001038 	andeq	r1, r0, r8, lsr r0
    1050:	08009290 	stmdaeq	r0, {r4, r7, r9, ip, pc}
    1054:	00000044 	andeq	r0, r0, r4, asr #32
    1058:	82080e41 	andhi	r0, r8, #1040	; 0x410
    105c:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
    1060:	0684180e 	streq	r1, [r4], lr, lsl #16
    1064:	04860585 	streq	r0, [r6], #1413	; 0x585
    1068:	0e41038e 	cdpeq	3, 4, cr0, cr1, cr14, {4}
    106c:	00000188 	andeq	r0, r0, r8, lsl #3
    1070:	00000028 	andeq	r0, r0, r8, lsr #32
    1074:	00001038 	andeq	r1, r0, r8, lsr r0
    1078:	080092d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, pc}
    107c:	0000004e 	andeq	r0, r0, lr, asr #32
    1080:	810c0e41 	tsthi	ip, r1, asr #28
    1084:	83028203 	movwhi	r8, #8707	; 0x2203
    1088:	200e4301 	andcs	r4, lr, r1, lsl #6
    108c:	07850884 	streq	r0, [r5, r4, lsl #17]
    1090:	05870686 	streq	r0, [r7, #1670]	; 0x686
    1094:	0e41048e 	cdpeq	4, 4, cr0, cr1, cr14, {4}
    1098:	00000190 	muleq	r0, r0, r1
    109c:	0000000c 	andeq	r0, r0, ip
    10a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	0000109c 	muleq	r0, ip, r0
    10b4:	08009324 	stmdaeq	r0, {r2, r5, r8, r9, ip, pc}
    10b8:	0000005e 	andeq	r0, r0, lr, asr r0
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10cc:	00000024 	andeq	r0, r0, r4, lsr #32
    10d0:	000010bc 	strheq	r1, [r0], -ip
    10d4:	08009384 	stmdaeq	r0, {r2, r7, r8, r9, ip, pc}
    10d8:	0000013c 	andeq	r0, r0, ip, lsr r1
    10dc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    10e0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    10e4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    10e8:	8a048905 	bhi	123504 <__RW_SIZE__+0x122f6c>
    10ec:	8e028b03 	vmlahi.f64	d8, d2, d3
    10f0:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
    10f4:	00000014 	andeq	r0, r0, r4, lsl r0
    10f8:	000010bc 	strheq	r1, [r0], -ip
    10fc:	080094c0 	stmdaeq	r0, {r6, r7, sl, ip, pc}
    1100:	0000001a 	andeq	r0, r0, sl, lsl r0
    1104:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1108:	00018502 	andeq	r8, r1, r2, lsl #10
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1114:	7c020001 	stcvc	0, cr0, [r2], {1}
    1118:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    111c:	00000028 	andeq	r0, r0, r8, lsr #32
    1120:	0000110c 	andeq	r1, r0, ip, lsl #2
    1124:	080094dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, pc}
    1128:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    112c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1130:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1134:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1138:	8a048905 	bhi	123554 <__RW_SIZE__+0x122fbc>
    113c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1140:	c80e4101 	stmdagt	lr, {r0, r8, lr}
    1144:	00000002 	andeq	r0, r0, r2
    1148:	0000000c 	andeq	r0, r0, ip
    114c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1150:	7c020001 	stcvc	0, cr0, [r2], {1}
    1154:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1158:	00000018 	andeq	r0, r0, r8, lsl r0
    115c:	00001148 	andeq	r1, r0, r8, asr #2
    1160:	0800a990 	stmdaeq	r0, {r4, r7, r8, fp, sp, pc}
    1164:	00000032 	andeq	r0, r0, r2, lsr r0
    1168:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    116c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1170:	780e4101 	stmdavc	lr, {r0, r8, lr}
    1174:	00000014 	andeq	r0, r0, r4, lsl r0
    1178:	00001148 	andeq	r1, r0, r8, asr #2
    117c:	0800a9c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, sp, pc}
    1180:	0000001a 	andeq	r0, r0, sl, lsl r0
    1184:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1188:	00018502 	andeq	r8, r1, r2, lsl #10
    118c:	0000000c 	andeq	r0, r0, ip
    1190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1194:	7c020001 	stcvc	0, cr0, [r2], {1}
    1198:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    119c:	00000024 	andeq	r0, r0, r4, lsr #32
    11a0:	0000118c 	andeq	r1, r0, ip, lsl #3
    11a4:	0800a9e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, sp, pc}
    11a8:	0000014a 	andeq	r0, r0, sl, asr #2
    11ac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11b0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11b4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11b8:	8a048905 	bhi	1235d4 <__RW_SIZE__+0x12303c>
    11bc:	8e028b03 	vmlahi.f64	d8, d2, d3
    11c0:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
    11c4:	00000028 	andeq	r0, r0, r8, lsr #32
    11c8:	0000118c 	andeq	r1, r0, ip, lsl #3
    11cc:	0800ab2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, sp, pc}
    11d0:	00000f8a 	andeq	r0, r0, sl, lsl #31
    11d4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11d8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11dc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11e0:	8a048905 	bhi	1235fc <__RW_SIZE__+0x123064>
    11e4:	8e028b03 	vmlahi.f64	d8, d2, d3
    11e8:	900e4101 	andls	r4, lr, r1, lsl #2
    11ec:	00000001 	andeq	r0, r0, r1
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11f8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1200:	00000014 	andeq	r0, r0, r4, lsl r0
    1204:	000011f0 	strdeq	r1, [r0], -r0
    1208:	0800bab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip, sp, pc}
    120c:	00000052 	andeq	r0, r0, r2, asr r0
    1210:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1214:	00018e02 	andeq	r8, r1, r2, lsl #28
    1218:	0000000c 	andeq	r0, r0, ip
    121c:	000011f0 	strdeq	r1, [r0], -r0
    1220:	0800bb0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip, sp, pc}
    1224:	0000000a 	andeq	r0, r0, sl
    1228:	0000000c 	andeq	r0, r0, ip
    122c:	000011f0 	strdeq	r1, [r0], -r0
    1230:	0800bb18 	stmdaeq	r0, {r3, r4, r8, r9, fp, ip, sp, pc}
    1234:	0000000c 	andeq	r0, r0, ip
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011f0 	strdeq	r1, [r0], -r0
    1240:	0800bb24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip, sp, pc}
    1244:	00000008 	andeq	r0, r0, r8
    1248:	0000000c 	andeq	r0, r0, ip
    124c:	000011f0 	strdeq	r1, [r0], -r0
    1250:	0800bb2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, sp, pc}
    1254:	00000004 	andeq	r0, r0, r4
    1258:	0000000c 	andeq	r0, r0, ip
    125c:	000011f0 	strdeq	r1, [r0], -r0
    1260:	0800bb30 	stmdaeq	r0, {r4, r5, r8, r9, fp, ip, sp, pc}
    1264:	00000008 	andeq	r0, r0, r8
    1268:	0000000c 	andeq	r0, r0, ip
    126c:	000011f0 	strdeq	r1, [r0], -r0
    1270:	0800bb38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip, sp, pc}
    1274:	00000012 	andeq	r0, r0, r2, lsl r0
    1278:	0000000c 	andeq	r0, r0, ip
    127c:	000011f0 	strdeq	r1, [r0], -r0
    1280:	0800bb4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, sp, pc}
    1284:	00000008 	andeq	r0, r0, r8
    1288:	0000000c 	andeq	r0, r0, ip
    128c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1290:	7c020001 	stcvc	0, cr0, [r2], {1}
    1294:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1298:	0000000c 	andeq	r0, r0, ip
    129c:	00001288 	andeq	r1, r0, r8, lsl #5
    12a0:	0800bb54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, ip, sp, pc}
    12a4:	00000010 	andeq	r0, r0, r0, lsl r0
    12a8:	0000000c 	andeq	r0, r0, ip
    12ac:	00001288 	andeq	r1, r0, r8, lsl #5
    12b0:	0800bb64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip, sp, pc}
    12b4:	00000010 	andeq	r0, r0, r0, lsl r0
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12c0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12c8:	00000024 	andeq	r0, r0, r4, lsr #32
    12cc:	000012b8 			; <UNDEFINED> instruction: 0x000012b8
    12d0:	0800bb74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    12d4:	0000056e 	andeq	r0, r0, lr, ror #10
    12d8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    12dc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    12e0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12e4:	8a048905 	bhi	123700 <__RW_SIZE__+0x123168>
    12e8:	8e028b03 	vmlahi.f64	d8, d2, d3
    12ec:	300e4401 	andcc	r4, lr, r1, lsl #8
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12f8:	7c020001 	stcvc	0, cr0, [r2], {1}
    12fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1300:	00000018 	andeq	r0, r0, r8, lsl r0
    1304:	000012f0 	strdeq	r1, [r0], -r0
    1308:	0800c0e4 	stmdaeq	r0, {r2, r5, r6, r7, lr, pc}
    130c:	00000090 	muleq	r0, r0, r0
    1310:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
    1314:	86028503 	strhi	r8, [r2], -r3, lsl #10
    1318:	00000001 	andeq	r0, r0, r1
    131c:	0000000c 	andeq	r0, r0, ip
    1320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1324:	7c020001 	stcvc	0, cr0, [r2], {1}
    1328:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    132c:	00000018 	andeq	r0, r0, r8, lsl r0
    1330:	0000131c 	andeq	r1, r0, ip, lsl r3
    1334:	0800c174 	stmdaeq	r0, {r2, r4, r5, r6, r8, lr, pc}
    1338:	000000a6 	andeq	r0, r0, r6, lsr #1
    133c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1340:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1344:	00018702 	andeq	r8, r1, r2, lsl #14
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1350:	7c020001 	stcvc	0, cr0, [r2], {1}
    1354:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	00001348 	andeq	r1, r0, r8, asr #6
    1360:	0800c21c 	stmdaeq	r0, {r2, r3, r4, r9, lr, pc}
    1364:	00000002 	andeq	r0, r0, r2
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	00001348 	andeq	r1, r0, r8, asr #6
    1370:	0800c220 	stmdaeq	r0, {r5, r9, lr, pc}
    1374:	00000002 	andeq	r0, r0, r2
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1380:	7c020001 	stcvc	0, cr0, [r2], {1}
    1384:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	00001378 	andeq	r1, r0, r8, ror r3
    1390:	0800c224 	stmdaeq	r0, {r2, r5, r9, lr, pc}
    1394:	0000006c 	andeq	r0, r0, ip, rrx
    1398:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
    139c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000018 	andeq	r0, r0, r8, lsl r0
    13a8:	00001378 	andeq	r1, r0, r8, ror r3
    13ac:	0800c290 	stmdaeq	r0, {r4, r7, r9, lr, pc}
    13b0:	00000036 	andeq	r0, r0, r6, lsr r0
    13b4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    13b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    13bc:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
    13c0:	00000024 	andeq	r0, r0, r4, lsr #32
    13c4:	00001378 	andeq	r1, r0, r8, ror r3
    13c8:	0800c2c8 	stmdaeq	r0, {r3, r6, r7, r9, lr, pc}
    13cc:	0000008c 	andeq	r0, r0, ip, lsl #1
    13d0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13d4:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13d8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    13dc:	8a038904 	bhi	e37f4 <__RW_SIZE__+0xe325c>
    13e0:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    13e4:	0000280e 	andeq	r2, r0, lr, lsl #16
    13e8:	00000020 	andeq	r0, r0, r0, lsr #32
    13ec:	00001378 	andeq	r1, r0, r8, ror r3
    13f0:	0800c354 	stmdaeq	r0, {r2, r4, r6, r8, r9, lr, pc}
    13f4:	00000098 	muleq	r0, r8, r0
    13f8:	83200e42 	teqhi	r0, #1056	; 0x420
    13fc:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1400:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1404:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1408:	00018e02 	andeq	r8, r1, r2, lsl #28
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	00001378 	andeq	r1, r0, r8, ror r3
    1414:	0800c3ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, lr, pc}
    1418:	0000003c 	andeq	r0, r0, ip, lsr r0
    141c:	0000000c 	andeq	r0, r0, ip
    1420:	00001378 	andeq	r1, r0, r8, ror r3
    1424:	0800c428 	stmdaeq	r0, {r3, r5, sl, lr, pc}
    1428:	00000056 	andeq	r0, r0, r6, asr r0
    142c:	00000014 	andeq	r0, r0, r4, lsl r0
    1430:	00001378 	andeq	r1, r0, r8, ror r3
    1434:	0800c480 	stmdaeq	r0, {r7, sl, lr, pc}
    1438:	00000012 	andeq	r0, r0, r2, lsl r0
    143c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1440:	00018e02 	andeq	r8, r1, r2, lsl #28
    1444:	00000024 	andeq	r0, r0, r4, lsr #32
    1448:	00001378 	andeq	r1, r0, r8, ror r3
    144c:	0800c494 	stmdaeq	r0, {r2, r4, r7, sl, lr, pc}
    1450:	00000140 	andeq	r0, r0, r0, asr #2
    1454:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1458:	86088509 	strhi	r8, [r8], -r9, lsl #10
    145c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1460:	8a048905 	bhi	12387c <__RW_SIZE__+0x1232e4>
    1464:	8e028b03 	vmlahi.f64	d8, d2, d3
    1468:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
    146c:	00000020 	andeq	r0, r0, r0, lsr #32
    1470:	00001378 	andeq	r1, r0, r8, ror r3
    1474:	0800c5d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, lr, pc}
    1478:	000000b8 	strheq	r0, [r0], -r8
    147c:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
    1480:	86068507 	strhi	r8, [r6], -r7, lsl #10
    1484:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    1488:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    148c:	280e4201 	stmdacs	lr, {r0, r9, lr}
    1490:	00000024 	andeq	r0, r0, r4, lsr #32
    1494:	00001378 	andeq	r1, r0, r8, ror r3
    1498:	0800c68c 	stmdaeq	r0, {r2, r3, r7, r9, sl, lr, pc}
    149c:	000000b6 	strheq	r0, [r0], -r6
    14a0:	83280e42 	teqhi	r8, #1056	; 0x420
    14a4:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
    14a8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
    14ac:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
    14b0:	8b038a04 	blhi	e3cc8 <__RW_SIZE__+0xe3730>
    14b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    14b8:	00000014 	andeq	r0, r0, r4, lsl r0
    14bc:	00001378 	andeq	r1, r0, r8, ror r3
    14c0:	0800c744 	stmdaeq	r0, {r2, r6, r8, r9, sl, lr, pc}
    14c4:	00000042 	andeq	r0, r0, r2, asr #32
    14c8:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
    14cc:	00000001 	andeq	r0, r0, r1
    14d0:	00000024 	andeq	r0, r0, r4, lsr #32
    14d4:	00001378 	andeq	r1, r0, r8, ror r3
    14d8:	0800c788 	stmdaeq	r0, {r3, r7, r8, r9, sl, lr, pc}
    14dc:	000000ea 	andeq	r0, r0, sl, ror #1
    14e0:	83280e42 	teqhi	r8, #1056	; 0x420
    14e4:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
    14e8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
    14ec:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
    14f0:	8b038a04 	blhi	e3d08 <__RW_SIZE__+0xe3770>
    14f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	00001378 	andeq	r1, r0, r8, ror r3
    1500:	0800c874 	stmdaeq	r0, {r2, r4, r5, r6, fp, lr, pc}
    1504:	00000042 	andeq	r0, r0, r2, asr #32
    1508:	0000001c 	andeq	r0, r0, ip, lsl r0
    150c:	00001378 	andeq	r1, r0, r8, ror r3
    1510:	0800c8b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, lr, pc}
    1514:	000000ac 	andeq	r0, r0, ip, lsr #1
    1518:	83180e41 	tsthi	r8, #1040	; 0x410
    151c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1520:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1524:	00018e02 	andeq	r8, r1, r2, lsl #28
    1528:	00000020 	andeq	r0, r0, r0, lsr #32
    152c:	00001378 	andeq	r1, r0, r8, ror r3
    1530:	0800c964 	stmdaeq	r0, {r2, r5, r6, r8, fp, lr, pc}
    1534:	000000ba 	strheq	r0, [r0], -sl
    1538:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    153c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1540:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1544:	41018e02 	tstmi	r1, r2, lsl #28
    1548:	0000200e 	andeq	r2, r0, lr
    154c:	00000020 	andeq	r0, r0, r0, lsr #32
    1550:	00001378 	andeq	r1, r0, r8, ror r3
    1554:	0800ca20 	stmdaeq	r0, {r5, r9, fp, lr, pc}
    1558:	0000005e 	andeq	r0, r0, lr, asr r0
    155c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    1560:	86068507 	strhi	r8, [r6], -r7, lsl #10
    1564:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    1568:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    156c:	280e4101 	stmdacs	lr, {r0, r8, lr}
    1570:	00000014 	andeq	r0, r0, r4, lsl r0
    1574:	00001378 	andeq	r1, r0, r8, ror r3
    1578:	0800ca80 	stmdaeq	r0, {r7, r9, fp, lr, pc}
    157c:	00000034 	andeq	r0, r0, r4, lsr r0
    1580:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1584:	00018e02 	andeq	r8, r1, r2, lsl #28
    1588:	00000018 	andeq	r0, r0, r8, lsl r0
    158c:	00001378 	andeq	r1, r0, r8, ror r3
    1590:	0800cab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, lr, pc}
    1594:	00000046 	andeq	r0, r0, r6, asr #32
    1598:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
    159c:	86028503 	strhi	r8, [r2], -r3, lsl #10
    15a0:	00000001 	andeq	r0, r0, r1
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	00001378 	andeq	r1, r0, r8, ror r3
    15ac:	0800cafc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, lr, pc}
    15b0:	0000005e 	andeq	r0, r0, lr, asr r0
    15b4:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
    15b8:	00000001 	andeq	r0, r0, r1
    15bc:	0000000c 	andeq	r0, r0, ip
    15c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    15c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15cc:	0000000c 	andeq	r0, r0, ip
    15d0:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
    15d4:	0800cb5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, lr, pc}
    15d8:	00000050 	andeq	r0, r0, r0, asr r0
    15dc:	0000000c 	andeq	r0, r0, ip
    15e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    15e4:	7c020001 	stcvc	0, cr0, [r2], {1}
    15e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    15ec:	00000018 	andeq	r0, r0, r8, lsl r0
    15f0:	000015dc 	ldrdeq	r1, [r0], -ip
    15f4:	0800cbac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, lr, pc}
    15f8:	00000026 	andeq	r0, r0, r6, lsr #32
    15fc:	83100e41 	tsthi	r0, #1040	; 0x410
    1600:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1604:	00018e02 	andeq	r8, r1, r2, lsl #28
    1608:	0000000c 	andeq	r0, r0, ip
    160c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1610:	7c020001 	stcvc	0, cr0, [r2], {1}
    1614:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1618:	00000024 	andeq	r0, r0, r4, lsr #32
    161c:	00001608 	andeq	r1, r0, r8, lsl #12
    1620:	0800ce10 	stmdaeq	r0, {r4, r9, sl, fp, lr, pc}
    1624:	00000104 	andeq	r0, r0, r4, lsl #2
    1628:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    162c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1630:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1634:	8a048905 	bhi	123a50 <__RW_SIZE__+0x1234b8>
    1638:	8e028b03 	vmlahi.f64	d8, d2, d3
    163c:	300e4301 	andcc	r4, lr, r1, lsl #6
    1640:	00000028 	andeq	r0, r0, r8, lsr #32
    1644:	00001608 	andeq	r1, r0, r8, lsl #12
    1648:	0800cf14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, lr, pc}
    164c:	00000adc 	ldrdeq	r0, [r0], -ip
    1650:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1654:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1658:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    165c:	8a048905 	bhi	123a78 <__RW_SIZE__+0x1234e0>
    1660:	8e028b03 	vmlahi.f64	d8, d2, d3
    1664:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
    1668:	00000001 	andeq	r0, r0, r1
    166c:	0000000c 	andeq	r0, r0, ip
    1670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1674:	7c020001 	stcvc	0, cr0, [r2], {1}
    1678:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    167c:	00000014 	andeq	r0, r0, r4, lsl r0
    1680:	0000166c 	andeq	r1, r0, ip, ror #12
    1684:	0800d9f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    1688:	00000062 	andeq	r0, r0, r2, rrx
    168c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    1690:	00018e02 	andeq	r8, r1, r2, lsl #28
    1694:	0000000c 	andeq	r0, r0, ip
    1698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    169c:	7c020001 	stcvc	0, cr0, [r2], {1}
    16a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16a4:	0000001c 	andeq	r0, r0, ip, lsl r0
    16a8:	00001694 	muleq	r0, r4, r6
    16ac:	0800da54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip, lr, pc}
    16b0:	000000a2 	andeq	r0, r0, r2, lsr #1
    16b4:	83180e41 	tsthi	r8, #1040	; 0x410
    16b8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    16bc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    16c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    16c4:	0000001c 	andeq	r0, r0, ip, lsl r0
    16c8:	00001694 	muleq	r0, r4, r6
    16cc:	0800daf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    16d0:	00000198 	muleq	r0, r8, r1
    16d4:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    16d8:	86058506 	strhi	r8, [r5], -r6, lsl #10
    16dc:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    16e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    16f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16f4:	00000018 	andeq	r0, r0, r8, lsl r0
    16f8:	000016e4 	andeq	r1, r0, r4, ror #13
    16fc:	0800dc90 	stmdaeq	r0, {r4, r7, sl, fp, ip, lr, pc}
    1700:	000000ce 	andeq	r0, r0, lr, asr #1
    1704:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1708:	86038504 	strhi	r8, [r3], -r4, lsl #10
    170c:	00018702 	andeq	r8, r1, r2, lsl #14
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1718:	7c020001 	stcvc	0, cr0, [r2], {1}
    171c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1720:	00000018 	andeq	r0, r0, r8, lsl r0
    1724:	00001710 	andeq	r1, r0, r0, lsl r7
    1728:	0800dd60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip, lr, pc}
    172c:	0000009e 	muleq	r0, lr, r0
    1730:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1734:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1738:	00018702 	andeq	r8, r1, r2, lsl #14
    173c:	0000000c 	andeq	r0, r0, ip
    1740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1744:	7c020001 	stcvc	0, cr0, [r2], {1}
    1748:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    174c:	00000024 	andeq	r0, r0, r4, lsr #32
    1750:	0000173c 	andeq	r1, r0, ip, lsr r7
    1754:	0800de00 	stmdaeq	r0, {r9, sl, fp, ip, lr, pc}
    1758:	000003ea 	andeq	r0, r0, sl, ror #7
    175c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1760:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1764:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1768:	8a048905 	bhi	123b84 <__RW_SIZE__+0x1235ec>
    176c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1770:	300e4201 	andcc	r4, lr, r1, lsl #4
    1774:	0000000c 	andeq	r0, r0, ip
    1778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    177c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1780:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1784:	00000018 	andeq	r0, r0, r8, lsl r0
    1788:	00001774 	andeq	r1, r0, r4, ror r7
    178c:	0800e1ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sp, lr, pc}
    1790:	0000001a 	andeq	r0, r0, sl, lsl r0
    1794:	83100e41 	tsthi	r0, #1040	; 0x410
    1798:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    179c:	00018e02 	andeq	r8, r1, r2, lsl #28
    17a0:	00000018 	andeq	r0, r0, r8, lsl r0
    17a4:	00001774 	andeq	r1, r0, r4, ror r7
    17a8:	0800e208 	stmdaeq	r0, {r3, r9, sp, lr, pc}
    17ac:	000000d6 	ldrdeq	r0, [r0], -r6
    17b0:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    17b4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    17b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    17bc:	0000000c 	andeq	r0, r0, ip
    17c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17c4:	7c010001 	stcvc	0, cr0, [r1], {1}
    17c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17cc:	0000000c 	andeq	r0, r0, ip
    17d0:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    17d4:	0800e2e1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sp, lr, pc}
    17d8:	0000025c 	andeq	r0, r0, ip, asr r2
    17dc:	0000000c 	andeq	r0, r0, ip
    17e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17e4:	7c010001 	stcvc	0, cr0, [r1], {1}
    17e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17ec:	00000014 	andeq	r0, r0, r4, lsl r0
    17f0:	000017dc 	ldrdeq	r1, [r0], -ip
    17f4:	0800ee91 	stmdaeq	r0, {r0, r4, r7, r9, sl, fp, sp, lr, pc}
    17f8:	0000002c 	andeq	r0, r0, ip, lsr #32
    17fc:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    1800:	00000010 	andeq	r0, r0, r0, lsl r0
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    180c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1810:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1814:	00000020 	andeq	r0, r0, r0, lsr #32
    1818:	00001804 	andeq	r1, r0, r4, lsl #16
    181c:	0800eebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1820:	00000030 	andeq	r0, r0, r0, lsr r0
    1824:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1828:	86078508 	strhi	r8, [r7], -r8, lsl #10
    182c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1830:	8a038904 	bhi	e3c48 <__RW_SIZE__+0xe36b0>
    1834:	00018e02 	andeq	r8, r1, r2, lsl #28
    1838:	00000020 	andeq	r0, r0, r0, lsr #32
    183c:	00001804 	andeq	r1, r0, r4, lsl #16
    1840:	0800eeec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1844:	00000030 	andeq	r0, r0, r0, lsr r0
    1848:	83200e42 	teqhi	r0, #1056	; 0x420
    184c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1850:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1854:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1858:	00018e02 	andeq	r8, r1, r2, lsl #28
    185c:	0000000c 	andeq	r0, r0, ip
    1860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1864:	7c020001 	stcvc	0, cr0, [r2], {1}
    1868:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    186c:	00000024 	andeq	r0, r0, r4, lsr #32
    1870:	0000185c 	andeq	r1, r0, ip, asr r8
    1874:	0800ef1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    1878:	00000352 	andeq	r0, r0, r2, asr r3
    187c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1880:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1884:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1888:	8a048905 	bhi	123ca4 <__RW_SIZE__+0x12370c>
    188c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1890:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    1894:	0000000c 	andeq	r0, r0, ip
    1898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    189c:	7c020001 	stcvc	0, cr0, [r2], {1}
    18a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18a4:	00000024 	andeq	r0, r0, r4, lsr #32
    18a8:	00001894 	muleq	r0, r4, r8
    18ac:	0800f270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp, lr, pc}
    18b0:	00000300 	andeq	r0, r0, r0, lsl #6
    18b4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    18b8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    18bc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    18c0:	8a048905 	bhi	123cdc <__RW_SIZE__+0x123744>
    18c4:	8e028b03 	vmlahi.f64	d8, d2, d3
    18c8:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
       4:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
       8:	9f300002 	svcls	0x00300002
       c:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      10:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      14:	00500001 	subseq	r0, r0, r1
      18:	00000000 	andeq	r0, r0, r0
      1c:	6c000000 	stcvs	0, cr0, [r0], {-0}
      20:	74080032 	strvc	r0, [r8], #-50	; 0xffffffce
      24:	02080032 	andeq	r0, r8, #50	; 0x32
      28:	749f3000 	ldrvc	r3, [pc], #0	; 30 <shift+0x30>
      2c:	74080032 	strvc	r0, [r8], #-50	; 0xffffffce
      30:	01080032 	tsteq	r8, r2, lsr r0
      34:	00005000 	andeq	r5, r0, r0
      38:	00000000 	andeq	r0, r0, r0
      3c:	327c0000 	rsbscc	r0, ip, #0
      40:	32800800 	addcc	r0, r0, #0, 16
      44:	00020800 	andeq	r0, r2, r0, lsl #16
      48:	32809f30 	addcc	r9, r0, #48, 30	; 0xc0
      4c:	32820800 	addcc	r0, r2, #0, 16
      50:	00010800 	andeq	r0, r1, r0, lsl #16
      54:	00000050 	andeq	r0, r0, r0, asr r0
      58:	00000000 	andeq	r0, r0, r0
      5c:	00328c00 	eorseq	r8, r2, r0, lsl #24
      60:	00329008 	eorseq	r9, r2, r8
      64:	30000208 	andcc	r0, r0, r8, lsl #4
      68:	0032909f 	mlaseq	r2, pc, r0, r9	; <UNPREDICTABLE>
      6c:	00329208 	eorseq	r9, r2, r8, lsl #4
      70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
      7c:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      80:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
      84:	9f300002 	svcls	0x00300002
      88:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
      8c:	080032a2 	stmdaeq	r0, {r1, r5, r7, r9, ip, sp}
      90:	00500001 	subseq	r0, r0, r1
      94:	00000000 	andeq	r0, r0, r0
      98:	ac000000 	stcge	0, cr0, [r0], {-0}
      9c:	b0080032 	andlt	r0, r8, r2, lsr r0
      a0:	02080032 	andeq	r0, r8, #50	; 0x32
      a4:	b09f3000 	addslt	r3, pc, r0
      a8:	b2080032 	andlt	r0, r8, #50	; 0x32
      ac:	01080032 	tsteq	r8, r2, lsr r0
      b0:	00005000 	andeq	r5, r0, r0
      b4:	00000000 	andeq	r0, r0, r0
      b8:	32bc0000 	adcscc	r0, ip, #0
      bc:	32be0800 	adcscc	r0, lr, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	0032be50 	eorseq	fp, r2, r0, asr lr
      c8:	0032c008 	eorseq	ip, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
      d4:	00000000 	andeq	r0, r0, r0
      d8:	bc000000 	stclt	0, cr0, [r0], {-0}
      dc:	be080032 	mcrlt	0, 0, r0, cr8, cr2, {1}
      e0:	02080032 	andeq	r0, r8, #50	; 0x32
      e4:	be9f3000 	cdplt	0, 9, cr3, cr15, cr0, {0}
      e8:	c0080032 	andgt	r0, r8, r2, lsr r0
      ec:	01080032 	tsteq	r8, r2, lsr r0
      f0:	00005000 	andeq	r5, r0, r0
      f4:	00000000 	andeq	r0, r0, r0
      f8:	32c00000 	sbccc	r0, r0, #0
      fc:	32c20800 	sbccc	r0, r2, #0, 16
     100:	00010800 	andeq	r0, r1, r0, lsl #16
     104:	0032c250 	eorseq	ip, r2, r0, asr r2
     108:	0032c408 	eorseq	ip, r2, r8, lsl #8
     10c:	f3000408 	vshl.u8	d0, d8, d0
     110:	009f5001 	addseq	r5, pc, r1
     114:	00000000 	andeq	r0, r0, r0
     118:	c0000000 	andgt	r0, r0, r0
     11c:	c2080032 	andgt	r0, r8, #50	; 0x32
     120:	02080032 	andeq	r0, r8, #50	; 0x32
     124:	c29f3000 	addsgt	r3, pc, #0
     128:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
     12c:	01080032 	tsteq	r8, r2, lsr r0
     130:	00005000 	andeq	r5, r0, r0
     134:	00000000 	andeq	r0, r0, r0
     138:	32c40000 	sbccc	r0, r4, #0
     13c:	32c60800 	sbccc	r0, r6, #0, 16
     140:	00010800 	andeq	r0, r1, r0, lsl #16
     144:	0032c650 	eorseq	ip, r2, r0, asr r6
     148:	0032c808 	eorseq	ip, r2, r8, lsl #16
     14c:	f3000408 	vshl.u8	d0, d8, d0
     150:	009f5001 	addseq	r5, pc, r1
     154:	00000000 	andeq	r0, r0, r0
     158:	c4000000 	strgt	r0, [r0], #-0
     15c:	c6080032 			; <UNDEFINED> instruction: 0xc6080032
     160:	02080032 	andeq	r0, r8, #50	; 0x32
     164:	c69f3000 	ldrgt	r3, [pc], r0
     168:	c8080032 	stmdagt	r8, {r1, r4, r5}
     16c:	01080032 	tsteq	r8, r2, lsr r0
     170:	00005000 	andeq	r5, r0, r0
     174:	00000000 	andeq	r0, r0, r0
     178:	32c80000 	sbccc	r0, r8, #0
     17c:	32cc0800 	sbccc	r0, ip, #0, 16
     180:	00010800 	andeq	r0, r1, r0, lsl #16
     184:	0032cc50 	eorseq	ip, r2, r0, asr ip
     188:	0032ce08 	eorseq	ip, r2, r8, lsl #28
     18c:	f3000408 	vshl.u8	d0, d8, d0
     190:	009f5001 	addseq	r5, pc, r1
     194:	00000000 	andeq	r0, r0, r0
     198:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     19c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
     1a0:	02080032 	andeq	r0, r8, #50	; 0x32
     1a4:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
     1a8:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
     1ac:	01080032 	tsteq	r8, r2, lsr r0
     1b0:	00005000 	andeq	r5, r0, r0
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	32d00000 	sbcscc	r0, r0, #0
     1bc:	32d40800 	sbcscc	r0, r4, #0, 16
     1c0:	00010800 	andeq	r0, r1, r0, lsl #16
     1c4:	0032d450 	eorseq	sp, r2, r0, asr r4
     1c8:	0032d808 	eorseq	sp, r2, r8, lsl #16
     1cc:	f3000408 	vshl.u8	d0, d8, d0
     1d0:	009f5001 	addseq	r5, pc, r1
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	d0000000 	andle	r0, r0, r0
     1dc:	d4080032 	strle	r0, [r8], #-50	; 0xffffffce
     1e0:	02080032 	andeq	r0, r8, #50	; 0x32
     1e4:	d49f3000 	ldrle	r3, [pc], #0	; 1ec <shift+0x1ec>
     1e8:	d8080032 	stmdale	r8, {r1, r4, r5}
     1ec:	01080032 	tsteq	r8, r2, lsr r0
     1f0:	00005000 	andeq	r5, r0, r0
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	32d80000 	sbcscc	r0, r8, #0
     1fc:	32dc0800 	sbcscc	r0, ip, #0, 16
     200:	00010800 	andeq	r0, r1, r0, lsl #16
     204:	0032dc50 	eorseq	sp, r2, r0, asr ip
     208:	0032e008 	eorseq	lr, r2, r8
     20c:	f3000408 	vshl.u8	d0, d8, d0
     210:	009f5001 	addseq	r5, pc, r1
     214:	00000000 	andeq	r0, r0, r0
     218:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     21c:	dc080032 	stcle	0, cr0, [r8], {50}	; 0x32
     220:	02080032 	andeq	r0, r8, #50	; 0x32
     224:	dc9f3000 	ldcle	0, cr3, [pc], {0}
     228:	e0080032 	and	r0, r8, r2, lsr r0
     22c:	01080032 	tsteq	r8, r2, lsr r0
     230:	00005000 	andeq	r5, r0, r0
     234:	00000000 	andeq	r0, r0, r0
     238:	32e00000 	rsccc	r0, r0, #0
     23c:	32e40800 	rsccc	r0, r4, #0, 16
     240:	00010800 	andeq	r0, r1, r0, lsl #16
     244:	0032e450 	eorseq	lr, r2, r0, asr r4
     248:	0032e608 	eorseq	lr, r2, r8, lsl #12
     24c:	f3000408 	vshl.u8	d0, d8, d0
     250:	009f5001 	addseq	r5, pc, r1
     254:	00000000 	andeq	r0, r0, r0
     258:	e0000000 	and	r0, r0, r0
     25c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
     260:	02080032 	andeq	r0, r8, #50	; 0x32
     264:	e49f3000 	ldr	r3, [pc], #0	; 26c <shift+0x26c>
     268:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
     26c:	01080032 	tsteq	r8, r2, lsr r0
     270:	00005000 	andeq	r5, r0, r0
     274:	00000000 	andeq	r0, r0, r0
     278:	32e80000 	rsccc	r0, r8, #0
     27c:	32ee0800 	rsccc	r0, lr, #0, 16
     280:	00010800 	andeq	r0, r1, r0, lsl #16
     284:	0032ee50 	eorseq	lr, r2, r0, asr lr
     288:	0032f008 	eorseq	pc, r2, r8
     28c:	f3000408 	vshl.u8	d0, d8, d0
     290:	009f5001 	addseq	r5, pc, r1
     294:	00000000 	andeq	r0, r0, r0
     298:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     29c:	ee080032 	mcr	0, 0, r0, cr8, cr2, {1}
     2a0:	02080032 	andeq	r0, r8, #50	; 0x32
     2a4:	ee9f3000 	cdp	0, 9, cr3, cr15, cr0, {0}
     2a8:	f0080032 			; <UNDEFINED> instruction: 0xf0080032
     2ac:	01080032 	tsteq	r8, r2, lsr r0
     2b0:	00005000 	andeq	r5, r0, r0
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	32f00000 	rscscc	r0, r0, #0
     2bc:	32f60800 	rscscc	r0, r6, #0, 16
     2c0:	00010800 	andeq	r0, r1, r0, lsl #16
     2c4:	0032f650 	eorseq	pc, r2, r0, asr r6	; <UNPREDICTABLE>
     2c8:	0032f808 	eorseq	pc, r2, r8, lsl #16
     2cc:	f3000408 	vshl.u8	d0, d8, d0
     2d0:	009f5001 	addseq	r5, pc, r1
     2d4:	00000000 	andeq	r0, r0, r0
     2d8:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     2dc:	f6080032 			; <UNDEFINED> instruction: 0xf6080032
     2e0:	02080032 	andeq	r0, r8, #50	; 0x32
     2e4:	f69f3000 			; <UNDEFINED> instruction: 0xf69f3000
     2e8:	f8080032 			; <UNDEFINED> instruction: 0xf8080032
     2ec:	01080032 	tsteq	r8, r2, lsr r0
     2f0:	00005000 	andeq	r5, r0, r0
     2f4:	00000000 	andeq	r0, r0, r0
     2f8:	32f80000 	rscscc	r0, r8, #0
     2fc:	32fc0800 	rscscc	r0, ip, #0, 16
     300:	00010800 	andeq	r0, r1, r0, lsl #16
     304:	0032fc50 	eorseq	pc, r2, r0, asr ip	; <UNPREDICTABLE>
     308:	0032fe08 	eorseq	pc, r2, r8, lsl #28
     30c:	f3000408 	vshl.u8	d0, d8, d0
     310:	009f5001 	addseq	r5, pc, r1
     314:	00000000 	andeq	r0, r0, r0
     318:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     31c:	fc080032 	stc2	0, cr0, [r8], {50}	; 0x32
     320:	02080032 	andeq	r0, r8, #50	; 0x32
     324:	fc9f3000 	ldc2	0, cr3, [pc], {0}
     328:	fe080032 	mcr2	0, 0, r0, cr8, cr2, {1}
     32c:	01080032 	tsteq	r8, r2, lsr r0
     330:	00005000 	andeq	r5, r0, r0
	...
     33c:	00140000 	andseq	r0, r4, r0
     340:	00010000 	andeq	r0, r1, r0
     344:	00001450 	andeq	r1, r0, r0, asr r4
     348:	00006400 	andeq	r6, r0, r0, lsl #8
     34c:	58000100 	stmdapl	r0, {r8}
     350:	00000064 	andeq	r0, r0, r4, rrx
     354:	000001fa 	strdeq	r0, [r0], -sl
     358:	01f30004 	mvnseq	r0, r4
     35c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     368:	00160000 	andseq	r0, r6, r0
     36c:	00010000 	andeq	r0, r1, r0
     370:	00001651 	andeq	r1, r0, r1, asr r6
     374:	00005c00 	andeq	r5, r0, r0, lsl #24
     378:	59000100 	stmdbpl	r0, {r8}
     37c:	0000005c 	andeq	r0, r0, ip, asr r0
     380:	000001fa 	strdeq	r0, [r0], -sl
     384:	01f30004 	mvnseq	r0, r4
     388:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     394:	002c0000 	eoreq	r0, ip, r0
     398:	00010000 	andeq	r0, r1, r0
     39c:	00002c52 	andeq	r2, r0, r2, asr ip
     3a0:	00008800 	andeq	r8, r0, r0, lsl #16
     3a4:	5c000100 	stfpls	f0, [r0], {-0}
     3a8:	00000088 	andeq	r0, r0, r8, lsl #1
     3ac:	000001fa 	strdeq	r0, [r0], -sl
     3b0:	01f30004 	mvnseq	r0, r4
     3b4:	00009f52 	andeq	r9, r0, r2, asr pc
	...
     3c0:	002e0000 	eoreq	r0, lr, r0
     3c4:	00010000 	andeq	r0, r1, r0
     3c8:	00002e53 	andeq	r2, r0, r3, asr lr
     3cc:	00007e00 	andeq	r7, r0, r0, lsl #28
     3d0:	5a000100 	bpl	7d8 <__RW_SIZE__+0x240>
     3d4:	0000007e 	andeq	r0, r0, lr, ror r0
     3d8:	000001fa 	strdeq	r0, [r0], -sl
     3dc:	01f30004 	mvnseq	r0, r4
     3e0:	00009f53 	andeq	r9, r0, r3, asr pc
	...
     3ec:	01440000 	mrseq	r0, (UNDEF: 68)
     3f0:	00020000 	andeq	r0, r2, r0
     3f4:	01440091 	swpbeq	r0, r1, [r4]
     3f8:	01fa0000 	mvnseq	r0, r0
     3fc:	00020000 	andeq	r0, r2, r0
     400:	00000091 	muleq	r0, r1, r0
	...
     40c:	01440000 	mrseq	r0, (UNDEF: 68)
     410:	00020000 	andeq	r0, r2, r0
     414:	01440491 			; <UNDEFINED> instruction: 0x01440491
     418:	01fa0000 	mvnseq	r0, r0
     41c:	00020000 	andeq	r0, r2, r0
     420:	00000491 	muleq	r0, r1, r4
	...
     42c:	01440000 	mrseq	r0, (UNDEF: 68)
     430:	00020000 	andeq	r0, r2, r0
     434:	01440891 			; <UNDEFINED> instruction: 0x01440891
     438:	01fa0000 	mvnseq	r0, r0
     43c:	00020000 	andeq	r0, r2, r0
     440:	00000891 	muleq	r0, r1, r8
     444:	00000000 	andeq	r0, r0, r0
     448:	001c0000 	andseq	r0, ip, r0
     44c:	00220000 	eoreq	r0, r2, r0
     450:	00050000 	andeq	r0, r5, r0
     454:	24340075 	ldrtcs	r0, [r4], #-117	; 0xffffff8b
     458:	0000229f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     45c:	0001fa00 	andeq	pc, r1, r0, lsl #20
     460:	91000600 	tstls	r0, r0, lsl #12
     464:	24340600 	ldrtcs	r0, [r4], #-1536	; 0xfffffa00
     468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     46c:	00000000 	andeq	r0, r0, r0
     470:	00008800 	andeq	r8, r0, r0, lsl #16
     474:	0000aa00 	andeq	sl, r0, r0, lsl #20
     478:	30000200 	andcc	r0, r0, r0, lsl #4
     47c:	0000aa9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     480:	0000c200 	andeq	ip, r0, r0, lsl #4
     484:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     488:	000000c2 	andeq	r0, r0, r2, asr #1
     48c:	000000c4 	andeq	r0, r0, r4, asr #1
     490:	01740003 	cmneq	r4, r3
     494:	0000c49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     498:	00012000 	andeq	r2, r1, r0
     49c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     4a0:	00000120 	andeq	r0, r0, r0, lsr #2
     4a4:	00000124 	andeq	r0, r0, r4, lsr #2
     4a8:	7f740003 	svcvc	0x00740003
     4ac:	0001449f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     4b0:	0001fa00 	andeq	pc, r1, r0, lsl #20
     4b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     4c0:	00000088 	andeq	r0, r0, r8, lsl #1
     4c4:	0000012c 	andeq	r0, r0, ip, lsr #2
     4c8:	98910003 	ldmls	r1, {r0, r1}
     4cc:	00012c7f 	andeq	r2, r1, pc, ror ip
     4d0:	00013800 	andeq	r3, r1, r0, lsl #16
     4d4:	91000800 	tstls	r0, r0, lsl #16
     4d8:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
     4dc:	449f0123 	ldrmi	r0, [pc], #291	; 4e4 <MSP_SIZE+0xe4>
     4e0:	fa000001 	blx	4ec <MSP_SIZE+0xec>
     4e4:	03000001 	movweq	r0, #1
     4e8:	7f989100 	svcvc	0x00989100
	...
     4f4:	000001fc 	strdeq	r0, [r0], -ip
     4f8:	0000020a 	andeq	r0, r0, sl, lsl #4
     4fc:	0a500001 	beq	1400508 <__RW_SIZE__+0x13fff70>
     500:	68000002 	stmdavs	r0, {r1}
     504:	03000003 	movweq	r0, #3
     508:	7fa49100 	svcvc	0x00a49100
     50c:	00000368 	andeq	r0, r0, r8, ror #6
     510:	0000036c 	andeq	r0, r0, ip, ror #6
     514:	6c520001 	mrrcvs	0, 0, r0, r2, cr1
     518:	28000003 	stmdacs	r0, {r0, r1}
     51c:	03000004 	movweq	r0, #4
     520:	7fa49100 	svcvc	0x00a49100
	...
     52c:	000001fc 	strdeq	r0, [r0], -ip
     530:	0000024c 	andeq	r0, r0, ip, asr #4
     534:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
     538:	28000002 	stmdacs	r0, {r1}
     53c:	04000004 	streq	r0, [r0], #-4
     540:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	0001fc00 	andeq	pc, r1, r0, lsl #24
     550:	00024000 	andeq	r4, r2, r0
     554:	52000100 	andpl	r0, r0, #0, 2
     558:	00000240 	andeq	r0, r0, r0, asr #4
     55c:	00000428 	andeq	r0, r0, r8, lsr #8
     560:	01f30004 	mvnseq	r0, r4
     564:	00009f52 	andeq	r9, r0, r2, asr pc
     568:	00000000 	andeq	r0, r0, r0
     56c:	01fc0000 	mvnseq	r0, r0
     570:	02580000 	subseq	r0, r8, #0
     574:	00010000 	andeq	r0, r1, r0
     578:	00025853 	andeq	r5, r2, r3, asr r8
     57c:	00042800 	andeq	r2, r4, r0, lsl #16
     580:	f3000400 	vshl.u8	d0, d0, d0
     584:	009f5301 	addseq	r5, pc, r1, lsl #6
     588:	00000000 	andeq	r0, r0, r0
     58c:	fc000000 	stc2	0, cr0, [r0], {-0}
     590:	0a000001 	beq	59c <__RW_SIZE__+0x4>
     594:	02000002 	andeq	r0, r0, #2
     598:	0a009100 	beq	249a0 <__RW_SIZE__+0x24408>
     59c:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
     5a0:	01000002 	tsteq	r0, r2
     5a4:	026e5400 	rsbeq	r5, lr, #0, 8
     5a8:	03620000 	cmneq	r2, #0
     5ac:	00070000 	andeq	r0, r7, r0
     5b0:	067fa891 			; <UNDEFINED> instruction: 0x067fa891
     5b4:	729f0123 	addsvc	r0, pc, #-1073741816	; 0xc0000008
     5b8:	28000003 	stmdacs	r0, {r0, r1}
     5bc:	07000004 	streq	r0, [r0, -r4]
     5c0:	7fa89100 	svcvc	0x00a89100
     5c4:	9f012306 	svcls	0x00012306
	...
     5d0:	000001fc 	strdeq	r0, [r0], -ip
     5d4:	00000372 	andeq	r0, r0, r2, ror r3
     5d8:	04910002 	ldreq	r0, [r1], #2
     5dc:	00000372 	andeq	r0, r0, r2, ror r3
     5e0:	00000428 	andeq	r0, r0, r8, lsr #8
     5e4:	04910002 	ldreq	r0, [r1], #2
	...
     5f0:	000001fc 	strdeq	r0, [r0], -ip
     5f4:	00000372 	andeq	r0, r0, r2, ror r3
     5f8:	08910002 	ldmeq	r1, {r1}
     5fc:	00000372 	andeq	r0, r0, r2, ror r3
     600:	00000428 	andeq	r0, r0, r8, lsr #8
     604:	08910002 	ldmeq	r1, {r1}
	...
     610:	0000026e 	andeq	r0, r0, lr, ror #4
     614:	0000027a 	andeq	r0, r0, sl, ror r2
     618:	00750006 	rsbseq	r0, r5, r6
     61c:	9f1aff08 	svcls	0x001aff08
	...
     628:	0000026e 	andeq	r0, r0, lr, ror #4
     62c:	0000036c 	andeq	r0, r0, ip, ror #6
     630:	08910002 	ldmeq	r1, {r1}
     634:	00000372 	andeq	r0, r0, r2, ror r3
     638:	00000428 	andeq	r0, r0, r8, lsr #8
     63c:	08910002 	ldmeq	r1, {r1}
	...
     648:	0000026e 	andeq	r0, r0, lr, ror #4
     64c:	0000036c 	andeq	r0, r0, ip, ror #6
     650:	04910002 	ldreq	r0, [r1], #2
     654:	00000372 	andeq	r0, r0, r2, ror r3
     658:	00000428 	andeq	r0, r0, r8, lsr #8
     65c:	04910002 	ldreq	r0, [r1], #2
	...
     668:	0000026e 	andeq	r0, r0, lr, ror #4
     66c:	0000036c 	andeq	r0, r0, ip, ror #6
     670:	01f30004 	mvnseq	r0, r4
     674:	03729f51 	cmneq	r2, #324	; 0x144
     678:	04280000 	strteq	r0, [r8], #-0
     67c:	00040000 	andeq	r0, r4, r0
     680:	9f5101f3 	svcls	0x005101f3
	...
     68c:	0000026e 	andeq	r0, r0, lr, ror #4
     690:	00000368 	andeq	r0, r0, r8, ror #6
     694:	a4910003 	ldrge	r0, [r1], #3
     698:	0003727f 	andeq	r7, r3, pc, ror r2
     69c:	00042800 	andeq	r2, r4, r0, lsl #16
     6a0:	91000300 	mrsls	r0, LR_irq
     6a4:	00007fa4 	andeq	r7, r0, r4, lsr #31
     6a8:	00000000 	andeq	r0, r0, r0
     6ac:	027e0000 	rsbseq	r0, lr, #0
     6b0:	036c0000 	cmneq	ip, #0
     6b4:	00020000 	andeq	r0, r2, r0
     6b8:	03729f30 	cmneq	r2, #48, 30	; 0xc0
     6bc:	04280000 	strteq	r0, [r8], #-0
     6c0:	00020000 	andeq	r0, r2, r0
     6c4:	00009f30 	andeq	r9, r0, r0, lsr pc
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	02a20000 	adceq	r0, r2, #0
     6d0:	02c20000 	sbceq	r0, r2, #0
     6d4:	00020000 	andeq	r0, r2, r0
     6d8:	02c29f30 	sbceq	r9, r2, #48, 30	; 0xc0
     6dc:	02dc0000 	sbcseq	r0, ip, #0
     6e0:	00010000 	andeq	r0, r1, r0
     6e4:	0002dc54 	andeq	sp, r2, r4, asr ip
     6e8:	0002de00 	andeq	sp, r2, r0, lsl #28
     6ec:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
     6f0:	02de9f01 	sbcseq	r9, lr, #1, 30
     6f4:	033a0000 	teqeq	sl, #0
     6f8:	00010000 	andeq	r0, r1, r0
     6fc:	00033a54 	andeq	r3, r3, r4, asr sl
     700:	00033e00 	andeq	r3, r3, r0, lsl #28
     704:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
     708:	03729f7f 	cmneq	r2, #508	; 0x1fc
     70c:	04280000 	strteq	r0, [r8], #-0
     710:	00010000 	andeq	r0, r1, r0
     714:	00000054 	andeq	r0, r0, r4, asr r0
     718:	00000000 	andeq	r0, r0, r0
     71c:	0002a200 	andeq	sl, r2, r0, lsl #4
     720:	00034600 	andeq	r4, r3, r0, lsl #12
     724:	91000300 	mrsls	r0, LR_irq
     728:	03467f88 	movteq	r7, #28552	; 0x6f88
     72c:	03520000 	cmpeq	r2, #0
     730:	00080000 	andeq	r0, r8, r0
     734:	947f8891 	ldrbtls	r8, [pc], #-2193	; 73c <__RW_SIZE__+0x1a4>
     738:	9f012301 	svcls	0x00012301
     73c:	00000372 	andeq	r0, r0, r2, ror r3
     740:	00000428 	andeq	r0, r0, r8, lsr #8
     744:	88910003 	ldmhi	r1, {r0, r1}
     748:	0000007f 	andeq	r0, r0, pc, ror r0
     74c:	00000000 	andeq	r0, r0, r0
     750:	00042800 	andeq	r2, r4, r0, lsl #16
     754:	00043800 	andeq	r3, r4, r0, lsl #16
     758:	50000100 	andpl	r0, r0, r0, lsl #2
     75c:	00000438 	andeq	r0, r0, r8, lsr r4
     760:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     764:	9c910003 	ldcls	0, cr0, [r1], {3}
     768:	0004b47d 	andeq	fp, r4, sp, ror r4
     76c:	00067e00 	andeq	r7, r6, r0, lsl #28
     770:	f3000400 	vshl.u8	d0, d0, d0
     774:	009f5001 	addseq	r5, pc, r1
     778:	00000000 	andeq	r0, r0, r0
     77c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     780:	3c000004 	stccc	0, cr0, [r0], {4}
     784:	01000004 	tsteq	r0, r4
     788:	043c5100 	ldrteq	r5, [ip], #-256	; 0xffffff00
     78c:	04840000 	streq	r0, [r4], #0
     790:	00010000 	andeq	r0, r1, r0
     794:	00048459 	andeq	r8, r4, r9, asr r4
     798:	00067e00 	andeq	r7, r6, r0, lsl #28
     79c:	f3000400 	vshl.u8	d0, d0, d0
     7a0:	009f5101 	addseq	r5, pc, r1, lsl #2
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     7ac:	3a000004 	bcc	7c4 <__RW_SIZE__+0x22c>
     7b0:	01000004 	tsteq	r0, r4
     7b4:	043a5200 	ldrteq	r5, [sl], #-512	; 0xfffffe00
     7b8:	04b40000 	ldrteq	r0, [r4], #0
     7bc:	00010000 	andeq	r0, r1, r0
     7c0:	0004b458 	andeq	fp, r4, r8, asr r4
     7c4:	00067e00 	andeq	r7, r6, r0, lsl #28
     7c8:	f3000400 	vshl.u8	d0, d0, d0
     7cc:	009f5201 	addseq	r5, pc, r1, lsl #4
     7d0:	00000000 	andeq	r0, r0, r0
     7d4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     7d8:	49000004 	stmdbmi	r0, {r2}
     7dc:	01000004 	tsteq	r0, r4
     7e0:	04495300 	strbeq	r5, [r9], #-768	; 0xfffffd00
     7e4:	047a0000 	ldrbteq	r0, [sl], #-0
     7e8:	00010000 	andeq	r0, r1, r0
     7ec:	00047a5a 	andeq	r7, r4, sl, asr sl
     7f0:	00067e00 	andeq	r7, r6, r0, lsl #28
     7f4:	f3000400 	vshl.u8	d0, d0, d0
     7f8:	009f5301 	addseq	r5, pc, r1, lsl #6
     7fc:	00000000 	andeq	r0, r0, r0
     800:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     804:	c4000004 	strgt	r0, [r0], #-4
     808:	02000005 	andeq	r0, r0, #5
     80c:	c4009100 	strgt	r9, [r0], #-256	; 0xffffff00
     810:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     814:	02000006 	andeq	r0, r0, #6
     818:	00009100 	andeq	r9, r0, r0, lsl #2
     81c:	00000000 	andeq	r0, r0, r0
     820:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     824:	c4000004 	strgt	r0, [r0], #-4
     828:	02000005 	andeq	r0, r0, #5
     82c:	c4049100 	strgt	r9, [r4], #-256	; 0xffffff00
     830:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     834:	02000006 	andeq	r0, r0, #6
     838:	00049100 	andeq	r9, r4, r0, lsl #2
     83c:	00000000 	andeq	r0, r0, r0
     840:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     844:	c4000004 	strgt	r0, [r0], #-4
     848:	02000005 	andeq	r0, r0, #5
     84c:	c4089100 	strgt	r9, [r8], #-256	; 0xffffff00
     850:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     854:	02000006 	andeq	r0, r0, #6
     858:	00089100 	andeq	r9, r8, r0, lsl #2
     85c:	00000000 	andeq	r0, r0, r0
     860:	4a000000 	bmi	868 <__RW_SIZE__+0x2d0>
     864:	72000004 	andvc	r0, r0, #4
     868:	01000004 	tsteq	r0, r4
     86c:	04725400 	ldrbteq	r5, [r2], #-1024	; 0xfffffc00
     870:	067e0000 	ldrbteq	r0, [lr], -r0
     874:	00020000 	andeq	r0, r2, r0
     878:	00000491 	muleq	r0, r1, r4
     87c:	00000000 	andeq	r0, r0, r0
     880:	044a0000 	strbeq	r0, [sl], #-0
     884:	04960000 	ldreq	r0, [r6], #0
     888:	00010000 	andeq	r0, r1, r0
     88c:	0004965b 	andeq	r9, r4, fp, asr r6
     890:	00067e00 	andeq	r7, r6, r0, lsl #28
     894:	91000200 	mrsls	r0, R8_usr
	...
     8a0:	00044a00 	andeq	r4, r4, r0, lsl #20
     8a4:	00047400 	andeq	r7, r4, r0, lsl #8
     8a8:	91000400 	tstls	r0, r0, lsl #8
     8ac:	749f7dd8 	ldrvc	r7, [pc], #3544	; 8b4 <__RW_SIZE__+0x31c>
     8b0:	80000004 	andhi	r0, r0, r4
     8b4:	01000004 	tsteq	r0, r4
     8b8:	04805300 	streq	r5, [r0], #768	; 0x300
     8bc:	04b40000 	ldrteq	r0, [r4], #0
     8c0:	00030000 	andeq	r0, r3, r0
     8c4:	b47da091 	ldrbtlt	sl, [sp], #-145	; 0xffffff6f
     8c8:	b2000004 	andlt	r0, r0, #4
     8cc:	07000005 	streq	r0, [r0, -r5]
     8d0:	7da09100 	stfvcd	f1, [r0]
     8d4:	9f012306 	svcls	0x00012306
     8d8:	000005c4 	andeq	r0, r0, r4, asr #11
     8dc:	0000067e 	andeq	r0, r0, lr, ror r6
     8e0:	a0910007 	addsge	r0, r1, r7
     8e4:	0123067d 	teqeq	r3, sp, ror r6
     8e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8ec:	00000000 	andeq	r0, r0, r0
     8f0:	00044a00 	andeq	r4, r4, r0, lsl #20
     8f4:	00047a00 	andeq	r7, r4, r0, lsl #20
     8f8:	5a000100 	bpl	d00 <__RW_SIZE__+0x768>
     8fc:	0000047a 	andeq	r0, r0, sl, ror r4
     900:	0000067e 	andeq	r0, r0, lr, ror r6
     904:	01f30004 	mvnseq	r0, r4
     908:	00009f53 	andeq	r9, r0, r3, asr pc
     90c:	00000000 	andeq	r0, r0, r0
     910:	044a0000 	strbeq	r0, [sl], #-0
     914:	04b40000 	ldrteq	r0, [r4], #0
     918:	00010000 	andeq	r0, r1, r0
     91c:	0004b458 	andeq	fp, r4, r8, asr r4
     920:	00067e00 	andeq	r7, r6, r0, lsl #28
     924:	f3000400 	vshl.u8	d0, d0, d0
     928:	009f5201 	addseq	r5, pc, r1, lsl #4
     92c:	00000000 	andeq	r0, r0, r0
     930:	4a000000 	bmi	938 <__RW_SIZE__+0x3a0>
     934:	84000004 	strhi	r0, [r0], #-4
     938:	01000004 	tsteq	r0, r4
     93c:	04845900 	streq	r5, [r4], #2304	; 0x900
     940:	067e0000 	ldrbteq	r0, [lr], -r0
     944:	00040000 	andeq	r0, r4, r0
     948:	9f5101f3 	svcls	0x005101f3
	...
     954:	0000044a 	andeq	r0, r0, sl, asr #8
     958:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     95c:	9c910003 	ldcls	0, cr0, [r1], {3}
     960:	0005b87d 	andeq	fp, r5, sp, ror r8
     964:	0005be00 	andeq	fp, r5, r0, lsl #28
     968:	52000100 	andpl	r0, r0, #0, 2
     96c:	000005be 			; <UNDEFINED> instruction: 0x000005be
     970:	0000067e 	andeq	r0, r0, lr, ror r6
     974:	9c910003 	ldcls	0, cr0, [r1], {3}
     978:	0000007d 	andeq	r0, r0, sp, ror r0
     97c:	00000000 	andeq	r0, r0, r0
     980:	0004b400 	andeq	fp, r4, r0, lsl #8
     984:	0004c000 	andeq	ip, r4, r0
     988:	75000600 	strvc	r0, [r0, #-1536]	; 0xfffffa00
     98c:	1aff0800 	bne	fffc2994 <MSP_BASE+0xdffbd994>
     990:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     994:	00000000 	andeq	r0, r0, r0
     998:	0004b400 	andeq	fp, r4, r0, lsl #8
     99c:	0005be00 	andeq	fp, r5, r0, lsl #28
     9a0:	91000200 	mrsls	r0, R8_usr
     9a4:	0005c404 	andeq	ip, r5, r4, lsl #8
     9a8:	00067e00 	andeq	r7, r6, r0, lsl #28
     9ac:	91000200 	mrsls	r0, R8_usr
     9b0:	00000004 	andeq	r0, r0, r4
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	0004b400 	andeq	fp, r4, r0, lsl #8
     9bc:	0005be00 	andeq	fp, r5, r0, lsl #28
     9c0:	91000200 	mrsls	r0, R8_usr
     9c4:	0005c400 	andeq	ip, r5, r0, lsl #8
     9c8:	00067e00 	andeq	r7, r6, r0, lsl #28
     9cc:	91000200 	mrsls	r0, R8_usr
	...
     9d8:	0004b400 	andeq	fp, r4, r0, lsl #8
     9dc:	0005be00 	andeq	fp, r5, r0, lsl #28
     9e0:	f3000400 	vshl.u8	d0, d0, d0
     9e4:	c49f5101 	ldrgt	r5, [pc], #257	; 9ec <__RW_SIZE__+0x454>
     9e8:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     9ec:	04000006 	streq	r0, [r0], #-6
     9f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     9f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	0004b400 	andeq	fp, r4, r0, lsl #8
     a00:	0005b800 	andeq	fp, r5, r0, lsl #16
     a04:	91000300 	mrsls	r0, LR_irq
     a08:	05c47d9c 	strbeq	r7, [r4, #3484]	; 0xd9c
     a0c:	067e0000 	ldrbteq	r0, [lr], -r0
     a10:	00030000 	andeq	r0, r3, r0
     a14:	007d9c91 			; <UNDEFINED> instruction: 0x007d9c91
     a18:	00000000 	andeq	r0, r0, r0
     a1c:	c2000000 	andgt	r0, r0, #0
     a20:	be000004 	cdplt	0, 0, cr0, cr0, cr4, {0}
     a24:	02000005 	andeq	r0, r0, #5
     a28:	c49f3000 	ldrgt	r3, [pc], #0	; a30 <__RW_SIZE__+0x498>
     a2c:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     a30:	02000006 	andeq	r0, r0, #6
     a34:	009f3000 	addseq	r3, pc, r0
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     a40:	0c000004 	stceq	0, cr0, [r0], {4}
     a44:	02000005 	andeq	r0, r0, #5
     a48:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     a4c:	26000005 	strcs	r0, [r0], -r5
     a50:	01000005 	tsteq	r0, r5
     a54:	05265400 	streq	r5, [r6, #-1024]!	; 0xfffffc00
     a58:	05280000 	streq	r0, [r8, #-0]!
     a5c:	00030000 	andeq	r0, r3, r0
     a60:	289f0174 	ldmcs	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
     a64:	86000005 	strhi	r0, [r0], -r5
     a68:	01000005 	tsteq	r0, r5
     a6c:	05865400 	streq	r5, [r6, #1024]	; 0x400
     a70:	058a0000 	streq	r0, [sl]
     a74:	00030000 	andeq	r0, r3, r0
     a78:	c49f7f74 	ldrgt	r7, [pc], #3956	; a80 <__RW_SIZE__+0x4e8>
     a7c:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     a80:	01000006 	tsteq	r0, r6
     a84:	00005400 	andeq	r5, r0, r0, lsl #8
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	04e80000 	strbteq	r0, [r8], #0
     a90:	05960000 	ldreq	r0, [r6]
     a94:	00030000 	andeq	r0, r3, r0
     a98:	967d8091 			; <UNDEFINED> instruction: 0x967d8091
     a9c:	a2000005 	andge	r0, r0, #5
     aa0:	08000005 	stmdaeq	r0, {r0, r2}
     aa4:	7d809100 	stfvcd	f1, [r0]
     aa8:	01230194 			; <UNDEFINED> instruction: 0x01230194
     aac:	0005c49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     ab0:	00067e00 	andeq	r7, r6, r0, lsl #28
     ab4:	91000300 	mrsls	r0, LR_irq
     ab8:	00007d80 	andeq	r7, r0, r0, lsl #27
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	00b00000 	adcseq	r0, r0, r0
     ac4:	00b40000 	adcseq	r0, r4, r0
     ac8:	00020000 	andeq	r0, r2, r0
     acc:	00009f30 	andeq	r9, r0, r0, lsr pc
     ad0:	00000000 	andeq	r0, r0, r0
     ad4:	008e0000 	addeq	r0, lr, r0
     ad8:	00900000 	addseq	r0, r0, r0
     adc:	00020000 	andeq	r0, r2, r0
     ae0:	00909f30 	addseq	r9, r0, r0, lsr pc
     ae4:	00920000 	addseq	r0, r2, r0
     ae8:	000a0000 	andeq	r0, sl, r0
     aec:	1a380073 	bne	e00cc0 <__RW_SIZE__+0xe00728>
     af0:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     af4:	00929f1a 	addseq	r9, r2, sl, lsl pc
     af8:	00960000 	addseq	r0, r6, r0
     afc:	00140000 	andseq	r0, r4, r0
     b00:	35200070 	strcc	r0, [r0, #-112]!	; 0xffffff90
     b04:	311a3725 	tstcc	sl, r5, lsr #14
     b08:	38007324 	stmdacc	r0, {r2, r5, r8, r9, ip, sp, lr}
     b0c:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     b10:	9f211aff 	svcls	0x00211aff
     b14:	00000096 	muleq	r0, r6, r0
     b18:	000000a0 	andeq	r0, r0, r0, lsr #1
     b1c:	00700013 	rsbseq	r0, r0, r3, lsl r0
     b20:	1a372535 	bne	dc9ffc <__RW_SIZE__+0xdc9a64>
     b24:	00732431 	rsbseq	r2, r3, r1, lsr r4
     b28:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     b2c:	211aff08 	tstcs	sl, r8, lsl #30
     b30:	0000a09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b34:	0000a400 	andeq	sl, r0, r0, lsl #8
     b38:	70001400 	andvc	r1, r0, r0, lsl #8
     b3c:	37253500 	strcc	r3, [r5, -r0, lsl #10]!
     b40:	7324311a 	teqvc	r4, #-2147483642	; 0x80000006
     b44:	1a382000 	bne	e08b4c <__RW_SIZE__+0xe085b4>
     b48:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     b4c:	b09f211a 	addslt	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
     b50:	e2000000 	and	r0, r0, #0
     b54:	01000000 	mrseq	r0, (UNDEF: 0)
     b58:	00005000 	andeq	r5, r0, r0
     b5c:	00000000 	andeq	r0, r0, r0
     b60:	00b40000 	adcseq	r0, r4, r0
     b64:	00b60000 	adcseq	r0, r6, r0
     b68:	00020000 	andeq	r0, r2, r0
     b6c:	00b69f30 	adcseq	r9, r6, r0, lsr pc
     b70:	00b80000 	adcseq	r0, r8, r0
     b74:	000a0000 	andeq	r0, sl, r0
     b78:	1a380074 	bne	e00d50 <__RW_SIZE__+0xe007b8>
     b7c:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     b80:	00b89f1a 	adcseq	r9, r8, sl, lsl pc
     b84:	00ba0000 	adcseq	r0, sl, r0
     b88:	00140000 	andseq	r0, r4, r0
     b8c:	35200071 	strcc	r0, [r0, #-113]!	; 0xffffff8f
     b90:	311a3725 	tstcc	sl, r5, lsr #14
     b94:	38007424 	stmdacc	r0, {r2, r5, sl, ip, sp, lr}
     b98:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     b9c:	9f211aff 	svcls	0x00211aff
     ba0:	000000ba 	strheq	r0, [r0], -sl
     ba4:	000000bc 	strheq	r0, [r0], -ip
     ba8:	0071001e 	rsbseq	r0, r1, lr, lsl r0
     bac:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     bb0:	7524311a 	strvc	r3, [r4, #-282]!	; 0xfffffee6
     bb4:	253d2000 	ldrcs	r2, [sp, #-0]!
     bb8:	24341a33 	ldrtcs	r1, [r4], #-2611	; 0xfffff5cd
     bbc:	38007421 	stmdacc	r0, {r0, r5, sl, ip, sp, lr}
     bc0:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     bc4:	9f211aff 	svcls	0x00211aff
     bc8:	000000bc 	strheq	r0, [r0], -ip
     bcc:	000000be 	strheq	r0, [r0], -lr
     bd0:	0071001d 	rsbseq	r0, r1, sp, lsl r0
     bd4:	1a372535 	bne	dca0b0 <__RW_SIZE__+0xdc9b18>
     bd8:	00752431 	rsbseq	r2, r5, r1, lsr r4
     bdc:	33253d20 	teqcc	r5, #32, 26	; 0x800
     be0:	2124341a 	teqcs	r4, sl, lsl r4
     be4:	1a380074 	bne	e00dbc <__RW_SIZE__+0xe00824>
     be8:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     bec:	be9f211a 	mrclt	1, 4, r2, cr15, cr10, {0}
     bf0:	c2000000 	andgt	r0, r0, #0
     bf4:	1c000000 	stcne	0, cr0, [r0], {-0}
     bf8:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
     bfc:	311a3725 	tstcc	sl, r5, lsr #14
     c00:	3d007524 	cfstr32cc	mvfx7, [r0, #-144]	; 0xffffff70
     c04:	341a3325 	ldrcc	r3, [sl], #-805	; 0xfffffcdb
     c08:	00742124 	rsbseq	r2, r4, r4, lsr #2
     c0c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     c10:	211aff08 	tstcs	sl, r8, lsl #30
     c14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c18:	00000000 	andeq	r0, r0, r0
     c1c:	0000e400 	andeq	lr, r0, r0, lsl #8
     c20:	0000f600 	andeq	pc, r0, r0, lsl #12
     c24:	30000200 	andcc	r0, r0, r0, lsl #4
     c28:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     c2c:	0000f800 	andeq	pc, r0, r0, lsl #16
     c30:	71000a00 	tstvc	r0, r0, lsl #20
     c34:	301a3800 	andscc	r3, sl, r0, lsl #16
     c38:	1aff0829 	bne	fffc2ce4 <MSP_BASE+0xdffbdce4>
     c3c:	0000f89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     c40:	0000fa00 	andeq	pc, r0, r0, lsl #20
     c44:	70001400 	andvc	r1, r0, r0, lsl #8
     c48:	25352000 	ldrcs	r2, [r5, #-0]!
     c4c:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     c50:	1a380071 	bne	e00e1c <__RW_SIZE__+0xe00884>
     c54:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     c58:	fa9f211a 	blx	fe7c90c8 <MSP_BASE+0xde7c40c8>
     c5c:	fc000000 	stc2	0, cr0, [r0], {-0}
     c60:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     c64:	20007000 	andcs	r7, r0, r0
     c68:	1a372535 	bne	dca144 <__RW_SIZE__+0xdc9bac>
     c6c:	00722431 	rsbseq	r2, r2, r1, lsr r4
     c70:	33253d20 	teqcc	r5, #32, 26	; 0x800
     c74:	2124341a 	teqcs	r4, sl, lsl r4
     c78:	1a380071 	bne	e00e44 <__RW_SIZE__+0xe008ac>
     c7c:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     c80:	fc9f211a 	ldc2	1, cr2, [pc], {26}
     c84:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
     c88:	1d000000 	stcne	0, cr0, [r0, #-0]
     c8c:	35007000 	strcc	r7, [r0, #-0]
     c90:	311a3725 	tstcc	sl, r5, lsr #14
     c94:	20007224 	andcs	r7, r0, r4, lsr #4
     c98:	1a33253d 	bne	cca194 <__RW_SIZE__+0xcc9bfc>
     c9c:	71212434 	teqvc	r1, r4, lsr r4
     ca0:	301a3800 	andscc	r3, sl, r0, lsl #16
     ca4:	1aff0829 	bne	fffc2d50 <MSP_BASE+0xdffbdd50>
     ca8:	00fe9f21 	rscseq	r9, lr, r1, lsr #30
     cac:	01020000 	mrseq	r0, (UNDEF: 2)
     cb0:	001c0000 	andseq	r0, ip, r0
     cb4:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     cb8:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     cbc:	253d0072 	ldrcs	r0, [sp, #-114]!	; 0xffffff8e
     cc0:	24341a33 	ldrtcs	r1, [r4], #-2611	; 0xfffff5cd
     cc4:	38007121 	stmdacc	r0, {r0, r5, r8, ip, sp, lr}
     cc8:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     ccc:	9f211aff 	svcls	0x00211aff
	...
     cd8:	00000118 	andeq	r0, r0, r8, lsl r1
     cdc:	0000012a 	andeq	r0, r0, sl, lsr #2
     ce0:	9f300002 	svcls	0x00300002
	...
     cec:	0000012a 	andeq	r0, r0, sl, lsr #2
     cf0:	0000012c 	andeq	r0, r0, ip, lsr #2
     cf4:	9f300002 	svcls	0x00300002
     cf8:	0000012c 	andeq	r0, r0, ip, lsr #2
     cfc:	0000012e 	andeq	r0, r0, lr, lsr #2
     d00:	0073000a 	rsbseq	r0, r3, sl
     d04:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     d08:	9f1aff08 	svcls	0x001aff08
     d0c:	0000012e 	andeq	r0, r0, lr, lsr #2
     d10:	00000132 	andeq	r0, r0, r2, lsr r1
     d14:	00700014 	rsbseq	r0, r0, r4, lsl r0
     d18:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     d1c:	7324311a 	teqvc	r4, #-2147483642	; 0x80000006
     d20:	301a3800 	andscc	r3, sl, r0, lsl #16
     d24:	1aff0829 	bne	fffc2dd0 <MSP_BASE+0xdffbddd0>
     d28:	01329f21 	teqeq	r2, r1, lsr #30
     d2c:	013c0000 	teqeq	ip, r0
     d30:	00130000 	andseq	r0, r3, r0
     d34:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     d38:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     d3c:	1a380073 	bne	e00f10 <__RW_SIZE__+0xe00978>
     d40:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     d44:	3c9f211a 	ldfccs	f2, [pc], {26}
     d48:	40000001 	andmi	r0, r0, r1
     d4c:	14000001 	strne	r0, [r0], #-1
     d50:	35007000 	strcc	r7, [r0, #-0]
     d54:	311a3725 	tstcc	sl, r5, lsr #14
     d58:	20007324 	andcs	r7, r0, r4, lsr #6
     d5c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     d60:	211aff08 	tstcs	sl, r8, lsl #30
     d64:	00014a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
     d68:	00014c00 	andeq	r4, r1, r0, lsl #24
     d6c:	70000600 	andvc	r0, r0, r0, lsl #12
     d70:	21007300 	mrscs	r7, LR_irq
     d74:	00014c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
     d78:	00015400 	andeq	r5, r1, r0, lsl #8
     d7c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d88:	00000166 	andeq	r0, r0, r6, ror #2
     d8c:	00000168 	andeq	r0, r0, r8, ror #2
     d90:	9f300002 	svcls	0x00300002
     d94:	00000168 	andeq	r0, r0, r8, ror #2
     d98:	0000016a 	andeq	r0, r0, sl, ror #2
     d9c:	0072000a 	rsbseq	r0, r2, sl
     da0:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     da4:	9f1aff08 	svcls	0x001aff08
     da8:	0000016a 	andeq	r0, r0, sl, ror #2
     dac:	0000016c 	andeq	r0, r0, ip, ror #2
     db0:	00700014 	rsbseq	r0, r0, r4, lsl r0
     db4:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     db8:	7224311a 	eorvc	r3, r4, #-2147483642	; 0x80000006
     dbc:	301a3800 	andscc	r3, sl, r0, lsl #16
     dc0:	1aff0829 	bne	fffc2e6c <MSP_BASE+0xdffbde6c>
     dc4:	016c9f21 	cmneq	ip, r1, lsr #30
     dc8:	016e0000 	cmneq	lr, r0
     dcc:	001e0000 	andseq	r0, lr, r0
     dd0:	35200070 	strcc	r0, [r0, #-112]!	; 0xffffff90
     dd4:	311a3725 	tstcc	sl, r5, lsr #14
     dd8:	20007124 	andcs	r7, r0, r4, lsr #2
     ddc:	1a33253d 	bne	cca2d8 <__RW_SIZE__+0xcc9d40>
     de0:	72212434 	eorvc	r2, r1, #52, 8	; 0x34000000
     de4:	301a3800 	andscc	r3, sl, r0, lsl #16
     de8:	1aff0829 	bne	fffc2e94 <MSP_BASE+0xdffbde94>
     dec:	016e9f21 	cmneq	lr, r1, lsr #30
     df0:	01700000 	cmneq	r0, r0
     df4:	001d0000 	andseq	r0, sp, r0
     df8:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     dfc:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     e00:	3d200071 	stccc	0, cr0, [r0, #-452]!	; 0xfffffe3c
     e04:	341a3325 	ldrcc	r3, [sl], #-805	; 0xfffffcdb
     e08:	00722124 	rsbseq	r2, r2, r4, lsr #2
     e0c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     e10:	211aff08 	tstcs	sl, r8, lsl #30
     e14:	0001709f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     e18:	00017400 	andeq	r7, r1, r0, lsl #8
     e1c:	70001c00 	andvc	r1, r0, r0, lsl #24
     e20:	37253500 	strcc	r3, [r5, -r0, lsl #10]!
     e24:	7124311a 	teqvc	r4, sl, lsl r1
     e28:	33253d00 	teqcc	r5, #0, 26
     e2c:	2124341a 	teqcs	r4, sl, lsl r4
     e30:	1a380072 	bne	e01000 <__RW_SIZE__+0xe00a68>
     e34:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     e38:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
     e3c:	00000000 	andeq	r0, r0, r0
     e40:	90000000 	andls	r0, r0, r0
     e44:	a4000001 	strge	r0, [r0], #-1
     e48:	01000001 	tsteq	r0, r1
     e4c:	01a45000 			; <UNDEFINED> instruction: 0x01a45000
     e50:	01d20000 	bicseq	r0, r2, r0
     e54:	00040000 	andeq	r0, r4, r0
     e58:	9f5001f3 	svcls	0x005001f3
     e5c:	000001d2 	ldrdeq	r0, [r0], -r2
     e60:	000001f2 	strdeq	r0, [r0], -r2
     e64:	f2500001 	vhadd.s16	d16, d0, d1
     e68:	88000001 	stmdahi	r0, {r0}
     e6c:	04000002 	streq	r0, [r0], #-2
     e70:	5001f300 	andpl	pc, r1, r0, lsl #6
     e74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	00019400 	andeq	r9, r1, r0, lsl #8
     e80:	0001d200 	andeq	sp, r1, r0, lsl #4
     e84:	39000200 	stmdbcc	r0, {r9}
     e88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e8c:	00000000 	andeq	r0, r0, r0
     e90:	0001ae00 	andeq	sl, r1, r0, lsl #28
     e94:	0001d200 	andeq	sp, r1, r0, lsl #4
     e98:	47000200 	strmi	r0, [r0, -r0, lsl #4]
     e9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	0001b400 	andeq	fp, r1, r0, lsl #8
     ea8:	0001d200 	andeq	sp, r1, r0, lsl #4
     eac:	08000300 	stmdaeq	r0, {r8, r9}
     eb0:	00009f28 	andeq	r9, r0, r8, lsr #30
     eb4:	00000000 	andeq	r0, r0, r0
     eb8:	00900000 	addseq	r0, r0, r0
     ebc:	00f40000 	rscseq	r0, r4, r0
     ec0:	00010000 	andeq	r0, r1, r0
     ec4:	0000f450 	andeq	pc, r0, r0, asr r4	; <UNPREDICTABLE>
     ec8:	00011a00 	andeq	r1, r1, r0, lsl #20
     ecc:	f3000400 	vshl.u8	d0, d0, d0
     ed0:	009f5001 	addseq	r5, pc, r1
     ed4:	00000000 	andeq	r0, r0, r0
     ed8:	94000000 	strls	r0, [r0], #-0
     edc:	aa000000 	bge	ee4 <__RW_SIZE__+0x94c>
     ee0:	02000000 	andeq	r0, r0, #0
     ee4:	009f4700 	addseq	r4, pc, r0, lsl #14
     ee8:	00000000 	andeq	r0, r0, r0
     eec:	44000000 	strmi	r0, [r0], #-0
     ef0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     ef4:	01000000 	mrseq	r0, (UNDEF: 0)
     ef8:	007c5000 	rsbseq	r5, ip, r0
     efc:	00e60000 	rsceq	r0, r6, r0
     f00:	00040000 	andeq	r0, r4, r0
     f04:	9f5001f3 	svcls	0x005001f3
	...
     f10:	00000044 	andeq	r0, r0, r4, asr #32
     f14:	000000b2 	strheq	r0, [r0], -r2
     f18:	b2510001 	subslt	r0, r1, #1
     f1c:	e6000000 	str	r0, [r0], -r0
     f20:	04000000 	streq	r0, [r0], #-0
     f24:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f2c:	00000000 	andeq	r0, r0, r0
     f30:	00006400 	andeq	r6, r0, r0, lsl #8
     f34:	00007c00 	andeq	r7, r0, r0, lsl #24
     f38:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     f44:	0000006e 	andeq	r0, r0, lr, rrx
     f48:	0000007c 	andeq	r0, r0, ip, ror r0
     f4c:	00500001 	subseq	r0, r0, r1
     f50:	00000000 	andeq	r0, r0, r0
     f54:	a2000000 	andge	r0, r0, #0
     f58:	b2000000 	andlt	r0, r0, #0
     f5c:	01000000 	mrseq	r0, (UNDEF: 0)
     f60:	00005100 	andeq	r5, r0, r0, lsl #2
     f64:	00000000 	andeq	r0, r0, r0
     f68:	00e80000 	rsceq	r0, r8, r0
     f6c:	01360000 	teqeq	r6, r0
     f70:	00010000 	andeq	r0, r1, r0
     f74:	00013650 	andeq	r3, r1, r0, asr r6
     f78:	00016200 	andeq	r6, r1, r0, lsl #4
     f7c:	f3000400 	vshl.u8	d0, d0, d0
     f80:	009f5001 	addseq	r5, pc, r1
     f84:	00000000 	andeq	r0, r0, r0
     f88:	12000000 	andne	r0, r0, #0
     f8c:	26000001 	strcs	r0, [r0], -r1
     f90:	01000001 	tsteq	r0, r1
     f94:	01265400 	teqeq	r6, r0, lsl #8
     f98:	01360000 	teqeq	r6, r0
     f9c:	00050000 	andeq	r0, r5, r0
     fa0:	25380070 	ldrcs	r0, [r8, #-112]!	; 0xffffff90
     fa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	00013400 	andeq	r3, r1, r0, lsl #8
     fb0:	00013600 	andeq	r3, r1, r0, lsl #12
     fb4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     fc0:	000001c8 	andeq	r0, r0, r8, asr #3
     fc4:	000001f4 	strdeq	r0, [r0], -r4
     fc8:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
     fcc:	1a000001 	bne	fd8 <__RW_SIZE__+0xa40>
     fd0:	04000002 	streq	r0, [r0], #-2
     fd4:	5001f300 	andpl	pc, r1, r0, lsl #6
     fd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fdc:	00000000 	andeq	r0, r0, r0
     fe0:	0001f000 	andeq	pc, r1, r0
     fe4:	0001f400 	andeq	pc, r1, r0, lsl #8
     fe8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     ff4:	00000270 	andeq	r0, r0, r0, ror r2
     ff8:	0000029e 	muleq	r0, lr, r2
     ffc:	9e500001 	cdpls	0, 5, cr0, cr0, cr1, {0}
    1000:	46000002 	strmi	r0, [r0], -r2
    1004:	04000003 	streq	r0, [r0], #-3
    1008:	5001f300 	andpl	pc, r1, r0, lsl #6
    100c:	0003469f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1010:	00034800 	andeq	r4, r3, r0, lsl #16
    1014:	50000100 	andpl	r0, r0, r0, lsl #2
    1018:	00000348 	andeq	r0, r0, r8, asr #6
    101c:	000003de 	ldrdeq	r0, [r0], -lr
    1020:	01f30004 	mvnseq	r0, r4
    1024:	03de9f50 	bicseq	r9, lr, #80, 30	; 0x140
    1028:	03e00000 	mvneq	r0, #0
    102c:	00010000 	andeq	r0, r1, r0
    1030:	0003e050 	andeq	lr, r3, r0, asr r0
    1034:	00047600 	andeq	r7, r4, r0, lsl #12
    1038:	f3000400 	vshl.u8	d0, d0, d0
    103c:	769f5001 	ldrvc	r5, [pc], r1
    1040:	7a000004 	bvc	1058 <__RW_SIZE__+0xac0>
    1044:	01000004 	tsteq	r0, r4
    1048:	047a5000 	ldrbteq	r5, [sl], #-0
    104c:	050e0000 	streq	r0, [lr, #-0]
    1050:	00040000 	andeq	r0, r4, r0
    1054:	9f5001f3 	svcls	0x005001f3
    1058:	0000050e 	andeq	r0, r0, lr, lsl #10
    105c:	00000512 	andeq	r0, r0, r2, lsl r5
    1060:	12500001 	subsne	r0, r0, #1
    1064:	a6000005 	strge	r0, [r0], -r5
    1068:	04000005 	streq	r0, [r0], #-5
    106c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1070:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1074:	00000000 	andeq	r0, r0, r0
    1078:	0002a600 	andeq	sl, r2, r0, lsl #12
    107c:	00033000 	andeq	r3, r3, r0
    1080:	08000300 	stmdaeq	r0, {r8, r9}
    1084:	00009fe8 	andeq	r9, r0, r8, ror #31
    1088:	00000000 	andeq	r0, r0, r0
    108c:	02a60000 	adceq	r0, r6, #0
    1090:	03300000 	teqeq	r0, #0
    1094:	00030000 	andeq	r0, r3, r0
    1098:	009f3608 	addseq	r3, pc, r8, lsl #12
    109c:	00000000 	andeq	r0, r0, r0
    10a0:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    10a4:	30000002 	andcc	r0, r0, r2
    10a8:	03000003 	movweq	r0, #3
    10ac:	9f360800 	svcls	0x00360800
	...
    10b8:	00000302 	andeq	r0, r0, r2, lsl #6
    10bc:	00000330 	andeq	r0, r0, r0, lsr r3
    10c0:	e8090003 	stmda	r9, {r0, r1}
    10c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	00031800 	andeq	r1, r3, r0, lsl #16
    10d0:	00033000 	andeq	r3, r3, r0
    10d4:	09000300 	stmdbeq	r0, {r8, r9}
    10d8:	00009fe8 	andeq	r9, r0, r8, ror #31
    10dc:	00000000 	andeq	r0, r0, r0
    10e0:	03520000 	cmpeq	r2, #0
    10e4:	03de0000 	bicseq	r0, lr, #0
    10e8:	00020000 	andeq	r0, r2, r0
    10ec:	00009f38 	andeq	r9, r0, r8, lsr pc
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	03520000 	cmpeq	r2, #0
    10f8:	03de0000 	bicseq	r0, lr, #0
    10fc:	00030000 	andeq	r0, r3, r0
    1100:	009f3608 	addseq	r3, pc, r8, lsl #12
    1104:	00000000 	andeq	r0, r0, r0
    1108:	7a000000 	bvc	1110 <__RW_SIZE__+0xb78>
    110c:	de000003 	cdple	0, 0, cr0, cr0, cr3, {0}
    1110:	03000003 	movweq	r0, #3
    1114:	9f360800 	svcls	0x00360800
	...
    1120:	000003ae 	andeq	r0, r0, lr, lsr #7
    1124:	000003de 	ldrdeq	r0, [r0], -lr
    1128:	9f380002 	svcls	0x00380002
	...
    1134:	000003c4 	andeq	r0, r0, r4, asr #7
    1138:	000003de 	ldrdeq	r0, [r0], -lr
    113c:	9f380002 	svcls	0x00380002
	...
    1148:	000003ea 	andeq	r0, r0, sl, ror #7
    114c:	00000476 	andeq	r0, r0, r6, ror r4
    1150:	c8080003 	stmdagt	r8, {r0, r1}
    1154:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0003ea00 	andeq	lr, r3, r0, lsl #20
    1160:	00047600 	andeq	r7, r4, r0, lsl #12
    1164:	08000300 	stmdaeq	r0, {r8, r9}
    1168:	00009f36 	andeq	r9, r0, r6, lsr pc
    116c:	00000000 	andeq	r0, r0, r0
    1170:	04120000 	ldreq	r0, [r2], #-0
    1174:	04760000 	ldrbteq	r0, [r6], #-0
    1178:	00030000 	andeq	r0, r3, r0
    117c:	009f3608 	addseq	r3, pc, r8, lsl #12
    1180:	00000000 	andeq	r0, r0, r0
    1184:	46000000 	strmi	r0, [r0], -r0
    1188:	76000004 	strvc	r0, [r0], -r4
    118c:	03000004 	movweq	r0, #4
    1190:	9fc80900 	svcls	0x00c80900
	...
    119c:	0000045c 	andeq	r0, r0, ip, asr r4
    11a0:	00000476 	andeq	r0, r0, r6, ror r4
    11a4:	c8090003 	stmdagt	r9, {r0, r1}
    11a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	00048200 	andeq	r8, r4, r0, lsl #4
    11b4:	00050e00 	andeq	r0, r5, r0, lsl #28
    11b8:	08000300 	stmdaeq	r0, {r8, r9}
    11bc:	00009f68 	andeq	r9, r0, r8, ror #30
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	04820000 	streq	r0, [r2], #0
    11c8:	050e0000 	streq	r0, [lr, #-0]
    11cc:	00030000 	andeq	r0, r3, r0
    11d0:	009f3608 	addseq	r3, pc, r8, lsl #12
    11d4:	00000000 	andeq	r0, r0, r0
    11d8:	aa000000 	bge	11e0 <__RW_SIZE__+0xc48>
    11dc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    11e0:	03000005 	movweq	r0, #5
    11e4:	9f360800 	svcls	0x00360800
	...
    11f0:	000004de 	ldrdeq	r0, [r0], -lr
    11f4:	0000050e 	andeq	r0, r0, lr, lsl #10
    11f8:	68080003 	stmdavs	r8, {r0, r1}
    11fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1200:	00000000 	andeq	r0, r0, r0
    1204:	0004f400 	andeq	pc, r4, r0, lsl #8
    1208:	00050e00 	andeq	r0, r5, r0, lsl #28
    120c:	08000300 	stmdaeq	r0, {r8, r9}
    1210:	00009f68 	andeq	r9, r0, r8, ror #30
    1214:	00000000 	andeq	r0, r0, r0
    1218:	05c40000 	strbeq	r0, [r4]
    121c:	05d60000 	ldrbeq	r0, [r6]
    1220:	00010000 	andeq	r0, r1, r0
    1224:	00000051 	andeq	r0, r0, r1, asr r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00060800 	andeq	r0, r6, r0, lsl #16
    1230:	0006e600 	andeq	lr, r6, r0, lsl #12
    1234:	50000100 	andpl	r0, r0, r0, lsl #2
    1238:	000006e6 	andeq	r0, r0, r6, ror #13
    123c:	0000096c 	andeq	r0, r0, ip, ror #18
    1240:	01f30004 	mvnseq	r0, r4
    1244:	00009f50 	andeq	r9, r0, r0, asr pc
    1248:	00000000 	andeq	r0, r0, r0
    124c:	06080000 	streq	r0, [r8], -r0
    1250:	085a0000 	ldmdaeq	sl, {}^	; <UNPREDICTABLE>
    1254:	00010000 	andeq	r0, r1, r0
    1258:	00085a51 	andeq	r5, r8, r1, asr sl
    125c:	00096c00 	andeq	r6, r9, r0, lsl #24
    1260:	f3000400 	vshl.u8	d0, d0, d0
    1264:	009f5101 	addseq	r5, pc, r1, lsl #2
    1268:	00000000 	andeq	r0, r0, r0
    126c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1270:	7a000006 	bvc	1290 <__RW_SIZE__+0xcf8>
    1274:	01000007 	tsteq	r0, r7
    1278:	077a5200 	ldrbeq	r5, [sl, -r0, lsl #4]!
    127c:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1280:	00040000 	andeq	r0, r4, r0
    1284:	9f5201f3 	svcls	0x005201f3
	...
    1290:	00000608 	andeq	r0, r0, r8, lsl #12
    1294:	000008ee 	andeq	r0, r0, lr, ror #17
    1298:	ee530001 	cdp	0, 5, cr0, cr3, cr1, {0}
    129c:	6c000008 	stcvs	0, cr0, [r0], {8}
    12a0:	04000009 	streq	r0, [r0], #-9
    12a4:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    12a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	00062600 	andeq	r2, r6, r0, lsl #12
    12b4:	00063c00 	andeq	r3, r6, r0, lsl #24
    12b8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    12c4:	000006d2 	ldrdeq	r0, [r0], -r2
    12c8:	000006e6 	andeq	r0, r0, r6, ror #13
    12cc:	00500001 	subseq	r0, r0, r1
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	6a000000 	bvs	12dc <__RW_SIZE__+0xd44>
    12d8:	7a000007 	bvc	12fc <__RW_SIZE__+0xd64>
    12dc:	01000007 	tsteq	r0, r7
    12e0:	00005200 	andeq	r5, r0, r0, lsl #4
    12e4:	00000000 	andeq	r0, r0, r0
    12e8:	07b80000 	ldreq	r0, [r8, r0]!
    12ec:	07c60000 	strbeq	r0, [r6, r0]
    12f0:	00010000 	andeq	r0, r1, r0
    12f4:	00000056 	andeq	r0, r0, r6, asr r0
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00084a00 	andeq	r4, r8, r0, lsl #20
    1300:	00085a00 	andeq	r5, r8, r0, lsl #20
    1304:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1310:	000008de 	ldrdeq	r0, [r0], -lr
    1314:	000008ee 	andeq	r0, r0, lr, ror #17
    1318:	00530001 	subseq	r0, r3, r1
    131c:	00000000 	andeq	r0, r0, r0
    1320:	2c000000 	stccs	0, cr0, [r0], {-0}
    1324:	3a000009 	bcc	1350 <__RW_SIZE__+0xdb8>
    1328:	01000009 	tsteq	r0, r9
    132c:	00005000 	andeq	r5, r0, r0
    1330:	00000000 	andeq	r0, r0, r0
    1334:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1338:	09830000 	stmibeq	r3, {}	; <UNPREDICTABLE>
    133c:	00010000 	andeq	r0, r1, r0
    1340:	00098350 	andeq	r8, r9, r0, asr r3
    1344:	000a2400 	andeq	r2, sl, r0, lsl #8
    1348:	f3000400 	vshl.u8	d0, d0, d0
    134c:	009f5001 	addseq	r5, pc, r1
    1350:	00000000 	andeq	r0, r0, r0
    1354:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1358:	83000009 	movwhi	r0, #9
    135c:	01000009 	tsteq	r0, r9
    1360:	09835100 	stmibeq	r3, {r8, ip, lr}
    1364:	0a240000 	beq	90136c <__RW_SIZE__+0x900dd4>
    1368:	00040000 	andeq	r0, r4, r0
    136c:	9f5101f3 	svcls	0x005101f3
	...
    1378:	0000096c 	andeq	r0, r0, ip, ror #18
    137c:	00000983 	andeq	r0, r0, r3, lsl #19
    1380:	83520001 	cmphi	r2, #1
    1384:	24000009 	strcs	r0, [r0], #-9
    1388:	0400000a 	streq	r0, [r0], #-10
    138c:	5201f300 	andpl	pc, r1, #0, 6
    1390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1394:	00000000 	andeq	r0, r0, r0
    1398:	00096c00 	andeq	r6, r9, r0, lsl #24
    139c:	00098300 	andeq	r8, r9, r0, lsl #6
    13a0:	53000100 	movwpl	r0, #256	; 0x100
    13a4:	00000983 	andeq	r0, r0, r3, lsl #19
    13a8:	00000a24 	andeq	r0, r0, r4, lsr #20
    13ac:	01f30004 	mvnseq	r0, r4
    13b0:	00009f53 	andeq	r9, r0, r3, asr pc
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    13bc:	0a200000 	beq	8013c4 <__RW_SIZE__+0x800e2c>
    13c0:	00020000 	andeq	r0, r2, r0
    13c4:	0a200091 	beq	801610 <__RW_SIZE__+0x801078>
    13c8:	0a240000 	beq	9013d0 <__RW_SIZE__+0x900e38>
    13cc:	00020000 	andeq	r0, r2, r0
    13d0:	0000007d 	andeq	r0, r0, sp, ror r0
    13d4:	00000000 	andeq	r0, r0, r0
    13d8:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    13dc:	09ac0000 	stmibeq	ip!, {}	; <UNPREDICTABLE>
    13e0:	00020000 	andeq	r0, r2, r0
    13e4:	09ac9f30 	stmibeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}
    13e8:	09fc0000 	ldmibeq	ip!, {}^	; <UNPREDICTABLE>
    13ec:	00010000 	andeq	r0, r1, r0
    13f0:	0009fc59 	andeq	pc, r9, r9, asr ip	; <UNPREDICTABLE>
    13f4:	000a0000 	andeq	r0, sl, r0
    13f8:	79000300 	stmdbvc	r0, {r8, r9}
    13fc:	0a009f7f 	beq	29200 <__RW_SIZE__+0x28c68>
    1400:	0a040000 	beq	101408 <__RW_SIZE__+0x100e70>
    1404:	00010000 	andeq	r0, r1, r0
    1408:	00000059 	andeq	r0, r0, r9, asr r0
    140c:	00000000 	andeq	r0, r0, r0
    1410:	0009ac00 	andeq	sl, r9, r0, lsl #24
    1414:	0009b000 	andeq	fp, r9, r0
    1418:	30000200 	andcc	r0, r0, r0, lsl #4
    141c:	0009b09f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
    1420:	0009ec00 	andeq	lr, r9, r0, lsl #24
    1424:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1428:	000009ec 	andeq	r0, r0, ip, ror #19
    142c:	000009ee 	andeq	r0, r0, lr, ror #19
    1430:	7f740003 	svcvc	0x00740003
    1434:	0009ee9f 	muleq	r9, pc, lr	; <UNPREDICTABLE>
    1438:	0009f800 	andeq	pc, r9, r0, lsl #16
    143c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1448:	0000097c 	andeq	r0, r0, ip, ror r9
    144c:	00000a20 	andeq	r0, r0, r0, lsr #20
    1450:	00550001 	subseq	r0, r5, r1
    1454:	00000000 	andeq	r0, r0, r0
    1458:	7c000000 	stcvc	0, cr0, [r0], {-0}
    145c:	20000009 	andcs	r0, r0, r9
    1460:	0100000a 	tsteq	r0, sl
    1464:	00005600 	andeq	r5, r0, r0, lsl #12
    1468:	00000000 	andeq	r0, r0, r0
    146c:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    1470:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    1474:	00010000 	andeq	r0, r1, r0
    1478:	00000058 	andeq	r0, r0, r8, asr r0
    147c:	00000000 	andeq	r0, r0, r0
    1480:	000a2400 	andeq	r2, sl, r0, lsl #8
    1484:	000ae800 	andeq	lr, sl, r0, lsl #16
    1488:	50000100 	andpl	r0, r0, r0, lsl #2
    148c:	00000ae8 	andeq	r0, r0, r8, ror #21
    1490:	00000d66 	andeq	r0, r0, r6, ror #26
    1494:	01f30004 	mvnseq	r0, r4
    1498:	00009f50 	andeq	r9, r0, r0, asr pc
    149c:	00000000 	andeq	r0, r0, r0
    14a0:	0a240000 	beq	9014a8 <__RW_SIZE__+0x900f10>
    14a4:	0c580000 	mraeq	r0, r8, acc0
    14a8:	00010000 	andeq	r0, r1, r0
    14ac:	000c5851 	andeq	r5, ip, r1, asr r8
    14b0:	000d6600 	andeq	r6, sp, r0, lsl #12
    14b4:	f3000400 	vshl.u8	d0, d0, d0
    14b8:	009f5101 	addseq	r5, pc, r1, lsl #2
    14bc:	00000000 	andeq	r0, r0, r0
    14c0:	52000000 	andpl	r0, r0, #0
    14c4:	5800000a 	stmdapl	r0, {r1, r3}
    14c8:	0100000c 	tsteq	r0, ip
    14cc:	00005100 	andeq	r5, r0, r0, lsl #2
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	0a520000 	beq	14814dc <__RW_SIZE__+0x1480f44>
    14d8:	0ae80000 	beq	ffa014e0 <MSP_BASE+0xdf9fc4e0>
    14dc:	00010000 	andeq	r0, r1, r0
    14e0:	00000050 	andeq	r0, r0, r0, asr r0
    14e4:	00000000 	andeq	r0, r0, r0
    14e8:	000a5200 	andeq	r5, sl, r0, lsl #4
    14ec:	000a5400 	andeq	r5, sl, r0, lsl #8
    14f0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    14fc:	00000a9e 	muleq	r0, lr, sl
    1500:	00000b60 	andeq	r0, r0, r0, ror #22
    1504:	00560001 	subseq	r0, r6, r1
    1508:	00000000 	andeq	r0, r0, r0
    150c:	a4000000 	strge	r0, [r0], #-0
    1510:	6000000a 	andvs	r0, r0, sl
    1514:	0100000b 	tsteq	r0, fp
    1518:	00005600 	andeq	r5, r0, r0, lsl #12
    151c:	00000000 	andeq	r0, r0, r0
    1520:	0ad80000 	beq	ff601528 <MSP_BASE+0xdf5fc528>
    1524:	0ae80000 	beq	ffa0152c <MSP_BASE+0xdf9fc52c>
    1528:	00010000 	andeq	r0, r1, r0
    152c:	00000050 	andeq	r0, r0, r0, asr r0
    1530:	00000000 	andeq	r0, r0, r0
    1534:	000b2200 	andeq	r2, fp, r0, lsl #4
    1538:	000b6000 	andeq	r6, fp, r0
    153c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1548:	00000b38 	andeq	r0, r0, r8, lsr fp
    154c:	00000b60 	andeq	r0, r0, r0, ror #22
    1550:	00560001 	subseq	r0, r6, r1
    1554:	00000000 	andeq	r0, r0, r0
    1558:	b6000000 	strlt	r0, [r0], -r0
    155c:	c400000b 	strgt	r0, [r0], #-11
    1560:	0100000b 	tsteq	r0, fp
    1564:	00005500 	andeq	r5, r0, r0, lsl #10
    1568:	00000000 	andeq	r0, r0, r0
    156c:	0c0e0000 	stceq	0, cr0, [lr], {-0}
    1570:	0cd00000 	ldcleq	0, cr0, [r0], {0}
    1574:	00010000 	andeq	r0, r1, r0
    1578:	00000055 	andeq	r0, r0, r5, asr r0
    157c:	00000000 	andeq	r0, r0, r0
    1580:	000c1400 	andeq	r1, ip, r0, lsl #8
    1584:	000cd000 	andeq	sp, ip, r0
    1588:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    1594:	00000c48 	andeq	r0, r0, r8, asr #24
    1598:	00000c58 	andeq	r0, r0, r8, asr ip
    159c:	00510001 	subseq	r0, r1, r1
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	92000000 	andls	r0, r0, #0
    15a8:	d000000c 	andle	r0, r0, ip
    15ac:	0100000c 	tsteq	r0, ip
    15b0:	00005500 	andeq	r5, r0, r0, lsl #10
    15b4:	00000000 	andeq	r0, r0, r0
    15b8:	0ca80000 	stceq	0, cr0, [r8]
    15bc:	0cd00000 	ldcleq	0, cr0, [r0], {0}
    15c0:	00010000 	andeq	r0, r1, r0
    15c4:	00000055 	andeq	r0, r0, r5, asr r0
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	000d2600 	andeq	r2, sp, r0, lsl #12
    15d0:	000d6400 	andeq	r6, sp, r0, lsl #8
    15d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    15e0:	00000d3a 	andeq	r0, r0, sl, lsr sp
    15e4:	00000d64 	andeq	r0, r0, r4, ror #26
    15e8:	00540001 	subseq	r0, r4, r1
    15ec:	00000000 	andeq	r0, r0, r0
    15f0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    15f4:	7c00000d 	stcvc	0, cr0, [r0], {13}
    15f8:	0100000d 	tsteq	r0, sp
    15fc:	0d7c5000 	ldcleq	0, cr5, [ip, #-0]
    1600:	0dfc0000 	ldcleq	0, cr0, [ip]
    1604:	00040000 	andeq	r0, r4, r0
    1608:	9f5001f3 	svcls	0x005001f3
	...
    1614:	00000daa 	andeq	r0, r0, sl, lsr #27
    1618:	00000dc0 	andeq	r0, r0, r0, asr #27
    161c:	9f300002 	svcls	0x00300002
    1620:	00000dc0 	andeq	r0, r0, r0, asr #27
    1624:	00000dea 	andeq	r0, r0, sl, ror #27
    1628:	00500001 	subseq	r0, r0, r1
    162c:	00000000 	andeq	r0, r0, r0
    1630:	a4000000 	strge	r0, [r0], #-0
    1634:	b000000d 	andlt	r0, r0, sp
    1638:	0100000d 	tsteq	r0, sp
    163c:	00005500 	andeq	r5, r0, r0, lsl #10
    1640:	00000000 	andeq	r0, r0, r0
    1644:	0dc00000 	stcleq	0, cr0, [r0]
    1648:	0dea0000 	stcleq	0, cr0, [sl]
    164c:	00010000 	andeq	r0, r1, r0
    1650:	00000056 	andeq	r0, r0, r6, asr r0
    1654:	00000000 	andeq	r0, r0, r0
    1658:	000e0400 	andeq	r0, lr, r0, lsl #8
    165c:	000e3400 	andeq	r3, lr, r0, lsl #8
    1660:	50000100 	andpl	r0, r0, r0, lsl #2
    1664:	00000e34 	andeq	r0, r0, r4, lsr lr
    1668:	00000e5a 	andeq	r0, r0, sl, asr lr
    166c:	5a560001 	bpl	1581678 <__RW_SIZE__+0x15810e0>
    1670:	b800000e 	stmdalt	r0, {r1, r2, r3}
    1674:	0400000e 	streq	r0, [r0], #-14
    1678:	5001f300 	andpl	pc, r1, r0, lsl #6
    167c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1680:	00000000 	andeq	r0, r0, r0
    1684:	000e0400 	andeq	r0, lr, r0, lsl #8
    1688:	000e3600 	andeq	r3, lr, r0, lsl #12
    168c:	51000100 	mrspl	r0, (UNDEF: 16)
    1690:	00000e36 	andeq	r0, r0, r6, lsr lr
    1694:	00000e4c 	andeq	r0, r0, ip, asr #28
    1698:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
    169c:	b800000e 	stmdalt	r0, {r1, r2, r3}
    16a0:	0400000e 	streq	r0, [r0], #-14
    16a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    16a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16ac:	00000000 	andeq	r0, r0, r0
    16b0:	000e0400 	andeq	r0, lr, r0, lsl #8
    16b4:	000e0c00 	andeq	r0, lr, r0, lsl #24
    16b8:	52000100 	andpl	r0, r0, #0, 2
    16bc:	00000e0c 	andeq	r0, r0, ip, lsl #28
    16c0:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
    16c4:	01f30004 	mvnseq	r0, r4
    16c8:	00009f52 	andeq	r9, r0, r2, asr pc
    16cc:	00000000 	andeq	r0, r0, r0
    16d0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    16d4:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    16d8:	00010000 	andeq	r0, r1, r0
    16dc:	000e0a53 	andeq	r0, lr, r3, asr sl
    16e0:	000eb800 	andeq	fp, lr, r0, lsl #16
    16e4:	f3000400 	vshl.u8	d0, d0, d0
    16e8:	009f5301 	addseq	r5, pc, r1, lsl #6
    16ec:	00000000 	andeq	r0, r0, r0
    16f0:	70000000 	andvc	r0, r0, r0
    16f4:	7a00000e 	bvc	1734 <__RW_SIZE__+0x119c>
    16f8:	0200000e 	andeq	r0, r0, #14
    16fc:	7a9f3000 	bvc	fe7cd704 <MSP_BASE+0xde7c8704>
    1700:	a400000e 	strge	r0, [r0], #-14
    1704:	0100000e 	tsteq	r0, lr
    1708:	00005000 	andeq	r5, r0, r0
    170c:	00000000 	andeq	r0, r0, r0
    1710:	0e700000 	cdpeq	0, 7, cr0, cr0, cr0, {0}
    1714:	0e760000 	cdpeq	0, 7, cr0, cr6, cr0, {0}
    1718:	00010000 	andeq	r0, r1, r0
    171c:	00000055 	andeq	r0, r0, r5, asr r0
    1720:	00000000 	andeq	r0, r0, r0
    1724:	000e7000 	andeq	r7, lr, r0
    1728:	000e7a00 	andeq	r7, lr, r0, lsl #20
    172c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    1730:	00000e7a 	andeq	r0, r0, sl, ror lr
    1734:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
    1738:	01f30016 	mvnseq	r0, r6, lsl r0
    173c:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    1740:	121c3122 	andsne	r3, ip, #-2147483640	; 0x80000008
    1744:	16013f0a 	strne	r3, [r1], -sl, lsl #30
    1748:	01282d14 	teqeq	r8, r4, lsl sp
    174c:	9f131600 	svcls	0x00131600
	...
    1758:	00000e7a 	andeq	r0, r0, sl, ror lr
    175c:	00000ea4 	andeq	r0, r0, r4, lsr #29
    1760:	00560001 	subseq	r0, r6, r1
    1764:	00000000 	andeq	r0, r0, r0
    1768:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    176c:	a700000e 	strge	r0, [r0, -lr]
    1770:	0100002c 	tsteq	r0, ip, lsr #32
    1774:	2ca75000 	stccs	0, cr5, [r7]
    1778:	2cde0000 	ldclcs	0, cr0, [lr], {0}
    177c:	00040000 	andeq	r0, r4, r0
    1780:	9f5001f3 	svcls	0x005001f3
	...
    178c:	00002ce0 	andeq	r2, r0, r0, ror #25
    1790:	00002dac 	andeq	r2, r0, ip, lsr #27
    1794:	ac500001 	mrrcge	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1798:	a000002d 	andge	r0, r0, sp, lsr #32
    179c:	04000030 	streq	r0, [r0], #-48	; 0xffffffd0
    17a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    17a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17a8:	00000000 	andeq	r0, r0, r0
    17ac:	002ce000 	eoreq	lr, ip, r0
    17b0:	002f2800 	eoreq	r2, pc, r0, lsl #16
    17b4:	51000100 	mrspl	r0, (UNDEF: 16)
    17b8:	00002f28 	andeq	r2, r0, r8, lsr #30
    17bc:	000030a0 	andeq	r3, r0, r0, lsr #1
    17c0:	01f30004 	mvnseq	r0, r4
    17c4:	00009f51 	andeq	r9, r0, r1, asr pc
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	2ce00000 	stclcs	0, cr0, [r0]
    17d0:	30760000 	rsbscc	r0, r6, r0
    17d4:	00010000 	andeq	r0, r1, r0
    17d8:	00307652 	eorseq	r7, r0, r2, asr r6
    17dc:	0030a000 	eorseq	sl, r0, r0
    17e0:	f3000400 	vshl.u8	d0, d0, d0
    17e4:	009f5201 	addseq	r5, pc, r1, lsl #4
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    17f0:	2800002d 	stmdacs	r0, {r0, r2, r3, r5}
    17f4:	0100002f 	tsteq	r0, pc, lsr #32
    17f8:	00005100 	andeq	r5, r0, r0, lsl #2
    17fc:	00000000 	andeq	r0, r0, r0
    1800:	2d0e0000 	stccs	0, cr0, [lr, #-0]
    1804:	2dac0000 	stccs	0, cr0, [ip]
    1808:	00010000 	andeq	r0, r1, r0
    180c:	00000050 	andeq	r0, r0, r0, asr r0
    1810:	00000000 	andeq	r0, r0, r0
    1814:	002d0e00 	eoreq	r0, sp, r0, lsl #28
    1818:	002d1000 	eoreq	r1, sp, r0
    181c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1828:	00002d5a 	andeq	r2, r0, sl, asr sp
    182c:	00002e30 	andeq	r2, r0, r0, lsr lr
    1830:	00570001 	subseq	r0, r7, r1
    1834:	00000000 	andeq	r0, r0, r0
    1838:	60000000 	andvs	r0, r0, r0
    183c:	3000002d 	andcc	r0, r0, sp, lsr #32
    1840:	0100002e 	tsteq	r0, lr, lsr #32
    1844:	00005700 	andeq	r5, r0, r0, lsl #14
    1848:	00000000 	andeq	r0, r0, r0
    184c:	2d980000 	ldccs	0, cr0, [r8]
    1850:	2dac0000 	stccs	0, cr0, [ip]
    1854:	00010000 	andeq	r0, r1, r0
    1858:	00000050 	andeq	r0, r0, r0, asr r0
    185c:	00000000 	andeq	r0, r0, r0
    1860:	002dea00 	eoreq	lr, sp, r0, lsl #20
    1864:	002e3000 	eoreq	r3, lr, r0
    1868:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    1874:	00002e08 	andeq	r2, r0, r8, lsl #28
    1878:	00002e30 	andeq	r2, r0, r0, lsr lr
    187c:	00570001 	subseq	r0, r7, r1
    1880:	00000000 	andeq	r0, r0, r0
    1884:	86000000 	strhi	r0, [r0], -r0
    1888:	9400002e 	strls	r0, [r0], #-46	; 0xffffffd2
    188c:	0100002e 	tsteq	r0, lr, lsr #32
    1890:	00005600 	andeq	r5, r0, r0, lsl #12
    1894:	00000000 	andeq	r0, r0, r0
    1898:	2ede0000 	cdpcs	0, 13, cr0, cr14, cr0, {0}
    189c:	2f880000 	svccs	0x00880000
    18a0:	00010000 	andeq	r0, r1, r0
    18a4:	00000056 	andeq	r0, r0, r6, asr r0
    18a8:	00000000 	andeq	r0, r0, r0
    18ac:	002ee400 	eoreq	lr, lr, r0, lsl #8
    18b0:	002f8800 	eoreq	r8, pc, r0, lsl #16
    18b4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    18c0:	00002f18 	andeq	r2, r0, r8, lsl pc
    18c4:	00002f28 	andeq	r2, r0, r8, lsr #30
    18c8:	00510001 	subseq	r0, r1, r1
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	62000000 	andvs	r0, r0, #0
    18d4:	8800002f 	stmdahi	r0, {r0, r1, r2, r3, r5}
    18d8:	0100002f 	tsteq	r0, pc, lsr #32
    18dc:	00005600 	andeq	r5, r0, r0, lsl #12
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	2f780000 	svccs	0x00780000
    18e8:	2f880000 	svccs	0x00880000
    18ec:	00010000 	andeq	r0, r1, r0
    18f0:	00000056 	andeq	r0, r0, r6, asr r0
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	002ff600 	eoreq	pc, pc, r0, lsl #12
    18fc:	00300400 	eorseq	r0, r0, r0, lsl #8
    1900:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    190c:	0000303e 	andeq	r3, r0, lr, lsr r0
    1910:	00003076 	andeq	r3, r0, r6, ror r0
    1914:	00520001 	subseq	r0, r2, r1
    1918:	00000000 	andeq	r0, r0, r0
    191c:	74000000 	strvc	r0, [r0], #-0
    1920:	76000030 			; <UNDEFINED> instruction: 0x76000030
    1924:	01000030 	tsteq	r0, r0, lsr r0
    1928:	00005200 	andeq	r5, r0, r0, lsl #4
    192c:	00000000 	andeq	r0, r0, r0
    1930:	00300000 	eorseq	r0, r0, r0
    1934:	003c0000 	eorseq	r0, ip, r0
    1938:	00010000 	andeq	r0, r1, r0
    193c:	00003c50 	andeq	r3, r0, r0, asr ip
    1940:	00004000 	andeq	r4, r0, r0
    1944:	70000400 	andvc	r0, r0, r0, lsl #8
    1948:	409f2000 	addsmi	r2, pc, r0
    194c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1950:	04000000 	streq	r0, [r0], #-0
    1954:	5001f300 	andpl	pc, r1, r0, lsl #6
    1958:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    195c:	00000000 	andeq	r0, r0, r0
    1960:	00004c00 	andeq	r4, r0, r0, lsl #24
    1964:	00005a00 	andeq	r5, r0, r0, lsl #20
    1968:	30000200 	andcc	r0, r0, r0, lsl #4
    196c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1970:	00000000 	andeq	r0, r0, r0
    1974:	00006400 	andeq	r6, r0, r0, lsl #8
    1978:	00007200 	andeq	r7, r0, r0, lsl #4
    197c:	30000200 	andcc	r0, r0, r0, lsl #4
    1980:	0000729f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    1984:	00007600 	andeq	r7, r0, r0, lsl #12
    1988:	31000200 	mrscc	r0, R8_usr
    198c:	0000769f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    1990:	00007a00 	andeq	r7, r0, r0, lsl #20
    1994:	32000200 	andcc	r0, r0, #0, 4
    1998:	00007a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    199c:	00007e00 	andeq	r7, r0, r0, lsl #28
    19a0:	33000200 	movwcc	r0, #512	; 0x200
    19a4:	00007e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    19a8:	00008200 	andeq	r8, r0, r0, lsl #4
    19ac:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    19b0:	0000829f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    19b4:	00008400 	andeq	r8, r0, r0, lsl #8
    19b8:	35000200 	strcc	r0, [r0, #-512]	; 0xfffffe00
    19bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00008400 	andeq	r8, r0, r0, lsl #8
    19c8:	00009200 	andeq	r9, r0, r0, lsl #4
    19cc:	30000200 	andcc	r0, r0, r0, lsl #4
    19d0:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    19d4:	00009600 	andeq	r9, r0, r0, lsl #12
    19d8:	31000200 	mrscc	r0, R8_usr
    19dc:	0000969f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    19e0:	00009a00 	andeq	r9, r0, r0, lsl #20
    19e4:	32000200 	andcc	r0, r0, #0, 4
    19e8:	00009a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    19ec:	00009c00 	andeq	r9, r0, r0, lsl #24
    19f0:	33000200 	movwcc	r0, #512	; 0x200
    19f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	00009c00 	andeq	r9, r0, r0, lsl #24
    1a00:	0000b400 	andeq	fp, r0, r0, lsl #8
    1a04:	30000200 	andcc	r0, r0, r0, lsl #4
    1a08:	0000b49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1a0c:	0000be00 	andeq	fp, r0, r0, lsl #28
    1a10:	31000200 	mrscc	r0, R8_usr
    1a14:	0000be9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    1a18:	0000c800 	andeq	ip, r0, r0, lsl #16
    1a1c:	32000200 	andcc	r0, r0, #0, 4
    1a20:	0000c89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1a24:	0000ce00 	andeq	ip, r0, r0, lsl #28
    1a28:	33000200 	movwcc	r0, #512	; 0x200
    1a2c:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    1a30:	0000dc00 	andeq	sp, r0, r0, lsl #24
    1a34:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    1a38:	0000dc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    1a3c:	0000de00 	andeq	sp, r0, r0, lsl #28
    1a40:	33000200 	movwcc	r0, #512	; 0x200
    1a44:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    1a48:	0001d000 	andeq	sp, r1, r0
    1a4c:	30000200 	andcc	r0, r0, r0, lsl #4
    1a50:	0001d09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    1a54:	0001d400 	andeq	sp, r1, r0, lsl #8
    1a58:	31000200 	mrscc	r0, R8_usr
    1a5c:	0001d49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    1a60:	0001d800 	andeq	sp, r1, r0, lsl #16
    1a64:	32000200 	andcc	r0, r0, #0, 4
    1a68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a6c:	00000000 	andeq	r0, r0, r0
    1a70:	0001d800 	andeq	sp, r1, r0, lsl #16
    1a74:	0001e800 	andeq	lr, r1, r0, lsl #16
    1a78:	30000200 	andcc	r0, r0, r0, lsl #4
    1a7c:	0001e89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    1a80:	0001ee00 	andeq	lr, r1, r0, lsl #28
    1a84:	31000200 	mrscc	r0, R8_usr
    1a88:	0001ee9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    1a8c:	0001f800 	andeq	pc, r1, r0, lsl #16
    1a90:	32000200 	andcc	r0, r0, #0, 4
    1a94:	0001f89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    1a98:	0001fa00 	andeq	pc, r1, r0, lsl #20
    1a9c:	31000200 	mrscc	r0, R8_usr
    1aa0:	00024c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1aa4:	00025000 	andeq	r5, r2, r0
    1aa8:	30000200 	andcc	r0, r0, r0, lsl #4
    1aac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ab0:	00000000 	andeq	r0, r0, r0
    1ab4:	00025000 	andeq	r5, r2, r0
    1ab8:	00027600 	andeq	r7, r2, r0, lsl #12
    1abc:	50000100 	andpl	r0, r0, r0, lsl #2
    1ac0:	00000276 	andeq	r0, r0, r6, ror r2
    1ac4:	00000284 	andeq	r0, r0, r4, lsl #5
    1ac8:	7a700003 	bvc	1c01adc <__RW_SIZE__+0x1c01544>
    1acc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ad0:	00000000 	andeq	r0, r0, r0
    1ad4:	00025000 	andeq	r5, r2, r0
    1ad8:	00027800 	andeq	r7, r2, r0, lsl #16
    1adc:	51000100 	mrspl	r0, (UNDEF: 16)
    1ae0:	00000278 	andeq	r0, r0, r8, ror r2
    1ae4:	00000284 	andeq	r0, r0, r4, lsl #5
    1ae8:	70710003 	rsbsvc	r0, r1, r3
    1aec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	00025000 	andeq	r5, r2, r0
    1af8:	00025e00 	andeq	r5, r2, r0, lsl #28
    1afc:	30000200 	andcc	r0, r0, r0, lsl #4
    1b00:	00025e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    1b04:	00027000 	andeq	r7, r2, r0
    1b08:	52000100 	andpl	r0, r0, #0, 2
	...
    1b14:	00000284 	andeq	r0, r0, r4, lsl #5
    1b18:	000002aa 	andeq	r0, r0, sl, lsr #5
    1b1c:	9f300002 	svcls	0x00300002
	...
    1b28:	000002c0 	andeq	r0, r0, r0, asr #5
    1b2c:	000002ce 	andeq	r0, r0, lr, asr #5
    1b30:	74740002 	ldrbtvc	r0, [r4], #-2
    1b34:	000002ce 	andeq	r0, r0, lr, asr #5
    1b38:	000002d1 	ldrdeq	r0, [r0], -r1
    1b3c:	00510001 	subseq	r0, r1, r1
    1b40:	00000000 	andeq	r0, r0, r0
    1b44:	c0000000 	andgt	r0, r0, r0
    1b48:	ce000002 	cdpgt	0, 0, cr0, cr0, cr2, {0}
    1b4c:	02000002 	andeq	r0, r0, #2
    1b50:	ce707400 	cdpgt	4, 7, cr7, cr0, cr0, {0}
    1b54:	d1000002 	tstle	r0, r2
    1b58:	01000002 	tsteq	r0, r2
    1b5c:	00005000 	andeq	r5, r0, r0
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	03280000 	teqeq	r8, #0
    1b68:	03380000 	teqeq	r8, #0
    1b6c:	00010000 	andeq	r0, r1, r0
    1b70:	00035052 	andeq	r5, r3, r2, asr r0
    1b74:	00035c00 	andeq	r5, r3, r0, lsl #24
    1b78:	52000100 	andpl	r0, r0, #0, 2
    1b7c:	0000035c 	andeq	r0, r0, ip, asr r3
    1b80:	00000370 	andeq	r0, r0, r0, ror r3
    1b84:	70720003 	rsbsvc	r0, r2, r3
    1b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b8c:	00000000 	andeq	r0, r0, r0
    1b90:	00032800 	andeq	r2, r3, r0, lsl #16
    1b94:	00033b00 	andeq	r3, r3, r0, lsl #22
    1b98:	5e000100 	adfpls	f0, f0, f0
    1b9c:	00000350 	andeq	r0, r0, r0, asr r3
    1ba0:	00000370 	andeq	r0, r0, r0, ror r3
    1ba4:	005e0001 	subseq	r0, lr, r1
    1ba8:	00000000 	andeq	r0, r0, r0
    1bac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1bb0:	2c000003 	stccs	0, cr0, [r0], {3}
    1bb4:	02000003 	andeq	r0, r0, #3
    1bb8:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    1bbc:	38000003 	stmdacc	r0, {r0, r1}
    1bc0:	01000003 	tsteq	r0, r3
    1bc4:	03505300 	cmpeq	r0, #0, 6
    1bc8:	03520000 	cmpeq	r2, #0
    1bcc:	00010000 	andeq	r0, r1, r0
    1bd0:	00000053 	andeq	r0, r0, r3, asr r0
    1bd4:	00000000 	andeq	r0, r0, r0
    1bd8:	00037000 	andeq	r7, r3, r0
    1bdc:	00039000 	andeq	r9, r3, r0
    1be0:	50000100 	andpl	r0, r0, r0, lsl #2
    1be4:	00000390 	muleq	r0, r0, r3
    1be8:	000003e6 	andeq	r0, r0, r6, ror #7
    1bec:	01f30004 	mvnseq	r0, r4
    1bf0:	00009f50 	andeq	r9, r0, r0, asr pc
    1bf4:	00000000 	andeq	r0, r0, r0
    1bf8:	03820000 	orreq	r0, r2, #0
    1bfc:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1c00:	00010000 	andeq	r0, r1, r0
    1c04:	0003ac51 	andeq	sl, r3, r1, asr ip
    1c08:	0003e600 	andeq	lr, r3, r0, lsl #12
    1c0c:	03000900 	movweq	r0, #2304	; 0x900
    1c10:	20000004 	andcs	r0, r0, r4
    1c14:	9f062306 	svcls	0x00062306
	...
    1c20:	00000382 	andeq	r0, r0, r2, lsl #7
    1c24:	000003ac 	andeq	r0, r0, ip, lsr #7
    1c28:	9f300002 	svcls	0x00300002
	...
    1c34:	000003ac 	andeq	r0, r0, ip, lsr #7
    1c38:	000003ca 	andeq	r0, r0, sl, asr #7
    1c3c:	0070000c 	rsbseq	r0, r0, ip
    1c40:	00000403 	andeq	r0, r0, r3, lsl #8
    1c44:	361c0620 	ldrcc	r0, [ip], -r0, lsr #12
    1c48:	03ca9f1c 	biceq	r9, sl, #28, 30	; 0x70
    1c4c:	03ce0000 	biceq	r0, lr, #0
    1c50:	000c0000 	andeq	r0, ip, r0
    1c54:	04030070 	streq	r0, [r3], #-112	; 0xffffff90
    1c58:	06200000 	strteq	r0, [r0], -r0
    1c5c:	9f1c401c 	svcls	0x001c401c
    1c60:	000003d2 	ldrdeq	r0, [r0], -r2
    1c64:	000003dc 	ldrdeq	r0, [r0], -ip
    1c68:	0070000c 	rsbseq	r0, r0, ip
    1c6c:	00000403 	andeq	r0, r0, r3, lsl #8
    1c70:	361c0620 	ldrcc	r0, [ip], -r0, lsr #12
    1c74:	03dc9f1c 	bicseq	r9, ip, #28, 30	; 0x70
    1c78:	03e60000 	mvneq	r0, #0
    1c7c:	000d0000 	andeq	r0, sp, r0
    1c80:	03060073 	movweq	r0, #24691	; 0x6073
    1c84:	20000004 	andcs	r0, r0, r4
    1c88:	1c361c06 	ldcne	12, cr1, [r6], #-24	; 0xffffffe8
    1c8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c90:	00000000 	andeq	r0, r0, r0
    1c94:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1c98:	0003ca00 	andeq	ip, r3, r0, lsl #20
    1c9c:	50000100 	andpl	r0, r0, r0, lsl #2
    1ca0:	000003ca 	andeq	r0, r0, sl, asr #7
    1ca4:	000003ce 	andeq	r0, r0, lr, asr #7
    1ca8:	76700003 	ldrbtvc	r0, [r0], -r3
    1cac:	0003d29f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    1cb0:	0003dc00 	andeq	sp, r3, r0, lsl #24
    1cb4:	50000100 	andpl	r0, r0, r0, lsl #2
    1cb8:	000003dc 	ldrdeq	r0, [r0], -ip
    1cbc:	000003e6 	andeq	r0, r0, r6, ror #7
    1cc0:	00730002 	rsbseq	r0, r3, r2
	...
    1ccc:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    1cd0:	000003c8 	andeq	r0, r0, r8, asr #7
    1cd4:	d2520001 	subsle	r0, r2, #1
    1cd8:	d4000003 	strle	r0, [r0], #-3
    1cdc:	01000003 	tsteq	r0, r3
    1ce0:	00005200 	andeq	r5, r0, r0, lsl #4
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	03e80000 	mvneq	r0, #0
    1cec:	03fa0000 	mvnseq	r0, #0
    1cf0:	00020000 	andeq	r0, r2, r0
    1cf4:	03fa9f30 	mvnseq	r9, #48, 30	; 0xc0
    1cf8:	04080000 	streq	r0, [r8], #-0
    1cfc:	00020000 	andeq	r0, r2, r0
    1d00:	04089f31 	streq	r9, [r8], #-3889	; 0xfffff0cf
    1d04:	041c0000 	ldreq	r0, [ip], #-0
    1d08:	00020000 	andeq	r0, r2, r0
    1d0c:	041c9f32 	ldreq	r9, [ip], #-3890	; 0xfffff0ce
    1d10:	04460000 	strbeq	r0, [r6], #-0
    1d14:	00020000 	andeq	r0, r2, r0
    1d18:	04469f30 	strbeq	r9, [r6], #-3888	; 0xfffff0d0
    1d1c:	04800000 	streq	r0, [r0], #0
    1d20:	00020000 	andeq	r0, r2, r0
    1d24:	04809f31 	streq	r9, [r0], #3889	; 0xf31
    1d28:	04ae0000 	strteq	r0, [lr], #0
    1d2c:	00020000 	andeq	r0, r2, r0
    1d30:	04ae9f32 	strteq	r9, [lr], #3890	; 0xf32
    1d34:	04b20000 	ldrteq	r0, [r2], #0
    1d38:	00020000 	andeq	r0, r2, r0
    1d3c:	00009f33 	andeq	r9, r0, r3, lsr pc
    1d40:	00000000 	andeq	r0, r0, r0
    1d44:	041c0000 	ldreq	r0, [ip], #-0
    1d48:	042f0000 	strteq	r0, [pc], #-0	; 1d50 <__RW_SIZE__+0x17b8>
    1d4c:	00050000 	andeq	r0, r5, r0
    1d50:	00077803 	andeq	r7, r7, r3, lsl #16
    1d54:	00045220 	andeq	r5, r4, r0, lsr #4
    1d58:	00046500 	andeq	r6, r4, r0, lsl #10
    1d5c:	03000500 	movweq	r0, #1280	; 0x500
    1d60:	20000788 	andcs	r0, r0, r8, lsl #15
    1d64:	00000488 	andeq	r0, r0, r8, lsl #9
    1d68:	0000049b 	muleq	r0, fp, r4
    1d6c:	98030005 	stmdals	r3, {r0, r2}
    1d70:	00200007 	eoreq	r0, r0, r7
    1d74:	00000000 	andeq	r0, r0, r0
    1d78:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d7c:	2f000004 	svccs	0x00000004
    1d80:	05000004 	streq	r0, [r0, #-4]
    1d84:	07740300 	ldrbeq	r0, [r4, -r0, lsl #6]!
    1d88:	04522000 	ldrbeq	r2, [r2], #-0
    1d8c:	04650000 	strbteq	r0, [r5], #-0
    1d90:	00050000 	andeq	r0, r5, r0
    1d94:	00078403 	andeq	r8, r7, r3, lsl #8
    1d98:	00048820 	andeq	r8, r4, r0, lsr #16
    1d9c:	00049b00 	andeq	r9, r4, r0, lsl #22
    1da0:	03000500 	movweq	r0, #1280	; 0x500
    1da4:	20000794 	mulcs	r0, r4, r7
	...
    1db0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1db4:	000004c2 	andeq	r0, r0, r2, asr #9
    1db8:	c2500001 	subsgt	r0, r0, #1
    1dbc:	e6000004 	str	r0, [r0], -r4
    1dc0:	04000004 	streq	r0, [r0], #-4
    1dc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1dcc:	00000000 	andeq	r0, r0, r0
    1dd0:	0004b400 	andeq	fp, r4, r0, lsl #8
    1dd4:	0004c600 	andeq	ip, r4, r0, lsl #12
    1dd8:	52000100 	andpl	r0, r0, #0, 2
    1ddc:	000004c6 	andeq	r0, r0, r6, asr #9
    1de0:	000004cc 	andeq	r0, r0, ip, asr #9
    1de4:	01f30004 	mvnseq	r0, r4
    1de8:	04cc9f52 	strbeq	r9, [ip], #3922	; 0xf52
    1dec:	04ce0000 	strbeq	r0, [lr], #0
    1df0:	00010000 	andeq	r0, r1, r0
    1df4:	0004ce52 	andeq	ip, r4, r2, asr lr
    1df8:	0004e600 	andeq	lr, r4, r0, lsl #12
    1dfc:	f3000400 	vshl.u8	d0, d0, d0
    1e00:	009f5201 	addseq	r5, pc, r1, lsl #4
    1e04:	00000000 	andeq	r0, r0, r0
    1e08:	b4000000 	strlt	r0, [r0], #-0
    1e0c:	da000004 	ble	1e24 <__RW_SIZE__+0x188c>
    1e10:	01000004 	tsteq	r0, r4
    1e14:	04da5300 	ldrbeq	r5, [sl], #768	; 0x300
    1e18:	04e60000 	strbteq	r0, [r6], #0
    1e1c:	00040000 	andeq	r0, r4, r0
    1e20:	9f5301f3 	svcls	0x005301f3
	...
    1e2c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1e30:	000004c8 	andeq	r0, r0, r8, asr #9
    1e34:	00910002 	addseq	r0, r1, r2
    1e38:	000004c8 	andeq	r0, r0, r8, asr #9
    1e3c:	000004cc 	andeq	r0, r0, ip, asr #9
    1e40:	007d0002 	rsbseq	r0, sp, r2
    1e44:	000004cc 	andeq	r0, r0, ip, asr #9
    1e48:	000004dc 	ldrdeq	r0, [r0], -ip
    1e4c:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
    1e50:	000004dc 	ldrdeq	r0, [r0], -ip
    1e54:	000004e6 	andeq	r0, r0, r6, ror #9
    1e58:	007d0002 	rsbseq	r0, sp, r2
	...
    1e64:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1e68:	000004c8 	andeq	r0, r0, r8, asr #9
    1e6c:	04910002 	ldreq	r0, [r1], #2
    1e70:	000004c8 	andeq	r0, r0, r8, asr #9
    1e74:	000004cc 	andeq	r0, r0, ip, asr #9
    1e78:	047d0002 	ldrbteq	r0, [sp], #-2
    1e7c:	000004cc 	andeq	r0, r0, ip, asr #9
    1e80:	000004dc 	ldrdeq	r0, [r0], -ip
    1e84:	107d0002 	rsbsne	r0, sp, r2
    1e88:	000004dc 	ldrdeq	r0, [r0], -ip
    1e8c:	000004e6 	andeq	r0, r0, r6, ror #9
    1e90:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    1e9c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1ea0:	000004c8 	andeq	r0, r0, r8, asr #9
    1ea4:	08910002 	ldmeq	r1, {r1}
    1ea8:	000004c8 	andeq	r0, r0, r8, asr #9
    1eac:	000004cc 	andeq	r0, r0, ip, asr #9
    1eb0:	087d0002 	ldmdaeq	sp!, {r1}^
    1eb4:	000004cc 	andeq	r0, r0, ip, asr #9
    1eb8:	000004dc 	ldrdeq	r0, [r0], -ip
    1ebc:	147d0002 	ldrbtne	r0, [sp], #-2
    1ec0:	000004dc 	ldrdeq	r0, [r0], -ip
    1ec4:	000004e6 	andeq	r0, r0, r6, ror #9
    1ec8:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    1ed4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    1ed8:	000004c8 	andeq	r0, r0, r8, asr #9
    1edc:	0c910002 	ldceq	0, cr0, [r1], {2}
    1ee0:	000004c8 	andeq	r0, r0, r8, asr #9
    1ee4:	000004cc 	andeq	r0, r0, ip, asr #9
    1ee8:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
    1eec:	000004cc 	andeq	r0, r0, ip, asr #9
    1ef0:	000004dc 	ldrdeq	r0, [r0], -ip
    1ef4:	187d0002 	ldmdane	sp!, {r1}^
    1ef8:	000004dc 	ldrdeq	r0, [r0], -ip
    1efc:	000004e6 	andeq	r0, r0, r6, ror #9
    1f00:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
    1f0c:	000004e8 	andeq	r0, r0, r8, ror #9
    1f10:	00000524 	andeq	r0, r0, r4, lsr #10
    1f14:	9f300002 	svcls	0x00300002
    1f18:	00000658 	andeq	r0, r0, r8, asr r6
    1f1c:	0000066c 	andeq	r0, r0, ip, ror #12
    1f20:	9f300002 	svcls	0x00300002
    1f24:	0000066c 	andeq	r0, r0, ip, ror #12
    1f28:	0000068c 	andeq	r0, r0, ip, lsl #13
    1f2c:	9f310002 	svcls	0x00310002
    1f30:	0000068c 	andeq	r0, r0, ip, lsl #13
    1f34:	000006ac 	andeq	r0, r0, ip, lsr #13
    1f38:	9f320002 	svcls	0x00320002
    1f3c:	000006ac 	andeq	r0, r0, ip, lsr #13
    1f40:	000006d2 	ldrdeq	r0, [r0], -r2
    1f44:	9f330002 	svcls	0x00330002
    1f48:	000006d2 	ldrdeq	r0, [r0], -r2
    1f4c:	000006e6 	andeq	r0, r0, r6, ror #13
    1f50:	9f300002 	svcls	0x00300002
    1f54:	000006e6 	andeq	r0, r0, r6, ror #13
    1f58:	00000706 	andeq	r0, r0, r6, lsl #14
    1f5c:	9f310002 	svcls	0x00310002
    1f60:	00000706 	andeq	r0, r0, r6, lsl #14
    1f64:	00000726 	andeq	r0, r0, r6, lsr #14
    1f68:	9f320002 	svcls	0x00320002
    1f6c:	00000726 	andeq	r0, r0, r6, lsr #14
    1f70:	00000744 	andeq	r0, r0, r4, asr #14
    1f74:	9f330002 	svcls	0x00330002
    1f78:	00000744 	andeq	r0, r0, r4, asr #14
    1f7c:	00000762 	andeq	r0, r0, r2, ror #14
    1f80:	9f340002 	svcls	0x00340002
    1f84:	00000762 	andeq	r0, r0, r2, ror #14
    1f88:	0000077e 	andeq	r0, r0, lr, ror r7
    1f8c:	9f350002 	svcls	0x00350002
    1f90:	00000818 	andeq	r0, r0, r8, lsl r8
    1f94:	00000836 	andeq	r0, r0, r6, lsr r8
    1f98:	9f340002 	svcls	0x00340002
    1f9c:	00000836 	andeq	r0, r0, r6, lsr r8
    1fa0:	00000858 	andeq	r0, r0, r8, asr r8
    1fa4:	9f330002 	svcls	0x00330002
    1fa8:	00000858 	andeq	r0, r0, r8, asr r8
    1fac:	0000087e 	andeq	r0, r0, lr, ror r8
    1fb0:	9f320002 	svcls	0x00320002
    1fb4:	0000087e 	andeq	r0, r0, lr, ror r8
    1fb8:	000008a4 	andeq	r0, r0, r4, lsr #17
    1fbc:	9f310002 	svcls	0x00310002
    1fc0:	000008a4 	andeq	r0, r0, r4, lsr #17
    1fc4:	000008ca 	andeq	r0, r0, sl, asr #17
    1fc8:	9f300002 	svcls	0x00300002
    1fcc:	000008ca 	andeq	r0, r0, sl, asr #17
    1fd0:	000008f8 	strdeq	r0, [r0], -r8
    1fd4:	9f320002 	svcls	0x00320002
    1fd8:	000008f8 	strdeq	r0, [r0], -r8
    1fdc:	00000924 	andeq	r0, r0, r4, lsr #18
    1fe0:	9f310002 	svcls	0x00310002
    1fe4:	00000924 	andeq	r0, r0, r4, lsr #18
    1fe8:	00000964 	andeq	r0, r0, r4, ror #18
    1fec:	9f300002 	svcls	0x00300002
    1ff0:	00000964 	andeq	r0, r0, r4, ror #18
    1ff4:	00000978 	andeq	r0, r0, r8, ror r9
    1ff8:	9f320002 	svcls	0x00320002
    1ffc:	00000978 	andeq	r0, r0, r8, ror r9
    2000:	0000098c 	andeq	r0, r0, ip, lsl #19
    2004:	9f310002 	svcls	0x00310002
    2008:	0000098c 	andeq	r0, r0, ip, lsl #19
    200c:	00000998 	muleq	r0, r8, r9
    2010:	9f300002 	svcls	0x00300002
    2014:	00000998 	muleq	r0, r8, r9
    2018:	000009a4 	andeq	r0, r0, r4, lsr #19
    201c:	9f320002 	svcls	0x00320002
    2020:	000009a4 	andeq	r0, r0, r4, lsr #19
    2024:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    2028:	9f310002 	svcls	0x00310002
	...
    2034:	00000530 	andeq	r0, r0, r0, lsr r5
    2038:	0000054e 	andeq	r0, r0, lr, asr #10
    203c:	9f300002 	svcls	0x00300002
    2040:	0000054e 	andeq	r0, r0, lr, asr #10
    2044:	0000057e 	andeq	r0, r0, lr, ror r5
    2048:	9f310002 	svcls	0x00310002
    204c:	0000057e 	andeq	r0, r0, lr, ror r5
    2050:	000005ae 	andeq	r0, r0, lr, lsr #11
    2054:	9f320002 	svcls	0x00320002
    2058:	000005ae 	andeq	r0, r0, lr, lsr #11
    205c:	000005de 	ldrdeq	r0, [r0], -lr
    2060:	9f330002 	svcls	0x00330002
    2064:	000005de 	ldrdeq	r0, [r0], -lr
    2068:	0000061a 	andeq	r0, r0, sl, lsl r6
    206c:	9f340002 	svcls	0x00340002
    2070:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    2074:	000007c4 	andeq	r0, r0, r4, asr #15
    2078:	9f300002 	svcls	0x00300002
    207c:	000007ee 	andeq	r0, r0, lr, ror #15
    2080:	000007fc 	strdeq	r0, [r0], -ip
    2084:	9f310002 	svcls	0x00310002
    2088:	000007fc 	strdeq	r0, [r0], -ip
    208c:	0000080a 	andeq	r0, r0, sl, lsl #16
    2090:	9f320002 	svcls	0x00320002
    2094:	0000080a 	andeq	r0, r0, sl, lsl #16
    2098:	00000818 	andeq	r0, r0, r8, lsl r8
    209c:	9f330002 	svcls	0x00330002
	...
    20a8:	00000538 	andeq	r0, r0, r8, lsr r5
    20ac:	0000054e 	andeq	r0, r0, lr, asr #10
    20b0:	9f400002 	svcls	0x00400002
    20b4:	0000056a 	andeq	r0, r0, sl, ror #10
    20b8:	0000057e 	andeq	r0, r0, lr, ror r5
    20bc:	9f400002 	svcls	0x00400002
    20c0:	0000059a 	muleq	r0, sl, r5
    20c4:	000005ae 	andeq	r0, r0, lr, lsr #11
    20c8:	9f400002 	svcls	0x00400002
    20cc:	000005ca 	andeq	r0, r0, sl, asr #11
    20d0:	000005de 	ldrdeq	r0, [r0], -lr
    20d4:	9f400002 	svcls	0x00400002
    20d8:	000005fa 	strdeq	r0, [r0], -sl
    20dc:	0000061a 	andeq	r0, r0, sl, lsl r6
    20e0:	9f400002 	svcls	0x00400002
    20e4:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    20e8:	00000818 	andeq	r0, r0, r8, lsl r8
    20ec:	9f400002 	svcls	0x00400002
	...
    20f8:	00000538 	andeq	r0, r0, r8, lsr r5
    20fc:	0000054e 	andeq	r0, r0, lr, asr #10
    2100:	ec030005 	stc	0, cr0, [r3], {5}
    2104:	6a200006 	bvs	802124 <__RW_SIZE__+0x801b8c>
    2108:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
    210c:	01000005 	tsteq	r0, r5
    2110:	059a5a00 	ldreq	r5, [sl, #2560]	; 0xa00
    2114:	05ae0000 	streq	r0, [lr, #0]!
    2118:	00010000 	andeq	r0, r1, r0
    211c:	0005ca5a 	andeq	ip, r5, sl, asr sl
    2120:	0005de00 	andeq	sp, r5, r0, lsl #28
    2124:	5a000100 	bpl	252c <__RW_SIZE__+0x1f94>
    2128:	000005fa 	strdeq	r0, [r0], -sl
    212c:	0000061a 	andeq	r0, r0, sl, lsl r6
    2130:	b85a0001 	ldmdalt	sl, {r0}^
    2134:	c4000007 	strgt	r0, [r0], #-7
    2138:	05000007 	streq	r0, [r0, #-7]
    213c:	06ec0300 	strbteq	r0, [ip], r0, lsl #6
    2140:	07ee2000 	strbeq	r2, [lr, r0]!
    2144:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    2148:	00010000 	andeq	r0, r1, r0
    214c:	0000005a 	andeq	r0, r0, sl, asr r0
    2150:	00000000 	andeq	r0, r0, r0
    2154:	00053800 	andeq	r3, r5, r0, lsl #16
    2158:	00054e00 	andeq	r4, r5, r0, lsl #28
    215c:	03000500 	movweq	r0, #1280	; 0x500
    2160:	200006e8 	andcs	r0, r0, r8, ror #13
    2164:	0000056a 	andeq	r0, r0, sl, ror #10
    2168:	00000578 	andeq	r0, r0, r8, ror r5
    216c:	78540001 	ldmdavc	r4, {r0}^
    2170:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
    2174:	05000005 	streq	r0, [r0, #-5]
    2178:	07040300 	streq	r0, [r4, -r0, lsl #6]
    217c:	059a2000 	ldreq	r2, [sl]
    2180:	05a80000 	streq	r0, [r8, #0]!
    2184:	00010000 	andeq	r0, r1, r0
    2188:	0005a854 	andeq	sl, r5, r4, asr r8
    218c:	0005ae00 	andeq	sl, r5, r0, lsl #28
    2190:	03000500 	movweq	r0, #1280	; 0x500
    2194:	20000720 	andcs	r0, r0, r0, lsr #14
    2198:	000005ca 	andeq	r0, r0, sl, asr #11
    219c:	000005d8 	ldrdeq	r0, [r0], -r8
    21a0:	d8540001 	ldmdale	r4, {r0}^
    21a4:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    21a8:	05000005 	streq	r0, [r0, #-5]
    21ac:	073c0300 	ldreq	r0, [ip, -r0, lsl #6]!
    21b0:	05fa2000 	ldrbeq	r2, [sl, #0]!
    21b4:	06080000 	streq	r0, [r8], -r0
    21b8:	00010000 	andeq	r0, r1, r0
    21bc:	00060854 	andeq	r0, r6, r4, asr r8
    21c0:	00061a00 	andeq	r1, r6, r0, lsl #20
    21c4:	03000500 	movweq	r0, #1280	; 0x500
    21c8:	20000758 	andcs	r0, r0, r8, asr r7
    21cc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    21d0:	000007c4 	andeq	r0, r0, r4, asr #15
    21d4:	e8030005 	stmda	r3, {r0, r2}
    21d8:	ee200006 	cdp	0, 2, cr0, cr0, cr6, {0}
    21dc:	fc000007 	stc2	0, cr0, [r0], {7}
    21e0:	05000007 	streq	r0, [r0, #-7]
    21e4:	07040300 	streq	r0, [r4, -r0, lsl #6]
    21e8:	07fc2000 	ldrbeq	r2, [ip, r0]!
    21ec:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
    21f0:	00050000 	andeq	r0, r5, r0
    21f4:	00072003 	andeq	r2, r7, r3
    21f8:	00080a20 	andeq	r0, r8, r0, lsr #20
    21fc:	00081800 	andeq	r1, r8, r0, lsl #16
    2200:	03000500 	movweq	r0, #1280	; 0x500
    2204:	2000073c 	andcs	r0, r0, ip, lsr r7
	...
    2210:	00000538 	andeq	r0, r0, r8, lsr r5
    2214:	0000054e 	andeq	r0, r0, lr, asr #10
    2218:	9f380002 	svcls	0x00380002
    221c:	0000056a 	andeq	r0, r0, sl, ror #10
    2220:	0000057e 	andeq	r0, r0, lr, ror r5
    2224:	9f380002 	svcls	0x00380002
    2228:	0000059a 	muleq	r0, sl, r5
    222c:	000005ae 	andeq	r0, r0, lr, lsr #11
    2230:	9f380002 	svcls	0x00380002
    2234:	000005ca 	andeq	r0, r0, sl, asr #11
    2238:	000005de 	ldrdeq	r0, [r0], -lr
    223c:	9f380002 	svcls	0x00380002
    2240:	000005fa 	strdeq	r0, [r0], -sl
    2244:	0000061a 	andeq	r0, r0, sl, lsl r6
    2248:	9f380002 	svcls	0x00380002
    224c:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    2250:	00000818 	andeq	r0, r0, r8, lsl r8
    2254:	9f380002 	svcls	0x00380002
	...
    2260:	00000538 	andeq	r0, r0, r8, lsr r5
    2264:	0000054e 	andeq	r0, r0, lr, asr #10
    2268:	9f340002 	svcls	0x00340002
    226c:	0000056a 	andeq	r0, r0, sl, ror #10
    2270:	0000057e 	andeq	r0, r0, lr, ror r5
    2274:	9f340002 	svcls	0x00340002
    2278:	0000059a 	muleq	r0, sl, r5
    227c:	000005ae 	andeq	r0, r0, lr, lsr #11
    2280:	9f340002 	svcls	0x00340002
    2284:	000005ca 	andeq	r0, r0, sl, asr #11
    2288:	000005de 	ldrdeq	r0, [r0], -lr
    228c:	9f340002 	svcls	0x00340002
    2290:	000005fa 	strdeq	r0, [r0], -sl
    2294:	0000061a 	andeq	r0, r0, sl, lsl r6
    2298:	9f340002 	svcls	0x00340002
    229c:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    22a0:	00000818 	andeq	r0, r0, r8, lsl r8
    22a4:	9f340002 	svcls	0x00340002
	...
    22b0:	00000538 	andeq	r0, r0, r8, lsr r5
    22b4:	0000054e 	andeq	r0, r0, lr, asr #10
    22b8:	6a590001 	bvs	16422c4 <__RW_SIZE__+0x1641d2c>
    22bc:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
    22c0:	01000005 	tsteq	r0, r5
    22c4:	059a5b00 	ldreq	r5, [sl, #2816]	; 0xb00
    22c8:	05ae0000 	streq	r0, [lr, #0]!
    22cc:	00010000 	andeq	r0, r1, r0
    22d0:	0005ca5b 	andeq	ip, r5, fp, asr sl
    22d4:	0005de00 	andeq	sp, r5, r0, lsl #28
    22d8:	5b000100 	blpl	26e0 <__RW_SIZE__+0x2148>
    22dc:	000005fa 	strdeq	r0, [r0], -sl
    22e0:	00000610 	andeq	r0, r0, r0, lsl r6
    22e4:	105b0001 	subsne	r0, fp, r1
    22e8:	1a000006 	bne	2308 <__RW_SIZE__+0x1d70>
    22ec:	02000006 	andeq	r0, r0, #6
    22f0:	b87c7100 	ldmdalt	ip!, {r8, ip, sp, lr}^
    22f4:	be000007 	cdplt	0, 0, cr0, cr0, cr7, {0}
    22f8:	01000007 	tsteq	r0, r7
    22fc:	07be5900 	ldreq	r5, [lr, r0, lsl #18]!
    2300:	07c40000 	strbeq	r0, [r4, r0]
    2304:	00020000 	andeq	r0, r2, r0
    2308:	07ee7c71 			; <UNDEFINED> instruction: 0x07ee7c71
    230c:	07f20000 	ldrbeq	r0, [r2, r0]!
    2310:	00010000 	andeq	r0, r1, r0
    2314:	0007f25b 	andeq	pc, r7, fp, asr r2	; <UNPREDICTABLE>
    2318:	0007fc00 	andeq	pc, r7, r0, lsl #24
    231c:	71000200 	mrsvc	r0, R8_usr
    2320:	0007fc7c 	andeq	pc, r7, ip, ror ip	; <UNPREDICTABLE>
    2324:	00080000 	andeq	r0, r8, r0
    2328:	5b000100 	blpl	2730 <__RW_SIZE__+0x2198>
    232c:	00000800 	andeq	r0, r0, r0, lsl #16
    2330:	0000080a 	andeq	r0, r0, sl, lsl #16
    2334:	7c710002 	ldclvc	0, cr0, [r1], #-8
    2338:	0000080a 	andeq	r0, r0, sl, lsl #16
    233c:	0000080e 	andeq	r0, r0, lr, lsl #16
    2340:	0e5b0001 	cdpeq	0, 5, cr0, cr11, cr1, {0}
    2344:	18000008 	stmdane	r0, {r3}
    2348:	02000008 	andeq	r0, r0, #8
    234c:	007c7100 	rsbseq	r7, ip, r0, lsl #2
    2350:	00000000 	andeq	r0, r0, r0
    2354:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2358:	40000005 	andmi	r0, r0, r5
    235c:	01000005 	tsteq	r0, r5
    2360:	05405800 	strbeq	r5, [r0, #-2048]	; 0xfffff800
    2364:	054e0000 	strbeq	r0, [lr, #-0]
    2368:	00020000 	andeq	r0, r2, r0
    236c:	056a7871 	strbeq	r7, [sl, #-2161]!	; 0xfffff78f
    2370:	05700000 	ldrbeq	r0, [r0, #-0]!
    2374:	00010000 	andeq	r0, r1, r0
    2378:	00057058 	andeq	r7, r5, r8, asr r0
    237c:	00057e00 	andeq	r7, r5, r0, lsl #28
    2380:	71000200 	mrsvc	r0, R8_usr
    2384:	00059a78 	andeq	r9, r5, r8, ror sl
    2388:	0005a000 	andeq	sl, r5, r0
    238c:	58000100 	stmdapl	r0, {r8}
    2390:	000005a0 	andeq	r0, r0, r0, lsr #11
    2394:	000005ae 	andeq	r0, r0, lr, lsr #11
    2398:	78710002 	ldmdavc	r1!, {r1}^
    239c:	000005ca 	andeq	r0, r0, sl, asr #11
    23a0:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    23a4:	d0580001 	subsle	r0, r8, r1
    23a8:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
    23ac:	02000005 	andeq	r0, r0, #5
    23b0:	fa787100 	blx	1e1e7b8 <__RW_SIZE__+0x1e1e220>
    23b4:	00000005 	andeq	r0, r0, r5
    23b8:	01000006 	tsteq	r0, r6
    23bc:	06005800 	streq	r5, [r0], -r0, lsl #16
    23c0:	061a0000 	ldreq	r0, [sl], -r0
    23c4:	00020000 	andeq	r0, r2, r0
    23c8:	07b87871 			; <UNDEFINED> instruction: 0x07b87871
    23cc:	07c40000 	strbeq	r0, [r4, r0]
    23d0:	00020000 	andeq	r0, r2, r0
    23d4:	07ee7871 			; <UNDEFINED> instruction: 0x07ee7871
    23d8:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    23dc:	00020000 	andeq	r0, r2, r0
    23e0:	00007871 	andeq	r7, r0, r1, ror r8
    23e4:	00000000 	andeq	r0, r0, r0
    23e8:	06620000 	strbteq	r0, [r2], -r0
    23ec:	066c0000 	strbteq	r0, [ip], -r0
    23f0:	00020000 	andeq	r0, r2, r0
    23f4:	06829f3a 			; <UNDEFINED> instruction: 0x06829f3a
    23f8:	068c0000 	streq	r0, [ip], r0
    23fc:	00020000 	andeq	r0, r2, r0
    2400:	06a29f3a 	ssat16eq	r9, #3, sl
    2404:	06ac0000 	strteq	r0, [ip], r0
    2408:	00020000 	andeq	r0, r2, r0
    240c:	08ca9f3a 	stmiaeq	sl, {r1, r3, r4, r5, r8, r9, sl, fp, ip, pc}^
    2410:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
    2414:	00020000 	andeq	r0, r2, r0
    2418:	00009f3a 	andeq	r9, r0, sl, lsr pc
    241c:	00000000 	andeq	r0, r0, r0
    2420:	06620000 	strbteq	r0, [r2], -r0
    2424:	066c0000 	strbteq	r0, [ip], -r0
    2428:	00010000 	andeq	r0, r1, r0
    242c:	0006825b 	andeq	r8, r6, fp, asr r2
    2430:	00068c00 	andeq	r8, r6, r0, lsl #24
    2434:	5b000100 	blpl	283c <__RW_SIZE__+0x22a4>
    2438:	000006a2 	andeq	r0, r0, r2, lsr #13
    243c:	000006ac 	andeq	r0, r0, ip, lsr #13
    2440:	ca5b0001 	bgt	16c244c <__RW_SIZE__+0x16c1eb4>
    2444:	b0000008 	andlt	r0, r0, r8
    2448:	01000009 	tsteq	r0, r9
    244c:	00005b00 	andeq	r5, r0, r0, lsl #22
    2450:	00000000 	andeq	r0, r0, r0
    2454:	06620000 	strbteq	r0, [r2], -r0
    2458:	066c0000 	strbteq	r0, [ip], -r0
    245c:	00010000 	andeq	r0, r1, r0
    2460:	00068250 	andeq	r8, r6, r0, asr r2
    2464:	00068c00 	andeq	r8, r6, r0, lsl #24
    2468:	50000100 	andpl	r0, r0, r0, lsl #2
    246c:	000006a2 	andeq	r0, r0, r2, lsr #13
    2470:	000006ac 	andeq	r0, r0, ip, lsr #13
    2474:	ca570001 	bgt	15c2480 <__RW_SIZE__+0x15c1ee8>
    2478:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
    247c:	01000008 	tsteq	r0, r8
    2480:	08f85700 	ldmeq	r8!, {r8, r9, sl, ip, lr}^
    2484:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    2488:	00010000 	andeq	r0, r1, r0
    248c:	00090250 	andeq	r0, r9, r0, asr r2
    2490:	00092400 	andeq	r2, r9, r0, lsl #8
    2494:	03000500 	movweq	r0, #1280	; 0x500
    2498:	20000784 	andcs	r0, r0, r4, lsl #15
    249c:	00000924 	andeq	r0, r0, r4, lsr #18
    24a0:	0000092e 	andeq	r0, r0, lr, lsr #18
    24a4:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    24a8:	64000009 	strvs	r0, [r0], #-9
    24ac:	05000009 	streq	r0, [r0, #-9]
    24b0:	07740300 	ldrbeq	r0, [r4, -r0, lsl #6]!
    24b4:	09642000 	stmdbeq	r4!, {sp}^
    24b8:	09780000 	ldmdbeq	r8!, {}^	; <UNPREDICTABLE>
    24bc:	00010000 	andeq	r0, r1, r0
    24c0:	00097857 	andeq	r7, r9, r7, asr r8
    24c4:	00098c00 	andeq	r8, r9, r0, lsl #24
    24c8:	03000500 	movweq	r0, #1280	; 0x500
    24cc:	20000784 	andcs	r0, r0, r4, lsl #15
    24d0:	0000098c 	andeq	r0, r0, ip, lsl #19
    24d4:	00000998 	muleq	r0, r8, r9
    24d8:	74030005 	strvc	r0, [r3], #-5
    24dc:	98200007 	stmdals	r0!, {r0, r1, r2}
    24e0:	a4000009 	strge	r0, [r0], #-9
    24e4:	01000009 	tsteq	r0, r9
    24e8:	09a45700 	stmibeq	r4!, {r8, r9, sl, ip, lr}
    24ec:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
    24f0:	00050000 	andeq	r0, r5, r0
    24f4:	00078403 	andeq	r8, r7, r3, lsl #8
    24f8:	00000020 	andeq	r0, r0, r0, lsr #32
    24fc:	00000000 	andeq	r0, r0, r0
    2500:	00066200 	andeq	r6, r6, r0, lsl #4
    2504:	00066c00 	andeq	r6, r6, r0, lsl #24
    2508:	40000200 	andmi	r0, r0, r0, lsl #4
    250c:	0006829f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
    2510:	00068c00 	andeq	r8, r6, r0, lsl #24
    2514:	40000200 	andmi	r0, r0, r0, lsl #4
    2518:	0006a29f 	muleq	r6, pc, r2	; <UNPREDICTABLE>
    251c:	0006ac00 	andeq	sl, r6, r0, lsl #24
    2520:	40000200 	andmi	r0, r0, r0, lsl #4
    2524:	0008ca9f 	muleq	r8, pc, sl	; <UNPREDICTABLE>
    2528:	0009b000 	andeq	fp, r9, r0
    252c:	40000200 	andmi	r0, r0, r0, lsl #4
    2530:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2534:	00000000 	andeq	r0, r0, r0
    2538:	00066200 	andeq	r6, r6, r0, lsl #4
    253c:	00066c00 	andeq	r6, r6, r0, lsl #24
    2540:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2544:	00000682 	andeq	r0, r0, r2, lsl #13
    2548:	0000068c 	andeq	r0, r0, ip, lsl #13
    254c:	08030005 	stmdaeq	r3, {r0, r2}
    2550:	a2200000 	eorge	r0, r0, #0
    2554:	ac000006 	stcge	0, cr0, [r0], {6}
    2558:	05000006 	streq	r0, [r0, #-6]
    255c:	00080300 	andeq	r0, r8, r0, lsl #6
    2560:	08ca2000 	stmiaeq	sl, {sp}^
    2564:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    2568:	00050000 	andeq	r0, r5, r0
    256c:	00000803 	andeq	r0, r0, r3, lsl #16
    2570:	00092420 	andeq	r2, r9, r0, lsr #8
    2574:	00096400 	andeq	r6, r9, r0, lsl #8
    2578:	56000100 	strpl	r0, [r0], -r0, lsl #2
    257c:	00000964 	andeq	r0, r0, r4, ror #18
    2580:	0000098c 	andeq	r0, r0, ip, lsl #19
    2584:	08030005 	stmdaeq	r3, {r0, r2}
    2588:	8c200000 	stchi	0, cr0, [r0], #-0
    258c:	98000009 	stmdals	r0, {r0, r3}
    2590:	01000009 	tsteq	r0, r9
    2594:	09985600 	ldmibeq	r8, {r9, sl, ip, lr}
    2598:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
    259c:	00050000 	andeq	r0, r5, r0
    25a0:	00000803 	andeq	r0, r0, r3, lsl #16
    25a4:	00000020 	andeq	r0, r0, r0, lsr #32
    25a8:	00000000 	andeq	r0, r0, r0
    25ac:	00066200 	andeq	r6, r6, r0, lsl #4
    25b0:	00066c00 	andeq	r6, r6, r0, lsl #24
    25b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    25b8:	00000682 	andeq	r0, r0, r2, lsl #13
    25bc:	0000068c 	andeq	r0, r0, ip, lsl #13
    25c0:	04030005 	streq	r0, [r3], #-5
    25c4:	a2200000 	eorge	r0, r0, #0
    25c8:	ac000006 	stcge	0, cr0, [r0], {6}
    25cc:	05000006 	streq	r0, [r0, #-6]
    25d0:	00040300 	andeq	r0, r4, r0, lsl #6
    25d4:	08ca2000 	stmiaeq	sl, {sp}^
    25d8:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    25dc:	00050000 	andeq	r0, r5, r0
    25e0:	00000403 	andeq	r0, r0, r3, lsl #8
    25e4:	00092420 	andeq	r2, r9, r0, lsr #8
    25e8:	00096400 	andeq	r6, r9, r0, lsl #8
    25ec:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    25f0:	00000964 	andeq	r0, r0, r4, ror #18
    25f4:	0000098c 	andeq	r0, r0, ip, lsl #19
    25f8:	04030005 	streq	r0, [r3], #-5
    25fc:	8c200000 	stchi	0, cr0, [r0], #-0
    2600:	98000009 	stmdals	r0, {r0, r3}
    2604:	01000009 	tsteq	r0, r9
    2608:	09985400 	ldmibeq	r8, {sl, ip, lr}
    260c:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
    2610:	00050000 	andeq	r0, r5, r0
    2614:	00000403 	andeq	r0, r0, r3, lsl #8
    2618:	00000020 	andeq	r0, r0, r0, lsr #32
    261c:	00000000 	andeq	r0, r0, r0
    2620:	0006dc00 	andeq	sp, r6, r0, lsl #24
    2624:	0006e600 	andeq	lr, r6, r0, lsl #12
    2628:	40000200 	andmi	r0, r0, r0, lsl #4
    262c:	0006fc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    2630:	00070600 	andeq	r0, r7, r0, lsl #12
    2634:	40000200 	andmi	r0, r0, r0, lsl #4
    2638:	00071c9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
    263c:	00072600 	andeq	r2, r7, r0, lsl #12
    2640:	40000200 	andmi	r0, r0, r0, lsl #4
    2644:	00073c9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
    2648:	00074400 	andeq	r4, r7, r0, lsl #8
    264c:	40000200 	andmi	r0, r0, r0, lsl #4
    2650:	00075a9f 	muleq	r7, pc, sl	; <UNPREDICTABLE>
    2654:	00076200 	andeq	r6, r7, r0, lsl #4
    2658:	40000200 	andmi	r0, r0, r0, lsl #4
    265c:	0008189f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
    2660:	0008ca00 	andeq	ip, r8, r0, lsl #20
    2664:	40000200 	andmi	r0, r0, r0, lsl #4
    2668:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    266c:	00000000 	andeq	r0, r0, r0
    2670:	0006dc00 	andeq	sp, r6, r0, lsl #24
    2674:	0006e600 	andeq	lr, r6, r0, lsl #12
    2678:	5a000100 	bpl	2a80 <__RW_SIZE__+0x24e8>
    267c:	000006fc 	strdeq	r0, [r0], -ip
    2680:	00000706 	andeq	r0, r0, r6, lsl #14
    2684:	1c5a0001 	mrrcne	0, 0, r0, sl, cr1
    2688:	26000007 	strcs	r0, [r0], -r7
    268c:	01000007 	tsteq	r0, r7
    2690:	073c5a00 	ldreq	r5, [ip, -r0, lsl #20]!
    2694:	07440000 	strbeq	r0, [r4, -r0]
    2698:	00010000 	andeq	r0, r1, r0
    269c:	00075a5a 	andeq	r5, r7, sl, asr sl
    26a0:	00076200 	andeq	r6, r7, r0, lsl #4
    26a4:	59000100 	stmdbpl	r0, {r8}
    26a8:	00000818 	andeq	r0, r0, r8, lsl r8
    26ac:	00000836 	andeq	r0, r0, r6, lsr r8
    26b0:	36590001 	ldrbcc	r0, [r9], -r1
    26b4:	ca000008 	bgt	26dc <__RW_SIZE__+0x2144>
    26b8:	01000008 	tsteq	r0, r8
    26bc:	00005a00 	andeq	r5, r0, r0, lsl #20
    26c0:	00000000 	andeq	r0, r0, r0
    26c4:	06dc0000 	ldrbeq	r0, [ip], r0
    26c8:	06e60000 	strbteq	r0, [r6], r0
    26cc:	00010000 	andeq	r0, r1, r0
    26d0:	0006fc54 	andeq	pc, r6, r4, asr ip	; <UNPREDICTABLE>
    26d4:	00070600 	andeq	r0, r7, r0, lsl #12
    26d8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    26dc:	0000071c 	andeq	r0, r0, ip, lsl r7
    26e0:	00000726 	andeq	r0, r0, r6, lsr #14
    26e4:	3c540001 	mrrccc	0, 0, r0, r4, cr1
    26e8:	44000007 	strmi	r0, [r0], #-7
    26ec:	01000007 	tsteq	r0, r7
    26f0:	075a5400 	ldrbeq	r5, [sl, -r0, lsl #8]
    26f4:	07620000 	strbeq	r0, [r2, -r0]!
    26f8:	00010000 	andeq	r0, r1, r0
    26fc:	00081854 	andeq	r1, r8, r4, asr r8
    2700:	00083e00 	andeq	r3, r8, r0, lsl #28
    2704:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2708:	0000083e 	andeq	r0, r0, lr, lsr r8
    270c:	00000858 	andeq	r0, r0, r8, asr r8
    2710:	3c030005 	stccc	0, cr0, [r3], {5}
    2714:	58200007 	stmdapl	r0!, {r0, r1, r2}
    2718:	62000008 	andvs	r0, r0, #8
    271c:	01000008 	tsteq	r0, r8
    2720:	08625400 	stmdaeq	r2!, {sl, ip, lr}^
    2724:	087e0000 	ldmdaeq	lr!, {}^	; <UNPREDICTABLE>
    2728:	00050000 	andeq	r0, r5, r0
    272c:	00072003 	andeq	r2, r7, r3
    2730:	00087e20 	andeq	r7, r8, r0, lsr #28
    2734:	00088800 	andeq	r8, r8, r0, lsl #16
    2738:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    273c:	00000888 	andeq	r0, r0, r8, lsl #17
    2740:	000008a4 	andeq	r0, r0, r4, lsr #17
    2744:	04030005 	streq	r0, [r3], #-5
    2748:	a4200007 	strtge	r0, [r0], #-7
    274c:	ae000008 	cdpge	0, 0, cr0, cr0, cr8, {0}
    2750:	01000008 	tsteq	r0, r8
    2754:	08ae5400 	stmiaeq	lr!, {sl, ip, lr}
    2758:	08ca0000 	stmiaeq	sl, {}^	; <UNPREDICTABLE>
    275c:	00050000 	andeq	r0, r5, r0
    2760:	0006e803 	andeq	lr, r6, r3, lsl #16
    2764:	00000020 	andeq	r0, r0, r0, lsr #32
    2768:	00000000 	andeq	r0, r0, r0
    276c:	0006dc00 	andeq	sp, r6, r0, lsl #24
    2770:	0006e600 	andeq	lr, r6, r0, lsl #12
    2774:	56000100 	strpl	r0, [r0], -r0, lsl #2
    2778:	000006fc 	strdeq	r0, [r0], -ip
    277c:	00000706 	andeq	r0, r0, r6, lsl #14
    2780:	08030005 	stmdaeq	r3, {r0, r2}
    2784:	1c200000 	stcne	0, cr0, [r0], #-0
    2788:	26000007 	strcs	r0, [r0], -r7
    278c:	05000007 	streq	r0, [r0, #-7]
    2790:	00080300 	andeq	r0, r8, r0, lsl #6
    2794:	073c2000 	ldreq	r2, [ip, -r0]!
    2798:	07440000 	strbeq	r0, [r4, -r0]
    279c:	00050000 	andeq	r0, r5, r0
    27a0:	00000803 	andeq	r0, r0, r3, lsl #16
    27a4:	00075a20 	andeq	r5, r7, r0, lsr #20
    27a8:	00076200 	andeq	r6, r7, r0, lsl #4
    27ac:	03000500 	movweq	r0, #1280	; 0x500
    27b0:	20000008 	andcs	r0, r0, r8
    27b4:	00000818 	andeq	r0, r0, r8, lsl r8
    27b8:	000008a4 	andeq	r0, r0, r4, lsr #17
    27bc:	08030005 	stmdaeq	r3, {r0, r2}
    27c0:	a4200000 	strtge	r0, [r0], #-0
    27c4:	ca000008 	bgt	27ec <__RW_SIZE__+0x2254>
    27c8:	01000008 	tsteq	r0, r8
    27cc:	00005600 	andeq	r5, r0, r0, lsl #12
    27d0:	00000000 	andeq	r0, r0, r0
    27d4:	06dc0000 	ldrbeq	r0, [ip], r0
    27d8:	06e60000 	strbteq	r0, [r6], r0
    27dc:	00010000 	andeq	r0, r1, r0
    27e0:	0006fc50 	andeq	pc, r6, r0, asr ip	; <UNPREDICTABLE>
    27e4:	00070600 	andeq	r0, r7, r0, lsl #12
    27e8:	03000500 	movweq	r0, #1280	; 0x500
    27ec:	20000004 	andcs	r0, r0, r4
    27f0:	0000071c 	andeq	r0, r0, ip, lsl r7
    27f4:	00000726 	andeq	r0, r0, r6, lsr #14
    27f8:	04030005 	streq	r0, [r3], #-5
    27fc:	3c200000 	stccc	0, cr0, [r0], #-0
    2800:	44000007 	strmi	r0, [r0], #-7
    2804:	05000007 	streq	r0, [r0, #-7]
    2808:	00040300 	andeq	r0, r4, r0, lsl #6
    280c:	075a2000 	ldrbeq	r2, [sl, -r0]
    2810:	07620000 	strbeq	r0, [r2, -r0]!
    2814:	00050000 	andeq	r0, r5, r0
    2818:	00000403 	andeq	r0, r0, r3, lsl #8
    281c:	00081820 	andeq	r1, r8, r0, lsr #16
    2820:	0008a400 	andeq	sl, r8, r0, lsl #8
    2824:	03000500 	movweq	r0, #1280	; 0x500
    2828:	20000004 	andcs	r0, r0, r4
    282c:	000008a4 	andeq	r0, r0, r4, lsr #17
    2830:	000008ca 	andeq	r0, r0, sl, asr #17
    2834:	00500001 	subseq	r0, r0, r1
    2838:	00000000 	andeq	r0, r0, r0
    283c:	86000000 	strhi	r0, [r0], -r0
    2840:	a4000007 	strge	r0, [r0], #-7
    2844:	02000007 	andeq	r0, r0, #7
    2848:	009f3800 	addseq	r3, pc, r0, lsl #16
    284c:	00000000 	andeq	r0, r0, r0
    2850:	86000000 	strhi	r0, [r0], -r0
    2854:	a4000007 	strge	r0, [r0], #-7
    2858:	02000007 	andeq	r0, r0, #7
    285c:	009f3400 	addseq	r3, pc, r0, lsl #8
    2860:	00000000 	andeq	r0, r0, r0
    2864:	86000000 	strhi	r0, [r0], -r0
    2868:	a4000007 	strge	r0, [r0], #-7
    286c:	01000007 	tsteq	r0, r7
    2870:	00005b00 	andeq	r5, r0, r0, lsl #22
    2874:	00000000 	andeq	r0, r0, r0
    2878:	07860000 	streq	r0, [r6, r0]
    287c:	07a40000 	streq	r0, [r4, r0]!
    2880:	00010000 	andeq	r0, r1, r0
    2884:	00000054 	andeq	r0, r0, r4, asr r0
    2888:	00000000 	andeq	r0, r0, r0
    288c:	00078600 	andeq	r8, r7, r0, lsl #12
    2890:	0007a400 	andeq	sl, r7, r0, lsl #8
    2894:	40000200 	andmi	r0, r0, r0, lsl #4
    2898:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	00078600 	andeq	r8, r7, r0, lsl #12
    28a4:	0007a400 	andeq	sl, r7, r0, lsl #8
    28a8:	03000500 	movweq	r0, #1280	; 0x500
    28ac:	20000008 	andcs	r0, r0, r8
	...
    28b8:	00000786 	andeq	r0, r0, r6, lsl #15
    28bc:	000007a4 	andeq	r0, r0, r4, lsr #15
    28c0:	04030005 	streq	r0, [r3], #-5
    28c4:	00200000 	eoreq	r0, r0, r0
    28c8:	00000000 	andeq	r0, r0, r0
    28cc:	b0000000 	andlt	r0, r0, r0
    28d0:	c2000009 	andgt	r0, r0, #9
    28d4:	02000009 	andeq	r0, r0, #9
    28d8:	c29f3000 	addsgt	r3, pc, #0
    28dc:	d0000009 	andle	r0, r0, r9
    28e0:	02000009 	andeq	r0, r0, #9
    28e4:	d09f3100 	addsle	r3, pc, r0, lsl #2
    28e8:	e0000009 	and	r0, r0, r9
    28ec:	02000009 	andeq	r0, r0, #9
    28f0:	e09f3200 	adds	r3, pc, r0, lsl #4
    28f4:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
    28f8:	02000009 	andeq	r0, r0, #9
    28fc:	f09f3300 			; <UNDEFINED> instruction: 0xf09f3300
    2900:	04000009 	streq	r0, [r0], #-9
    2904:	0200000a 	andeq	r0, r0, #10
    2908:	049f3400 	ldreq	r3, [pc], #1024	; 2910 <__RW_SIZE__+0x2378>
    290c:	1a00000a 	bne	293c <__RW_SIZE__+0x23a4>
    2910:	0200000a 	andeq	r0, r0, #10
    2914:	1a9f3000 	bne	fe7ce91c <MSP_BASE+0xde7c991c>
    2918:	4000000a 	andmi	r0, r0, sl
    291c:	0200000a 	andeq	r0, r0, #10
    2920:	409f3100 	addsmi	r3, pc, r0, lsl #2
    2924:	6600000a 	strvs	r0, [r0], -sl
    2928:	0200000a 	andeq	r0, r0, #10
    292c:	669f3200 	ldrvs	r3, [pc], r0, lsl #4
    2930:	8c00000a 	stchi	0, cr0, [r0], {10}
    2934:	0200000a 	andeq	r0, r0, #10
    2938:	8c9f3300 	ldchi	3, cr3, [pc], {0}
    293c:	b200000a 	andlt	r0, r0, #10
    2940:	0200000a 	andeq	r0, r0, #10
    2944:	b29f3400 	addslt	r3, pc, #0, 8
    2948:	b600000a 	strlt	r0, [r0], -sl
    294c:	0200000a 	andeq	r0, r0, #10
    2950:	009f3500 	addseq	r3, pc, r0, lsl #10
    2954:	00000000 	andeq	r0, r0, r0
    2958:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    295c:	c800000a 	stmdagt	r0, {r1, r3}
    2960:	0200000a 	andeq	r0, r0, #10
    2964:	009f3000 	addseq	r3, pc, r0
    2968:	00000000 	andeq	r0, r0, r0
    296c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    2970:	fe00000a 	cdp2	0, 0, cr0, cr0, cr10, {0}
    2974:	0200000a 	andeq	r0, r0, #10
    2978:	009f3000 	addseq	r3, pc, r0
    297c:	00000000 	andeq	r0, r0, r0
    2980:	14000000 	strne	r0, [r0], #-0
    2984:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    2988:	0100000b 	tsteq	r0, fp
    298c:	0b1e5300 	bleq	797594 <__RW_SIZE__+0x796ffc>
    2990:	0b210000 	bleq	842998 <__RW_SIZE__+0x842400>
    2994:	00020000 	andeq	r0, r2, r0
    2998:	0000007d 	andeq	r0, r0, sp, ror r0
    299c:	00000000 	andeq	r0, r0, r0
    29a0:	0b640000 	bleq	19029a8 <__RW_SIZE__+0x1902410>
    29a4:	0b6c0000 	bleq	1b029ac <__RW_SIZE__+0x1b02414>
    29a8:	00020000 	andeq	r0, r2, r0
    29ac:	00009f30 	andeq	r9, r0, r0, lsr pc
    29b0:	00000000 	andeq	r0, r0, r0
    29b4:	0b780000 	bleq	1e029bc <__RW_SIZE__+0x1e02424>
    29b8:	0b7c0000 	bleq	1f029c0 <__RW_SIZE__+0x1f02428>
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	0b7c9f30 	bleq	1f2a688 <__RW_SIZE__+0x1f2a0f0>
    29c4:	0b800000 	bleq	fe0029cc <MSP_BASE+0xddffd9cc>
    29c8:	00020000 	andeq	r0, r2, r0
    29cc:	0b809f31 	bleq	fe02a698 <MSP_BASE+0xde025698>
    29d0:	0b840000 	bleq	fe1029d8 <MSP_BASE+0xde0fd9d8>
    29d4:	00020000 	andeq	r0, r2, r0
    29d8:	0b849f32 	bleq	fe12a6a8 <MSP_BASE+0xde1256a8>
    29dc:	0b880000 	bleq	fe2029e4 <MSP_BASE+0xde1fd9e4>
    29e0:	00020000 	andeq	r0, r2, r0
    29e4:	0b889f33 	bleq	fe22a6b8 <MSP_BASE+0xde2256b8>
    29e8:	0b8c0000 	bleq	fe3029f0 <MSP_BASE+0xde2fd9f0>
    29ec:	00020000 	andeq	r0, r2, r0
    29f0:	0b8c9f34 	bleq	fe32a6c8 <MSP_BASE+0xde3256c8>
    29f4:	0b9a0000 	bleq	fe6829fc <MSP_BASE+0xde67d9fc>
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f35 	andeq	r9, r0, r5, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	0b8c0000 	bleq	fe302a0c <MSP_BASE+0xde2fda0c>
    2a08:	0b900000 	bleq	fe402a10 <MSP_BASE+0xde3fda10>
    2a0c:	00020000 	andeq	r0, r2, r0
    2a10:	0b909f30 	bleq	fe42a6d8 <MSP_BASE+0xde4256d8>
    2a14:	0b940000 	bleq	fe502a1c <MSP_BASE+0xde4fda1c>
    2a18:	00020000 	andeq	r0, r2, r0
    2a1c:	0b949f31 	bleq	fe52a6e8 <MSP_BASE+0xde5256e8>
    2a20:	0b980000 	bleq	fe602a28 <MSP_BASE+0xde5fda28>
    2a24:	00020000 	andeq	r0, r2, r0
    2a28:	0b989f32 	bleq	fe62a6f8 <MSP_BASE+0xde6256f8>
    2a2c:	0b9a0000 	bleq	fe682a34 <MSP_BASE+0xde67da34>
    2a30:	00020000 	andeq	r0, r2, r0
    2a34:	00009f33 	andeq	r9, r0, r3, lsr pc
    2a38:	00000000 	andeq	r0, r0, r0
    2a3c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2a40:	0c140000 	ldceq	0, cr0, [r4], {-0}
    2a44:	00020000 	andeq	r0, r2, r0
    2a48:	0c149f30 	ldceq	15, cr9, [r4], {48}	; 0x30
    2a4c:	0c180000 	ldceq	0, cr0, [r8], {-0}
    2a50:	00020000 	andeq	r0, r2, r0
    2a54:	0c189f31 	ldceq	15, cr9, [r8], {49}	; 0x31
    2a58:	0c1c0000 	ldceq	0, cr0, [ip], {-0}
    2a5c:	00020000 	andeq	r0, r2, r0
    2a60:	0c1c9f32 	ldceq	15, cr9, [ip], {50}	; 0x32
    2a64:	0c200000 	stceq	0, cr0, [r0], #-0
    2a68:	00020000 	andeq	r0, r2, r0
    2a6c:	0c209f33 	stceq	15, cr9, [r0], #-204	; 0xffffff34
    2a70:	0c240000 	stceq	0, cr0, [r4], #-0
    2a74:	00020000 	andeq	r0, r2, r0
    2a78:	00009f34 	andeq	r9, r0, r4, lsr pc
    2a7c:	00000000 	andeq	r0, r0, r0
    2a80:	0cb20000 	ldceq	0, cr0, [r2]
    2a84:	0d000000 	stceq	0, cr0, [r0, #-0]
    2a88:	00010000 	andeq	r0, r1, r0
    2a8c:	000e1255 	andeq	r1, lr, r5, asr r2
    2a90:	000e5000 	andeq	r5, lr, r0
    2a94:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    2a98:	00000f4c 	andeq	r0, r0, ip, asr #30
    2a9c:	00000faa 	andeq	r0, r0, sl, lsr #31
    2aa0:	24550001 	ldrbcs	r0, [r5], #-1
    2aa4:	3a000010 	bcc	2aec <__RW_SIZE__+0x2554>
    2aa8:	01000010 	tsteq	r0, r0, lsl r0
    2aac:	00005500 	andeq	r5, r0, r0, lsl #10
    2ab0:	00000000 	andeq	r0, r0, r0
    2ab4:	0cb80000 	ldceq	0, cr0, [r8]
    2ab8:	0ccc0000 	stcleq	0, cr0, [ip], {0}
    2abc:	00010000 	andeq	r0, r1, r0
    2ac0:	000f4c52 	andeq	r4, pc, r2, asr ip	; <UNPREDICTABLE>
    2ac4:	000f6a00 	andeq	r6, pc, r0, lsl #20
    2ac8:	52000100 	andpl	r0, r0, #0, 2
	...
    2ad4:	00000cf4 	strdeq	r0, [r0], -r4
    2ad8:	00000d06 	andeq	r0, r0, r6, lsl #26
    2adc:	9f300002 	svcls	0x00300002
	...
    2ae8:	00000d16 	andeq	r0, r0, r6, lsl sp
    2aec:	00000d4a 	andeq	r0, r0, sl, asr #26
    2af0:	9f350002 	svcls	0x00350002
    2af4:	00000e02 	andeq	r0, r0, r2, lsl #28
    2af8:	00000e12 	andeq	r0, r0, r2, lsl lr
    2afc:	9f350002 	svcls	0x00350002
	...
    2b08:	00000d16 	andeq	r0, r0, r6, lsl sp
    2b0c:	00000d4a 	andeq	r0, r0, sl, asr #26
    2b10:	9f380002 	svcls	0x00380002
    2b14:	00000e02 	andeq	r0, r0, r2, lsl #28
    2b18:	00000e12 	andeq	r0, r0, r2, lsl lr
    2b1c:	9f380002 	svcls	0x00380002
	...
    2b28:	00000d16 	andeq	r0, r0, r6, lsl sp
    2b2c:	00000d4a 	andeq	r0, r0, sl, asr #26
    2b30:	9f340002 	svcls	0x00340002
    2b34:	00000e02 	andeq	r0, r0, r2, lsl #28
    2b38:	00000e12 	andeq	r0, r0, r2, lsl lr
    2b3c:	9f340002 	svcls	0x00340002
	...
    2b48:	00000d16 	andeq	r0, r0, r6, lsl sp
    2b4c:	00000d20 	andeq	r0, r0, r0, lsr #26
    2b50:	7c740002 	ldclvc	0, cr0, [r4], #-8
    2b54:	00000d20 	andeq	r0, r0, r0, lsr #26
    2b58:	00000d25 	andeq	r0, r0, r5, lsr #26
    2b5c:	00510001 	subseq	r0, r1, r1
    2b60:	00000000 	andeq	r0, r0, r0
    2b64:	16000000 	strne	r0, [r0], -r0
    2b68:	2000000d 	andcs	r0, r0, sp
    2b6c:	0200000d 	andeq	r0, r0, #13
    2b70:	20787400 	rsbscs	r7, r8, r0, lsl #8
    2b74:	2500000d 	strcs	r0, [r0, #-13]
    2b78:	0100000d 	tsteq	r0, sp
    2b7c:	00005000 	andeq	r5, r0, r0
    2b80:	00000000 	andeq	r0, r0, r0
    2b84:	0f4c0000 	svceq	0x004c0000
    2b88:	0f6a0000 	svceq	0x006a0000
    2b8c:	00010000 	andeq	r0, r1, r0
    2b90:	00000052 	andeq	r0, r0, r2, asr r0
    2b94:	00000000 	andeq	r0, r0, r0
    2b98:	000f5c00 	andeq	r5, pc, r0, lsl #24
    2b9c:	000f8000 	andeq	r8, pc, r0
    2ba0:	50000100 	andpl	r0, r0, r0, lsl #2
    2ba4:	00000f80 	andeq	r0, r0, r0, lsl #31
    2ba8:	00000faa 	andeq	r0, r0, sl, lsr #31
    2bac:	04030009 	streq	r0, [r3], #-9
    2bb0:	06200000 	strteq	r0, [r0], -r0
    2bb4:	249f0623 	ldrcs	r0, [pc], #1571	; 2bbc <__RW_SIZE__+0x2624>
    2bb8:	3a000010 	bcc	2c00 <__RW_SIZE__+0x2668>
    2bbc:	09000010 	stmdbeq	r0, {r4}
    2bc0:	00040300 	andeq	r0, r4, r0, lsl #6
    2bc4:	23062000 	movwcs	r2, #24576	; 0x6000
    2bc8:	00009f06 	andeq	r9, r0, r6, lsl #30
    2bcc:	00000000 	andeq	r0, r0, r0
    2bd0:	0f5c0000 	svceq	0x005c0000
    2bd4:	0f800000 	svceq	0x00800000
    2bd8:	00020000 	andeq	r0, r2, r0
    2bdc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	0f800000 	svceq	0x00800000
    2be8:	0fa00000 	svceq	0x00a00000
    2bec:	000c0000 	andeq	r0, ip, r0
    2bf0:	04030070 	streq	r0, [r3], #-112	; 0xffffff90
    2bf4:	06200000 	strteq	r0, [r0], -r0
    2bf8:	9f1c361c 	svcls	0x001c361c
    2bfc:	00000fa0 	andeq	r0, r0, r0, lsr #31
    2c00:	00000fa4 	andeq	r0, r0, r4, lsr #31
    2c04:	0070000c 	rsbseq	r0, r0, ip
    2c08:	00000403 	andeq	r0, r0, r3, lsl #8
    2c0c:	401c0620 	andsmi	r0, ip, r0, lsr #12
    2c10:	10249f1c 	eorne	r9, r4, ip, lsl pc
    2c14:	102e0000 	eorne	r0, lr, r0
    2c18:	000c0000 	andeq	r0, ip, r0
    2c1c:	04030070 	streq	r0, [r3], #-112	; 0xffffff90
    2c20:	06200000 	strteq	r0, [r0], -r0
    2c24:	9f1c361c 	svcls	0x001c361c
    2c28:	0000102e 	andeq	r1, r0, lr, lsr #32
    2c2c:	0000103a 	andeq	r1, r0, sl, lsr r0
    2c30:	0073000d 	rsbseq	r0, r3, sp
    2c34:	00040306 	andeq	r0, r4, r6, lsl #6
    2c38:	1c062000 	stcne	0, cr2, [r6], {-0}
    2c3c:	009f1c36 	addseq	r1, pc, r6, lsr ip	; <UNPREDICTABLE>
    2c40:	00000000 	andeq	r0, r0, r0
    2c44:	80000000 	andhi	r0, r0, r0
    2c48:	a000000f 	andge	r0, r0, pc
    2c4c:	0100000f 	tsteq	r0, pc
    2c50:	0fa05000 	svceq	0x00a05000
    2c54:	0fa40000 	svceq	0x00a40000
    2c58:	00030000 	andeq	r0, r3, r0
    2c5c:	249f7670 	ldrcs	r7, [pc], #1648	; 2c64 <__RW_SIZE__+0x26cc>
    2c60:	2e000010 	mcrcs	0, 0, r0, cr0, cr0, {0}
    2c64:	01000010 	tsteq	r0, r0, lsl r0
    2c68:	102e5000 	eorne	r5, lr, r0
    2c6c:	103a0000 	eorsne	r0, sl, r0
    2c70:	00020000 	andeq	r0, r2, r0
    2c74:	00000073 	andeq	r0, r0, r3, ror r0
    2c78:	00000000 	andeq	r0, r0, r0
    2c7c:	0f900000 	svceq	0x00900000
    2c80:	0f9e0000 	svceq	0x009e0000
    2c84:	00010000 	andeq	r0, r1, r0
    2c88:	00102452 	andseq	r2, r0, r2, asr r4
    2c8c:	00102600 	andseq	r2, r0, r0, lsl #12
    2c90:	52000100 	andpl	r0, r0, #0, 2
	...
    2c9c:	00000d4e 	andeq	r0, r0, lr, asr #26
    2ca0:	00000d60 	andeq	r0, r0, r0, ror #26
    2ca4:	9f300002 	svcls	0x00300002
    2ca8:	00000d60 	andeq	r0, r0, r0, ror #26
    2cac:	00000d72 	andeq	r0, r0, r2, ror sp
    2cb0:	9f310002 	svcls	0x00310002
    2cb4:	00000d72 	andeq	r0, r0, r2, ror sp
    2cb8:	00000d84 	andeq	r0, r0, r4, lsl #27
    2cbc:	9f320002 	svcls	0x00320002
    2cc0:	00000d84 	andeq	r0, r0, r4, lsl #27
    2cc4:	00000e02 	andeq	r0, r0, r2, lsl #28
    2cc8:	9f330002 	svcls	0x00330002
    2ccc:	00000e50 	andeq	r0, r0, r0, asr lr
    2cd0:	00000e6a 	andeq	r0, r0, sl, ror #28
    2cd4:	9f330002 	svcls	0x00330002
    2cd8:	00000e94 	muleq	r0, r4, lr
    2cdc:	00000ed4 	ldrdeq	r0, [r0], -r4
    2ce0:	9f330002 	svcls	0x00330002
    2ce4:	00000ed4 	ldrdeq	r0, [r0], -r4
    2ce8:	00000efc 	strdeq	r0, [r0], -ip
    2cec:	9f320002 	svcls	0x00320002
    2cf0:	00000efc 	strdeq	r0, [r0], -ip
    2cf4:	00000f24 	andeq	r0, r0, r4, lsr #30
    2cf8:	9f310002 	svcls	0x00310002
    2cfc:	00000f24 	andeq	r0, r0, r4, lsr #30
    2d00:	00000f4c 	andeq	r0, r0, ip, asr #30
    2d04:	9f300002 	svcls	0x00300002
    2d08:	0000103a 	andeq	r1, r0, sl, lsr r0
    2d0c:	00001092 	muleq	r0, r2, r0
    2d10:	9f330002 	svcls	0x00330002
	...
    2d1c:	00000ed4 	ldrdeq	r0, [r0], -r4
    2d20:	00000f4c 	andeq	r0, r0, ip, asr #30
    2d24:	9f350002 	svcls	0x00350002
	...
    2d30:	00000ed4 	ldrdeq	r0, [r0], -r4
    2d34:	00000f4c 	andeq	r0, r0, ip, asr #30
    2d38:	9f3a0002 	svcls	0x003a0002
	...
    2d44:	00000ed4 	ldrdeq	r0, [r0], -r4
    2d48:	00000ee7 	andeq	r0, r0, r7, ror #29
    2d4c:	98030005 	stmdals	r3, {r0, r2}
    2d50:	fc200007 	stc2	0, cr0, [r0], #-28	; 0xffffffe4
    2d54:	0f00000e 	svceq	0x0000000e
    2d58:	0500000f 	streq	r0, [r0, #-15]
    2d5c:	07880300 	streq	r0, [r8, r0, lsl #6]
    2d60:	0f242000 	svceq	0x00242000
    2d64:	0f370000 	svceq	0x00370000
    2d68:	00050000 	andeq	r0, r5, r0
    2d6c:	00077803 	andeq	r7, r7, r3, lsl #16
    2d70:	00000020 	andeq	r0, r0, r0, lsr #32
    2d74:	00000000 	andeq	r0, r0, r0
    2d78:	000ed400 	andeq	sp, lr, r0, lsl #8
    2d7c:	000ee700 	andeq	lr, lr, r0, lsl #14
    2d80:	03000500 	movweq	r0, #1280	; 0x500
    2d84:	20000794 	mulcs	r0, r4, r7
    2d88:	00000efc 	strdeq	r0, [r0], -ip
    2d8c:	00000f0f 	andeq	r0, r0, pc, lsl #30
    2d90:	84030005 	strhi	r0, [r3], #-5
    2d94:	24200007 	strtcs	r0, [r0], #-7
    2d98:	3700000f 	strcc	r0, [r0, -pc]
    2d9c:	0500000f 	streq	r0, [r0, #-15]
    2da0:	07740300 	ldrbeq	r0, [r4, -r0, lsl #6]!
    2da4:	00002000 	andeq	r2, r0, r0
    2da8:	00000000 	andeq	r0, r0, r0
    2dac:	0dde0000 	ldcleq	0, cr0, [lr]
    2db0:	0df00000 	ldcleq	0, cr0, [r0]
    2db4:	00010000 	andeq	r0, r1, r0
    2db8:	000e5055 	andeq	r5, lr, r5, asr r0
    2dbc:	000e5c00 	andeq	r5, lr, r0, lsl #24
    2dc0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    2dc4:	00000e5c 	andeq	r0, r0, ip, asr lr
    2dc8:	00000e6a 	andeq	r0, r0, sl, ror #28
    2dcc:	60700002 	rsbsvs	r0, r0, r2
	...
    2dd8:	00000dde 	ldrdeq	r0, [r0], -lr
    2ddc:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2de0:	505c0001 	subspl	r0, ip, r1
    2de4:	6a00000e 	bvs	2e24 <__RW_SIZE__+0x288c>
    2de8:	0100000e 	tsteq	r0, lr
    2dec:	00005c00 	andeq	r5, r0, r0, lsl #24
    2df0:	00000000 	andeq	r0, r0, r0
    2df4:	0dde0000 	ldcleq	0, cr0, [lr]
    2df8:	0de40000 	stcleq	0, cr0, [r4]
    2dfc:	00020000 	andeq	r0, r2, r0
    2e00:	0de49f30 	stcleq	15, cr9, [r4, #192]!	; 0xc0
    2e04:	0df00000 	ldcleq	0, cr0, [r0]
    2e08:	00010000 	andeq	r0, r1, r0
    2e0c:	000e5052 	andeq	r5, lr, r2, asr r0
    2e10:	000e5200 	andeq	r5, lr, r0, lsl #4
    2e14:	52000100 	andpl	r0, r0, #0, 2
	...
    2e20:	00000e22 	andeq	r0, r0, r2, lsr #28
    2e24:	00000e28 	andeq	r0, r0, r8, lsr #28
    2e28:	9f300002 	svcls	0x00300002
    2e2c:	00000e28 	andeq	r0, r0, r8, lsr #28
    2e30:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2e34:	9f310002 	svcls	0x00310002
    2e38:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2e3c:	00000e30 	andeq	r0, r0, r0, lsr lr
    2e40:	9f320002 	svcls	0x00320002
    2e44:	00000e30 	andeq	r0, r0, r0, lsr lr
    2e48:	00000e34 	andeq	r0, r0, r4, lsr lr
    2e4c:	9f330002 	svcls	0x00330002
    2e50:	00000e34 	andeq	r0, r0, r4, lsr lr
    2e54:	00000e38 	andeq	r0, r0, r8, lsr lr
    2e58:	9f340002 	svcls	0x00340002
    2e5c:	00000e38 	andeq	r0, r0, r8, lsr lr
    2e60:	00000e3c 	andeq	r0, r0, ip, lsr lr
    2e64:	9f300002 	svcls	0x00300002
	...
    2e70:	00000e78 	andeq	r0, r0, r8, ror lr
    2e74:	00000e94 	muleq	r0, r4, lr
    2e78:	9f350002 	svcls	0x00350002
    2e7c:	00000faa 	andeq	r0, r0, sl, lsr #31
    2e80:	00001024 	andeq	r1, r0, r4, lsr #32
    2e84:	9f350002 	svcls	0x00350002
	...
    2e90:	00000e78 	andeq	r0, r0, r8, ror lr
    2e94:	00000e94 	muleq	r0, r4, lr
    2e98:	9f400002 	svcls	0x00400002
    2e9c:	00000faa 	andeq	r0, r0, sl, lsr #31
    2ea0:	00001024 	andeq	r1, r0, r4, lsr #32
    2ea4:	9f400002 	svcls	0x00400002
	...
    2eb0:	00000e78 	andeq	r0, r0, r8, ror lr
    2eb4:	00000e7b 	andeq	r0, r0, fp, ror lr
    2eb8:	00510001 	subseq	r0, r1, r1
    2ebc:	00000000 	andeq	r0, r0, r0
    2ec0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2ec4:	7b00000e 	blvc	2f04 <__RW_SIZE__+0x296c>
    2ec8:	0100000e 	tsteq	r0, lr
    2ecc:	00005000 	andeq	r5, r0, r0
    2ed0:	00000000 	andeq	r0, r0, r0
    2ed4:	0e940000 	cdpeq	0, 9, cr0, cr4, cr0, {0}
    2ed8:	0ea60000 	cdpeq	0, 10, cr0, cr6, cr0, {0}
    2edc:	00020000 	andeq	r0, r2, r0
    2ee0:	0ea69f30 	mcreq	15, 5, r9, cr6, cr0, {1}
    2ee4:	0eb00000 	cdpeq	0, 11, cr0, cr0, cr0, {0}
    2ee8:	00020000 	andeq	r0, r2, r0
    2eec:	0eb09f31 	mrceq	15, 5, r9, cr0, cr1, {1}
    2ef0:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    2ef4:	00020000 	andeq	r0, r2, r0
    2ef8:	103a9f32 	eorsne	r9, sl, r2, lsr pc
    2efc:	103c0000 	eorsne	r0, ip, r0
    2f00:	00020000 	andeq	r0, r2, r0
    2f04:	108e9f31 	addne	r9, lr, r1, lsr pc
    2f08:	10920000 	addsne	r0, r2, r0
    2f0c:	00020000 	andeq	r0, r2, r0
    2f10:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f14:	00000000 	andeq	r0, r0, r0
    2f18:	10b40000 	adcsne	r0, r4, r0
    2f1c:	10c80000 	sbcne	r0, r8, r0
    2f20:	00020000 	andeq	r0, r2, r0
    2f24:	10fa9f30 	rscsne	r9, sl, r0, lsr pc
    2f28:	110a0000 	mrsne	r0, (UNDEF: 10)
    2f2c:	00020000 	andeq	r0, r2, r0
    2f30:	110a9f30 	tstne	sl, r0, lsr pc
    2f34:	111a0000 	tstne	sl, r0
    2f38:	00020000 	andeq	r0, r2, r0
    2f3c:	111a9f31 	tstne	sl, r1, lsr pc
    2f40:	112a0000 	teqne	sl, r0
    2f44:	00020000 	andeq	r0, r2, r0
    2f48:	112a9f32 	teqne	sl, r2, lsr pc
    2f4c:	113c0000 	teqne	ip, r0
    2f50:	00020000 	andeq	r0, r2, r0
    2f54:	113c9f33 	teqne	ip, r3, lsr pc
    2f58:	114e0000 	mrsne	r0, (UNDEF: 78)
    2f5c:	00020000 	andeq	r0, r2, r0
    2f60:	114e9f34 	cmpne	lr, r4, lsr pc
    2f64:	115c0000 	cmpne	ip, r0
    2f68:	00020000 	andeq	r0, r2, r0
    2f6c:	11da9f35 	bicsne	r9, sl, r5, lsr pc
    2f70:	11f00000 	mvnsne	r0, r0
    2f74:	00020000 	andeq	r0, r2, r0
    2f78:	11f09f30 	mvnsne	r9, r0, lsr pc
    2f7c:	12160000 	andsne	r0, r6, #0
    2f80:	00020000 	andeq	r0, r2, r0
    2f84:	12169f31 	andsne	r9, r6, #49, 30	; 0xc4
    2f88:	123c0000 	eorsne	r0, ip, #0
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	123c9f32 	eorsne	r9, ip, #50, 30	; 0xc8
    2f94:	12640000 	rsbne	r0, r4, #0
    2f98:	00020000 	andeq	r0, r2, r0
    2f9c:	12649f33 	rsbne	r9, r4, #51, 30	; 0xcc
    2fa0:	12980000 	addsne	r0, r8, #0
    2fa4:	00020000 	andeq	r0, r2, r0
    2fa8:	00009f34 	andeq	r9, r0, r4, lsr pc
    2fac:	00000000 	andeq	r0, r0, r0
    2fb0:	10940000 	addsne	r0, r4, r0
    2fb4:	10b30000 	adcsne	r0, r3, r0
    2fb8:	00050000 	andeq	r0, r5, r0
    2fbc:	00000803 	andeq	r0, r0, r3, lsl #16
    2fc0:	00000020 	andeq	r0, r0, r0, lsr #32
    2fc4:	00000000 	andeq	r0, r0, r0
    2fc8:	00109400 	andseq	r9, r0, r0, lsl #8
    2fcc:	0010b300 	andseq	fp, r0, r0, lsl #6
    2fd0:	03000500 	movweq	r0, #1280	; 0x500
    2fd4:	20000004 	andcs	r0, r0, r4
	...
    2fe0:	000010d2 	ldrdeq	r1, [r0], -r2
    2fe4:	000010de 	ldrdeq	r1, [r0], -lr
    2fe8:	3331000c 	teqcc	r1, #12
    2fec:	2e300071 	mrccs	0, 1, r0, cr0, cr1, {3}
    2ff0:	16000128 	strne	r0, [r0], -r8, lsr #2
    2ff4:	10de9f13 	sbcsne	r9, lr, r3, lsl pc
    2ff8:	10ec0000 	rscne	r0, ip, r0
    2ffc:	000d0000 	andeq	r0, sp, r0
    3000:	0c753331 	ldcleq	3, cr3, [r5], #-196	; 0xffffff3c
    3004:	282e3006 	stmdacs	lr!, {r1, r2, ip, sp}
    3008:	13160001 	tstne	r6, #1
    300c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3010:	00000000 	andeq	r0, r0, r0
    3014:	0010d200 	andseq	sp, r0, r0, lsl #4
    3018:	0010f000 	andseq	pc, r0, r0
    301c:	38000200 	stmdacc	r0, {r9}
    3020:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3024:	00000000 	andeq	r0, r0, r0
    3028:	0010d200 	andseq	sp, r0, r0, lsl #4
    302c:	0010f000 	andseq	pc, r0, r0
    3030:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
    3034:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3038:	00000000 	andeq	r0, r0, r0
    303c:	0010d200 	andseq	sp, r0, r0, lsl #4
    3040:	0010ec00 	andseq	lr, r0, r0, lsl #24
    3044:	74000200 	strvc	r0, [r0], #-512	; 0xfffffe00
    3048:	0010ec7c 	andseq	lr, r0, ip, ror ip
    304c:	0010ef00 	andseq	lr, r0, r0, lsl #30
    3050:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    305c:	000010d2 	ldrdeq	r1, [r0], -r2
    3060:	000010ec 	andeq	r1, r0, ip, ror #1
    3064:	78740002 	ldmdavc	r4!, {r1}^
    3068:	000010ec 	andeq	r1, r0, ip, ror #1
    306c:	000010ef 	andeq	r1, r0, pc, ror #1
    3070:	00500001 	subseq	r0, r0, r1
    3074:	00000000 	andeq	r0, r0, r0
    3078:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    307c:	72000011 	andvc	r0, r0, #17
    3080:	01000011 	tsteq	r0, r1, lsl r0
    3084:	00005300 	andeq	r5, r0, r0, lsl #6
    3088:	00000000 	andeq	r0, r0, r0
    308c:	116e0000 	cmnne	lr, r0
    3090:	11820000 	orrne	r0, r2, r0
    3094:	00020000 	andeq	r0, r2, r0
    3098:	00009f3a 	andeq	r9, r0, sl, lsr pc
    309c:	00000000 	andeq	r0, r0, r0
    30a0:	116e0000 	cmnne	lr, r0
    30a4:	117c0000 	cmnne	ip, r0
    30a8:	00020000 	andeq	r0, r2, r0
    30ac:	117c7c74 	cmnne	ip, r4, ror ip
    30b0:	11810000 	orrne	r0, r1, r0
    30b4:	00010000 	andeq	r0, r1, r0
    30b8:	00000051 	andeq	r0, r0, r1, asr r0
    30bc:	00000000 	andeq	r0, r0, r0
    30c0:	00116e00 	andseq	r6, r1, r0, lsl #28
    30c4:	00117c00 	andseq	r7, r1, r0, lsl #24
    30c8:	74000200 	strvc	r0, [r0], #-512	; 0xfffffe00
    30cc:	00117c78 	andseq	r7, r1, r8, ror ip
    30d0:	00118100 	andseq	r8, r1, r0, lsl #2
    30d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    30e0:	000011da 	ldrdeq	r1, [r0], -sl
    30e4:	000011ef 	andeq	r1, r0, pc, ror #3
    30e8:	ec030005 	stc	0, cr0, [r3], {5}
    30ec:	00200006 	eoreq	r0, r0, r6
    30f0:	15000012 	strne	r0, [r0, #-18]	; 0xffffffee
    30f4:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    30f8:	07080300 	streq	r0, [r8, -r0, lsl #6]
    30fc:	12262000 	eorne	r2, r6, #0
    3100:	123b0000 	eorsne	r0, fp, #0
    3104:	00050000 	andeq	r0, r5, r0
    3108:	00072403 	andeq	r2, r7, r3, lsl #8
    310c:	00124e20 	andseq	r4, r2, r0, lsr #28
    3110:	00126300 	andseq	r6, r2, r0, lsl #6
    3114:	03000500 	movweq	r0, #1280	; 0x500
    3118:	20000740 	andcs	r0, r0, r0, asr #14
    311c:	00001276 	andeq	r1, r0, r6, ror r2
    3120:	0000128b 	andeq	r1, r0, fp, lsl #5
    3124:	5c030005 	stcpl	0, cr0, [r3], {5}
    3128:	00200007 	eoreq	r0, r0, r7
    312c:	00000000 	andeq	r0, r0, r0
    3130:	da000000 	ble	3138 <__RW_SIZE__+0x2ba0>
    3134:	ef000011 	svc	0x00000011
    3138:	05000011 	streq	r0, [r0, #-17]	; 0xffffffef
    313c:	06e80300 	strbteq	r0, [r8], r0, lsl #6
    3140:	12002000 	andne	r2, r0, #0
    3144:	12150000 	andsne	r0, r5, #0
    3148:	00050000 	andeq	r0, r5, r0
    314c:	00070403 	andeq	r0, r7, r3, lsl #8
    3150:	00122620 	andseq	r2, r2, r0, lsr #12
    3154:	00123b00 	andseq	r3, r2, r0, lsl #22
    3158:	03000500 	movweq	r0, #1280	; 0x500
    315c:	20000720 	andcs	r0, r0, r0, lsr #14
    3160:	0000124e 	andeq	r1, r0, lr, asr #4
    3164:	00001263 	andeq	r1, r0, r3, ror #4
    3168:	3c030005 	stccc	0, cr0, [r3], {5}
    316c:	76200007 	strtvc	r0, [r0], -r7
    3170:	8b000012 	blhi	31c0 <__RW_SIZE__+0x2c28>
    3174:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    3178:	07580300 	ldrbeq	r0, [r8, -r0, lsl #6]
    317c:	00002000 	andeq	r2, r0, r0
    3180:	00000000 	andeq	r0, r0, r0
    3184:	150e0000 	strne	r0, [lr, #-0]
    3188:	15120000 	ldrne	r0, [r2, #-0]
    318c:	00020000 	andeq	r0, r2, r0
    3190:	00009f30 	andeq	r9, r0, r0, lsr pc
    3194:	00000000 	andeq	r0, r0, r0
    3198:	151e0000 	ldrne	r0, [lr, #-0]
    319c:	15220000 	strne	r0, [r2, #-0]!
    31a0:	00020000 	andeq	r0, r2, r0
    31a4:	15229f30 	strne	r9, [r2, #-3888]!	; 0xfffff0d0
    31a8:	15260000 	strne	r0, [r6, #-0]!
    31ac:	00020000 	andeq	r0, r2, r0
    31b0:	15269f31 	strne	r9, [r6, #-3889]!	; 0xfffff0cf
    31b4:	152a0000 	strne	r0, [sl, #-0]!
    31b8:	00020000 	andeq	r0, r2, r0
    31bc:	152a9f32 	strne	r9, [sl, #-3890]!	; 0xfffff0ce
    31c0:	152e0000 	strne	r0, [lr, #-0]!
    31c4:	00020000 	andeq	r0, r2, r0
    31c8:	152e9f33 	strne	r9, [lr, #-3891]!	; 0xfffff0cd
    31cc:	15320000 	ldrne	r0, [r2, #-0]!
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	15329f34 	ldrne	r9, [r2, #-3892]!	; 0xfffff0cc
    31d8:	15440000 	strbne	r0, [r4, #-0]
    31dc:	00020000 	andeq	r0, r2, r0
    31e0:	00009f35 	andeq	r9, r0, r5, lsr pc
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	15320000 	ldrne	r0, [r2, #-0]!
    31ec:	15360000 	ldrne	r0, [r6, #-0]!
    31f0:	00020000 	andeq	r0, r2, r0
    31f4:	15369f30 	ldrne	r9, [r6, #-3888]!	; 0xfffff0d0
    31f8:	153a0000 	ldrne	r0, [sl, #-0]!
    31fc:	00020000 	andeq	r0, r2, r0
    3200:	153a9f31 	ldrne	r9, [sl, #-3889]!	; 0xfffff0cf
    3204:	153e0000 	ldrne	r0, [lr, #-0]!
    3208:	00020000 	andeq	r0, r2, r0
    320c:	153e9f32 	ldrne	r9, [lr, #-3890]!	; 0xfffff0ce
    3210:	15440000 	strbne	r0, [r4, #-0]
    3214:	00020000 	andeq	r0, r2, r0
    3218:	00009f33 	andeq	r9, r0, r3, lsr pc
	...
    3224:	00140000 	andseq	r0, r4, r0
    3228:	00010000 	andeq	r0, r1, r0
    322c:	00001450 	andeq	r1, r0, r0, asr r4
    3230:	00001a00 	andeq	r1, r0, r0, lsl #20
    3234:	52000100 	andpl	r0, r0, #0, 2
    3238:	0000001a 	andeq	r0, r0, sl, lsl r0
    323c:	0000001c 	andeq	r0, r0, ip, lsl r0
    3240:	79720003 	ldmdbvc	r2!, {r0, r1}^
    3244:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    3248:	00003200 	andeq	r3, r0, r0, lsl #4
    324c:	f3000400 	vshl.u8	d0, d0, d0
    3250:	329f5001 	addscc	r5, pc, #1
    3254:	3c000000 	stccc	0, cr0, [r0], {-0}
    3258:	01000000 	mrseq	r0, (UNDEF: 0)
    325c:	003c5000 	eorseq	r5, ip, r0
    3260:	00440000 	subeq	r0, r4, r0
    3264:	00010000 	andeq	r0, r1, r0
    3268:	00000052 	andeq	r0, r0, r2, asr r0
    326c:	00000000 	andeq	r0, r0, r0
    3270:	00001800 	andeq	r1, r0, r0, lsl #16
    3274:	00002c00 	andeq	r2, r0, r0, lsl #24
    3278:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3284:	00000020 	andeq	r0, r0, r0, lsr #32
    3288:	00000032 	andeq	r0, r0, r2, lsr r0
    328c:	00520001 	subseq	r0, r2, r1
	...
    3298:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    329c:	01000000 	mrseq	r0, (UNDEF: 0)
    32a0:	000e5000 	andeq	r5, lr, r0
    32a4:	00340000 	eorseq	r0, r4, r0
    32a8:	00010000 	andeq	r0, r1, r0
    32ac:	00003456 	andeq	r3, r0, r6, asr r4
    32b0:	00003800 	andeq	r3, r0, r0, lsl #16
    32b4:	f3000400 	vshl.u8	d0, d0, d0
    32b8:	009f5001 	addseq	r5, pc, r1
	...
    32c4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    32c8:	01000000 	mrseq	r0, (UNDEF: 0)
    32cc:	000e5100 	andeq	r5, lr, r0, lsl #2
    32d0:	00340000 	eorseq	r0, r4, r0
    32d4:	00010000 	andeq	r0, r1, r0
    32d8:	00003457 	andeq	r3, r0, r7, asr r4
    32dc:	00003800 	andeq	r3, r0, r0, lsl #16
    32e0:	f3000400 	vshl.u8	d0, d0, d0
    32e4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    32f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    32f4:	02000000 	andeq	r0, r0, #0
    32f8:	0e9f3000 	cdpeq	0, 9, cr3, cr15, cr0, {0}
    32fc:	26000000 	strcs	r0, [r0], -r0
    3300:	01000000 	mrseq	r0, (UNDEF: 0)
    3304:	00265400 	eoreq	r5, r6, r0, lsl #8
    3308:	00290000 	eoreq	r0, r9, r0
    330c:	00010000 	andeq	r0, r1, r0
    3310:	00002952 	andeq	r2, r0, r2, asr r9
    3314:	00002a00 	andeq	r2, r0, r0, lsl #20
    3318:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    331c:	002a9f7f 	eoreq	r9, sl, pc, ror pc
    3320:	00340000 	eorseq	r0, r4, r0
    3324:	00010000 	andeq	r0, r1, r0
    3328:	00003454 	andeq	r3, r0, r4, asr r4
    332c:	00003800 	andeq	r3, r0, r0, lsl #16
    3330:	53000100 	movwpl	r0, #256	; 0x100
	...
    333c:	0000007c 	andeq	r0, r0, ip, ror r0
    3340:	00000082 	andeq	r0, r0, r2, lsl #1
    3344:	82500001 	subshi	r0, r0, #1
    3348:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    334c:	01000000 	mrseq	r0, (UNDEF: 0)
    3350:	00fe5400 	rscseq	r5, lr, r0, lsl #8
    3354:	016e0000 	cmneq	lr, r0
    3358:	00040000 	andeq	r0, r4, r0
    335c:	9f5001f3 	svcls	0x005001f3
    3360:	0000016e 	andeq	r0, r0, lr, ror #2
    3364:	000001a6 	andeq	r0, r0, r6, lsr #3
    3368:	00540001 	subseq	r0, r4, r1
    336c:	00000000 	andeq	r0, r0, r0
    3370:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3374:	8f000000 	svchi	0x00000000
    3378:	01000000 	mrseq	r0, (UNDEF: 0)
    337c:	008f5100 	addeq	r5, pc, r0, lsl #2
    3380:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
    3384:	00010000 	andeq	r0, r1, r0
    3388:	00000055 	andeq	r0, r0, r5, asr r0
    338c:	00000000 	andeq	r0, r0, r0
    3390:	00007c00 	andeq	r7, r0, r0, lsl #24
    3394:	00008f00 	andeq	r8, r0, r0, lsl #30
    3398:	52000100 	andpl	r0, r0, #0, 2
    339c:	0000008f 	andeq	r0, r0, pc, lsl #1
    33a0:	000001a6 	andeq	r0, r0, r6, lsr #3
    33a4:	00560001 	subseq	r0, r6, r1
    33a8:	00000000 	andeq	r0, r0, r0
    33ac:	90000000 	andls	r0, r0, r0
    33b0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    33b4:	01000000 	mrseq	r0, (UNDEF: 0)
    33b8:	00fe5400 	rscseq	r5, lr, r0, lsl #8
    33bc:	016e0000 	cmneq	lr, r0
    33c0:	00040000 	andeq	r0, r4, r0
    33c4:	9f5001f3 	svcls	0x005001f3
    33c8:	0000016e 	andeq	r0, r0, lr, ror #2
    33cc:	000001a6 	andeq	r0, r0, r6, lsr #3
    33d0:	00540001 	subseq	r0, r4, r1
    33d4:	00000000 	andeq	r0, r0, r0
    33d8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    33dc:	ac000001 	stcge	0, cr0, [r0], {1}
    33e0:	01000001 	tsteq	r0, r1
    33e4:	01ac5000 			; <UNDEFINED> instruction: 0x01ac5000
    33e8:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    33ec:	00040000 	andeq	r0, r4, r0
    33f0:	9f5001f3 	svcls	0x005001f3
	...
    33fc:	000001a8 	andeq	r0, r0, r8, lsr #3
    3400:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    3404:	b5510001 	ldrblt	r0, [r1, #-1]
    3408:	b8000001 	stmdalt	r0, {r0}
    340c:	04000001 	streq	r0, [r0], #-1
    3410:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3414:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3418:	00000000 	andeq	r0, r0, r0
    341c:	0001a800 	andeq	sl, r1, r0, lsl #16
    3420:	0001b500 	andeq	fp, r1, r0, lsl #10
    3424:	52000100 	andpl	r0, r0, #0, 2
    3428:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    342c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    3430:	01f30004 	mvnseq	r0, r4
    3434:	00009f52 	andeq	r9, r0, r2, asr pc
    3438:	00000000 	andeq	r0, r0, r0
    343c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    3440:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    3444:	00010000 	andeq	r0, r1, r0
    3448:	0001bc50 	andeq	fp, r1, r0, asr ip
    344c:	0001c800 	andeq	ip, r1, r0, lsl #16
    3450:	f3000400 	vshl.u8	d0, d0, d0
    3454:	009f5001 	addseq	r5, pc, r1
    3458:	00000000 	andeq	r0, r0, r0
    345c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    3460:	c5000001 	strgt	r0, [r0, #-1]
    3464:	01000001 	tsteq	r0, r1
    3468:	01c55100 	biceq	r5, r5, r0, lsl #2
    346c:	01c80000 	biceq	r0, r8, r0
    3470:	00040000 	andeq	r0, r4, r0
    3474:	9f5101f3 	svcls	0x005101f3
	...
    3480:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    3484:	000001c5 	andeq	r0, r0, r5, asr #3
    3488:	c5520001 	ldrbgt	r0, [r2, #-1]
    348c:	c8000001 	stmdagt	r0, {r0}
    3490:	04000001 	streq	r0, [r0], #-1
    3494:	5201f300 	andpl	pc, r1, #0, 6
    3498:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    349c:	00000000 	andeq	r0, r0, r0
    34a0:	0001c800 	andeq	ip, r1, r0, lsl #16
    34a4:	0001cc00 	andeq	ip, r1, r0, lsl #24
    34a8:	50000100 	andpl	r0, r0, r0, lsl #2
    34ac:	000001cc 	andeq	r0, r0, ip, asr #3
    34b0:	000001d8 	ldrdeq	r0, [r0], -r8
    34b4:	01f30004 	mvnseq	r0, r4
    34b8:	00009f50 	andeq	r9, r0, r0, asr pc
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	01c80000 	biceq	r0, r8, r0
    34c4:	01d50000 	bicseq	r0, r5, r0
    34c8:	00010000 	andeq	r0, r1, r0
    34cc:	0001d551 	andeq	sp, r1, r1, asr r5
    34d0:	0001d800 	andeq	sp, r1, r0, lsl #16
    34d4:	f3000400 	vshl.u8	d0, d0, d0
    34d8:	009f5101 	addseq	r5, pc, r1, lsl #2
    34dc:	00000000 	andeq	r0, r0, r0
    34e0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    34e4:	d5000001 	strle	r0, [r0, #-1]
    34e8:	01000001 	tsteq	r0, r1
    34ec:	01d55200 	bicseq	r5, r5, r0, lsl #4
    34f0:	01d80000 	bicseq	r0, r8, r0
    34f4:	00040000 	andeq	r0, r4, r0
    34f8:	9f5201f3 	svcls	0x005201f3
	...
    3508:	00000011 	andeq	r0, r0, r1, lsl r0
    350c:	11500001 	cmpne	r0, r1
    3510:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3514:	04000000 	streq	r0, [r0], #-0
    3518:	5001f300 	andpl	pc, r1, r0, lsl #6
    351c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3520:	00000000 	andeq	r0, r0, r0
    3524:	00004800 	andeq	r4, r0, r0, lsl #16
    3528:	00005000 	andeq	r5, r0, r0
    352c:	50000100 	andpl	r0, r0, r0, lsl #2
    3530:	00000050 	andeq	r0, r0, r0, asr r0
    3534:	00000064 	andeq	r0, r0, r4, rrx
    3538:	01f30004 	mvnseq	r0, r4
    353c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3548:	002e0000 	eoreq	r0, lr, r0
    354c:	00010000 	andeq	r0, r1, r0
    3550:	00002e50 	andeq	r2, r0, r0, asr lr
    3554:	0000f400 	andeq	pc, r0, r0, lsl #8
    3558:	f3000400 	vshl.u8	d0, d0, d0
    355c:	009f5001 	addseq	r5, pc, r1
    3560:	00000000 	andeq	r0, r0, r0
    3564:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    3568:	54000000 	strpl	r0, [r0], #-0
    356c:	02000000 	andeq	r0, r0, #0
    3570:	549f3000 	ldrpl	r3, [pc], #0	; 3578 <__RW_SIZE__+0x2fe0>
    3574:	80000000 	andhi	r0, r0, r0
    3578:	01000000 	mrseq	r0, (UNDEF: 0)
    357c:	00005100 	andeq	r5, r0, r0, lsl #2
    3580:	00000000 	andeq	r0, r0, r0
    3584:	015c0000 	cmpeq	ip, r0
    3588:	01cc0000 	biceq	r0, ip, r0
    358c:	00010000 	andeq	r0, r1, r0
    3590:	0001cc50 	andeq	ip, r1, r0, asr ip
    3594:	00021200 	andeq	r1, r2, r0, lsl #4
    3598:	f3000400 	vshl.u8	d0, d0, d0
    359c:	009f5001 	addseq	r5, pc, r1
    35a0:	00000000 	andeq	r0, r0, r0
    35a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
    35a8:	6c000001 	stcvs	0, cr0, [r0], {1}
    35ac:	01000001 	tsteq	r0, r1
    35b0:	016c5100 	cmneq	ip, r0, lsl #2
    35b4:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    35b8:	00040000 	andeq	r0, r4, r0
    35bc:	9f5101f3 	svcls	0x005101f3
    35c0:	000001a4 	andeq	r0, r0, r4, lsr #3
    35c4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    35c8:	b0510001 	subslt	r0, r1, r1
    35cc:	12000001 	andne	r0, r0, #1
    35d0:	04000002 	streq	r0, [r0], #-2
    35d4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    35d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35dc:	00000000 	andeq	r0, r0, r0
    35e0:	00016000 	andeq	r6, r1, r0
    35e4:	0001a400 	andeq	sl, r1, r0, lsl #8
    35e8:	4e000200 	cdpmi	2, 0, cr0, cr0, cr0, {0}
    35ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35f0:	00000000 	andeq	r0, r0, r0
    35f4:	00021400 	andeq	r1, r2, r0, lsl #8
    35f8:	00021a00 	andeq	r1, r2, r0, lsl #20
    35fc:	50000100 	andpl	r0, r0, r0, lsl #2
    3600:	0000021a 	andeq	r0, r0, sl, lsl r2
    3604:	00000276 	andeq	r0, r0, r6, ror r2
    3608:	01f30004 	mvnseq	r0, r4
    360c:	00009f50 	andeq	r9, r0, r0, asr pc
    3610:	00000000 	andeq	r0, r0, r0
    3614:	02bc0000 	adcseq	r0, ip, #0
    3618:	02c00000 	sbceq	r0, r0, #0
    361c:	00010000 	andeq	r0, r1, r0
    3620:	0002c050 	andeq	ip, r2, r0, asr r0
    3624:	0002d400 	andeq	sp, r2, r0, lsl #8
    3628:	f3000400 	vshl.u8	d0, d0, d0
    362c:	009f5001 	addseq	r5, pc, r1
    3630:	00000000 	andeq	r0, r0, r0
    3634:	20000000 	andcs	r0, r0, r0
    3638:	31000003 	tstcc	r0, r3
    363c:	01000003 	tsteq	r0, r3
    3640:	03315000 	teqeq	r1, #0
    3644:	03780000 	cmneq	r8, #0
    3648:	00040000 	andeq	r0, r4, r0
    364c:	9f5001f3 	svcls	0x005001f3
	...
    3658:	000003e4 	andeq	r0, r0, r4, ror #7
    365c:	000003fd 	strdeq	r0, [r0], -sp
    3660:	fd500001 	ldc2l	0, cr0, [r0, #-4]
    3664:	80000003 	andhi	r0, r0, r3
    3668:	04000004 	streq	r0, [r0], #-4
    366c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3670:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3674:	00000000 	andeq	r0, r0, r0
    3678:	0003e400 	andeq	lr, r3, r0, lsl #8
    367c:	0003fd00 	andeq	pc, r3, r0, lsl #26
    3680:	51000100 	mrspl	r0, (UNDEF: 16)
    3684:	000003fd 	strdeq	r0, [r0], -sp
    3688:	00000472 	andeq	r0, r0, r2, ror r4
    368c:	72570001 	subsvc	r0, r7, #1
    3690:	80000004 	andhi	r0, r0, r4
    3694:	04000004 	streq	r0, [r0], #-4
    3698:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    369c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    36a0:	00000000 	andeq	r0, r0, r0
    36a4:	00049800 	andeq	r9, r4, r0, lsl #16
    36a8:	0004a800 	andeq	sl, r4, r0, lsl #16
    36ac:	50000100 	andpl	r0, r0, r0, lsl #2
    36b0:	000004a8 	andeq	r0, r0, r8, lsr #9
    36b4:	000004f4 	strdeq	r0, [r0], -r4
    36b8:	00570001 	subseq	r0, r7, r1
    36bc:	00000000 	andeq	r0, r0, r0
    36c0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    36c4:	17000004 	strne	r0, [r0, -r4]
    36c8:	01000005 	tsteq	r0, r5
    36cc:	05175000 	ldreq	r5, [r7, #-0]
    36d0:	05700000 	ldrbeq	r0, [r0, #-0]!
    36d4:	00040000 	andeq	r0, r4, r0
    36d8:	9f5001f3 	svcls	0x005001f3
	...
    36e8:	00000039 	andeq	r0, r0, r9, lsr r0
    36ec:	39500001 	ldmdbcc	r0, {r0}^
    36f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    36f4:	04000000 	streq	r0, [r0], #-0
    36f8:	5001f300 	andpl	pc, r1, r0, lsl #6
    36fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00005800 	andeq	r5, r0, r0, lsl #16
    3708:	0000b000 	andeq	fp, r0, r0
    370c:	54000600 	strpl	r0, [r0], #-1536	; 0xfffffa00
    3710:	93550493 	cmpls	r5, #-1828716544	; 0x93000000
    3714:	00000004 	andeq	r0, r0, r4
    3718:	00000000 	andeq	r0, r0, r0
    371c:	00005e00 	andeq	r5, r0, r0, lsl #28
    3720:	00006100 	andeq	r6, r0, r0, lsl #2
    3724:	50000100 	andpl	r0, r0, r0, lsl #2
    3728:	00000061 	andeq	r0, r0, r1, rrx
    372c:	0000008a 	andeq	r0, r0, sl, lsl #1
    3730:	8a560001 	bhi	158373c <__RW_SIZE__+0x15831a4>
    3734:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3738:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    373c:	34007000 	strcc	r7, [r0], #-0
    3740:	22007625 	andcs	r7, r0, #38797312	; 0x2500000
    3744:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    3748:	0000b000 	andeq	fp, r0, r0
    374c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3758:	0000008a 	andeq	r0, r0, sl, lsl #1
    375c:	00000092 	muleq	r0, r2, r0
    3760:	00700005 	rsbseq	r0, r0, r5
    3764:	929f1a3f 	addsls	r1, pc, #258048	; 0x3f000
    3768:	96000000 	strls	r0, [r0], -r0
    376c:	01000000 	mrseq	r0, (UNDEF: 0)
    3770:	00005000 	andeq	r5, r0, r0
    3774:	00000000 	andeq	r0, r0, r0
    3778:	00f40000 	rscseq	r0, r4, r0
    377c:	01040000 	mrseq	r0, (UNDEF: 4)
    3780:	00010000 	andeq	r0, r1, r0
    3784:	00010450 	andeq	r0, r1, r0, asr r4
    3788:	00011c00 	andeq	r1, r1, r0, lsl #24
    378c:	70000300 	andvc	r0, r0, r0, lsl #6
    3790:	011c9f01 	tsteq	ip, r1, lsl #30
    3794:	01200000 	teqeq	r0, r0
    3798:	00010000 	andeq	r0, r1, r0
    379c:	00012450 	andeq	r2, r1, r0, asr r4
    37a0:	00013600 	andeq	r3, r1, r0, lsl #12
    37a4:	70000300 	andvc	r0, r0, r0, lsl #6
    37a8:	00009f01 	andeq	r9, r0, r1, lsl #30
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	01040000 	mrseq	r0, (UNDEF: 4)
    37b4:	011c0000 	tsteq	ip, r0
    37b8:	00010000 	andeq	r0, r1, r0
    37bc:	00012454 	andeq	r2, r1, r4, asr r4
    37c0:	00013600 	andeq	r3, r1, r0, lsl #12
    37c4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    37d0:	0000014e 	andeq	r0, r0, lr, asr #2
    37d4:	0000015a 	andeq	r0, r0, sl, asr r1
    37d8:	c0910004 	addsgt	r0, r1, r4
    37dc:	015a9f7d 	cmpeq	sl, sp, ror pc
    37e0:	01600000 	cmneq	r0, r0
    37e4:	00010000 	andeq	r0, r1, r0
    37e8:	00016054 	andeq	r6, r1, r4, asr r0
    37ec:	00017800 	andeq	r7, r1, r0, lsl #16
    37f0:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    37f4:	01789f01 	cmneq	r8, r1, lsl #30
    37f8:	017c0000 	cmneq	ip, r0
    37fc:	00010000 	andeq	r0, r1, r0
    3800:	00018654 	andeq	r8, r1, r4, asr r6
    3804:	00019800 	andeq	r9, r1, r0, lsl #16
    3808:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    380c:	00009f01 	andeq	r9, r0, r1, lsl #30
    3810:	00000000 	andeq	r0, r0, r0
    3814:	01600000 	cmneq	r0, r0
    3818:	01780000 	cmneq	r8, r0
    381c:	00010000 	andeq	r0, r1, r0
    3820:	00018650 	andeq	r8, r1, r0, asr r6
    3824:	00019800 	andeq	r9, r1, r0, lsl #16
    3828:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3834:	000001c8 	andeq	r0, r0, r8, asr #3
    3838:	000001d8 	ldrdeq	r0, [r0], -r8
    383c:	d8500001 	ldmdale	r0, {r0}^
    3840:	fc000001 	stc2	0, cr0, [r0], {1}
    3844:	01000001 	tsteq	r0, r1
    3848:	01fc5600 	mvnseq	r5, r0, lsl #12
    384c:	02000000 	andeq	r0, r0, #0
    3850:	00030000 	andeq	r0, r3, r0
    3854:	009f0176 	addseq	r0, pc, r6, ror r1	; <UNPREDICTABLE>
    3858:	64000002 	strvs	r0, [r0], #-2
    385c:	01000002 	tsteq	r0, r2
    3860:	00005600 	andeq	r5, r0, r0, lsl #12
    3864:	00000000 	andeq	r0, r0, r0
    3868:	01d00000 	bicseq	r0, r0, r0
    386c:	01d80000 	bicseq	r0, r8, r0
    3870:	00010000 	andeq	r0, r1, r0
    3874:	0001d850 	andeq	sp, r1, r0, asr r8
    3878:	00026400 	andeq	r6, r2, r0, lsl #8
    387c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3888:	0000020a 	andeq	r0, r0, sl, lsl #4
    388c:	0000021c 	andeq	r0, r0, ip, lsl r2
    3890:	20530001 	subscs	r0, r3, r1
    3894:	32000002 	andcc	r0, r0, #2
    3898:	01000002 	tsteq	r0, r2
    389c:	00005300 	andeq	r5, r0, r0, lsl #6
    38a0:	00000000 	andeq	r0, r0, r0
    38a4:	02680000 	rsbeq	r0, r8, #0
    38a8:	02740000 	rsbseq	r0, r4, #0
    38ac:	00010000 	andeq	r0, r1, r0
    38b0:	0002745d 	andeq	r7, r2, sp, asr r4
    38b4:	00028400 	andeq	r8, r2, r0, lsl #8
    38b8:	91000300 	mrsls	r0, LR_irq
    38bc:	02849f49 	addeq	r9, r4, #292	; 0x124
    38c0:	031e0000 	tsteq	lr, #0
    38c4:	00010000 	andeq	r0, r1, r0
    38c8:	00000055 	andeq	r0, r0, r5, asr r0
    38cc:	00000000 	andeq	r0, r0, r0
    38d0:	00026800 	andeq	r6, r2, r0, lsl #16
    38d4:	00028a00 	andeq	r8, r2, r0, lsl #20
    38d8:	3a000200 	bcc	40e0 <__RW_SIZE__+0x3b48>
    38dc:	00028a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    38e0:	0002a600 	andeq	sl, r2, r0, lsl #12
    38e4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    38e8:	000002f8 	strdeq	r0, [r0], -r8
    38ec:	0000030a 	andeq	r0, r0, sl, lsl #6
    38f0:	9f3a0002 	svcls	0x003a0002
    38f4:	0000030a 	andeq	r0, r0, sl, lsl #6
    38f8:	0000031e 	andeq	r0, r0, lr, lsl r3
    38fc:	00540001 	subseq	r0, r4, r1
    3900:	00000000 	andeq	r0, r0, r0
    3904:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3908:	74000002 	strvc	r0, [r0], #-2
    390c:	02000002 	andeq	r0, r0, #2
    3910:	749f3000 	ldrvc	r3, [pc], #0	; 3918 <__RW_SIZE__+0x3380>
    3914:	84000002 	strhi	r0, [r0], #-2
    3918:	02000002 	andeq	r0, r0, #2
    391c:	849f3100 	ldrhi	r3, [pc], #256	; 3924 <__RW_SIZE__+0x338c>
    3920:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    3924:	01000003 	tsteq	r0, r3
    3928:	00005600 	andeq	r5, r0, r0, lsl #12
    392c:	00000000 	andeq	r0, r0, r0
    3930:	02680000 	rsbeq	r0, r8, #0
    3934:	02b60000 	adcseq	r0, r6, #0
    3938:	00020000 	andeq	r0, r2, r0
    393c:	02b69f30 	adcseq	r9, r6, #48, 30	; 0xc0
    3940:	02cc0000 	sbceq	r0, ip, #0
    3944:	00010000 	andeq	r0, r1, r0
    3948:	0002dc54 	andeq	sp, r2, r4, asr ip
    394c:	0002e200 	andeq	lr, r2, r0, lsl #4
    3950:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    3954:	000002ec 	andeq	r0, r0, ip, ror #5
    3958:	00000310 	andeq	r0, r0, r0, lsl r3
    395c:	9f300002 	svcls	0x00300002
    3960:	00000310 	andeq	r0, r0, r0, lsl r3
    3964:	00000316 	andeq	r0, r0, r6, lsl r3
    3968:	16500001 	ldrbne	r0, [r0], -r1
    396c:	18000003 	stmdane	r0, {r0, r1}
    3970:	04000003 	streq	r0, [r0], #-3
    3974:	1f007000 	svcne	0x00007000
    3978:	0003189f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    397c:	00031e00 	andeq	r1, r3, r0, lsl #28
    3980:	30000200 	andcc	r0, r0, r0, lsl #4
    3984:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3988:	00000000 	andeq	r0, r0, r0
    398c:	00029600 	andeq	r9, r2, r0, lsl #12
    3990:	0002a200 	andeq	sl, r2, r0, lsl #4
    3994:	50000100 	andpl	r0, r0, r0, lsl #2
    3998:	000002ec 	andeq	r0, r0, ip, ror #5
    399c:	000002f2 	strdeq	r0, [r0], -r2
    39a0:	7f700003 	svcvc	0x00700003
    39a4:	0002f29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    39a8:	0002f800 	andeq	pc, r2, r0, lsl #16
    39ac:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    39b0:	00000318 	andeq	r0, r0, r8, lsl r3
    39b4:	0000031c 	andeq	r0, r0, ip, lsl r3
    39b8:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    39bc:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    39c0:	01000003 	tsteq	r0, r3
    39c4:	00005700 	andeq	r5, r0, r0, lsl #14
    39c8:	00000000 	andeq	r0, r0, r0
    39cc:	02b60000 	adcseq	r0, r6, #0
    39d0:	02e20000 	rsceq	r0, r2, #0
    39d4:	00010000 	andeq	r0, r1, r0
    39d8:	0002ec53 	andeq	lr, r2, r3, asr ip
    39dc:	0002f800 	andeq	pc, r2, r0, lsl #16
    39e0:	30000200 	andcc	r0, r0, r0, lsl #4
    39e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39e8:	00000000 	andeq	r0, r0, r0
    39ec:	00032000 	andeq	r2, r3, r0
    39f0:	00033e00 	andeq	r3, r3, r0, lsl #28
    39f4:	50000100 	andpl	r0, r0, r0, lsl #2
    39f8:	0000033e 	andeq	r0, r0, lr, lsr r3
    39fc:	00000346 	andeq	r0, r0, r6, asr #6
    3a00:	01f30004 	mvnseq	r0, r4
    3a04:	03469f50 	movteq	r9, #28496	; 0x6f50
    3a08:	03480000 	movteq	r0, #32768	; 0x8000
    3a0c:	00010000 	andeq	r0, r1, r0
    3a10:	00034850 	andeq	r4, r3, r0, asr r8
    3a14:	00036200 	andeq	r6, r3, r0, lsl #4
    3a18:	f3000400 	vshl.u8	d0, d0, d0
    3a1c:	009f5001 	addseq	r5, pc, r1
    3a20:	00000000 	andeq	r0, r0, r0
    3a24:	40000000 	andmi	r0, r0, r0
    3a28:	46000003 	strmi	r0, [r0], -r3
    3a2c:	03000003 	movweq	r0, #3
    3a30:	9f250800 	svcls	0x00250800
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
       4:	080032fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
	...
      10:	0000022a 	andeq	r0, r0, sl, lsr #4
      14:	00000358 	andeq	r0, r0, r8, asr r3
      18:	00000374 	andeq	r0, r0, r4, ror r3
      1c:	00000428 	andeq	r0, r0, r8, lsr #8
	...
      28:	0000044a 	andeq	r0, r0, sl, asr #8
      2c:	000005be 			; <UNDEFINED> instruction: 0x000005be
      30:	000005c6 	andeq	r0, r0, r6, asr #11
      34:	0000067e 	andeq	r0, r0, lr, ror r6
	...
      40:	00000466 	andeq	r0, r0, r6, ror #8
      44:	000005a8 	andeq	r0, r0, r8, lsr #11
      48:	000005c6 	andeq	r0, r0, r6, asr #11
      4c:	0000067e 	andeq	r0, r0, lr, ror r6
	...
      58:	00000194 	muleq	r0, r4, r1
      5c:	000001a0 	andeq	r0, r0, r0, lsr #3
      60:	000001ac 	andeq	r0, r0, ip, lsr #3
      64:	000001ae 	andeq	r0, r0, lr, lsr #3
	...
      70:	000001a0 	andeq	r0, r0, r0, lsr #3
      74:	000001a4 	andeq	r0, r0, r4, lsr #3
      78:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
      7c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
	...
      88:	000001a4 	andeq	r0, r0, r4, lsr #3
      8c:	000001a8 	andeq	r0, r0, r8, lsr #3
      90:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
      94:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
	...
      a0:	0000020e 	andeq	r0, r0, lr, lsl #4
      a4:	00000212 	andeq	r0, r0, r2, lsl r2
      a8:	00000226 	andeq	r0, r0, r6, lsr #4
      ac:	0000022a 	andeq	r0, r0, sl, lsr #4
      b0:	00000232 	andeq	r0, r0, r2, lsr r2
      b4:	00000236 	andeq	r0, r0, r6, lsr r2
      b8:	0000025a 	andeq	r0, r0, sl, asr r2
      bc:	0000025e 	andeq	r0, r0, lr, asr r2
	...
      c8:	0000024a 	andeq	r0, r0, sl, asr #4
      cc:	0000024e 	andeq	r0, r0, lr, asr #4
      d0:	0000025e 	andeq	r0, r0, lr, asr r2
      d4:	00000262 	andeq	r0, r0, r2, ror #4
	...
      e0:	00000252 	andeq	r0, r0, r2, asr r2
      e4:	00000256 	andeq	r0, r0, r6, asr r2
      e8:	00000262 	andeq	r0, r0, r2, ror #4
      ec:	00000266 	andeq	r0, r0, r6, ror #4
	...
      f8:	000000fc 	strdeq	r0, [r0], -ip
      fc:	00000100 	andeq	r0, r0, r0, lsl #2
     100:	00000102 	andeq	r0, r0, r2, lsl #2
     104:	0000010a 	andeq	r0, r0, sl, lsl #2
     108:	0000010e 	andeq	r0, r0, lr, lsl #2
     10c:	00000112 	andeq	r0, r0, r2, lsl r1
	...
     118:	00000046 	andeq	r0, r0, r6, asr #32
     11c:	00000098 	muleq	r0, r8, r0
     120:	0000009c 	muleq	r0, ip, r0
     124:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
     130:	00000060 	andeq	r0, r0, r0, rrx
     134:	00000068 	andeq	r0, r0, r8, rrx
     138:	0000006e 	andeq	r0, r0, lr, rrx
     13c:	0000008e 	andeq	r0, r0, lr, lsl #1
	...
     148:	00000098 	muleq	r0, r8, r0
     14c:	0000009c 	muleq	r0, ip, r0
     150:	000000a2 	andeq	r0, r0, r2, lsr #1
     154:	000000e0 	andeq	r0, r0, r0, ror #1
	...
     160:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     164:	000000b2 	strheq	r0, [r0], -r2
     168:	000000b8 	strheq	r0, [r0], -r8
     16c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     178:	00000104 	andeq	r0, r0, r4, lsl #2
     17c:	00000108 	andeq	r0, r0, r8, lsl #2
     180:	0000010c 	andeq	r0, r0, ip, lsl #2
     184:	00000110 	andeq	r0, r0, r0, lsl r1
     188:	00000114 	andeq	r0, r0, r4, lsl r1
     18c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
     198:	00000170 	andeq	r0, r0, r0, ror r1
     19c:	00000172 	andeq	r0, r0, r2, ror r1
     1a0:	00000178 	andeq	r0, r0, r8, ror r1
     1a4:	00000194 	muleq	r0, r4, r1
	...
     1b0:	0000019e 	muleq	r0, lr, r1
     1b4:	000001a0 	andeq	r0, r0, r0, lsr #3
     1b8:	000001a6 	andeq	r0, r0, r6, lsr #3
     1bc:	000001c2 	andeq	r0, r0, r2, asr #3
	...
     1c8:	000001e2 	andeq	r0, r0, r2, ror #3
     1cc:	000001ea 	andeq	r0, r0, sl, ror #3
     1d0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1d4:	00000208 	andeq	r0, r0, r8, lsl #4
	...
     1e0:	00000236 	andeq	r0, r0, r6, lsr r2
     1e4:	0000023e 	andeq	r0, r0, lr, lsr r2
     1e8:	00000244 	andeq	r0, r0, r4, asr #4
     1ec:	0000025c 	andeq	r0, r0, ip, asr r2
	...
     1f8:	000002a0 	andeq	r0, r0, r0, lsr #5
     1fc:	000002a4 	andeq	r0, r0, r4, lsr #5
     200:	000002a8 	andeq	r0, r0, r8, lsr #5
     204:	00000340 	andeq	r0, r0, r0, asr #6
	...
     210:	000002a0 	andeq	r0, r0, r0, lsr #5
     214:	000002a4 	andeq	r0, r0, r4, lsr #5
     218:	000002a8 	andeq	r0, r0, r8, lsr #5
     21c:	000002f8 	strdeq	r0, [r0], -r8
     220:	000002fc 	strdeq	r0, [r0], -ip
     224:	00000302 	andeq	r0, r0, r2, lsl #6
	...
     230:	000002be 			; <UNDEFINED> instruction: 0x000002be
     234:	000002c6 	andeq	r0, r0, r6, asr #5
     238:	000002ca 	andeq	r0, r0, sl, asr #5
     23c:	000002cc 	andeq	r0, r0, ip, asr #5
     240:	000002ce 	andeq	r0, r0, lr, asr #5
     244:	000002ee 	andeq	r0, r0, lr, ror #5
	...
     250:	000002f8 	strdeq	r0, [r0], -r8
     254:	000002fc 	strdeq	r0, [r0], -ip
     258:	00000302 	andeq	r0, r0, r2, lsl #6
     25c:	00000340 	andeq	r0, r0, r0, asr #6
	...
     268:	00000310 	andeq	r0, r0, r0, lsl r3
     26c:	00000312 	andeq	r0, r0, r2, lsl r3
     270:	00000318 	andeq	r0, r0, r8, lsl r3
     274:	00000330 	andeq	r0, r0, r0, lsr r3
	...
     280:	0000034c 	andeq	r0, r0, ip, asr #6
     284:	00000350 	andeq	r0, r0, r0, asr r3
     288:	00000354 	andeq	r0, r0, r4, asr r3
     28c:	000003de 	ldrdeq	r0, [r0], -lr
	...
     298:	0000034c 	andeq	r0, r0, ip, asr #6
     29c:	00000350 	andeq	r0, r0, r0, asr r3
     2a0:	00000354 	andeq	r0, r0, r4, asr r3
     2a4:	000003a4 	andeq	r0, r0, r4, lsr #7
     2a8:	000003a8 	andeq	r0, r0, r8, lsr #7
     2ac:	000003ae 	andeq	r0, r0, lr, lsr #7
	...
     2b8:	0000036a 	andeq	r0, r0, sl, ror #6
     2bc:	00000372 	andeq	r0, r0, r2, ror r3
     2c0:	00000376 	andeq	r0, r0, r6, ror r3
     2c4:	00000378 	andeq	r0, r0, r8, ror r3
     2c8:	0000037a 	andeq	r0, r0, sl, ror r3
     2cc:	0000039a 	muleq	r0, sl, r3
	...
     2d8:	000003a4 	andeq	r0, r0, r4, lsr #7
     2dc:	000003a8 	andeq	r0, r0, r8, lsr #7
     2e0:	000003ae 	andeq	r0, r0, lr, lsr #7
     2e4:	000003de 	ldrdeq	r0, [r0], -lr
	...
     2f0:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
     2f4:	000003be 			; <UNDEFINED> instruction: 0x000003be
     2f8:	000003c4 	andeq	r0, r0, r4, asr #7
     2fc:	000003de 	ldrdeq	r0, [r0], -lr
	...
     308:	000003e4 	andeq	r0, r0, r4, ror #7
     30c:	000003e8 	andeq	r0, r0, r8, ror #7
     310:	000003ec 	andeq	r0, r0, ip, ror #7
     314:	00000476 	andeq	r0, r0, r6, ror r4
	...
     320:	000003e4 	andeq	r0, r0, r4, ror #7
     324:	000003e8 	andeq	r0, r0, r8, ror #7
     328:	000003ec 	andeq	r0, r0, ip, ror #7
     32c:	0000043c 	andeq	r0, r0, ip, lsr r4
     330:	00000440 	andeq	r0, r0, r0, asr #8
     334:	00000446 	andeq	r0, r0, r6, asr #8
	...
     340:	00000402 	andeq	r0, r0, r2, lsl #8
     344:	0000040a 	andeq	r0, r0, sl, lsl #8
     348:	0000040e 	andeq	r0, r0, lr, lsl #8
     34c:	00000410 	andeq	r0, r0, r0, lsl r4
     350:	00000412 	andeq	r0, r0, r2, lsl r4
     354:	00000432 	andeq	r0, r0, r2, lsr r4
	...
     360:	0000043c 	andeq	r0, r0, ip, lsr r4
     364:	00000440 	andeq	r0, r0, r0, asr #8
     368:	00000446 	andeq	r0, r0, r6, asr #8
     36c:	00000476 	andeq	r0, r0, r6, ror r4
	...
     378:	00000454 	andeq	r0, r0, r4, asr r4
     37c:	00000456 	andeq	r0, r0, r6, asr r4
     380:	0000045c 	andeq	r0, r0, ip, asr r4
     384:	00000476 	andeq	r0, r0, r6, ror r4
	...
     390:	0000047c 	andeq	r0, r0, ip, ror r4
     394:	00000480 	andeq	r0, r0, r0, lsl #9
     398:	00000484 	andeq	r0, r0, r4, lsl #9
     39c:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     3a8:	0000047c 	andeq	r0, r0, ip, ror r4
     3ac:	00000480 	andeq	r0, r0, r0, lsl #9
     3b0:	00000484 	andeq	r0, r0, r4, lsl #9
     3b4:	000004d4 	ldrdeq	r0, [r0], -r4
     3b8:	000004d8 	ldrdeq	r0, [r0], -r8
     3bc:	000004de 	ldrdeq	r0, [r0], -lr
	...
     3c8:	0000049a 	muleq	r0, sl, r4
     3cc:	000004a2 	andeq	r0, r0, r2, lsr #9
     3d0:	000004a6 	andeq	r0, r0, r6, lsr #9
     3d4:	000004a8 	andeq	r0, r0, r8, lsr #9
     3d8:	000004aa 	andeq	r0, r0, sl, lsr #9
     3dc:	000004ca 	andeq	r0, r0, sl, asr #9
	...
     3e8:	000004d4 	ldrdeq	r0, [r0], -r4
     3ec:	000004d8 	ldrdeq	r0, [r0], -r8
     3f0:	000004de 	ldrdeq	r0, [r0], -lr
     3f4:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     400:	000004ec 	andeq	r0, r0, ip, ror #9
     404:	000004ee 	andeq	r0, r0, lr, ror #9
     408:	000004f4 	strdeq	r0, [r0], -r4
     40c:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     418:	00000514 	andeq	r0, r0, r4, lsl r5
     41c:	00000518 	andeq	r0, r0, r8, lsl r5
     420:	0000051c 	andeq	r0, r0, ip, lsl r5
     424:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     430:	00000514 	andeq	r0, r0, r4, lsl r5
     434:	00000518 	andeq	r0, r0, r8, lsl r5
     438:	0000051c 	andeq	r0, r0, ip, lsl r5
     43c:	0000056c 	andeq	r0, r0, ip, ror #10
     440:	00000570 	andeq	r0, r0, r0, ror r5
     444:	00000576 	andeq	r0, r0, r6, ror r5
	...
     450:	00000532 	andeq	r0, r0, r2, lsr r5
     454:	0000053a 	andeq	r0, r0, sl, lsr r5
     458:	0000053e 	andeq	r0, r0, lr, lsr r5
     45c:	00000540 	andeq	r0, r0, r0, asr #10
     460:	00000542 	andeq	r0, r0, r2, asr #10
     464:	00000562 	andeq	r0, r0, r2, ror #10
	...
     470:	0000056c 	andeq	r0, r0, ip, ror #10
     474:	00000570 	andeq	r0, r0, r0, ror r5
     478:	00000576 	andeq	r0, r0, r6, ror r5
     47c:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     488:	00000584 	andeq	r0, r0, r4, lsl #11
     48c:	00000586 	andeq	r0, r0, r6, lsl #11
     490:	0000058c 	andeq	r0, r0, ip, lsl #11
     494:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     4a0:	000005a8 	andeq	r0, r0, r8, lsr #11
     4a4:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
     4a8:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
     4ac:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
     4b0:	000005be 			; <UNDEFINED> instruction: 0x000005be
     4b4:	000005c2 	andeq	r0, r0, r2, asr #11
     4b8:	000005c4 	andeq	r0, r0, r4, asr #11
     4bc:	00000606 	andeq	r0, r0, r6, lsl #12
	...
     4c8:	000005cc 	andeq	r0, r0, ip, asr #11
     4cc:	000005d6 	ldrdeq	r0, [r0], -r6
     4d0:	000005dc 	ldrdeq	r0, [r0], -ip
     4d4:	000005f4 	strdeq	r0, [r0], -r4
	...
     4e0:	0000060a 	andeq	r0, r0, sl, lsl #12
     4e4:	00000614 	andeq	r0, r0, r4, lsl r6
     4e8:	00000618 	andeq	r0, r0, r8, lsl r6
     4ec:	0000061c 	andeq	r0, r0, ip, lsl r6
     4f0:	00000620 	andeq	r0, r0, r0, lsr #12
     4f4:	00000624 	andeq	r0, r0, r4, lsr #12
     4f8:	00000626 	andeq	r0, r0, r6, lsr #12
     4fc:	00000670 	andeq	r0, r0, r0, ror r6
     500:	00000674 	andeq	r0, r0, r4, ror r6
     504:	0000067c 	andeq	r0, r0, ip, ror r6
	...
     510:	00000632 	andeq	r0, r0, r2, lsr r6
     514:	0000063c 	andeq	r0, r0, ip, lsr r6
     518:	00000644 	andeq	r0, r0, r4, asr #12
     51c:	00000664 	andeq	r0, r0, r4, ror #12
	...
     528:	00000670 	andeq	r0, r0, r0, ror r6
     52c:	00000674 	andeq	r0, r0, r4, ror r6
     530:	0000067c 	andeq	r0, r0, ip, ror r6
     534:	0000068e 	andeq	r0, r0, lr, lsl #13
     538:	00000692 	muleq	r0, r2, r6
     53c:	000006c6 	andeq	r0, r0, r6, asr #13
     540:	000006ca 	andeq	r0, r0, sl, asr #13
     544:	000006d2 	ldrdeq	r0, [r0], -r2
	...
     550:	000006c6 	andeq	r0, r0, r6, asr #13
     554:	000006ca 	andeq	r0, r0, sl, asr #13
     558:	000006d2 	ldrdeq	r0, [r0], -r2
     55c:	00000716 	andeq	r0, r0, r6, lsl r7
     560:	0000071a 	andeq	r0, r0, sl, lsl r7
     564:	00000720 	andeq	r0, r0, r0, lsr #14
	...
     570:	000006e4 	andeq	r0, r0, r4, ror #13
     574:	000006e6 	andeq	r0, r0, r6, ror #13
     578:	000006ec 	andeq	r0, r0, ip, ror #13
     57c:	0000070c 	andeq	r0, r0, ip, lsl #14
	...
     588:	00000716 	andeq	r0, r0, r6, lsl r7
     58c:	0000071a 	andeq	r0, r0, sl, lsl r7
     590:	00000720 	andeq	r0, r0, r0, lsr #14
     594:	0000072e 	andeq	r0, r0, lr, lsr #14
     598:	00000730 	andeq	r0, r0, r0, lsr r7
     59c:	00000760 	andeq	r0, r0, r0, ror #14
     5a0:	00000764 	andeq	r0, r0, r4, ror #14
     5a4:	0000076a 	andeq	r0, r0, sl, ror #14
	...
     5b0:	00000760 	andeq	r0, r0, r0, ror #14
     5b4:	00000764 	andeq	r0, r0, r4, ror #14
     5b8:	0000076a 	andeq	r0, r0, sl, ror #14
     5bc:	000007aa 	andeq	r0, r0, sl, lsr #15
     5c0:	000007ae 	andeq	r0, r0, lr, lsr #15
     5c4:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
	...
     5d0:	00000778 	andeq	r0, r0, r8, ror r7
     5d4:	0000077a 	andeq	r0, r0, sl, ror r7
     5d8:	00000780 	andeq	r0, r0, r0, lsl #15
     5dc:	000007a0 	andeq	r0, r0, r0, lsr #15
	...
     5e8:	000007aa 	andeq	r0, r0, sl, lsr #15
     5ec:	000007ae 	andeq	r0, r0, lr, lsr #15
     5f0:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
     5f4:	000007b6 			; <UNDEFINED> instruction: 0x000007b6
     5f8:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
     5fc:	000007f6 	strdeq	r0, [r0], -r6
     600:	000007fa 	strdeq	r0, [r0], -sl
     604:	00000800 	andeq	r0, r0, r0, lsl #16
	...
     610:	000007c4 	andeq	r0, r0, r4, asr #15
     614:	000007c6 	andeq	r0, r0, r6, asr #15
     618:	000007cc 	andeq	r0, r0, ip, asr #15
     61c:	000007ec 	andeq	r0, r0, ip, ror #15
	...
     628:	000007f6 	strdeq	r0, [r0], -r6
     62c:	000007fa 	strdeq	r0, [r0], -sl
     630:	00000800 	andeq	r0, r0, r0, lsl #16
     634:	0000080e 	andeq	r0, r0, lr, lsl #16
     638:	00000810 	andeq	r0, r0, r0, lsl r8
     63c:	00000840 	andeq	r0, r0, r0, asr #16
     640:	00000844 	andeq	r0, r0, r4, asr #16
     644:	0000084a 	andeq	r0, r0, sl, asr #16
	...
     650:	00000840 	andeq	r0, r0, r0, asr #16
     654:	00000844 	andeq	r0, r0, r4, asr #16
     658:	0000084a 	andeq	r0, r0, sl, asr #16
     65c:	0000088a 	andeq	r0, r0, sl, lsl #17
     660:	0000088e 	andeq	r0, r0, lr, lsl #17
     664:	00000894 	muleq	r0, r4, r8
	...
     670:	00000858 	andeq	r0, r0, r8, asr r8
     674:	0000085a 	andeq	r0, r0, sl, asr r8
     678:	00000860 	andeq	r0, r0, r0, ror #16
     67c:	00000880 	andeq	r0, r0, r0, lsl #17
	...
     688:	0000088a 	andeq	r0, r0, sl, lsl #17
     68c:	0000088e 	andeq	r0, r0, lr, lsl #17
     690:	00000894 	muleq	r0, r4, r8
     694:	000008a2 	andeq	r0, r0, r2, lsr #17
     698:	000008a4 	andeq	r0, r0, r4, lsr #17
     69c:	000008d4 	ldrdeq	r0, [r0], -r4
     6a0:	000008d8 	ldrdeq	r0, [r0], -r8
     6a4:	000008de 	ldrdeq	r0, [r0], -lr
	...
     6b0:	000008d4 	ldrdeq	r0, [r0], -r4
     6b4:	000008d8 	ldrdeq	r0, [r0], -r8
     6b8:	000008de 	ldrdeq	r0, [r0], -lr
     6bc:	0000091e 	andeq	r0, r0, lr, lsl r9
     6c0:	00000922 	andeq	r0, r0, r2, lsr #18
     6c4:	00000928 	andeq	r0, r0, r8, lsr #18
	...
     6d0:	000008ec 	andeq	r0, r0, ip, ror #17
     6d4:	000008ee 	andeq	r0, r0, lr, ror #17
     6d8:	000008f4 	strdeq	r0, [r0], -r4
     6dc:	00000914 	andeq	r0, r0, r4, lsl r9
	...
     6e8:	0000091e 	andeq	r0, r0, lr, lsl r9
     6ec:	00000922 	andeq	r0, r0, r2, lsr #18
     6f0:	00000928 	andeq	r0, r0, r8, lsr #18
     6f4:	00000968 	andeq	r0, r0, r8, ror #18
	...
     700:	0000091e 	andeq	r0, r0, lr, lsl r9
     704:	00000922 	andeq	r0, r0, r2, lsr #18
     708:	00000928 	andeq	r0, r0, r8, lsr #18
     70c:	0000092a 	andeq	r0, r0, sl, lsr #18
     710:	0000092c 	andeq	r0, r0, ip, lsr #18
     714:	00000968 	andeq	r0, r0, r8, ror #18
	...
     720:	00000938 	andeq	r0, r0, r8, lsr r9
     724:	0000093a 	andeq	r0, r0, sl, lsr r9
     728:	00000940 	andeq	r0, r0, r0, asr #18
     72c:	00000958 	andeq	r0, r0, r8, asr r9
	...
     738:	00000988 	andeq	r0, r0, r8, lsl #19
     73c:	000009a8 	andeq	r0, r0, r8, lsr #19
     740:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     744:	000009ea 	andeq	r0, r0, sl, ror #19
     748:	000009ee 	andeq	r0, r0, lr, ror #19
     74c:	000009f2 	strdeq	r0, [r0], -r2
     750:	000009f4 	strdeq	r0, [r0], -r4
     754:	000009f6 	strdeq	r0, [r0], -r6
	...
     760:	00000990 	muleq	r0, r0, r9
     764:	00000994 	muleq	r0, r4, r9
     768:	0000099c 	muleq	r0, ip, r9
     76c:	000009a8 	andeq	r0, r0, r8, lsr #19
     770:	000009c0 	andeq	r0, r0, r0, asr #19
     774:	000009d8 	ldrdeq	r0, [r0], -r8
	...
     780:	00000a26 	andeq	r0, r0, r6, lsr #20
     784:	00000a30 	andeq	r0, r0, r0, lsr sl
     788:	00000a34 	andeq	r0, r0, r4, lsr sl
     78c:	00000a38 	andeq	r0, r0, r8, lsr sl
     790:	00000a3c 	andeq	r0, r0, ip, lsr sl
     794:	00000a40 	andeq	r0, r0, r0, asr #20
     798:	00000a42 	andeq	r0, r0, r2, asr #20
     79c:	00000a84 	andeq	r0, r0, r4, lsl #21
     7a0:	00000a88 	andeq	r0, r0, r8, lsl #21
     7a4:	00000a8e 	andeq	r0, r0, lr, lsl #21
	...
     7b0:	00000a4a 	andeq	r0, r0, sl, asr #20
     7b4:	00000a54 	andeq	r0, r0, r4, asr sl
     7b8:	00000a5a 	andeq	r0, r0, sl, asr sl
     7bc:	00000a7a 	andeq	r0, r0, sl, ror sl
	...
     7c8:	00000a84 	andeq	r0, r0, r4, lsl #21
     7cc:	00000a88 	andeq	r0, r0, r8, lsl #21
     7d0:	00000a8e 	andeq	r0, r0, lr, lsl #21
     7d4:	00000a9c 	muleq	r0, ip, sl
     7d8:	00000a9e 	muleq	r0, lr, sl
     7dc:	00000ace 	andeq	r0, r0, lr, asr #21
     7e0:	00000ad2 	ldrdeq	r0, [r0], -r2
     7e4:	00000ad8 	ldrdeq	r0, [r0], -r8
	...
     7f0:	00000ace 	andeq	r0, r0, lr, asr #21
     7f4:	00000ad2 	ldrdeq	r0, [r0], -r2
     7f8:	00000ad8 	ldrdeq	r0, [r0], -r8
     7fc:	00000b18 	andeq	r0, r0, r8, lsl fp
     800:	00000b1c 	andeq	r0, r0, ip, lsl fp
     804:	00000b22 	andeq	r0, r0, r2, lsr #22
	...
     810:	00000ae6 	andeq	r0, r0, r6, ror #21
     814:	00000ae8 	andeq	r0, r0, r8, ror #21
     818:	00000aee 	andeq	r0, r0, lr, ror #21
     81c:	00000b0e 	andeq	r0, r0, lr, lsl #22
	...
     828:	00000b18 	andeq	r0, r0, r8, lsl fp
     82c:	00000b1c 	andeq	r0, r0, ip, lsl fp
     830:	00000b22 	andeq	r0, r0, r2, lsr #22
     834:	00000b60 	andeq	r0, r0, r0, ror #22
     838:	00000b64 	andeq	r0, r0, r4, ror #22
     83c:	00000b6a 	andeq	r0, r0, sl, ror #22
	...
     848:	00000b30 	andeq	r0, r0, r0, lsr fp
     84c:	00000b32 	andeq	r0, r0, r2, lsr fp
     850:	00000b38 	andeq	r0, r0, r8, lsr fp
     854:	00000b56 	andeq	r0, r0, r6, asr fp
	...
     860:	00000b60 	andeq	r0, r0, r0, ror #22
     864:	00000b64 	andeq	r0, r0, r4, ror #22
     868:	00000b6a 	andeq	r0, r0, sl, ror #22
     86c:	00000ba8 	andeq	r0, r0, r8, lsr #23
     870:	00000bac 	andeq	r0, r0, ip, lsr #23
     874:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
	...
     880:	00000b78 	andeq	r0, r0, r8, ror fp
     884:	00000b7a 	andeq	r0, r0, sl, ror fp
     888:	00000b80 	andeq	r0, r0, r0, lsl #23
     88c:	00000b9e 	muleq	r0, lr, fp
	...
     898:	00000ba8 	andeq	r0, r0, r8, lsr #23
     89c:	00000bac 	andeq	r0, r0, ip, lsr #23
     8a0:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     8a4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     8a8:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
     8ac:	00000bf4 	strdeq	r0, [r0], -r4
     8b0:	00000bf8 	strdeq	r0, [r0], -r8
     8b4:	00000bfe 	strdeq	r0, [r0], -lr
	...
     8c0:	00000bc2 	andeq	r0, r0, r2, asr #23
     8c4:	00000bc4 	andeq	r0, r0, r4, asr #23
     8c8:	00000bca 	andeq	r0, r0, sl, asr #23
     8cc:	00000bea 	andeq	r0, r0, sl, ror #23
	...
     8d8:	00000bf4 	strdeq	r0, [r0], -r4
     8dc:	00000bf8 	strdeq	r0, [r0], -r8
     8e0:	00000bfe 	strdeq	r0, [r0], -lr
     8e4:	00000c0c 	andeq	r0, r0, ip, lsl #24
     8e8:	00000c0e 	andeq	r0, r0, lr, lsl #24
     8ec:	00000c3e 	andeq	r0, r0, lr, lsr ip
     8f0:	00000c42 	andeq	r0, r0, r2, asr #24
     8f4:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     900:	00000c3e 	andeq	r0, r0, lr, lsr ip
     904:	00000c42 	andeq	r0, r0, r2, asr #24
     908:	00000c48 	andeq	r0, r0, r8, asr #24
     90c:	00000c88 	andeq	r0, r0, r8, lsl #25
     910:	00000c8c 	andeq	r0, r0, ip, lsl #25
     914:	00000c92 	muleq	r0, r2, ip
	...
     920:	00000c56 	andeq	r0, r0, r6, asr ip
     924:	00000c58 	andeq	r0, r0, r8, asr ip
     928:	00000c5e 	andeq	r0, r0, lr, asr ip
     92c:	00000c7e 	andeq	r0, r0, lr, ror ip
	...
     938:	00000c88 	andeq	r0, r0, r8, lsl #25
     93c:	00000c8c 	andeq	r0, r0, ip, lsl #25
     940:	00000c92 	muleq	r0, r2, ip
     944:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     948:	00000cd4 	ldrdeq	r0, [r0], -r4
     94c:	00000cda 	ldrdeq	r0, [r0], -sl
	...
     958:	00000ca0 	andeq	r0, r0, r0, lsr #25
     95c:	00000ca2 	andeq	r0, r0, r2, lsr #25
     960:	00000ca8 	andeq	r0, r0, r8, lsr #25
     964:	00000cc6 	andeq	r0, r0, r6, asr #25
	...
     970:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     974:	00000cd4 	ldrdeq	r0, [r0], -r4
     978:	00000cda 	ldrdeq	r0, [r0], -sl
     97c:	00000d18 	andeq	r0, r0, r8, lsl sp
     980:	00000d1c 	andeq	r0, r0, ip, lsl sp
     984:	00000d22 	andeq	r0, r0, r2, lsr #26
	...
     990:	00000ce8 	andeq	r0, r0, r8, ror #25
     994:	00000cea 	andeq	r0, r0, sl, ror #25
     998:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     99c:	00000d0e 	andeq	r0, r0, lr, lsl #26
	...
     9a8:	00000d18 	andeq	r0, r0, r8, lsl sp
     9ac:	00000d1c 	andeq	r0, r0, ip, lsl sp
     9b0:	00000d22 	andeq	r0, r0, r2, lsr #26
     9b4:	00000d62 	andeq	r0, r0, r2, ror #26
	...
     9c0:	00000d18 	andeq	r0, r0, r8, lsl sp
     9c4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     9c8:	00000d22 	andeq	r0, r0, r2, lsr #26
     9cc:	00000d24 	andeq	r0, r0, r4, lsr #26
     9d0:	00000d26 	andeq	r0, r0, r6, lsr #26
     9d4:	00000d62 	andeq	r0, r0, r2, ror #26
	...
     9e0:	00000d32 	andeq	r0, r0, r2, lsr sp
     9e4:	00000d34 	andeq	r0, r0, r4, lsr sp
     9e8:	00000d3a 	andeq	r0, r0, sl, lsr sp
     9ec:	00000d52 	andeq	r0, r0, r2, asr sp
	...
     9f8:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
     9fc:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
     a00:	00000dc0 	andeq	r0, r0, r0, asr #27
     a04:	00000dd6 	ldrdeq	r0, [r0], -r6
	...
     a10:	00000e6a 	andeq	r0, r0, sl, ror #28
     a14:	00000e6e 	andeq	r0, r0, lr, ror #28
     a18:	00000e70 	andeq	r0, r0, r0, ror lr
     a1c:	00000e76 	andeq	r0, r0, r6, ror lr
     a20:	00000e7a 	andeq	r0, r0, sl, ror lr
     a24:	00000e90 	muleq	r0, r0, lr
	...
     a30:	00000eba 			; <UNDEFINED> instruction: 0x00000eba
     a34:	00000f00 	andeq	r0, r0, r0, lsl #30
     a38:	00000f04 	andeq	r0, r0, r4, lsl #30
     a3c:	00000f0c 	andeq	r0, r0, ip, lsl #30
	...
     a48:	00000f00 	andeq	r0, r0, r0, lsl #30
     a4c:	00000f04 	andeq	r0, r0, r4, lsl #30
     a50:	00000f0c 	andeq	r0, r0, ip, lsl #30
     a54:	00000f1e 	andeq	r0, r0, lr, lsl pc
     a58:	00000f20 	andeq	r0, r0, r0, lsr #30
     a5c:	00000f2c 	andeq	r0, r0, ip, lsr #30
     a60:	00000f2e 	andeq	r0, r0, lr, lsr #30
     a64:	00000f3a 	andeq	r0, r0, sl, lsr pc
     a68:	00000f3e 	andeq	r0, r0, lr, lsr pc
     a6c:	00000f48 	andeq	r0, r0, r8, asr #30
	...
     a78:	00000f2c 	andeq	r0, r0, ip, lsr #30
     a7c:	00000f2e 	andeq	r0, r0, lr, lsr #30
     a80:	00000f3a 	andeq	r0, r0, sl, lsr pc
     a84:	00000f3e 	andeq	r0, r0, lr, lsr pc
     a88:	00000f4a 	andeq	r0, r0, sl, asr #30
     a8c:	00000f4e 	andeq	r0, r0, lr, asr #30
     a90:	00000f54 	andeq	r0, r0, r4, asr pc
     a94:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
	...
     aa0:	00000f2c 	andeq	r0, r0, ip, lsr #30
     aa4:	00000f2e 	andeq	r0, r0, lr, lsr #30
     aa8:	00000f3a 	andeq	r0, r0, sl, lsr pc
     aac:	00000f3e 	andeq	r0, r0, lr, lsr pc
     ab0:	00000f4a 	andeq	r0, r0, sl, asr #30
     ab4:	00000f4e 	andeq	r0, r0, lr, asr #30
     ab8:	00000f5c 	andeq	r0, r0, ip, asr pc
     abc:	00000f70 	andeq	r0, r0, r0, ror pc
	...
     ac8:	00000f7a 	andeq	r0, r0, sl, ror pc
     acc:	00000f7c 	andeq	r0, r0, ip, ror pc
     ad0:	00000f82 	andeq	r0, r0, r2, lsl #31
     ad4:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
	...
     ae0:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
     ae4:	00000ff8 	strdeq	r0, [r0], -r8
     ae8:	00000ffc 	strdeq	r0, [r0], -ip
     aec:	00001002 	andeq	r1, r0, r2
	...
     af8:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
     afc:	00000fc0 	andeq	r0, r0, r0, asr #31
     b00:	00000fc4 	andeq	r0, r0, r4, asr #31
     b04:	00000fc6 	andeq	r0, r0, r6, asr #31
     b08:	00000fc8 	andeq	r0, r0, r8, asr #31
     b0c:	00000fee 	andeq	r0, r0, lr, ror #31
	...
     b18:	00000ff8 	strdeq	r0, [r0], -r8
     b1c:	00000ffc 	strdeq	r0, [r0], -ip
     b20:	00001002 	andeq	r1, r0, r2
     b24:	00001040 	andeq	r1, r0, r0, asr #32
     b28:	00001044 	andeq	r1, r0, r4, asr #32
     b2c:	0000104a 	andeq	r1, r0, sl, asr #32
	...
     b38:	00001010 	andeq	r1, r0, r0, lsl r0
     b3c:	00001012 	andeq	r1, r0, r2, lsl r0
     b40:	00001018 	andeq	r1, r0, r8, lsl r0
     b44:	00001036 	andeq	r1, r0, r6, lsr r0
	...
     b50:	00001040 	andeq	r1, r0, r0, asr #32
     b54:	00001044 	andeq	r1, r0, r4, asr #32
     b58:	0000104a 	andeq	r1, r0, sl, asr #32
     b5c:	0000108a 	andeq	r1, r0, sl, lsl #1
     b60:	0000108e 	andeq	r1, r0, lr, lsl #1
     b64:	00001094 	muleq	r0, r4, r0
	...
     b70:	00001058 	andeq	r1, r0, r8, asr r0
     b74:	0000105a 	andeq	r1, r0, sl, asr r0
     b78:	00001060 	andeq	r1, r0, r0, rrx
     b7c:	00001080 	andeq	r1, r0, r0, lsl #1
	...
     b88:	0000108a 	andeq	r1, r0, sl, lsl #1
     b8c:	0000108e 	andeq	r1, r0, lr, lsl #1
     b90:	00001094 	muleq	r0, r4, r0
     b94:	000010d4 	ldrdeq	r1, [r0], -r4
     b98:	000010d8 	ldrdeq	r1, [r0], -r8
     b9c:	000010de 	ldrdeq	r1, [r0], -lr
	...
     ba8:	000010a2 	andeq	r1, r0, r2, lsr #1
     bac:	000010a4 	andeq	r1, r0, r4, lsr #1
     bb0:	000010aa 	andeq	r1, r0, sl, lsr #1
     bb4:	000010ca 	andeq	r1, r0, sl, asr #1
	...
     bc0:	000010d4 	ldrdeq	r1, [r0], -r4
     bc4:	000010d8 	ldrdeq	r1, [r0], -r8
     bc8:	000010de 	ldrdeq	r1, [r0], -lr
     bcc:	0000111e 	andeq	r1, r0, lr, lsl r1
     bd0:	00001122 	andeq	r1, r0, r2, lsr #2
     bd4:	00001128 	andeq	r1, r0, r8, lsr #2
	...
     be0:	000010ec 	andeq	r1, r0, ip, ror #1
     be4:	000010ee 	andeq	r1, r0, lr, ror #1
     be8:	000010f4 	strdeq	r1, [r0], -r4
     bec:	00001114 	andeq	r1, r0, r4, lsl r1
	...
     bf8:	0000111e 	andeq	r1, r0, lr, lsl r1
     bfc:	00001122 	andeq	r1, r0, r2, lsr #2
     c00:	00001128 	andeq	r1, r0, r8, lsr #2
     c04:	00001168 	andeq	r1, r0, r8, ror #2
     c08:	0000116c 	andeq	r1, r0, ip, ror #2
     c0c:	00001172 	andeq	r1, r0, r2, ror r1
	...
     c18:	00001136 	andeq	r1, r0, r6, lsr r1
     c1c:	00001138 	andeq	r1, r0, r8, lsr r1
     c20:	0000113e 	andeq	r1, r0, lr, lsr r1
     c24:	0000115e 	andeq	r1, r0, lr, asr r1
	...
     c30:	00001168 	andeq	r1, r0, r8, ror #2
     c34:	0000116c 	andeq	r1, r0, ip, ror #2
     c38:	00001172 	andeq	r1, r0, r2, ror r1
     c3c:	000011b2 			; <UNDEFINED> instruction: 0x000011b2
     c40:	000011b6 			; <UNDEFINED> instruction: 0x000011b6
     c44:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
	...
     c50:	00001180 	andeq	r1, r0, r0, lsl #3
     c54:	00001182 	andeq	r1, r0, r2, lsl #3
     c58:	00001188 	andeq	r1, r0, r8, lsl #3
     c5c:	000011a8 	andeq	r1, r0, r8, lsr #3
	...
     c68:	000011b2 			; <UNDEFINED> instruction: 0x000011b2
     c6c:	000011b6 			; <UNDEFINED> instruction: 0x000011b6
     c70:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
     c74:	000011fc 	strdeq	r1, [r0], -ip
     c78:	00001200 	andeq	r1, r0, r0, lsl #4
     c7c:	00001206 	andeq	r1, r0, r6, lsl #4
	...
     c88:	000011ca 	andeq	r1, r0, sl, asr #3
     c8c:	000011cc 	andeq	r1, r0, ip, asr #3
     c90:	000011d2 	ldrdeq	r1, [r0], -r2
     c94:	000011f2 	strdeq	r1, [r0], -r2
	...
     ca0:	000011fc 	strdeq	r1, [r0], -ip
     ca4:	00001200 	andeq	r1, r0, r0, lsl #4
     ca8:	00001206 	andeq	r1, r0, r6, lsl #4
     cac:	00001246 	andeq	r1, r0, r6, asr #4
     cb0:	0000124a 	andeq	r1, r0, sl, asr #4
     cb4:	00001250 	andeq	r1, r0, r0, asr r2
	...
     cc0:	00001214 	andeq	r1, r0, r4, lsl r2
     cc4:	00001216 	andeq	r1, r0, r6, lsl r2
     cc8:	0000121c 	andeq	r1, r0, ip, lsl r2
     ccc:	0000123c 	andeq	r1, r0, ip, lsr r2
	...
     cd8:	00001246 	andeq	r1, r0, r6, asr #4
     cdc:	0000124a 	andeq	r1, r0, sl, asr #4
     ce0:	00001250 	andeq	r1, r0, r0, asr r2
     ce4:	00001290 	muleq	r0, r0, r2
     ce8:	00001294 	muleq	r0, r4, r2
     cec:	0000129a 	muleq	r0, sl, r2
	...
     cf8:	0000125e 	andeq	r1, r0, lr, asr r2
     cfc:	00001260 	andeq	r1, r0, r0, ror #4
     d00:	00001266 	andeq	r1, r0, r6, ror #4
     d04:	00001286 	andeq	r1, r0, r6, lsl #5
	...
     d10:	00001290 	muleq	r0, r0, r2
     d14:	00001294 	muleq	r0, r4, r2
     d18:	0000129a 	muleq	r0, sl, r2
     d1c:	000012da 	ldrdeq	r1, [r0], -sl
     d20:	000012de 	ldrdeq	r1, [r0], -lr
     d24:	000012e4 	andeq	r1, r0, r4, ror #5
	...
     d30:	000012a8 	andeq	r1, r0, r8, lsr #5
     d34:	000012aa 	andeq	r1, r0, sl, lsr #5
     d38:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
     d3c:	000012d0 	ldrdeq	r1, [r0], -r0
	...
     d48:	000012da 	ldrdeq	r1, [r0], -sl
     d4c:	000012de 	ldrdeq	r1, [r0], -lr
     d50:	000012e4 	andeq	r1, r0, r4, ror #5
     d54:	00001324 	andeq	r1, r0, r4, lsr #6
     d58:	00001328 	andeq	r1, r0, r8, lsr #6
     d5c:	0000132e 	andeq	r1, r0, lr, lsr #6
	...
     d68:	000012f2 	strdeq	r1, [r0], -r2
     d6c:	000012f4 	strdeq	r1, [r0], -r4
     d70:	000012fa 	strdeq	r1, [r0], -sl
     d74:	0000131a 	andeq	r1, r0, sl, lsl r3
	...
     d80:	00001324 	andeq	r1, r0, r4, lsr #6
     d84:	00001328 	andeq	r1, r0, r8, lsr #6
     d88:	0000132e 	andeq	r1, r0, lr, lsr #6
     d8c:	0000136e 	andeq	r1, r0, lr, ror #6
     d90:	00001372 	andeq	r1, r0, r2, ror r3
     d94:	00001378 	andeq	r1, r0, r8, ror r3
	...
     da0:	0000133c 	andeq	r1, r0, ip, lsr r3
     da4:	0000133e 	andeq	r1, r0, lr, lsr r3
     da8:	00001344 	andeq	r1, r0, r4, asr #6
     dac:	00001364 	andeq	r1, r0, r4, ror #6
	...
     db8:	0000136e 	andeq	r1, r0, lr, ror #6
     dbc:	00001372 	andeq	r1, r0, r2, ror r3
     dc0:	00001378 	andeq	r1, r0, r8, ror r3
     dc4:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
     dc8:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     dcc:	000013c2 	andeq	r1, r0, r2, asr #7
	...
     dd8:	00001386 	andeq	r1, r0, r6, lsl #7
     ddc:	00001388 	andeq	r1, r0, r8, lsl #7
     de0:	0000138e 	andeq	r1, r0, lr, lsl #7
     de4:	000013ae 	andeq	r1, r0, lr, lsr #7
	...
     df0:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
     df4:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     df8:	000013c2 	andeq	r1, r0, r2, asr #7
     dfc:	00001402 	andeq	r1, r0, r2, lsl #8
     e00:	00001406 	andeq	r1, r0, r6, lsl #8
     e04:	0000140c 	andeq	r1, r0, ip, lsl #8
	...
     e10:	000013d0 	ldrdeq	r1, [r0], -r0
     e14:	000013d2 	ldrdeq	r1, [r0], -r2
     e18:	000013d8 	ldrdeq	r1, [r0], -r8
     e1c:	000013f8 	strdeq	r1, [r0], -r8
	...
     e28:	00001402 	andeq	r1, r0, r2, lsl #8
     e2c:	00001406 	andeq	r1, r0, r6, lsl #8
     e30:	0000140c 	andeq	r1, r0, ip, lsl #8
     e34:	00001452 	andeq	r1, r0, r2, asr r4
     e38:	00001456 	andeq	r1, r0, r6, asr r4
     e3c:	0000145c 	andeq	r1, r0, ip, asr r4
	...
     e48:	0000141a 	andeq	r1, r0, sl, lsl r4
     e4c:	0000141c 	andeq	r1, r0, ip, lsl r4
     e50:	00001422 	andeq	r1, r0, r2, lsr #8
     e54:	00001448 	andeq	r1, r0, r8, asr #8
	...
     e60:	00001452 	andeq	r1, r0, r2, asr r4
     e64:	00001456 	andeq	r1, r0, r6, asr r4
     e68:	0000145c 	andeq	r1, r0, ip, asr r4
     e6c:	0000149a 	muleq	r0, sl, r4
     e70:	0000149e 	muleq	r0, lr, r4
     e74:	000014a4 	andeq	r1, r0, r4, lsr #9
	...
     e80:	0000146a 	andeq	r1, r0, sl, ror #8
     e84:	0000146c 	andeq	r1, r0, ip, ror #8
     e88:	00001472 	andeq	r1, r0, r2, ror r4
     e8c:	00001490 	muleq	r0, r0, r4
	...
     e98:	0000149a 	muleq	r0, sl, r4
     e9c:	0000149e 	muleq	r0, lr, r4
     ea0:	000014a4 	andeq	r1, r0, r4, lsr #9
     ea4:	000014e4 	andeq	r1, r0, r4, ror #9
     ea8:	000014e8 	andeq	r1, r0, r8, ror #9
     eac:	000014ee 	andeq	r1, r0, lr, ror #9
	...
     eb8:	000014b2 			; <UNDEFINED> instruction: 0x000014b2
     ebc:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     ec0:	000014ba 			; <UNDEFINED> instruction: 0x000014ba
     ec4:	000014da 	ldrdeq	r1, [r0], -sl
	...
     ed0:	000014e4 	andeq	r1, r0, r4, ror #9
     ed4:	000014e8 	andeq	r1, r0, r8, ror #9
     ed8:	000014ee 	andeq	r1, r0, lr, ror #9
     edc:	0000152e 	andeq	r1, r0, lr, lsr #10
     ee0:	00001532 	andeq	r1, r0, r2, lsr r5
     ee4:	00001538 	andeq	r1, r0, r8, lsr r5
	...
     ef0:	000014fc 	strdeq	r1, [r0], -ip
     ef4:	000014fe 	strdeq	r1, [r0], -lr
     ef8:	00001504 	andeq	r1, r0, r4, lsl #10
     efc:	00001524 	andeq	r1, r0, r4, lsr #10
	...
     f08:	0000152e 	andeq	r1, r0, lr, lsr #10
     f0c:	00001532 	andeq	r1, r0, r2, lsr r5
     f10:	00001538 	andeq	r1, r0, r8, lsr r5
     f14:	00001578 	andeq	r1, r0, r8, ror r5
     f18:	0000157c 	andeq	r1, r0, ip, ror r5
     f1c:	00001582 	andeq	r1, r0, r2, lsl #11
	...
     f28:	00001546 	andeq	r1, r0, r6, asr #10
     f2c:	00001548 	andeq	r1, r0, r8, asr #10
     f30:	0000154e 	andeq	r1, r0, lr, asr #10
     f34:	0000156e 	andeq	r1, r0, lr, ror #10
	...
     f40:	00001578 	andeq	r1, r0, r8, ror r5
     f44:	0000157c 	andeq	r1, r0, ip, ror r5
     f48:	00001582 	andeq	r1, r0, r2, lsl #11
     f4c:	000015c2 	andeq	r1, r0, r2, asr #11
     f50:	000015c6 	andeq	r1, r0, r6, asr #11
     f54:	000015cc 	andeq	r1, r0, ip, asr #11
	...
     f60:	00001590 	muleq	r0, r0, r5
     f64:	00001592 	muleq	r0, r2, r5
     f68:	00001598 	muleq	r0, r8, r5
     f6c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
	...
     f78:	000015c2 	andeq	r1, r0, r2, asr #11
     f7c:	000015c6 	andeq	r1, r0, r6, asr #11
     f80:	000015cc 	andeq	r1, r0, ip, asr #11
     f84:	00001612 	andeq	r1, r0, r2, lsl r6
     f88:	00001616 	andeq	r1, r0, r6, lsl r6
     f8c:	0000161c 	andeq	r1, r0, ip, lsl r6
	...
     f98:	000015da 	ldrdeq	r1, [r0], -sl
     f9c:	000015dc 	ldrdeq	r1, [r0], -ip
     fa0:	000015e2 	andeq	r1, r0, r2, ror #11
     fa4:	00001608 	andeq	r1, r0, r8, lsl #12
	...
     fb0:	00001612 	andeq	r1, r0, r2, lsl r6
     fb4:	00001616 	andeq	r1, r0, r6, lsl r6
     fb8:	0000161c 	andeq	r1, r0, ip, lsl r6
     fbc:	00001660 	andeq	r1, r0, r0, ror #12
     fc0:	00001664 	andeq	r1, r0, r4, ror #12
     fc4:	0000166a 	andeq	r1, r0, sl, ror #12
	...
     fd0:	0000162a 	andeq	r1, r0, sl, lsr #12
     fd4:	0000162c 	andeq	r1, r0, ip, lsr #12
     fd8:	00001632 	andeq	r1, r0, r2, lsr r6
     fdc:	00001656 	andeq	r1, r0, r6, asr r6
	...
     fe8:	00001660 	andeq	r1, r0, r0, ror #12
     fec:	00001664 	andeq	r1, r0, r4, ror #12
     ff0:	0000166a 	andeq	r1, r0, sl, ror #12
     ff4:	000016a8 	andeq	r1, r0, r8, lsr #13
     ff8:	000016ac 	andeq	r1, r0, ip, lsr #13
     ffc:	000016b2 			; <UNDEFINED> instruction: 0x000016b2
	...
    1008:	00001678 	andeq	r1, r0, r8, ror r6
    100c:	0000167a 	andeq	r1, r0, sl, ror r6
    1010:	00001680 	andeq	r1, r0, r0, lsl #13
    1014:	0000169e 	muleq	r0, lr, r6
	...
    1020:	000016a8 	andeq	r1, r0, r8, lsr #13
    1024:	000016ac 	andeq	r1, r0, ip, lsr #13
    1028:	000016b2 			; <UNDEFINED> instruction: 0x000016b2
    102c:	000016f2 	strdeq	r1, [r0], -r2
    1030:	000016f6 	strdeq	r1, [r0], -r6
    1034:	000016fc 	strdeq	r1, [r0], -ip
	...
    1040:	000016c0 	andeq	r1, r0, r0, asr #13
    1044:	000016c2 	andeq	r1, r0, r2, asr #13
    1048:	000016c8 	andeq	r1, r0, r8, asr #13
    104c:	000016e8 	andeq	r1, r0, r8, ror #13
	...
    1058:	000016f2 	strdeq	r1, [r0], -r2
    105c:	000016f6 	strdeq	r1, [r0], -r6
    1060:	000016fc 	strdeq	r1, [r0], -ip
    1064:	0000173c 	andeq	r1, r0, ip, lsr r7
    1068:	00001740 	andeq	r1, r0, r0, asr #14
    106c:	00001746 	andeq	r1, r0, r6, asr #14
	...
    1078:	0000170a 	andeq	r1, r0, sl, lsl #14
    107c:	0000170c 	andeq	r1, r0, ip, lsl #14
    1080:	00001712 	andeq	r1, r0, r2, lsl r7
    1084:	00001732 	andeq	r1, r0, r2, lsr r7
	...
    1090:	0000173c 	andeq	r1, r0, ip, lsr r7
    1094:	00001740 	andeq	r1, r0, r0, asr #14
    1098:	00001746 	andeq	r1, r0, r6, asr #14
    109c:	00001786 	andeq	r1, r0, r6, lsl #15
    10a0:	0000178a 	andeq	r1, r0, sl, lsl #15
    10a4:	00001790 	muleq	r0, r0, r7
	...
    10b0:	00001754 	andeq	r1, r0, r4, asr r7
    10b4:	00001756 	andeq	r1, r0, r6, asr r7
    10b8:	0000175c 	andeq	r1, r0, ip, asr r7
    10bc:	0000177c 	andeq	r1, r0, ip, ror r7
	...
    10c8:	00001786 	andeq	r1, r0, r6, lsl #15
    10cc:	0000178a 	andeq	r1, r0, sl, lsl #15
    10d0:	00001790 	muleq	r0, r0, r7
    10d4:	000017d0 	ldrdeq	r1, [r0], -r0
    10d8:	000017d4 	ldrdeq	r1, [r0], -r4
    10dc:	000017da 	ldrdeq	r1, [r0], -sl
	...
    10e8:	0000179e 	muleq	r0, lr, r7
    10ec:	000017a0 	andeq	r1, r0, r0, lsr #15
    10f0:	000017a6 	andeq	r1, r0, r6, lsr #15
    10f4:	000017c6 	andeq	r1, r0, r6, asr #15
	...
    1100:	000017d0 	ldrdeq	r1, [r0], -r0
    1104:	000017d4 	ldrdeq	r1, [r0], -r4
    1108:	000017da 	ldrdeq	r1, [r0], -sl
    110c:	0000181a 	andeq	r1, r0, sl, lsl r8
    1110:	0000181e 	andeq	r1, r0, lr, lsl r8
    1114:	00001824 	andeq	r1, r0, r4, lsr #16
	...
    1120:	000017e8 	andeq	r1, r0, r8, ror #15
    1124:	000017ea 	andeq	r1, r0, sl, ror #15
    1128:	000017f0 	strdeq	r1, [r0], -r0
    112c:	00001810 	andeq	r1, r0, r0, lsl r8
	...
    1138:	0000181a 	andeq	r1, r0, sl, lsl r8
    113c:	0000181e 	andeq	r1, r0, lr, lsl r8
    1140:	00001824 	andeq	r1, r0, r4, lsr #16
    1144:	00001864 	andeq	r1, r0, r4, ror #16
    1148:	00001868 	andeq	r1, r0, r8, ror #16
    114c:	0000186e 	andeq	r1, r0, lr, ror #16
	...
    1158:	00001832 	andeq	r1, r0, r2, lsr r8
    115c:	00001834 	andeq	r1, r0, r4, lsr r8
    1160:	0000183a 	andeq	r1, r0, sl, lsr r8
    1164:	0000185a 	andeq	r1, r0, sl, asr r8
	...
    1170:	00001864 	andeq	r1, r0, r4, ror #16
    1174:	00001868 	andeq	r1, r0, r8, ror #16
    1178:	0000186e 	andeq	r1, r0, lr, ror #16
    117c:	000018ae 	andeq	r1, r0, lr, lsr #17
    1180:	000018b2 			; <UNDEFINED> instruction: 0x000018b2
    1184:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
	...
    1190:	0000187c 	andeq	r1, r0, ip, ror r8
    1194:	0000187e 	andeq	r1, r0, lr, ror r8
    1198:	00001884 	andeq	r1, r0, r4, lsl #17
    119c:	000018a4 	andeq	r1, r0, r4, lsr #17
	...
    11a8:	000018ae 	andeq	r1, r0, lr, lsr #17
    11ac:	000018b2 			; <UNDEFINED> instruction: 0x000018b2
    11b0:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
    11b4:	000018f8 	strdeq	r1, [r0], -r8
    11b8:	000018fc 	strdeq	r1, [r0], -ip
    11bc:	00001902 	andeq	r1, r0, r2, lsl #18
	...
    11c8:	000018c6 	andeq	r1, r0, r6, asr #17
    11cc:	000018c8 	andeq	r1, r0, r8, asr #17
    11d0:	000018ce 	andeq	r1, r0, lr, asr #17
    11d4:	000018ee 	andeq	r1, r0, lr, ror #17
	...
    11e0:	000018f8 	strdeq	r1, [r0], -r8
    11e4:	000018fc 	strdeq	r1, [r0], -ip
    11e8:	00001902 	andeq	r1, r0, r2, lsl #18
    11ec:	00001942 	andeq	r1, r0, r2, asr #18
    11f0:	00001946 	andeq	r1, r0, r6, asr #18
    11f4:	0000194c 	andeq	r1, r0, ip, asr #18
	...
    1200:	00001910 	andeq	r1, r0, r0, lsl r9
    1204:	00001912 	andeq	r1, r0, r2, lsl r9
    1208:	00001918 	andeq	r1, r0, r8, lsl r9
    120c:	00001938 	andeq	r1, r0, r8, lsr r9
	...
    1218:	00001942 	andeq	r1, r0, r2, asr #18
    121c:	00001946 	andeq	r1, r0, r6, asr #18
    1220:	0000194c 	andeq	r1, r0, ip, asr #18
    1224:	0000198c 	andeq	r1, r0, ip, lsl #19
    1228:	00001990 	muleq	r0, r0, r9
    122c:	00001996 	muleq	r0, r6, r9
	...
    1238:	0000195a 	andeq	r1, r0, sl, asr r9
    123c:	0000195c 	andeq	r1, r0, ip, asr r9
    1240:	00001962 	andeq	r1, r0, r2, ror #18
    1244:	00001982 	andeq	r1, r0, r2, lsl #19
	...
    1250:	0000198c 	andeq	r1, r0, ip, lsl #19
    1254:	00001990 	muleq	r0, r0, r9
    1258:	00001996 	muleq	r0, r6, r9
    125c:	000019d6 	ldrdeq	r1, [r0], -r6
    1260:	000019da 	ldrdeq	r1, [r0], -sl
    1264:	000019e0 	andeq	r1, r0, r0, ror #19
	...
    1270:	000019a4 	andeq	r1, r0, r4, lsr #19
    1274:	000019a6 	andeq	r1, r0, r6, lsr #19
    1278:	000019ac 	andeq	r1, r0, ip, lsr #19
    127c:	000019cc 	andeq	r1, r0, ip, asr #19
	...
    1288:	000019d6 	ldrdeq	r1, [r0], -r6
    128c:	000019da 	ldrdeq	r1, [r0], -sl
    1290:	000019e0 	andeq	r1, r0, r0, ror #19
    1294:	00001a20 	andeq	r1, r0, r0, lsr #20
    1298:	00001a24 	andeq	r1, r0, r4, lsr #20
    129c:	00001a2a 	andeq	r1, r0, sl, lsr #20
	...
    12a8:	000019ee 	andeq	r1, r0, lr, ror #19
    12ac:	000019f0 	strdeq	r1, [r0], -r0
    12b0:	000019f6 	strdeq	r1, [r0], -r6
    12b4:	00001a16 	andeq	r1, r0, r6, lsl sl
	...
    12c0:	00001a20 	andeq	r1, r0, r0, lsr #20
    12c4:	00001a24 	andeq	r1, r0, r4, lsr #20
    12c8:	00001a2a 	andeq	r1, r0, sl, lsr #20
    12cc:	00001a6a 	andeq	r1, r0, sl, ror #20
    12d0:	00001a6e 	andeq	r1, r0, lr, ror #20
    12d4:	00001a74 	andeq	r1, r0, r4, ror sl
	...
    12e0:	00001a38 	andeq	r1, r0, r8, lsr sl
    12e4:	00001a3a 	andeq	r1, r0, sl, lsr sl
    12e8:	00001a40 	andeq	r1, r0, r0, asr #20
    12ec:	00001a60 	andeq	r1, r0, r0, ror #20
	...
    12f8:	00001a6a 	andeq	r1, r0, sl, ror #20
    12fc:	00001a6e 	andeq	r1, r0, lr, ror #20
    1300:	00001a74 	andeq	r1, r0, r4, ror sl
    1304:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    1308:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    130c:	00001abe 			; <UNDEFINED> instruction: 0x00001abe
	...
    1318:	00001a82 	andeq	r1, r0, r2, lsl #21
    131c:	00001a84 	andeq	r1, r0, r4, lsl #21
    1320:	00001a8a 	andeq	r1, r0, sl, lsl #21
    1324:	00001aaa 	andeq	r1, r0, sl, lsr #21
	...
    1330:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    1334:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    1338:	00001abe 			; <UNDEFINED> instruction: 0x00001abe
    133c:	00001afe 	strdeq	r1, [r0], -lr
    1340:	00001b02 	andeq	r1, r0, r2, lsl #22
    1344:	00001b08 	andeq	r1, r0, r8, lsl #22
	...
    1350:	00001acc 	andeq	r1, r0, ip, asr #21
    1354:	00001ace 	andeq	r1, r0, lr, asr #21
    1358:	00001ad4 	ldrdeq	r1, [r0], -r4
    135c:	00001af4 	strdeq	r1, [r0], -r4
	...
    1368:	00001afe 	strdeq	r1, [r0], -lr
    136c:	00001b02 	andeq	r1, r0, r2, lsl #22
    1370:	00001b08 	andeq	r1, r0, r8, lsl #22
    1374:	00001b48 	andeq	r1, r0, r8, asr #22
    1378:	00001b4c 	andeq	r1, r0, ip, asr #22
    137c:	00001b52 	andeq	r1, r0, r2, asr fp
	...
    1388:	00001b16 	andeq	r1, r0, r6, lsl fp
    138c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1390:	00001b1e 	andeq	r1, r0, lr, lsl fp
    1394:	00001b3e 	andeq	r1, r0, lr, lsr fp
	...
    13a0:	00001b48 	andeq	r1, r0, r8, asr #22
    13a4:	00001b4c 	andeq	r1, r0, ip, asr #22
    13a8:	00001b52 	andeq	r1, r0, r2, asr fp
    13ac:	00001b92 	muleq	r0, r2, fp
    13b0:	00001b96 	muleq	r0, r6, fp
    13b4:	00001b9c 	muleq	r0, ip, fp
	...
    13c0:	00001b60 	andeq	r1, r0, r0, ror #22
    13c4:	00001b62 	andeq	r1, r0, r2, ror #22
    13c8:	00001b68 	andeq	r1, r0, r8, ror #22
    13cc:	00001b88 	andeq	r1, r0, r8, lsl #23
	...
    13d8:	00001b92 	muleq	r0, r2, fp
    13dc:	00001b96 	muleq	r0, r6, fp
    13e0:	00001b9c 	muleq	r0, ip, fp
    13e4:	00001bdc 	ldrdeq	r1, [r0], -ip
    13e8:	00001be0 	andeq	r1, r0, r0, ror #23
    13ec:	00001be6 	andeq	r1, r0, r6, ror #23
	...
    13f8:	00001baa 	andeq	r1, r0, sl, lsr #23
    13fc:	00001bac 	andeq	r1, r0, ip, lsr #23
    1400:	00001bb2 			; <UNDEFINED> instruction: 0x00001bb2
    1404:	00001bd2 	ldrdeq	r1, [r0], -r2
	...
    1410:	00001bdc 	ldrdeq	r1, [r0], -ip
    1414:	00001be0 	andeq	r1, r0, r0, ror #23
    1418:	00001be6 	andeq	r1, r0, r6, ror #23
    141c:	00001c26 	andeq	r1, r0, r6, lsr #24
    1420:	00001c2a 	andeq	r1, r0, sl, lsr #24
    1424:	00001c30 	andeq	r1, r0, r0, lsr ip
	...
    1430:	00001bf4 	strdeq	r1, [r0], -r4
    1434:	00001bf6 	strdeq	r1, [r0], -r6
    1438:	00001bfc 	strdeq	r1, [r0], -ip
    143c:	00001c1c 	andeq	r1, r0, ip, lsl ip
	...
    1448:	00001c26 	andeq	r1, r0, r6, lsr #24
    144c:	00001c2a 	andeq	r1, r0, sl, lsr #24
    1450:	00001c30 	andeq	r1, r0, r0, lsr ip
    1454:	00001c70 	andeq	r1, r0, r0, ror ip
    1458:	00001c74 	andeq	r1, r0, r4, ror ip
    145c:	00001c7a 	andeq	r1, r0, sl, ror ip
	...
    1468:	00001c3e 	andeq	r1, r0, lr, lsr ip
    146c:	00001c40 	andeq	r1, r0, r0, asr #24
    1470:	00001c46 	andeq	r1, r0, r6, asr #24
    1474:	00001c66 	andeq	r1, r0, r6, ror #24
	...
    1480:	00001c70 	andeq	r1, r0, r0, ror ip
    1484:	00001c74 	andeq	r1, r0, r4, ror ip
    1488:	00001c7a 	andeq	r1, r0, sl, ror ip
    148c:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
    1490:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    1494:	00001cc4 	andeq	r1, r0, r4, asr #25
	...
    14a0:	00001c88 	andeq	r1, r0, r8, lsl #25
    14a4:	00001c8a 	andeq	r1, r0, sl, lsl #25
    14a8:	00001c90 	muleq	r0, r0, ip
    14ac:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
	...
    14b8:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
    14bc:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    14c0:	00001cc4 	andeq	r1, r0, r4, asr #25
    14c4:	00001d0a 	andeq	r1, r0, sl, lsl #26
    14c8:	00001d0e 	andeq	r1, r0, lr, lsl #26
    14cc:	00001d14 	andeq	r1, r0, r4, lsl sp
	...
    14d8:	00001cd2 	ldrdeq	r1, [r0], -r2
    14dc:	00001cd4 	ldrdeq	r1, [r0], -r4
    14e0:	00001cda 	ldrdeq	r1, [r0], -sl
    14e4:	00001d00 	andeq	r1, r0, r0, lsl #26
	...
    14f0:	00001d0a 	andeq	r1, r0, sl, lsl #26
    14f4:	00001d0e 	andeq	r1, r0, lr, lsl #26
    14f8:	00001d14 	andeq	r1, r0, r4, lsl sp
    14fc:	00001d52 	andeq	r1, r0, r2, asr sp
    1500:	00001d56 	andeq	r1, r0, r6, asr sp
    1504:	00001d5c 	andeq	r1, r0, ip, asr sp
	...
    1510:	00001d22 	andeq	r1, r0, r2, lsr #26
    1514:	00001d24 	andeq	r1, r0, r4, lsr #26
    1518:	00001d2a 	andeq	r1, r0, sl, lsr #26
    151c:	00001d48 	andeq	r1, r0, r8, asr #26
	...
    1528:	00001d52 	andeq	r1, r0, r2, asr sp
    152c:	00001d56 	andeq	r1, r0, r6, asr sp
    1530:	00001d5c 	andeq	r1, r0, ip, asr sp
    1534:	00001d9c 	muleq	r0, ip, sp
    1538:	00001da0 	andeq	r1, r0, r0, lsr #27
    153c:	00001da6 	andeq	r1, r0, r6, lsr #27
	...
    1548:	00001d6a 	andeq	r1, r0, sl, ror #26
    154c:	00001d6c 	andeq	r1, r0, ip, ror #26
    1550:	00001d72 	andeq	r1, r0, r2, ror sp
    1554:	00001d92 	muleq	r0, r2, sp
	...
    1560:	00001d9c 	muleq	r0, ip, sp
    1564:	00001da0 	andeq	r1, r0, r0, lsr #27
    1568:	00001da6 	andeq	r1, r0, r6, lsr #27
    156c:	00001de6 	andeq	r1, r0, r6, ror #27
    1570:	00001dea 	andeq	r1, r0, sl, ror #27
    1574:	00001df0 	strdeq	r1, [r0], -r0
	...
    1580:	00001db4 			; <UNDEFINED> instruction: 0x00001db4
    1584:	00001db6 			; <UNDEFINED> instruction: 0x00001db6
    1588:	00001dbc 			; <UNDEFINED> instruction: 0x00001dbc
    158c:	00001ddc 	ldrdeq	r1, [r0], -ip
	...
    1598:	00001de6 	andeq	r1, r0, r6, ror #27
    159c:	00001dea 	andeq	r1, r0, sl, ror #27
    15a0:	00001df0 	strdeq	r1, [r0], -r0
    15a4:	00001e30 	andeq	r1, r0, r0, lsr lr
    15a8:	00001e34 	andeq	r1, r0, r4, lsr lr
    15ac:	00001e3a 	andeq	r1, r0, sl, lsr lr
	...
    15b8:	00001dfe 	strdeq	r1, [r0], -lr
    15bc:	00001e00 	andeq	r1, r0, r0, lsl #28
    15c0:	00001e06 	andeq	r1, r0, r6, lsl #28
    15c4:	00001e26 	andeq	r1, r0, r6, lsr #28
	...
    15d0:	00001e30 	andeq	r1, r0, r0, lsr lr
    15d4:	00001e34 	andeq	r1, r0, r4, lsr lr
    15d8:	00001e3a 	andeq	r1, r0, sl, lsr lr
    15dc:	00001e7a 	andeq	r1, r0, sl, ror lr
    15e0:	00001e7e 	andeq	r1, r0, lr, ror lr
    15e4:	00001e84 	andeq	r1, r0, r4, lsl #29
	...
    15f0:	00001e48 	andeq	r1, r0, r8, asr #28
    15f4:	00001e4a 	andeq	r1, r0, sl, asr #28
    15f8:	00001e50 	andeq	r1, r0, r0, asr lr
    15fc:	00001e70 	andeq	r1, r0, r0, ror lr
	...
    1608:	00001e7a 	andeq	r1, r0, sl, ror lr
    160c:	00001e7e 	andeq	r1, r0, lr, ror lr
    1610:	00001e84 	andeq	r1, r0, r4, lsl #29
    1614:	00001eca 	andeq	r1, r0, sl, asr #29
    1618:	00001ece 	andeq	r1, r0, lr, asr #29
    161c:	00001ed4 	ldrdeq	r1, [r0], -r4
	...
    1628:	00001e92 	muleq	r0, r2, lr
    162c:	00001e94 	muleq	r0, r4, lr
    1630:	00001e9a 	muleq	r0, sl, lr
    1634:	00001ec0 	andeq	r1, r0, r0, asr #29
	...
    1640:	00001eca 	andeq	r1, r0, sl, asr #29
    1644:	00001ece 	andeq	r1, r0, lr, asr #29
    1648:	00001ed4 	ldrdeq	r1, [r0], -r4
    164c:	00001f12 	andeq	r1, r0, r2, lsl pc
    1650:	00001f16 	andeq	r1, r0, r6, lsl pc
    1654:	00001f1c 	andeq	r1, r0, ip, lsl pc
	...
    1660:	00001ee2 	andeq	r1, r0, r2, ror #29
    1664:	00001ee4 	andeq	r1, r0, r4, ror #29
    1668:	00001eea 	andeq	r1, r0, sl, ror #29
    166c:	00001f08 	andeq	r1, r0, r8, lsl #30
	...
    1678:	00001f12 	andeq	r1, r0, r2, lsl pc
    167c:	00001f16 	andeq	r1, r0, r6, lsl pc
    1680:	00001f1c 	andeq	r1, r0, ip, lsl pc
    1684:	00001f5c 	andeq	r1, r0, ip, asr pc
    1688:	00001f60 	andeq	r1, r0, r0, ror #30
    168c:	00001f66 	andeq	r1, r0, r6, ror #30
	...
    1698:	00001f2a 	andeq	r1, r0, sl, lsr #30
    169c:	00001f2c 	andeq	r1, r0, ip, lsr #30
    16a0:	00001f32 	andeq	r1, r0, r2, lsr pc
    16a4:	00001f52 	andeq	r1, r0, r2, asr pc
	...
    16b0:	00001f5c 	andeq	r1, r0, ip, asr pc
    16b4:	00001f60 	andeq	r1, r0, r0, ror #30
    16b8:	00001f66 	andeq	r1, r0, r6, ror #30
    16bc:	00001fa6 	andeq	r1, r0, r6, lsr #31
    16c0:	00001faa 	andeq	r1, r0, sl, lsr #31
    16c4:	00001fb0 			; <UNDEFINED> instruction: 0x00001fb0
	...
    16d0:	00001f74 	andeq	r1, r0, r4, ror pc
    16d4:	00001f76 	andeq	r1, r0, r6, ror pc
    16d8:	00001f7c 	andeq	r1, r0, ip, ror pc
    16dc:	00001f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
	...
    16e8:	00001fa6 	andeq	r1, r0, r6, lsr #31
    16ec:	00001faa 	andeq	r1, r0, sl, lsr #31
    16f0:	00001fb0 			; <UNDEFINED> instruction: 0x00001fb0
    16f4:	00001ff0 	strdeq	r1, [r0], -r0
    16f8:	00001ff4 	strdeq	r1, [r0], -r4
    16fc:	00001ffa 	strdeq	r1, [r0], -sl
	...
    1708:	00001fbe 			; <UNDEFINED> instruction: 0x00001fbe
    170c:	00001fc0 	andeq	r1, r0, r0, asr #31
    1710:	00001fc6 	andeq	r1, r0, r6, asr #31
    1714:	00001fe6 	andeq	r1, r0, r6, ror #31
	...
    1720:	00001ff0 	strdeq	r1, [r0], -r0
    1724:	00001ff4 	strdeq	r1, [r0], -r4
    1728:	00001ffa 	strdeq	r1, [r0], -sl
    172c:	0000203a 	andeq	r2, r0, sl, lsr r0
    1730:	0000203e 	andeq	r2, r0, lr, lsr r0
    1734:	00002044 	andeq	r2, r0, r4, asr #32
	...
    1740:	00002008 	andeq	r2, r0, r8
    1744:	0000200a 	andeq	r2, r0, sl
    1748:	00002010 	andeq	r2, r0, r0, lsl r0
    174c:	00002030 	andeq	r2, r0, r0, lsr r0
	...
    1758:	0000203a 	andeq	r2, r0, sl, lsr r0
    175c:	0000203e 	andeq	r2, r0, lr, lsr r0
    1760:	00002044 	andeq	r2, r0, r4, asr #32
    1764:	00002084 	andeq	r2, r0, r4, lsl #1
    1768:	00002088 	andeq	r2, r0, r8, lsl #1
    176c:	0000208e 	andeq	r2, r0, lr, lsl #1
	...
    1778:	00002052 	andeq	r2, r0, r2, asr r0
    177c:	00002054 	andeq	r2, r0, r4, asr r0
    1780:	0000205a 	andeq	r2, r0, sl, asr r0
    1784:	0000207a 	andeq	r2, r0, sl, ror r0
	...
    1790:	00002084 	andeq	r2, r0, r4, lsl #1
    1794:	00002088 	andeq	r2, r0, r8, lsl #1
    1798:	0000208e 	andeq	r2, r0, lr, lsl #1
    179c:	000020ce 	andeq	r2, r0, lr, asr #1
    17a0:	000020d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    17a4:	000020d8 	ldrdeq	r2, [r0], -r8
	...
    17b0:	0000209c 	muleq	r0, ip, r0
    17b4:	0000209e 	muleq	r0, lr, r0
    17b8:	000020a4 	andeq	r2, r0, r4, lsr #1
    17bc:	000020c4 	andeq	r2, r0, r4, asr #1
	...
    17c8:	000020ce 	andeq	r2, r0, lr, asr #1
    17cc:	000020d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    17d0:	000020d8 	ldrdeq	r2, [r0], -r8
    17d4:	00002118 	andeq	r2, r0, r8, lsl r1
    17d8:	0000211c 	andeq	r2, r0, ip, lsl r1
    17dc:	00002122 	andeq	r2, r0, r2, lsr #2
	...
    17e8:	000020e6 	andeq	r2, r0, r6, ror #1
    17ec:	000020e8 	andeq	r2, r0, r8, ror #1
    17f0:	000020ee 	andeq	r2, r0, lr, ror #1
    17f4:	0000210e 	andeq	r2, r0, lr, lsl #2
	...
    1800:	00002118 	andeq	r2, r0, r8, lsl r1
    1804:	0000211c 	andeq	r2, r0, ip, lsl r1
    1808:	00002122 	andeq	r2, r0, r2, lsr #2
    180c:	00002162 	andeq	r2, r0, r2, ror #2
    1810:	00002166 	andeq	r2, r0, r6, ror #2
    1814:	0000216c 	andeq	r2, r0, ip, ror #2
	...
    1820:	00002130 	andeq	r2, r0, r0, lsr r1
    1824:	00002132 	andeq	r2, r0, r2, lsr r1
    1828:	00002138 	andeq	r2, r0, r8, lsr r1
    182c:	00002158 	andeq	r2, r0, r8, asr r1
	...
    1838:	00002162 	andeq	r2, r0, r2, ror #2
    183c:	00002166 	andeq	r2, r0, r6, ror #2
    1840:	0000216c 	andeq	r2, r0, ip, ror #2
    1844:	000021ac 	andeq	r2, r0, ip, lsr #3
    1848:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
    184c:	000021b6 			; <UNDEFINED> instruction: 0x000021b6
	...
    1858:	0000217a 	andeq	r2, r0, sl, ror r1
    185c:	0000217c 	andeq	r2, r0, ip, ror r1
    1860:	00002182 	andeq	r2, r0, r2, lsl #3
    1864:	000021a2 	andeq	r2, r0, r2, lsr #3
	...
    1870:	000021ac 	andeq	r2, r0, ip, lsr #3
    1874:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
    1878:	000021b6 			; <UNDEFINED> instruction: 0x000021b6
    187c:	000021f6 	strdeq	r2, [r0], -r6
    1880:	000021fa 	strdeq	r2, [r0], -sl
    1884:	00002200 	andeq	r2, r0, r0, lsl #4
	...
    1890:	000021c4 	andeq	r2, r0, r4, asr #3
    1894:	000021c6 	andeq	r2, r0, r6, asr #3
    1898:	000021cc 	andeq	r2, r0, ip, asr #3
    189c:	000021ec 	andeq	r2, r0, ip, ror #3
	...
    18a8:	000021f6 	strdeq	r2, [r0], -r6
    18ac:	000021fa 	strdeq	r2, [r0], -sl
    18b0:	00002200 	andeq	r2, r0, r0, lsl #4
    18b4:	00002240 	andeq	r2, r0, r0, asr #4
    18b8:	00002244 	andeq	r2, r0, r4, asr #4
    18bc:	0000224a 	andeq	r2, r0, sl, asr #4
	...
    18c8:	0000220e 	andeq	r2, r0, lr, lsl #4
    18cc:	00002210 	andeq	r2, r0, r0, lsl r2
    18d0:	00002216 	andeq	r2, r0, r6, lsl r2
    18d4:	00002236 	andeq	r2, r0, r6, lsr r2
	...
    18e0:	00002240 	andeq	r2, r0, r0, asr #4
    18e4:	00002244 	andeq	r2, r0, r4, asr #4
    18e8:	0000224a 	andeq	r2, r0, sl, asr #4
    18ec:	0000228a 	andeq	r2, r0, sl, lsl #5
    18f0:	0000228e 	andeq	r2, r0, lr, lsl #5
    18f4:	00002294 	muleq	r0, r4, r2
	...
    1900:	00002258 	andeq	r2, r0, r8, asr r2
    1904:	0000225a 	andeq	r2, r0, sl, asr r2
    1908:	00002260 	andeq	r2, r0, r0, ror #4
    190c:	00002280 	andeq	r2, r0, r0, lsl #5
	...
    1918:	0000228a 	andeq	r2, r0, sl, lsl #5
    191c:	0000228e 	andeq	r2, r0, lr, lsl #5
    1920:	00002294 	muleq	r0, r4, r2
    1924:	000022d4 	ldrdeq	r2, [r0], -r4
    1928:	000022d8 	ldrdeq	r2, [r0], -r8
    192c:	000022de 	ldrdeq	r2, [r0], -lr
	...
    1938:	000022a2 	andeq	r2, r0, r2, lsr #5
    193c:	000022a4 	andeq	r2, r0, r4, lsr #5
    1940:	000022aa 	andeq	r2, r0, sl, lsr #5
    1944:	000022ca 	andeq	r2, r0, sl, asr #5
	...
    1950:	000022d4 	ldrdeq	r2, [r0], -r4
    1954:	000022d8 	ldrdeq	r2, [r0], -r8
    1958:	000022de 	ldrdeq	r2, [r0], -lr
    195c:	0000231e 	andeq	r2, r0, lr, lsl r3
    1960:	00002322 	andeq	r2, r0, r2, lsr #6
    1964:	00002328 	andeq	r2, r0, r8, lsr #6
	...
    1970:	000022ec 	andeq	r2, r0, ip, ror #5
    1974:	000022ee 	andeq	r2, r0, lr, ror #5
    1978:	000022f4 	strdeq	r2, [r0], -r4
    197c:	00002314 	andeq	r2, r0, r4, lsl r3
	...
    1988:	0000231e 	andeq	r2, r0, lr, lsl r3
    198c:	00002322 	andeq	r2, r0, r2, lsr #6
    1990:	00002328 	andeq	r2, r0, r8, lsr #6
    1994:	00002368 	andeq	r2, r0, r8, ror #6
    1998:	0000236c 	andeq	r2, r0, ip, ror #6
    199c:	00002372 	andeq	r2, r0, r2, ror r3
	...
    19a8:	00002336 	andeq	r2, r0, r6, lsr r3
    19ac:	00002338 	andeq	r2, r0, r8, lsr r3
    19b0:	0000233e 	andeq	r2, r0, lr, lsr r3
    19b4:	0000235e 	andeq	r2, r0, lr, asr r3
	...
    19c0:	00002368 	andeq	r2, r0, r8, ror #6
    19c4:	0000236c 	andeq	r2, r0, ip, ror #6
    19c8:	00002372 	andeq	r2, r0, r2, ror r3
    19cc:	000023b2 			; <UNDEFINED> instruction: 0x000023b2
    19d0:	000023b6 			; <UNDEFINED> instruction: 0x000023b6
    19d4:	000023bc 			; <UNDEFINED> instruction: 0x000023bc
	...
    19e0:	00002380 	andeq	r2, r0, r0, lsl #7
    19e4:	00002382 	andeq	r2, r0, r2, lsl #7
    19e8:	00002388 	andeq	r2, r0, r8, lsl #7
    19ec:	000023a8 	andeq	r2, r0, r8, lsr #7
	...
    19f8:	000023b2 			; <UNDEFINED> instruction: 0x000023b2
    19fc:	000023b6 			; <UNDEFINED> instruction: 0x000023b6
    1a00:	000023bc 			; <UNDEFINED> instruction: 0x000023bc
    1a04:	000023fc 	strdeq	r2, [r0], -ip
    1a08:	00002400 	andeq	r2, r0, r0, lsl #8
    1a0c:	00002406 	andeq	r2, r0, r6, lsl #8
	...
    1a18:	000023ca 	andeq	r2, r0, sl, asr #7
    1a1c:	000023cc 	andeq	r2, r0, ip, asr #7
    1a20:	000023d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1a24:	000023f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
	...
    1a30:	000023fc 	strdeq	r2, [r0], -ip
    1a34:	00002400 	andeq	r2, r0, r0, lsl #8
    1a38:	00002406 	andeq	r2, r0, r6, lsl #8
    1a3c:	00002446 	andeq	r2, r0, r6, asr #8
    1a40:	0000244a 	andeq	r2, r0, sl, asr #8
    1a44:	00002450 	andeq	r2, r0, r0, asr r4
	...
    1a50:	00002414 	andeq	r2, r0, r4, lsl r4
    1a54:	00002416 	andeq	r2, r0, r6, lsl r4
    1a58:	0000241c 	andeq	r2, r0, ip, lsl r4
    1a5c:	0000243c 	andeq	r2, r0, ip, lsr r4
	...
    1a68:	00002446 	andeq	r2, r0, r6, asr #8
    1a6c:	0000244a 	andeq	r2, r0, sl, asr #8
    1a70:	00002450 	andeq	r2, r0, r0, asr r4
    1a74:	00002496 	muleq	r0, r6, r4
    1a78:	0000249a 	muleq	r0, sl, r4
    1a7c:	000024a0 	andeq	r2, r0, r0, lsr #9
	...
    1a88:	0000245e 	andeq	r2, r0, lr, asr r4
    1a8c:	00002460 	andeq	r2, r0, r0, ror #8
    1a90:	00002466 	andeq	r2, r0, r6, ror #8
    1a94:	0000248c 	andeq	r2, r0, ip, lsl #9
	...
    1aa0:	00002496 	muleq	r0, r6, r4
    1aa4:	0000249a 	muleq	r0, sl, r4
    1aa8:	000024a0 	andeq	r2, r0, r0, lsr #9
    1aac:	000024de 	ldrdeq	r2, [r0], -lr
    1ab0:	000024e2 	andeq	r2, r0, r2, ror #9
    1ab4:	000024e8 	andeq	r2, r0, r8, ror #9
	...
    1ac0:	000024ae 	andeq	r2, r0, lr, lsr #9
    1ac4:	000024b0 			; <UNDEFINED> instruction: 0x000024b0
    1ac8:	000024b6 			; <UNDEFINED> instruction: 0x000024b6
    1acc:	000024d4 	ldrdeq	r2, [r0], -r4
	...
    1ad8:	000024de 	ldrdeq	r2, [r0], -lr
    1adc:	000024e2 	andeq	r2, r0, r2, ror #9
    1ae0:	000024e8 	andeq	r2, r0, r8, ror #9
    1ae4:	00002528 	andeq	r2, r0, r8, lsr #10
    1ae8:	0000252c 	andeq	r2, r0, ip, lsr #10
    1aec:	00002532 	andeq	r2, r0, r2, lsr r5
	...
    1af8:	000024f6 	strdeq	r2, [r0], -r6
    1afc:	000024f8 	strdeq	r2, [r0], -r8
    1b00:	000024fe 	strdeq	r2, [r0], -lr
    1b04:	0000251e 	andeq	r2, r0, lr, lsl r5
	...
    1b10:	00002528 	andeq	r2, r0, r8, lsr #10
    1b14:	0000252c 	andeq	r2, r0, ip, lsr #10
    1b18:	00002532 	andeq	r2, r0, r2, lsr r5
    1b1c:	00002572 	andeq	r2, r0, r2, ror r5
    1b20:	00002576 	andeq	r2, r0, r6, ror r5
    1b24:	0000257c 	andeq	r2, r0, ip, ror r5
	...
    1b30:	00002540 	andeq	r2, r0, r0, asr #10
    1b34:	00002542 	andeq	r2, r0, r2, asr #10
    1b38:	00002548 	andeq	r2, r0, r8, asr #10
    1b3c:	00002568 	andeq	r2, r0, r8, ror #10
	...
    1b48:	00002572 	andeq	r2, r0, r2, ror r5
    1b4c:	00002576 	andeq	r2, r0, r6, ror r5
    1b50:	0000257c 	andeq	r2, r0, ip, ror r5
    1b54:	000025bc 			; <UNDEFINED> instruction: 0x000025bc
    1b58:	000025c0 	andeq	r2, r0, r0, asr #11
    1b5c:	000025c6 	andeq	r2, r0, r6, asr #11
	...
    1b68:	0000258a 	andeq	r2, r0, sl, lsl #11
    1b6c:	0000258c 	andeq	r2, r0, ip, lsl #11
    1b70:	00002592 	muleq	r0, r2, r5
    1b74:	000025b2 			; <UNDEFINED> instruction: 0x000025b2
	...
    1b80:	000025bc 			; <UNDEFINED> instruction: 0x000025bc
    1b84:	000025c0 	andeq	r2, r0, r0, asr #11
    1b88:	000025c6 	andeq	r2, r0, r6, asr #11
    1b8c:	00002606 	andeq	r2, r0, r6, lsl #12
    1b90:	0000260a 	andeq	r2, r0, sl, lsl #12
    1b94:	00002610 	andeq	r2, r0, r0, lsl r6
	...
    1ba0:	000025d4 	ldrdeq	r2, [r0], -r4
    1ba4:	000025d6 	ldrdeq	r2, [r0], -r6
    1ba8:	000025dc 	ldrdeq	r2, [r0], -ip
    1bac:	000025fc 	strdeq	r2, [r0], -ip
	...
    1bb8:	00002606 	andeq	r2, r0, r6, lsl #12
    1bbc:	0000260a 	andeq	r2, r0, sl, lsl #12
    1bc0:	00002610 	andeq	r2, r0, r0, lsl r6
    1bc4:	00002650 	andeq	r2, r0, r0, asr r6
    1bc8:	00002654 	andeq	r2, r0, r4, asr r6
    1bcc:	0000265a 	andeq	r2, r0, sl, asr r6
	...
    1bd8:	0000261e 	andeq	r2, r0, lr, lsl r6
    1bdc:	00002620 	andeq	r2, r0, r0, lsr #12
    1be0:	00002626 	andeq	r2, r0, r6, lsr #12
    1be4:	00002646 	andeq	r2, r0, r6, asr #12
	...
    1bf0:	00002650 	andeq	r2, r0, r0, asr r6
    1bf4:	00002654 	andeq	r2, r0, r4, asr r6
    1bf8:	0000265a 	andeq	r2, r0, sl, asr r6
    1bfc:	0000269a 	muleq	r0, sl, r6
    1c00:	0000269e 	muleq	r0, lr, r6
    1c04:	000026a4 	andeq	r2, r0, r4, lsr #13
	...
    1c10:	00002668 	andeq	r2, r0, r8, ror #12
    1c14:	0000266a 	andeq	r2, r0, sl, ror #12
    1c18:	00002670 	andeq	r2, r0, r0, ror r6
    1c1c:	00002690 	muleq	r0, r0, r6
	...
    1c28:	0000269a 	muleq	r0, sl, r6
    1c2c:	0000269e 	muleq	r0, lr, r6
    1c30:	000026a4 	andeq	r2, r0, r4, lsr #13
    1c34:	000026e4 	andeq	r2, r0, r4, ror #13
    1c38:	000026e8 	andeq	r2, r0, r8, ror #13
    1c3c:	000026ee 	andeq	r2, r0, lr, ror #13
	...
    1c48:	000026b2 			; <UNDEFINED> instruction: 0x000026b2
    1c4c:	000026b4 			; <UNDEFINED> instruction: 0x000026b4
    1c50:	000026ba 			; <UNDEFINED> instruction: 0x000026ba
    1c54:	000026da 	ldrdeq	r2, [r0], -sl
	...
    1c60:	000026e4 	andeq	r2, r0, r4, ror #13
    1c64:	000026e8 	andeq	r2, r0, r8, ror #13
    1c68:	000026ee 	andeq	r2, r0, lr, ror #13
    1c6c:	0000272e 	andeq	r2, r0, lr, lsr #14
    1c70:	00002732 	andeq	r2, r0, r2, lsr r7
    1c74:	00002738 	andeq	r2, r0, r8, lsr r7
	...
    1c80:	000026fc 	strdeq	r2, [r0], -ip
    1c84:	000026fe 	strdeq	r2, [r0], -lr
    1c88:	00002704 	andeq	r2, r0, r4, lsl #14
    1c8c:	00002724 	andeq	r2, r0, r4, lsr #14
	...
    1c98:	0000272e 	andeq	r2, r0, lr, lsr #14
    1c9c:	00002732 	andeq	r2, r0, r2, lsr r7
    1ca0:	00002738 	andeq	r2, r0, r8, lsr r7
    1ca4:	00002778 	andeq	r2, r0, r8, ror r7
    1ca8:	0000277c 	andeq	r2, r0, ip, ror r7
    1cac:	00002782 	andeq	r2, r0, r2, lsl #15
	...
    1cb8:	00002746 	andeq	r2, r0, r6, asr #14
    1cbc:	00002748 	andeq	r2, r0, r8, asr #14
    1cc0:	0000274e 	andeq	r2, r0, lr, asr #14
    1cc4:	0000276e 	andeq	r2, r0, lr, ror #14
	...
    1cd0:	00002778 	andeq	r2, r0, r8, ror r7
    1cd4:	0000277c 	andeq	r2, r0, ip, ror r7
    1cd8:	00002782 	andeq	r2, r0, r2, lsl #15
    1cdc:	000027c2 	andeq	r2, r0, r2, asr #15
    1ce0:	000027c6 	andeq	r2, r0, r6, asr #15
    1ce4:	000027cc 	andeq	r2, r0, ip, asr #15
	...
    1cf0:	00002790 	muleq	r0, r0, r7
    1cf4:	00002792 	muleq	r0, r2, r7
    1cf8:	00002798 	muleq	r0, r8, r7
    1cfc:	000027b8 			; <UNDEFINED> instruction: 0x000027b8
	...
    1d08:	000027c2 	andeq	r2, r0, r2, asr #15
    1d0c:	000027c6 	andeq	r2, r0, r6, asr #15
    1d10:	000027cc 	andeq	r2, r0, ip, asr #15
    1d14:	0000280c 	andeq	r2, r0, ip, lsl #16
    1d18:	00002810 	andeq	r2, r0, r0, lsl r8
    1d1c:	00002816 	andeq	r2, r0, r6, lsl r8
	...
    1d28:	000027da 	ldrdeq	r2, [r0], -sl
    1d2c:	000027dc 	ldrdeq	r2, [r0], -ip
    1d30:	000027e2 	andeq	r2, r0, r2, ror #15
    1d34:	00002802 	andeq	r2, r0, r2, lsl #16
	...
    1d40:	0000280c 	andeq	r2, r0, ip, lsl #16
    1d44:	00002810 	andeq	r2, r0, r0, lsl r8
    1d48:	00002816 	andeq	r2, r0, r6, lsl r8
    1d4c:	00002856 	andeq	r2, r0, r6, asr r8
    1d50:	0000285a 	andeq	r2, r0, sl, asr r8
    1d54:	00002860 	andeq	r2, r0, r0, ror #16
	...
    1d60:	00002824 	andeq	r2, r0, r4, lsr #16
    1d64:	00002826 	andeq	r2, r0, r6, lsr #16
    1d68:	0000282c 	andeq	r2, r0, ip, lsr #16
    1d6c:	0000284c 	andeq	r2, r0, ip, asr #16
	...
    1d78:	00002856 	andeq	r2, r0, r6, asr r8
    1d7c:	0000285a 	andeq	r2, r0, sl, asr r8
    1d80:	00002860 	andeq	r2, r0, r0, ror #16
    1d84:	000028a0 	andeq	r2, r0, r0, lsr #17
    1d88:	000028a4 	andeq	r2, r0, r4, lsr #17
    1d8c:	000028aa 	andeq	r2, r0, sl, lsr #17
	...
    1d98:	0000286e 	andeq	r2, r0, lr, ror #16
    1d9c:	00002870 	andeq	r2, r0, r0, ror r8
    1da0:	00002876 	andeq	r2, r0, r6, ror r8
    1da4:	00002896 	muleq	r0, r6, r8
	...
    1db0:	000028a0 	andeq	r2, r0, r0, lsr #17
    1db4:	000028a4 	andeq	r2, r0, r4, lsr #17
    1db8:	000028aa 	andeq	r2, r0, sl, lsr #17
    1dbc:	000028ea 	andeq	r2, r0, sl, ror #17
    1dc0:	000028ee 	andeq	r2, r0, lr, ror #17
    1dc4:	000028f4 	strdeq	r2, [r0], -r4
	...
    1dd0:	000028b8 			; <UNDEFINED> instruction: 0x000028b8
    1dd4:	000028ba 			; <UNDEFINED> instruction: 0x000028ba
    1dd8:	000028c0 	andeq	r2, r0, r0, asr #17
    1ddc:	000028e0 	andeq	r2, r0, r0, ror #17
	...
    1de8:	000028ea 	andeq	r2, r0, sl, ror #17
    1dec:	000028ee 	andeq	r2, r0, lr, ror #17
    1df0:	000028f4 	strdeq	r2, [r0], -r4
    1df4:	0000293a 	andeq	r2, r0, sl, lsr r9
    1df8:	0000293e 	andeq	r2, r0, lr, lsr r9
    1dfc:	00002944 	andeq	r2, r0, r4, asr #18
	...
    1e08:	00002902 	andeq	r2, r0, r2, lsl #18
    1e0c:	00002904 	andeq	r2, r0, r4, lsl #18
    1e10:	0000290a 	andeq	r2, r0, sl, lsl #18
    1e14:	00002930 	andeq	r2, r0, r0, lsr r9
	...
    1e20:	0000293a 	andeq	r2, r0, sl, lsr r9
    1e24:	0000293e 	andeq	r2, r0, lr, lsr r9
    1e28:	00002944 	andeq	r2, r0, r4, asr #18
    1e2c:	00002988 	andeq	r2, r0, r8, lsl #19
    1e30:	0000298c 	andeq	r2, r0, ip, lsl #19
    1e34:	00002992 	muleq	r0, r2, r9
	...
    1e40:	00002952 	andeq	r2, r0, r2, asr r9
    1e44:	00002954 	andeq	r2, r0, r4, asr r9
    1e48:	0000295a 	andeq	r2, r0, sl, asr r9
    1e4c:	0000297e 	andeq	r2, r0, lr, ror r9
	...
    1e58:	00002988 	andeq	r2, r0, r8, lsl #19
    1e5c:	0000298c 	andeq	r2, r0, ip, lsl #19
    1e60:	00002992 	muleq	r0, r2, r9
    1e64:	000029d0 	ldrdeq	r2, [r0], -r0
    1e68:	000029d4 	ldrdeq	r2, [r0], -r4
    1e6c:	000029da 	ldrdeq	r2, [r0], -sl
	...
    1e78:	000029a0 	andeq	r2, r0, r0, lsr #19
    1e7c:	000029a2 	andeq	r2, r0, r2, lsr #19
    1e80:	000029a8 	andeq	r2, r0, r8, lsr #19
    1e84:	000029c6 	andeq	r2, r0, r6, asr #19
	...
    1e90:	000029d0 	ldrdeq	r2, [r0], -r0
    1e94:	000029d4 	ldrdeq	r2, [r0], -r4
    1e98:	000029da 	ldrdeq	r2, [r0], -sl
    1e9c:	00002a1a 	andeq	r2, r0, sl, lsl sl
    1ea0:	00002a1e 	andeq	r2, r0, lr, lsl sl
    1ea4:	00002a24 	andeq	r2, r0, r4, lsr #20
	...
    1eb0:	000029e8 	andeq	r2, r0, r8, ror #19
    1eb4:	000029ea 	andeq	r2, r0, sl, ror #19
    1eb8:	000029f0 	strdeq	r2, [r0], -r0
    1ebc:	00002a10 	andeq	r2, r0, r0, lsl sl
	...
    1ec8:	00002a1a 	andeq	r2, r0, sl, lsl sl
    1ecc:	00002a1e 	andeq	r2, r0, lr, lsl sl
    1ed0:	00002a24 	andeq	r2, r0, r4, lsr #20
    1ed4:	00002a64 	andeq	r2, r0, r4, ror #20
    1ed8:	00002a68 	andeq	r2, r0, r8, ror #20
    1edc:	00002a6e 	andeq	r2, r0, lr, ror #20
	...
    1ee8:	00002a32 	andeq	r2, r0, r2, lsr sl
    1eec:	00002a34 	andeq	r2, r0, r4, lsr sl
    1ef0:	00002a3a 	andeq	r2, r0, sl, lsr sl
    1ef4:	00002a5a 	andeq	r2, r0, sl, asr sl
	...
    1f00:	00002a64 	andeq	r2, r0, r4, ror #20
    1f04:	00002a68 	andeq	r2, r0, r8, ror #20
    1f08:	00002a6e 	andeq	r2, r0, lr, ror #20
    1f0c:	00002ab4 			; <UNDEFINED> instruction: 0x00002ab4
    1f10:	00002ab8 			; <UNDEFINED> instruction: 0x00002ab8
    1f14:	00002abe 			; <UNDEFINED> instruction: 0x00002abe
	...
    1f20:	00002a7c 	andeq	r2, r0, ip, ror sl
    1f24:	00002a7e 	andeq	r2, r0, lr, ror sl
    1f28:	00002a84 	andeq	r2, r0, r4, lsl #21
    1f2c:	00002aaa 	andeq	r2, r0, sl, lsr #21
	...
    1f38:	00002ab4 			; <UNDEFINED> instruction: 0x00002ab4
    1f3c:	00002ab8 			; <UNDEFINED> instruction: 0x00002ab8
    1f40:	00002abe 			; <UNDEFINED> instruction: 0x00002abe
    1f44:	00002b02 	andeq	r2, r0, r2, lsl #22
    1f48:	00002b06 	andeq	r2, r0, r6, lsl #22
    1f4c:	00002b0c 	andeq	r2, r0, ip, lsl #22
	...
    1f58:	00002acc 	andeq	r2, r0, ip, asr #21
    1f5c:	00002ace 	andeq	r2, r0, lr, asr #21
    1f60:	00002ad4 	ldrdeq	r2, [r0], -r4
    1f64:	00002af8 	strdeq	r2, [r0], -r8
	...
    1f70:	00002b02 	andeq	r2, r0, r2, lsl #22
    1f74:	00002b06 	andeq	r2, r0, r6, lsl #22
    1f78:	00002b0c 	andeq	r2, r0, ip, lsl #22
    1f7c:	00002b50 	andeq	r2, r0, r0, asr fp
    1f80:	00002b54 	andeq	r2, r0, r4, asr fp
    1f84:	00002b5a 	andeq	r2, r0, sl, asr fp
	...
    1f90:	00002b1a 	andeq	r2, r0, sl, lsl fp
    1f94:	00002b1c 	andeq	r2, r0, ip, lsl fp
    1f98:	00002b22 	andeq	r2, r0, r2, lsr #22
    1f9c:	00002b46 	andeq	r2, r0, r6, asr #22
	...
    1fa8:	00002b50 	andeq	r2, r0, r0, asr fp
    1fac:	00002b54 	andeq	r2, r0, r4, asr fp
    1fb0:	00002b5a 	andeq	r2, r0, sl, asr fp
    1fb4:	00002b98 	muleq	r0, r8, fp
    1fb8:	00002b9c 	muleq	r0, ip, fp
    1fbc:	00002ba2 	andeq	r2, r0, r2, lsr #23
	...
    1fc8:	00002b68 	andeq	r2, r0, r8, ror #22
    1fcc:	00002b6a 	andeq	r2, r0, sl, ror #22
    1fd0:	00002b70 	andeq	r2, r0, r0, ror fp
    1fd4:	00002b8e 	andeq	r2, r0, lr, lsl #23
	...
    1fe0:	00002b98 	muleq	r0, r8, fp
    1fe4:	00002b9c 	muleq	r0, ip, fp
    1fe8:	00002ba2 	andeq	r2, r0, r2, lsr #23
    1fec:	00002be2 	andeq	r2, r0, r2, ror #23
    1ff0:	00002be6 	andeq	r2, r0, r6, ror #23
    1ff4:	00002bec 	andeq	r2, r0, ip, ror #23
	...
    2000:	00002bb0 			; <UNDEFINED> instruction: 0x00002bb0
    2004:	00002bb2 			; <UNDEFINED> instruction: 0x00002bb2
    2008:	00002bb8 			; <UNDEFINED> instruction: 0x00002bb8
    200c:	00002bd8 	ldrdeq	r2, [r0], -r8
	...
    2018:	00002be2 	andeq	r2, r0, r2, ror #23
    201c:	00002be6 	andeq	r2, r0, r6, ror #23
    2020:	00002bec 	andeq	r2, r0, ip, ror #23
    2024:	00002c2a 	andeq	r2, r0, sl, lsr #24
    2028:	00002c2e 	andeq	r2, r0, lr, lsr #24
    202c:	00002c34 	andeq	r2, r0, r4, lsr ip
	...
    2038:	00002bfa 	strdeq	r2, [r0], -sl
    203c:	00002bfc 	strdeq	r2, [r0], -ip
    2040:	00002c02 	andeq	r2, r0, r2, lsl #24
    2044:	00002c20 	andeq	r2, r0, r0, lsr #24
	...
    2050:	00002c2a 	andeq	r2, r0, sl, lsr #24
    2054:	00002c2e 	andeq	r2, r0, lr, lsr #24
    2058:	00002c34 	andeq	r2, r0, r4, lsr ip
    205c:	00002c4c 	andeq	r2, r0, ip, asr #24
	...
    2068:	00002c66 	andeq	r2, r0, r6, ror #24
    206c:	00002c6e 	andeq	r2, r0, lr, ror #24
    2070:	00002c72 	andeq	r2, r0, r2, ror ip
    2074:	00002c74 	andeq	r2, r0, r4, ror ip
    2078:	00002c76 	andeq	r2, r0, r6, ror ip
    207c:	00002c94 	muleq	r0, r4, ip
	...
    2088:	00002ce2 	andeq	r2, r0, r2, ror #25
    208c:	00003034 	andeq	r3, r0, r4, lsr r0
    2090:	00003038 	andeq	r3, r0, r8, lsr r0
    2094:	0000303e 	andeq	r3, r0, lr, lsr r0
	...
    20a0:	00002ce2 	andeq	r2, r0, r2, ror #25
    20a4:	00002cec 	andeq	r2, r0, ip, ror #25
    20a8:	00002cf0 	strdeq	r2, [r0], -r0
    20ac:	00002cf4 	strdeq	r2, [r0], -r4
    20b0:	00002cf8 	strdeq	r2, [r0], -r8
    20b4:	00002cfc 	strdeq	r2, [r0], -ip
    20b8:	00002cfe 	strdeq	r2, [r0], -lr
    20bc:	00002d40 	andeq	r2, r0, r0, asr #26
    20c0:	00002d44 	andeq	r2, r0, r4, asr #26
    20c4:	00002d4a 	andeq	r2, r0, sl, asr #26
	...
    20d0:	00002d06 	andeq	r2, r0, r6, lsl #26
    20d4:	00002d10 	andeq	r2, r0, r0, lsl sp
    20d8:	00002d16 	andeq	r2, r0, r6, lsl sp
    20dc:	00002d36 	andeq	r2, r0, r6, lsr sp
	...
    20e8:	00002d40 	andeq	r2, r0, r0, asr #26
    20ec:	00002d44 	andeq	r2, r0, r4, asr #26
    20f0:	00002d4a 	andeq	r2, r0, sl, asr #26
    20f4:	00002d58 	andeq	r2, r0, r8, asr sp
    20f8:	00002d5a 	andeq	r2, r0, sl, asr sp
    20fc:	00002d8c 	andeq	r2, r0, ip, lsl #27
    2100:	00002d90 	muleq	r0, r0, sp
    2104:	00002d98 	muleq	r0, r8, sp
	...
    2110:	00002d8c 	andeq	r2, r0, ip, lsl #27
    2114:	00002d90 	muleq	r0, r0, sp
    2118:	00002d98 	muleq	r0, r8, sp
    211c:	00002dde 	ldrdeq	r2, [r0], -lr
    2120:	00002de2 	andeq	r2, r0, r2, ror #27
    2124:	00002dea 	andeq	r2, r0, sl, ror #27
	...
    2130:	00002daa 	andeq	r2, r0, sl, lsr #27
    2134:	00002dac 	andeq	r2, r0, ip, lsr #27
    2138:	00002db2 			; <UNDEFINED> instruction: 0x00002db2
    213c:	00002dd2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
	...
    2148:	00002dde 	ldrdeq	r2, [r0], -lr
    214c:	00002de2 	andeq	r2, r0, r2, ror #27
    2150:	00002dea 	andeq	r2, r0, sl, ror #27
    2154:	00002e30 	andeq	r2, r0, r0, lsr lr
    2158:	00002e34 	andeq	r2, r0, r4, lsr lr
    215c:	00002e3a 	andeq	r2, r0, sl, lsr lr
	...
    2168:	00002dfe 	strdeq	r2, [r0], -lr
    216c:	00002e00 	andeq	r2, r0, r0, lsl #28
    2170:	00002e08 	andeq	r2, r0, r8, lsl #28
    2174:	00002e26 	andeq	r2, r0, r6, lsr #28
	...
    2180:	00002e30 	andeq	r2, r0, r0, lsr lr
    2184:	00002e34 	andeq	r2, r0, r4, lsr lr
    2188:	00002e3a 	andeq	r2, r0, sl, lsr lr
    218c:	00002e78 	andeq	r2, r0, r8, ror lr
    2190:	00002e7c 	andeq	r2, r0, ip, ror lr
    2194:	00002e82 	andeq	r2, r0, r2, lsl #29
	...
    21a0:	00002e48 	andeq	r2, r0, r8, asr #28
    21a4:	00002e4a 	andeq	r2, r0, sl, asr #28
    21a8:	00002e50 	andeq	r2, r0, r0, asr lr
    21ac:	00002e6e 	andeq	r2, r0, lr, ror #28
	...
    21b8:	00002e78 	andeq	r2, r0, r8, ror lr
    21bc:	00002e7c 	andeq	r2, r0, ip, ror lr
    21c0:	00002e82 	andeq	r2, r0, r2, lsl #29
    21c4:	00002e84 	andeq	r2, r0, r4, lsl #29
    21c8:	00002e86 	andeq	r2, r0, r6, lsl #29
    21cc:	00002ec4 	andeq	r2, r0, r4, asr #29
    21d0:	00002ec8 	andeq	r2, r0, r8, asr #29
    21d4:	00002ece 	andeq	r2, r0, lr, asr #29
	...
    21e0:	00002e92 	muleq	r0, r2, lr
    21e4:	00002e94 	muleq	r0, r4, lr
    21e8:	00002e9a 	muleq	r0, sl, lr
    21ec:	00002eba 			; <UNDEFINED> instruction: 0x00002eba
	...
    21f8:	00002ec4 	andeq	r2, r0, r4, asr #29
    21fc:	00002ec8 	andeq	r2, r0, r8, asr #29
    2200:	00002ece 	andeq	r2, r0, lr, asr #29
    2204:	00002edc 	ldrdeq	r2, [r0], -ip
    2208:	00002ede 	ldrdeq	r2, [r0], -lr
    220c:	00002f0e 	andeq	r2, r0, lr, lsl #30
    2210:	00002f12 	andeq	r2, r0, r2, lsl pc
    2214:	00002f18 	andeq	r2, r0, r8, lsl pc
	...
    2220:	00002f0e 	andeq	r2, r0, lr, lsl #30
    2224:	00002f12 	andeq	r2, r0, r2, lsl pc
    2228:	00002f18 	andeq	r2, r0, r8, lsl pc
    222c:	00002f58 	andeq	r2, r0, r8, asr pc
    2230:	00002f5c 	andeq	r2, r0, ip, asr pc
    2234:	00002f62 	andeq	r2, r0, r2, ror #30
	...
    2240:	00002f26 	andeq	r2, r0, r6, lsr #30
    2244:	00002f28 	andeq	r2, r0, r8, lsr #30
    2248:	00002f2e 	andeq	r2, r0, lr, lsr #30
    224c:	00002f4e 	andeq	r2, r0, lr, asr #30
	...
    2258:	00002f58 	andeq	r2, r0, r8, asr pc
    225c:	00002f5c 	andeq	r2, r0, ip, asr pc
    2260:	00002f62 	andeq	r2, r0, r2, ror #30
    2264:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2268:	00002fa4 	andeq	r2, r0, r4, lsr #31
    226c:	00002faa 	andeq	r2, r0, sl, lsr #31
	...
    2278:	00002f70 	andeq	r2, r0, r0, ror pc
    227c:	00002f72 	andeq	r2, r0, r2, ror pc
    2280:	00002f78 	andeq	r2, r0, r8, ror pc
    2284:	00002f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
	...
    2290:	00002fa0 	andeq	r2, r0, r0, lsr #31
    2294:	00002fa4 	andeq	r2, r0, r4, lsr #31
    2298:	00002faa 	andeq	r2, r0, sl, lsr #31
    229c:	00002fe8 	andeq	r2, r0, r8, ror #31
    22a0:	00002fec 	andeq	r2, r0, ip, ror #31
    22a4:	00002ff2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
	...
    22b0:	00002fb8 			; <UNDEFINED> instruction: 0x00002fb8
    22b4:	00002fba 			; <UNDEFINED> instruction: 0x00002fba
    22b8:	00002fc0 	andeq	r2, r0, r0, asr #31
    22bc:	00002fde 	ldrdeq	r2, [r0], -lr
	...
    22c8:	00002fe8 	andeq	r2, r0, r8, ror #31
    22cc:	00002fec 	andeq	r2, r0, ip, ror #31
    22d0:	00002ff2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    22d4:	00003034 	andeq	r3, r0, r4, lsr r0
    22d8:	00003038 	andeq	r3, r0, r8, lsr r0
    22dc:	0000303e 	andeq	r3, r0, lr, lsr r0
	...
    22e8:	00002fe8 	andeq	r2, r0, r8, ror #31
    22ec:	00002fec 	andeq	r2, r0, ip, ror #31
    22f0:	00002ff2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    22f4:	00002ff4 	strdeq	r2, [r0], -r4
    22f8:	00002ff6 	strdeq	r2, [r0], -r6
    22fc:	00003034 	andeq	r3, r0, r4, lsr r0
    2300:	00003038 	andeq	r3, r0, r8, lsr r0
    2304:	0000303e 	andeq	r3, r0, lr, lsr r0
	...
    2310:	00003002 	andeq	r3, r0, r2
    2314:	00003004 	andeq	r3, r0, r4
    2318:	0000300a 	andeq	r3, r0, sl
    231c:	0000302a 	andeq	r3, r0, sl, lsr #32
	...
    2328:	00003034 	andeq	r3, r0, r4, lsr r0
    232c:	00003038 	andeq	r3, r0, r8, lsr r0
    2330:	0000303e 	andeq	r3, r0, lr, lsr r0
    2334:	0000309c 	muleq	r0, ip, r0
	...
    2340:	000000a0 	andeq	r0, r0, r0, lsr #1
    2344:	000000ac 	andeq	r0, r0, ip, lsr #1
    2348:	000000ae 	andeq	r0, r0, lr, lsr #1
    234c:	000000d6 	ldrdeq	r0, [r0], -r6
    2350:	000000dc 	ldrdeq	r0, [r0], -ip
    2354:	000001c6 	andeq	r0, r0, r6, asr #3
    2358:	000001cc 	andeq	r0, r0, ip, asr #3
    235c:	000001d8 	ldrdeq	r0, [r0], -r8
	...
    2368:	0000028a 	andeq	r0, r0, sl, lsl #5
    236c:	0000028e 	andeq	r0, r0, lr, lsl #5
    2370:	0000029c 	muleq	r0, ip, r2
    2374:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2378:	000002c0 	andeq	r0, r0, r0, asr #5
    237c:	00000370 	andeq	r0, r0, r0, ror r3
	...
    2388:	000002a0 	andeq	r0, r0, r0, lsr #5
    238c:	000002a2 	andeq	r0, r0, r2, lsr #5
    2390:	000002c0 	andeq	r0, r0, r0, asr #5
    2394:	000002d2 	ldrdeq	r0, [r0], -r2
	...
    23a0:	0000032c 	andeq	r0, r0, ip, lsr #6
    23a4:	00000338 	andeq	r0, r0, r8, lsr r3
    23a8:	00000350 	andeq	r0, r0, r0, asr r3
    23ac:	00000370 	andeq	r0, r0, r0, ror r3
	...
    23b8:	0000037c 	andeq	r0, r0, ip, ror r3
    23bc:	0000037e 	andeq	r0, r0, lr, ror r3
    23c0:	00000382 	andeq	r0, r0, r2, lsl #7
    23c4:	000003ce 	andeq	r0, r0, lr, asr #7
    23c8:	000003d2 	ldrdeq	r0, [r0], -r2
    23cc:	000003e6 	andeq	r0, r0, r6, ror #7
	...
    23d8:	0000039c 	muleq	r0, ip, r3
    23dc:	000003ca 	andeq	r0, r0, sl, asr #7
    23e0:	000003d2 	ldrdeq	r0, [r0], -r2
    23e4:	000003dc 	ldrdeq	r0, [r0], -ip
    23e8:	000003de 	ldrdeq	r0, [r0], -lr
    23ec:	000003e2 	andeq	r0, r0, r2, ror #7
	...
    23f8:	0000039c 	muleq	r0, ip, r3
    23fc:	000003ac 	andeq	r0, r0, ip, lsr #7
    2400:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    2404:	000003ca 	andeq	r0, r0, sl, asr #7
    2408:	000003d2 	ldrdeq	r0, [r0], -r2
    240c:	000003dc 	ldrdeq	r0, [r0], -ip
    2410:	000003de 	ldrdeq	r0, [r0], -lr
    2414:	000003e2 	andeq	r0, r0, r2, ror #7
	...
    2420:	000003ea 	andeq	r0, r0, sl, ror #7
    2424:	000003f6 	strdeq	r0, [r0], -r6
    2428:	000003f8 	strdeq	r0, [r0], -r8
    242c:	00000418 	andeq	r0, r0, r8, lsl r4
    2430:	0000041c 	andeq	r0, r0, ip, lsl r4
    2434:	000004ae 	andeq	r0, r0, lr, lsr #9
	...
    2440:	0000041c 	andeq	r0, r0, ip, lsl r4
    2444:	00000430 	andeq	r0, r0, r0, lsr r4
    2448:	00000452 	andeq	r0, r0, r2, asr r4
    244c:	00000466 	andeq	r0, r0, r6, ror #8
    2450:	00000488 	andeq	r0, r0, r8, lsl #9
    2454:	0000049c 	muleq	r0, ip, r4
	...
    2460:	00000502 	andeq	r0, r0, r2, lsl #10
    2464:	0000050a 	andeq	r0, r0, sl, lsl #10
    2468:	0000050c 	andeq	r0, r0, ip, lsl #10
    246c:	0000051a 	andeq	r0, r0, sl, lsl r5
    2470:	0000051c 	andeq	r0, r0, ip, lsl r5
    2474:	00000522 	andeq	r0, r0, r2, lsr #10
    2478:	00000532 	andeq	r0, r0, r2, lsr r5
    247c:	00000534 	andeq	r0, r0, r4, lsr r5
    2480:	00000538 	andeq	r0, r0, r8, lsr r5
    2484:	0000054e 	andeq	r0, r0, lr, asr #10
    2488:	0000055c 	andeq	r0, r0, ip, asr r5
    248c:	00000562 	andeq	r0, r0, r2, ror #10
    2490:	0000056a 	andeq	r0, r0, sl, ror #10
    2494:	0000057e 	andeq	r0, r0, lr, ror r5
    2498:	0000058c 	andeq	r0, r0, ip, lsl #11
    249c:	00000592 	muleq	r0, r2, r5
    24a0:	0000059a 	muleq	r0, sl, r5
    24a4:	000005ae 	andeq	r0, r0, lr, lsr #11
    24a8:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    24ac:	000005c2 	andeq	r0, r0, r2, asr #11
    24b0:	000005ca 	andeq	r0, r0, sl, asr #11
    24b4:	000005de 	ldrdeq	r0, [r0], -lr
    24b8:	000005ec 	andeq	r0, r0, ip, ror #11
    24bc:	000005f2 	strdeq	r0, [r0], -r2
    24c0:	000005fa 	strdeq	r0, [r0], -sl
    24c4:	00000612 	andeq	r0, r0, r2, lsl r6
    24c8:	00000616 	andeq	r0, r0, r6, lsl r6
    24cc:	0000061c 	andeq	r0, r0, ip, lsl r6
    24d0:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    24d4:	000007c4 	andeq	r0, r0, r4, asr #15
    24d8:	000007ee 	andeq	r0, r0, lr, ror #15
    24dc:	000007f8 	strdeq	r0, [r0], -r8
    24e0:	000007fc 	strdeq	r0, [r0], -ip
    24e4:	00000806 	andeq	r0, r0, r6, lsl #16
    24e8:	0000080a 	andeq	r0, r0, sl, lsl #16
    24ec:	00000814 	andeq	r0, r0, r4, lsl r8
	...
    24f8:	0000063c 	andeq	r0, r0, ip, lsr r6
    24fc:	00000658 	andeq	r0, r0, r8, asr r6
    2500:	00000662 	andeq	r0, r0, r2, ror #12
    2504:	0000066c 	andeq	r0, r0, ip, ror #12
    2508:	00000682 	andeq	r0, r0, r2, lsl #13
    250c:	0000068c 	andeq	r0, r0, ip, lsl #13
    2510:	000006a2 	andeq	r0, r0, r2, lsr #13
    2514:	000006ac 	andeq	r0, r0, ip, lsr #13
    2518:	000008ca 	andeq	r0, r0, sl, asr #17
    251c:	000008e2 	andeq	r0, r0, r2, ror #17
    2520:	000008f8 	strdeq	r0, [r0], -r8
    2524:	00000910 	andeq	r0, r0, r0, lsl r9
    2528:	00000924 	andeq	r0, r0, r4, lsr #18
    252c:	0000093c 	andeq	r0, r0, ip, lsr r9
	...
    2538:	000006c4 	andeq	r0, r0, r4, asr #13
    253c:	000006d2 	ldrdeq	r0, [r0], -r2
    2540:	000006dc 	ldrdeq	r0, [r0], -ip
    2544:	000006e6 	andeq	r0, r0, r6, ror #13
    2548:	000006fc 	strdeq	r0, [r0], -ip
    254c:	00000706 	andeq	r0, r0, r6, lsl #14
    2550:	0000071c 	andeq	r0, r0, ip, lsl r7
    2554:	00000726 	andeq	r0, r0, r6, lsr #14
    2558:	0000073c 	andeq	r0, r0, ip, lsr r7
    255c:	00000744 	andeq	r0, r0, r4, asr #14
    2560:	0000075a 	andeq	r0, r0, sl, asr r7
    2564:	00000762 	andeq	r0, r0, r2, ror #14
    2568:	00000818 	andeq	r0, r0, r8, lsl r8
    256c:	00000828 	andeq	r0, r0, r8, lsr #16
    2570:	00000836 	andeq	r0, r0, r6, lsr r8
    2574:	00000848 	andeq	r0, r0, r8, asr #16
    2578:	00000858 	andeq	r0, r0, r8, asr r8
    257c:	0000086e 	andeq	r0, r0, lr, ror #16
    2580:	0000087e 	andeq	r0, r0, lr, ror r8
    2584:	00000894 	muleq	r0, r4, r8
    2588:	000008a4 	andeq	r0, r0, r4, lsr #17
    258c:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
	...
    2598:	00000766 	andeq	r0, r0, r6, ror #14
    259c:	0000077a 	andeq	r0, r0, sl, ror r7
    25a0:	00000786 	andeq	r0, r0, r6, lsl #15
    25a4:	0000079c 	muleq	r0, ip, r7
	...
    25b0:	000009b2 			; <UNDEFINED> instruction: 0x000009b2
    25b4:	000009be 			; <UNDEFINED> instruction: 0x000009be
    25b8:	000009c0 	andeq	r0, r0, r0, asr #19
    25bc:	00000a00 	andeq	r0, r0, r0, lsl #20
    25c0:	00000a04 	andeq	r0, r0, r4, lsl #20
    25c4:	00000ab2 			; <UNDEFINED> instruction: 0x00000ab2
	...
    25d0:	00000af6 	strdeq	r0, [r0], -r6
    25d4:	00000afe 	strdeq	r0, [r0], -lr
    25d8:	00000b02 	andeq	r0, r0, r2, lsl #22
    25dc:	00000b24 	andeq	r0, r0, r4, lsr #22
	...
    25e8:	00000cf6 	strdeq	r0, [r0], -r6
    25ec:	00000cfa 	strdeq	r0, [r0], -sl
    25f0:	00000d16 	andeq	r0, r0, r6, lsl sp
    25f4:	00000d26 	andeq	r0, r0, r6, lsr #26
	...
    2600:	00000cfa 	strdeq	r0, [r0], -sl
    2604:	00000d08 	andeq	r0, r0, r8, lsl #26
    2608:	00000f4c 	andeq	r0, r0, ip, asr #30
    260c:	00000fa4 	andeq	r0, r0, r4, lsr #31
    2610:	00001024 	andeq	r1, r0, r4, lsr #32
    2614:	0000103a 	andeq	r1, r0, sl, lsr r0
	...
    2620:	00000cfa 	strdeq	r0, [r0], -sl
    2624:	00000d08 	andeq	r0, r0, r8, lsl #26
    2628:	00000f52 	andeq	r0, r0, r2, asr pc
    262c:	00000f54 	andeq	r0, r0, r4, asr pc
    2630:	00000f5c 	andeq	r0, r0, ip, asr pc
    2634:	00000fa4 	andeq	r0, r0, r4, lsr #31
    2638:	00001024 	andeq	r1, r0, r4, lsr #32
    263c:	0000103a 	andeq	r1, r0, sl, lsr r0
	...
    2648:	00000cfa 	strdeq	r0, [r0], -sl
    264c:	00000d08 	andeq	r0, r0, r8, lsl #26
    2650:	00000f72 	andeq	r0, r0, r2, ror pc
    2654:	00000fa0 	andeq	r0, r0, r0, lsr #31
    2658:	00001024 	andeq	r1, r0, r4, lsr #32
    265c:	0000102e 	andeq	r1, r0, lr, lsr #32
    2660:	00001030 	andeq	r1, r0, r0, lsr r0
    2664:	00001036 	andeq	r1, r0, r6, lsr r0
	...
    2670:	00000f72 	andeq	r0, r0, r2, ror pc
    2674:	00000f80 	andeq	r0, r0, r0, lsl #31
    2678:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    267c:	00000fa0 	andeq	r0, r0, r0, lsr #31
    2680:	00001024 	andeq	r1, r0, r4, lsr #32
    2684:	0000102e 	andeq	r1, r0, lr, lsr #32
    2688:	00001030 	andeq	r1, r0, r0, lsr r0
    268c:	00001036 	andeq	r1, r0, r6, lsr r0
	...
    2698:	00000d4e 	andeq	r0, r0, lr, asr #26
    269c:	00000d84 	andeq	r0, r0, r4, lsl #27
    26a0:	00000ed4 	ldrdeq	r0, [r0], -r4
    26a4:	00000f4c 	andeq	r0, r0, ip, asr #30
	...
    26b0:	00000ed4 	ldrdeq	r0, [r0], -r4
    26b4:	00000ee8 	andeq	r0, r0, r8, ror #29
    26b8:	00000efc 	strdeq	r0, [r0], -ip
    26bc:	00000f10 	andeq	r0, r0, r0, lsl pc
    26c0:	00000f24 	andeq	r0, r0, r4, lsr #30
    26c4:	00000f38 	andeq	r0, r0, r8, lsr pc
	...
    26d0:	00000dc4 	andeq	r0, r0, r4, asr #27
    26d4:	00000dca 	andeq	r0, r0, sl, asr #27
    26d8:	00000de2 	andeq	r0, r0, r2, ror #27
    26dc:	00000df2 	strdeq	r0, [r0], -r2
    26e0:	00000e50 	andeq	r0, r0, r0, asr lr
    26e4:	00000e5c 	andeq	r0, r0, ip, asr lr
    26e8:	00000e5e 	andeq	r0, r0, lr, asr lr
    26ec:	00000e66 	andeq	r0, r0, r6, ror #28
	...
    26f8:	00000e6c 	andeq	r0, r0, ip, ror #28
    26fc:	00000e76 	andeq	r0, r0, r6, ror lr
    2700:	00000e78 	andeq	r0, r0, r8, ror lr
    2704:	00000e7c 	andeq	r0, r0, ip, ror lr
	...
    2710:	00000e94 	muleq	r0, r4, lr
    2714:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    2718:	0000103a 	andeq	r1, r0, sl, lsr r0
    271c:	00001092 	muleq	r0, r2, r0
	...
    2728:	0000109e 	muleq	r0, lr, r0
    272c:	000010a4 	andeq	r1, r0, r4, lsr #1
    2730:	000010a8 	andeq	r1, r0, r8, lsr #1
    2734:	000010b6 	strheq	r1, [r0], -r6
	...
    2740:	000010b6 	strheq	r1, [r0], -r6
    2744:	000010c8 	andeq	r1, r0, r8, asr #1
    2748:	000010ca 	andeq	r1, r0, sl, asr #1
    274c:	000010ce 	andeq	r1, r0, lr, asr #1
    2750:	000010d0 	ldrdeq	r1, [r0], -r0
    2754:	000010f2 	strdeq	r1, [r0], -r2
	...
    2760:	000010b6 	strheq	r1, [r0], -r6
    2764:	000010c8 	andeq	r1, r0, r8, asr #1
    2768:	000010ca 	andeq	r1, r0, sl, asr #1
    276c:	000010ce 	andeq	r1, r0, lr, asr #1
    2770:	000010d2 	ldrdeq	r1, [r0], -r2
    2774:	000010f2 	strdeq	r1, [r0], -r2
	...
    2780:	00001150 	andeq	r1, r0, r0, asr r1
    2784:	0000115c 	andeq	r1, r0, ip, asr r1
    2788:	00001160 	andeq	r1, r0, r0, ror #2
    278c:	00001184 	andeq	r1, r0, r4, lsl #3
	...
    2798:	00001150 	andeq	r1, r0, r0, asr r1
    279c:	0000115c 	andeq	r1, r0, ip, asr r1
    27a0:	0000116e 	andeq	r1, r0, lr, ror #2
    27a4:	00001184 	andeq	r1, r0, r4, lsl #3
	...
    27b0:	000011da 	ldrdeq	r1, [r0], -sl
    27b4:	000011f0 	strdeq	r1, [r0], -r0
    27b8:	00001200 	andeq	r1, r0, r0, lsl #4
    27bc:	00001216 	andeq	r1, r0, r6, lsl r2
    27c0:	00001226 	andeq	r1, r0, r6, lsr #4
    27c4:	0000123c 	andeq	r1, r0, ip, lsr r2
    27c8:	0000124e 	andeq	r1, r0, lr, asr #4
    27cc:	00001264 	andeq	r1, r0, r4, ror #4
    27d0:	00001276 	andeq	r1, r0, r6, ror r2
    27d4:	00001298 	muleq	r0, r8, r2
	...
    27e0:	000013e4 	andeq	r1, r0, r4, ror #7
    27e4:	000013e6 	andeq	r1, r0, r6, ror #7
    27e8:	00001474 	andeq	r1, r0, r4, ror r4
    27ec:	000014a2 	andeq	r1, r0, r2, lsr #9
	...
    27f8:	000013f4 	strdeq	r1, [r0], -r4
    27fc:	000013f6 	strdeq	r1, [r0], -r6
    2800:	000013fa 	strdeq	r1, [r0], -sl
    2804:	0000144c 	andeq	r1, r0, ip, asr #8
	...
    2810:	000014d0 	ldrdeq	r1, [r0], -r0
    2814:	000014d2 	ldrdeq	r1, [r0], -r2
    2818:	000014da 	ldrdeq	r1, [r0], -sl
    281c:	000014ea 	andeq	r1, r0, sl, ror #9
    2820:	000014ee 	andeq	r1, r0, lr, ror #9
    2824:	000014f0 	strdeq	r1, [r0], -r0
    2828:	000014f4 	strdeq	r1, [r0], -r4
    282c:	000014fe 	strdeq	r1, [r0], -lr
    2830:	00001500 	andeq	r1, r0, r0, lsl #10
    2834:	00001544 	andeq	r1, r0, r4, asr #10
	...
    2840:	00000090 	muleq	r0, r0, r0
    2844:	0000011e 	andeq	r0, r0, lr, lsl r1
    2848:	0000016e 	andeq	r0, r0, lr, ror #2
    284c:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
    2858:	0000026a 	andeq	r0, r0, sl, ror #4
    285c:	0000026e 	andeq	r0, r0, lr, ror #4
    2860:	0000027c 	andeq	r0, r0, ip, ror r2
    2864:	00000284 	andeq	r0, r0, r4, lsl #5
    2868:	0000028a 	andeq	r0, r0, sl, lsl #5
    286c:	0000028e 	andeq	r0, r0, lr, lsl #5
	...
    2878:	0000031a 	andeq	r0, r0, sl, lsl r3
    287c:	0000031e 	andeq	r0, r0, lr, lsl r3
    2880:	0000032a 	andeq	r0, r0, sl, lsr #6
    2884:	00000332 	andeq	r0, r0, r2, lsr r3
    2888:	00000338 	andeq	r0, r0, r8, lsr r3
    288c:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
    2898:	0000040a 	andeq	r0, r0, sl, lsl #8
    289c:	0000040e 	andeq	r0, r0, lr, lsl #8
    28a0:	0000041c 	andeq	r0, r0, ip, lsl r4
    28a4:	00000424 	andeq	r0, r0, r4, lsr #8
    28a8:	0000042a 	andeq	r0, r0, sl, lsr #8
    28ac:	0000042e 	andeq	r0, r0, lr, lsr #8
	...
    28b8:	00000160 	andeq	r0, r0, r0, ror #2
    28bc:	0000016c 	andeq	r0, r0, ip, ror #2
    28c0:	00000170 	andeq	r0, r0, r0, ror r1
    28c4:	00000174 	andeq	r0, r0, r4, ror r1
	...
    28d0:	000001d6 	ldrdeq	r0, [r0], -r6
    28d4:	000001da 	ldrdeq	r0, [r0], -sl
    28d8:	000001e4 	andeq	r0, r0, r4, ror #3
    28dc:	000001e8 	andeq	r0, r0, r8, ror #3
    28e0:	000001ee 	andeq	r0, r0, lr, ror #3
    28e4:	000001f2 	strdeq	r0, [r0], -r2
    28e8:	000001f4 	strdeq	r0, [r0], -r4
    28ec:	000001f8 	strdeq	r0, [r0], -r8
	...
    28f8:	000000fa 	strdeq	r0, [r0], -sl
    28fc:	00000118 	andeq	r0, r0, r8, lsl r1
    2900:	00000124 	andeq	r0, r0, r4, lsr #2
    2904:	00000136 	andeq	r0, r0, r6, lsr r1
	...
    2910:	0000014e 	andeq	r0, r0, lr, asr #2
    2914:	0000017c 	andeq	r0, r0, ip, ror r1
    2918:	00000186 	andeq	r0, r0, r6, lsl #3
    291c:	00000198 	muleq	r0, r8, r1
	...
    2928:	00000154 	andeq	r0, r0, r4, asr r1
    292c:	00000174 	andeq	r0, r0, r4, ror r1
    2930:	00000186 	andeq	r0, r0, r6, lsl #3
    2934:	00000198 	muleq	r0, r8, r1
	...
    2940:	000001ca 	andeq	r0, r0, sl, asr #3
    2944:	000001ce 	andeq	r0, r0, lr, asr #3
    2948:	000001d2 	ldrdeq	r0, [r0], -r2
    294c:	000001d6 	ldrdeq	r0, [r0], -r6
    2950:	000001d8 	ldrdeq	r0, [r0], -r8
    2954:	000001e6 	andeq	r0, r0, r6, ror #3
	...
    2960:	000001ca 	andeq	r0, r0, sl, asr #3
    2964:	000001ce 	andeq	r0, r0, lr, asr #3
    2968:	000001d2 	ldrdeq	r0, [r0], -r2
    296c:	000001d6 	ldrdeq	r0, [r0], -r6
    2970:	000001d8 	ldrdeq	r0, [r0], -r8
    2974:	000001e2 	andeq	r0, r0, r2, ror #3
	...
    2980:	000001d6 	ldrdeq	r0, [r0], -r6
    2984:	000001d8 	ldrdeq	r0, [r0], -r8
    2988:	00000202 	andeq	r0, r0, r2, lsl #4
    298c:	00000204 	andeq	r0, r0, r4, lsl #4
    2990:	0000020a 	andeq	r0, r0, sl, lsl #4
    2994:	00000232 	andeq	r0, r0, r2, lsr r2
	...
    29a0:	00000234 	andeq	r0, r0, r4, lsr r2
    29a4:	00000238 	andeq	r0, r0, r8, lsr r2
    29a8:	0000023a 	andeq	r0, r0, sl, lsr r2
    29ac:	00000264 	andeq	r0, r0, r4, ror #4
	...
    29b8:	0000032c 	andeq	r0, r0, ip, lsr #6
    29bc:	00000330 	andeq	r0, r0, r0, lsr r3
    29c0:	00000338 	andeq	r0, r0, r8, lsr r3
    29c4:	0000033e 	andeq	r0, r0, lr, lsr r3
    29c8:	00000340 	andeq	r0, r0, r0, asr #6
    29cc:	00000346 	andeq	r0, r0, r6, asr #6
	...
    29d8:	00000348 	andeq	r0, r0, r8, asr #6
    29dc:	0000034c 	andeq	r0, r0, ip, asr #6
    29e0:	0000034e 	andeq	r0, r0, lr, asr #6
    29e4:	00000354 	andeq	r0, r0, r4, asr r3
    29e8:	0000035a 	andeq	r0, r0, sl, asr r3
    29ec:	0000035e 	andeq	r0, r0, lr, asr r3
	...
