// Seed: 1947893512
module module_0;
  wor id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  logic [7:0] id_10;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign id_10[1] = 1 == 1'b0;
  generate
    if (id_7) assign id_6 = 1'b0;
    else begin : LABEL_0
      id_11(
          1, 1, 'h0
      );
    end
  endgenerate
endmodule
