

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:27:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      249|      249|  2.490 us|  2.490 us|  250|  250|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422  |neural_network_Pipeline_VITIS_LOOP_58_1  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520  |neural_network_Pipeline_VITIS_LOOP_70_3  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591  |neural_network_Pipeline_VITIS_LOOP_23_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601  |neural_network_Pipeline_VITIS_LOOP_29_2  |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628  |neural_network_Pipeline_VITIS_LOOP_36_3  |      152|      152|   1.520 us|   1.520 us|  152|  152|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  41|   5894|   4036|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    175|    -|
|Register         |        -|   -|    303|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  41|   6197|   4211|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  45|     14|     20|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                     |CONTROL_s_axi                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                       |INPUT_s_axi                              |        0|   0|   426|   616|    0|
    |OUTPUT_s_axi_U                                      |OUTPUT_s_axi                             |        0|   0|   250|   360|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591  |neural_network_Pipeline_VITIS_LOOP_23_1  |        0|   0|    21|   127|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601  |neural_network_Pipeline_VITIS_LOOP_29_2  |        0|   3|   636|   623|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628  |neural_network_Pipeline_VITIS_LOOP_36_3  |        0|   0|  1589|  1487|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422  |neural_network_Pipeline_VITIS_LOOP_58_1  |        0|  18|  1548|   449|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520  |neural_network_Pipeline_VITIS_LOOP_70_3  |        0|  20|  1388|   334|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  41|  5894|  4036|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  45|         11|    1|         11|
    |output_0_o         |  13|          3|   16|         48|
    |output_0_o_ap_vld  |  13|          3|    1|          3|
    |output_1_o         |  13|          3|   16|         48|
    |output_1_o_ap_vld  |  13|          3|    1|          3|
    |output_2_o         |  13|          3|   16|         48|
    |output_2_o_ap_vld  |  13|          3|    1|          3|
    |output_3_o         |  13|          3|   16|         48|
    |output_3_o_ap_vld  |  13|          3|    1|          3|
    |output_4_o         |  13|          3|   16|         48|
    |output_4_o_ap_vld  |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 175|         41|   86|        266|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_591_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_601_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_628_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_422_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_520_ap_start_reg  |   1|   0|    1|          0|
    |input_0_read_reg_913                                             |  16|   0|   16|          0|
    |input_10_read_reg_963                                            |  16|   0|   16|          0|
    |input_11_read_reg_968                                            |  16|   0|   16|          0|
    |input_12_read_reg_973                                            |  16|   0|   16|          0|
    |input_13_read_reg_978                                            |  16|   0|   16|          0|
    |input_14_read_reg_983                                            |  16|   0|   16|          0|
    |input_15_read_reg_988                                            |  16|   0|   16|          0|
    |input_16_read_reg_993                                            |  16|   0|   16|          0|
    |input_17_read_reg_998                                            |  16|   0|   16|          0|
    |input_1_read_reg_918                                             |  16|   0|   16|          0|
    |input_2_read_reg_923                                             |  16|   0|   16|          0|
    |input_3_read_reg_928                                             |  16|   0|   16|          0|
    |input_4_read_reg_933                                             |  16|   0|   16|          0|
    |input_5_read_reg_938                                             |  16|   0|   16|          0|
    |input_6_read_reg_943                                             |  16|   0|   16|          0|
    |input_7_read_reg_948                                             |  16|   0|   16|          0|
    |input_8_read_reg_953                                             |  16|   0|   16|          0|
    |input_9_read_reg_958                                             |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 303|   0|  303|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWADDR     |   in|    8|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARADDR     |   in|    8|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWADDR    |   in|    7|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARADDR    |   in|    7|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

