
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002db4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08002f44  08002f44  00012f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003084  08003084  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08003084  08003084  00013084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800308c  0800308c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800308c  0800308c  0001308c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003090  08003090  00013090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08003094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
 10 .bss          0000018c  20000088  20000088  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000214  20000214  00020088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008171  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000155b  00000000  00000000  00028229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006d0  00000000  00000000  00029788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000648  00000000  00000000  00029e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f025  00000000  00000000  0002a4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008aa2  00000000  00000000  000494c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ba30b  00000000  00000000  00051f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010c272  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001e74  00000000  00000000  0010c2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002f2c 	.word	0x08002f2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08002f2c 	.word	0x08002f2c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000588:	f000 fc08 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058c:	f000 f82c 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 f8f0 	bl	8000774 <MX_GPIO_Init>
  MX_CRC_Init();
 8000594:	f000 f886 	bl	80006a4 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000598:	f000 f898 	bl	80006cc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800059c:	f000 f8c0 	bl	8000720 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2101      	movs	r1, #1
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <main+0x58>)
 80005a6:	f000 ff4b 	bl	8001440 <HAL_GPIO_WritePin>
  HAL_UART_Transmit(&huart3, (uint8_t*)pData, sizeof(pData), HAL_MAX_DELAY);
 80005aa:	f04f 33ff 	mov.w	r3, #4294967295
 80005ae:	2218      	movs	r2, #24
 80005b0:	490b      	ldr	r1, [pc, #44]	; (80005e0 <main+0x5c>)
 80005b2:	480c      	ldr	r0, [pc, #48]	; (80005e4 <main+0x60>)
 80005b4:	f001 fc03 	bl	8001dbe <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /*Default state of Btn = HIGH */
	  if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1))!=GPIO_PIN_SET){
 80005b8:	2102      	movs	r1, #2
 80005ba:	4808      	ldr	r0, [pc, #32]	; (80005dc <main+0x58>)
 80005bc:	f000 ff28 	bl	8001410 <HAL_GPIO_ReadPin>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d002      	beq.n	80005cc <main+0x48>
		  goto_bootloader_mode();
 80005c6:	f000 f949 	bl	800085c <goto_bootloader_mode>
 80005ca:	e7f5      	b.n	80005b8 <main+0x34>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2101      	movs	r1, #1
 80005d0:	4802      	ldr	r0, [pc, #8]	; (80005dc <main+0x58>)
 80005d2:	f000 ff35 	bl	8001440 <HAL_GPIO_WritePin>
//		  goto_user_app();
		  goto_user_app();
 80005d6:	f000 f981 	bl	80008dc <goto_user_app>
	  if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1))!=GPIO_PIN_SET){
 80005da:	e7ed      	b.n	80005b8 <main+0x34>
 80005dc:	40020400 	.word	0x40020400
 80005e0:	20000000 	.word	0x20000000
 80005e4:	200000f0 	.word	0x200000f0

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	; 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0320 	add.w	r3, r7, #32
 80005f2:	2230      	movs	r2, #48	; 0x30
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 f822 	bl	8002640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	4b22      	ldr	r3, [pc, #136]	; (800069c <SystemClock_Config+0xb4>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	4a21      	ldr	r2, [pc, #132]	; (800069c <SystemClock_Config+0xb4>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	; 0x40
 800061c:	4b1f      	ldr	r3, [pc, #124]	; (800069c <SystemClock_Config+0xb4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <SystemClock_Config+0xb8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a1b      	ldr	r2, [pc, #108]	; (80006a0 <SystemClock_Config+0xb8>)
 8000632:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000636:	6013      	str	r3, [r2, #0]
 8000638:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <SystemClock_Config+0xb8>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000644:	2302      	movs	r3, #2
 8000646:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000648:	2301      	movs	r3, #1
 800064a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064c:	2310      	movs	r3, #16
 800064e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000650:	2300      	movs	r3, #0
 8000652:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	4618      	mov	r0, r3
 800065a:	f000 ff0b 	bl	8001474 <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000664:	f000 fa0e 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800066c:	2300      	movs	r3, #0
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f001 f96e 	bl	8001964 <HAL_RCC_ClockConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800068e:	f000 f9f9 	bl	8000a84 <Error_Handler>
  }
}
 8000692:	bf00      	nop
 8000694:	3750      	adds	r7, #80	; 0x50
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40023800 	.word	0x40023800
 80006a0:	40007000 	.word	0x40007000

080006a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_CRC_Init+0x20>)
 80006aa:	4a07      	ldr	r2, [pc, #28]	; (80006c8 <MX_CRC_Init+0x24>)
 80006ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <MX_CRC_Init+0x20>)
 80006b0:	f000 fccb 	bl	800104a <HAL_CRC_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006ba:	f000 f9e3 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200000a4 	.word	0x200000a4
 80006c8:	40023000 	.word	0x40023000

080006cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d0:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006d2:	4a12      	ldr	r2, [pc, #72]	; (800071c <MX_USART2_UART_Init+0x50>)
 80006d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006f2:	220c      	movs	r2, #12
 80006f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_USART2_UART_Init+0x4c>)
 8000704:	f001 fb0e 	bl	8001d24 <HAL_UART_Init>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800070e:	f000 f9b9 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	200000ac 	.word	0x200000ac
 800071c:	40004400 	.word	0x40004400

08000720 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000726:	4a12      	ldr	r2, [pc, #72]	; (8000770 <MX_USART3_UART_Init+0x50>)
 8000728:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_USART3_UART_Init+0x4c>)
 800072c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000730:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <MX_USART3_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000746:	220c      	movs	r2, #12
 8000748:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	4b08      	ldr	r3, [pc, #32]	; (800076c <MX_USART3_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_USART3_UART_Init+0x4c>)
 8000758:	f001 fae4 	bl	8001d24 <HAL_UART_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000762:	f000 f98f 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000f0 	.word	0x200000f0
 8000770:	40004800 	.word	0x40004800

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 030c 	add.w	r3, r7, #12
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	4b30      	ldr	r3, [pc, #192]	; (8000850 <MX_GPIO_Init+0xdc>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a2f      	ldr	r2, [pc, #188]	; (8000850 <MX_GPIO_Init+0xdc>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b2d      	ldr	r3, [pc, #180]	; (8000850 <MX_GPIO_Init+0xdc>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b29      	ldr	r3, [pc, #164]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a28      	ldr	r2, [pc, #160]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b26      	ldr	r3, [pc, #152]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	4b22      	ldr	r3, [pc, #136]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a21      	ldr	r2, [pc, #132]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b1f      	ldr	r3, [pc, #124]	; (8000850 <MX_GPIO_Init+0xdc>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	603b      	str	r3, [r7, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2101      	movs	r1, #1
 80007e2:	481c      	ldr	r0, [pc, #112]	; (8000854 <MX_GPIO_Init+0xe0>)
 80007e4:	f000 fe2c 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ee:	481a      	ldr	r0, [pc, #104]	; (8000858 <MX_GPIO_Init+0xe4>)
 80007f0:	f000 fe26 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007f4:	2301      	movs	r3, #1
 80007f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000804:	f107 030c 	add.w	r3, r7, #12
 8000808:	4619      	mov	r1, r3
 800080a:	4812      	ldr	r0, [pc, #72]	; (8000854 <MX_GPIO_Init+0xe0>)
 800080c:	f000 fc64 	bl	80010d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000810:	2302      	movs	r3, #2
 8000812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000814:	2300      	movs	r3, #0
 8000816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081c:	f107 030c 	add.w	r3, r7, #12
 8000820:	4619      	mov	r1, r3
 8000822:	480c      	ldr	r0, [pc, #48]	; (8000854 <MX_GPIO_Init+0xe0>)
 8000824:	f000 fc58 	bl	80010d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800082c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	2301      	movs	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000836:	2300      	movs	r3, #0
 8000838:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_GPIO_Init+0xe4>)
 8000842:	f000 fc49 	bl	80010d8 <HAL_GPIO_Init>

}
 8000846:	bf00      	nop
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	40020400 	.word	0x40020400
 8000858:	40020800 	.word	0x40020800

0800085c <goto_bootloader_mode>:

/* USER CODE BEGIN 4 */
void goto_bootloader_mode(){
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	debug_msg("Jump to Bootloader Mode\r\n");
 8000860:	4817      	ldr	r0, [pc, #92]	; (80008c0 <goto_bootloader_mode+0x64>)
 8000862:	f000 f851 	bl	8000908 <debug_msg>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000866:	2201      	movs	r2, #1
 8000868:	2101      	movs	r1, #1
 800086a:	4816      	ldr	r0, [pc, #88]	; (80008c4 <goto_bootloader_mode+0x68>)
 800086c:	f000 fde8 	bl	8001440 <HAL_GPIO_WritePin>

	memset(data_rcv, 0,200);
 8000870:	22c8      	movs	r2, #200	; 0xc8
 8000872:	2100      	movs	r1, #0
 8000874:	4814      	ldr	r0, [pc, #80]	; (80008c8 <goto_bootloader_mode+0x6c>)
 8000876:	f001 fee3 	bl	8002640 <memset>
	HAL_UART_Receive(CMD_UART, data_rcv, 1, HAL_MAX_DELAY); /*1. Read 1st byte of the CMD = Length to follow */
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	2201      	movs	r2, #1
 8000880:	4911      	ldr	r1, [pc, #68]	; (80008c8 <goto_bootloader_mode+0x6c>)
 8000882:	4812      	ldr	r0, [pc, #72]	; (80008cc <goto_bootloader_mode+0x70>)
 8000884:	f001 fb2d 	bl	8001ee2 <HAL_UART_Receive>
	HAL_UART_Receive(CMD_UART, &data_rcv[1], data_rcv[0], HAL_MAX_DELAY);/*1. Read 2nd byte of the CMD = Command Code */
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <goto_bootloader_mode+0x6c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b29a      	uxth	r2, r3
 800088e:	f04f 33ff 	mov.w	r3, #4294967295
 8000892:	490f      	ldr	r1, [pc, #60]	; (80008d0 <goto_bootloader_mode+0x74>)
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <goto_bootloader_mode+0x70>)
 8000896:	f001 fb24 	bl	8001ee2 <HAL_UART_Receive>
	debug_msg("Command : %d\r\n", data_rcv[1]);
 800089a:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <goto_bootloader_mode+0x6c>)
 800089c:	785b      	ldrb	r3, [r3, #1]
 800089e:	4619      	mov	r1, r3
 80008a0:	480c      	ldr	r0, [pc, #48]	; (80008d4 <goto_bootloader_mode+0x78>)
 80008a2:	f000 f831 	bl	8000908 <debug_msg>
	switch(data_rcv[1]){
 80008a6:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <goto_bootloader_mode+0x6c>)
 80008a8:	785b      	ldrb	r3, [r3, #1]
 80008aa:	2b33      	cmp	r3, #51	; 0x33
 80008ac:	d102      	bne.n	80008b4 <goto_bootloader_mode+0x58>
	case CMD_GET_VERSION:
		bootloader_version_handler();
 80008ae:	f000 f84d 	bl	800094c <bootloader_version_handler>
		break;
 80008b2:	e003      	b.n	80008bc <goto_bootloader_mode+0x60>

	// 1. Read data from user through UART
	default:
		debug_msg("Invalid Command Received!\r\n");
 80008b4:	4808      	ldr	r0, [pc, #32]	; (80008d8 <goto_bootloader_mode+0x7c>)
 80008b6:	f000 f827 	bl	8000908 <debug_msg>
		break;
 80008ba:	bf00      	nop
	}
}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	08002f44 	.word	0x08002f44
 80008c4:	40020400 	.word	0x40020400
 80008c8:	20000134 	.word	0x20000134
 80008cc:	200000f0 	.word	0x200000f0
 80008d0:	20000135 	.word	0x20000135
 80008d4:	08002f60 	.word	0x08002f60
 80008d8:	08002f70 	.word	0x08002f70

080008dc <goto_user_app>:
void goto_user_app(){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
	// 1. Read data from user through UART
	debug_msg("Jump to User Application\r\n");
 80008e2:	4807      	ldr	r0, [pc, #28]	; (8000900 <goto_user_app+0x24>)
 80008e4:	f000 f810 	bl	8000908 <debug_msg>
//	HAL_Delay(2000);

	void (*reset_handler_app)();

	uint32_t reset_handler_addr = *((volatile uint32_t*)(0x08010000+4));
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <goto_user_app+0x28>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	607b      	str	r3, [r7, #4]

	reset_handler_app = (void*)reset_handler_addr;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	603b      	str	r3, [r7, #0]
	reset_handler_app();
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	4798      	blx	r3

//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	08002f8c 	.word	0x08002f8c
 8000904:	08010004 	.word	0x08010004

08000908 <debug_msg>:

void debug_msg(char *format, ...){
 8000908:	b40f      	push	{r0, r1, r2, r3}
 800090a:	b580      	push	{r7, lr}
 800090c:	b09a      	sub	sp, #104	; 0x68
 800090e:	af00      	add	r7, sp, #0
    char str[100];

    /*Etract the argument list using VA apis*/
    va_list args;
    va_start(args, format);
 8000910:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000914:	603b      	str	r3, [r7, #0]
    vsprintf(str, format, args);
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	683a      	ldr	r2, [r7, #0]
 800091a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800091c:	4618      	mov	r0, r3
 800091e:	f001 fead 	bl	800267c <vsiprintf>
    HAL_UART_Transmit(DBG_UART, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fc53 	bl	80001d0 <strlen>
 800092a:	4603      	mov	r3, r0
 800092c:	b29a      	uxth	r2, r3
 800092e:	1d39      	adds	r1, r7, #4
 8000930:	f04f 33ff 	mov.w	r3, #4294967295
 8000934:	4804      	ldr	r0, [pc, #16]	; (8000948 <debug_msg+0x40>)
 8000936:	f001 fa42 	bl	8001dbe <HAL_UART_Transmit>
    va_end(args);
}
 800093a:	bf00      	nop
 800093c:	3768      	adds	r7, #104	; 0x68
 800093e:	46bd      	mov	sp, r7
 8000940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000944:	b004      	add	sp, #16
 8000946:	4770      	bx	lr
 8000948:	200000ac 	.word	0x200000ac

0800094c <bootloader_version_handler>:

void bootloader_version_handler(){
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
	debug_msg("\n >> bootloader_version_handler << \r\n"
 8000952:	481a      	ldr	r0, [pc, #104]	; (80009bc <bootloader_version_handler+0x70>)
 8000954:	f7ff ffd8 	bl	8000908 <debug_msg>
			"----------------------------------------\n");
	uint32_t command_packet_len = data_rcv[0]+1;
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <bootloader_version_handler+0x74>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	3301      	adds	r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
	uint32_t host_crc = *((uint32_t*)(data_rcv+command_packet_len-4));
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	3b04      	subs	r3, #4
 8000964:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <bootloader_version_handler+0x74>)
 8000966:	4413      	add	r3, r2
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	60bb      	str	r3, [r7, #8]
	//1. Verify the Checksum
	if(! bootloader_verify_crc(&data_rcv[0],command_packet_len-4,host_crc)){
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	3b04      	subs	r3, #4
 8000970:	68ba      	ldr	r2, [r7, #8]
 8000972:	4619      	mov	r1, r3
 8000974:	4812      	ldr	r0, [pc, #72]	; (80009c0 <bootloader_version_handler+0x74>)
 8000976:	f000 f859 	bl	8000a2c <bootloader_verify_crc>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d113      	bne.n	80009a8 <bootloader_version_handler+0x5c>
		debug_msg("Checksum Success!\r\n");
 8000980:	4810      	ldr	r0, [pc, #64]	; (80009c4 <bootloader_version_handler+0x78>)
 8000982:	f7ff ffc1 	bl	8000908 <debug_msg>
		//2. Send ACK + len
		bootloader_send_ack(1);
 8000986:	2001      	movs	r0, #1
 8000988:	f000 f824 	bl	80009d4 <bootloader_send_ack>
		uint8_t bl_version = (uint8_t)BL_VERSION;
 800098c:	2301      	movs	r3, #1
 800098e:	71fb      	strb	r3, [r7, #7]
		debug_msg("Bootloader version : %d\r\n\n", BL_VERSION);
 8000990:	2101      	movs	r1, #1
 8000992:	480d      	ldr	r0, [pc, #52]	; (80009c8 <bootloader_version_handler+0x7c>)
 8000994:	f7ff ffb8 	bl	8000908 <debug_msg>
		HAL_UART_Transmit(CMD_UART,&bl_version, 1, HAL_MAX_DELAY);
 8000998:	1df9      	adds	r1, r7, #7
 800099a:	f04f 33ff 	mov.w	r3, #4294967295
 800099e:	2201      	movs	r2, #1
 80009a0:	480a      	ldr	r0, [pc, #40]	; (80009cc <bootloader_version_handler+0x80>)
 80009a2:	f001 fa0c 	bl	8001dbe <HAL_UART_Transmit>
	else{
		debug_msg("Checksum Fail\r\n");
		bootloader_send_nack();
	}

}
 80009a6:	e004      	b.n	80009b2 <bootloader_version_handler+0x66>
		debug_msg("Checksum Fail\r\n");
 80009a8:	4809      	ldr	r0, [pc, #36]	; (80009d0 <bootloader_version_handler+0x84>)
 80009aa:	f7ff ffad 	bl	8000908 <debug_msg>
		bootloader_send_nack();
 80009ae:	f000 f82b 	bl	8000a08 <bootloader_send_nack>
}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	08002fa8 	.word	0x08002fa8
 80009c0:	20000134 	.word	0x20000134
 80009c4:	08002ff8 	.word	0x08002ff8
 80009c8:	0800300c 	.word	0x0800300c
 80009cc:	200000f0 	.word	0x200000f0
 80009d0:	08003028 	.word	0x08003028

080009d4 <bootloader_send_ack>:

void bootloader_send_ack(uint8_t follow_len){
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
	uint8_t ack[2]={0};
 80009de:	2300      	movs	r3, #0
 80009e0:	81bb      	strh	r3, [r7, #12]
	ack[0]=0x55;
 80009e2:	2355      	movs	r3, #85	; 0x55
 80009e4:	733b      	strb	r3, [r7, #12]
	ack[1]=follow_len;
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(CMD_UART, ack,(uint8_t)sizeof(ack)/sizeof(uint8_t) , HAL_MAX_DELAY);
 80009ea:	f107 010c 	add.w	r1, r7, #12
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
 80009f2:	2202      	movs	r2, #2
 80009f4:	4803      	ldr	r0, [pc, #12]	; (8000a04 <bootloader_send_ack+0x30>)
 80009f6:	f001 f9e2 	bl	8001dbe <HAL_UART_Transmit>
}
 80009fa:	bf00      	nop
 80009fc:	3710      	adds	r7, #16
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200000f0 	.word	0x200000f0

08000a08 <bootloader_send_nack>:

void bootloader_send_nack(){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
	uint8_t nack = 0x99;
 8000a0e:	2399      	movs	r3, #153	; 0x99
 8000a10:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(CMD_UART, &nack, 1, HAL_MAX_DELAY);
 8000a12:	1df9      	adds	r1, r7, #7
 8000a14:	f04f 33ff 	mov.w	r3, #4294967295
 8000a18:	2201      	movs	r2, #1
 8000a1a:	4803      	ldr	r0, [pc, #12]	; (8000a28 <bootloader_send_nack+0x20>)
 8000a1c:	f001 f9cf 	bl	8001dbe <HAL_UART_Transmit>
}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200000f0 	.word	0x200000f0

08000a2c <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue=0xff;
 8000a38:	23ff      	movs	r3, #255	; 0xff
 8000a3a:	61fb      	str	r3, [r7, #28]

	for(uint32_t i=0;i<len;i++){
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61bb      	str	r3, [r7, #24]
 8000a40:	e00f      	b.n	8000a62 <bootloader_verify_crc+0x36>
		uint32_t i_data = pData[i];
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	4413      	add	r3, r2
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	2201      	movs	r2, #1
 8000a52:	4619      	mov	r1, r3
 8000a54:	480a      	ldr	r0, [pc, #40]	; (8000a80 <bootloader_verify_crc+0x54>)
 8000a56:	f000 fb14 	bl	8001082 <HAL_CRC_Accumulate>
 8000a5a:	61f8      	str	r0, [r7, #28]
	for(uint32_t i=0;i<len;i++){
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	61bb      	str	r3, [r7, #24]
 8000a62:	69ba      	ldr	r2, [r7, #24]
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d3eb      	bcc.n	8000a42 <bootloader_verify_crc+0x16>
	}
	if(uwCRCValue == crc_host){
 8000a6a:	69fa      	ldr	r2, [r7, #28]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d101      	bne.n	8000a76 <bootloader_verify_crc+0x4a>
		return VERIFY_CRC_SUCCESS;
 8000a72:	2301      	movs	r3, #1
 8000a74:	e000      	b.n	8000a78 <bootloader_verify_crc+0x4c>
	}
	return VERIFY_CRC_FAIL;
 8000a76:	2300      	movs	r3, #0
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3720      	adds	r7, #32
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200000a4 	.word	0x200000a4

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <Error_Handler+0x8>
	...

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_MspInit+0x4c>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <HAL_CRC_MspInit+0x3c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d10d      	bne.n	8000b0e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <HAL_CRC_MspInit+0x40>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a09      	ldr	r2, [pc, #36]	; (8000b20 <HAL_CRC_MspInit+0x40>)
 8000afc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <HAL_CRC_MspInit+0x40>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000b0e:	bf00      	nop
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023000 	.word	0x40023000
 8000b20:	40023800 	.word	0x40023800

08000b24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08c      	sub	sp, #48	; 0x30
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 031c 	add.w	r3, r7, #28
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a42      	ldr	r2, [pc, #264]	; (8000c4c <HAL_UART_MspInit+0x128>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d12c      	bne.n	8000ba0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	61bb      	str	r3, [r7, #24]
 8000b4a:	4b41      	ldr	r3, [pc, #260]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	4a40      	ldr	r2, [pc, #256]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b54:	6413      	str	r3, [r2, #64]	; 0x40
 8000b56:	4b3e      	ldr	r3, [pc, #248]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b5e:	61bb      	str	r3, [r7, #24]
 8000b60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
 8000b66:	4b3a      	ldr	r3, [pc, #232]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	4a39      	ldr	r2, [pc, #228]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	6313      	str	r3, [r2, #48]	; 0x30
 8000b72:	4b37      	ldr	r3, [pc, #220]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b7e:	230c      	movs	r3, #12
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b8e:	2307      	movs	r3, #7
 8000b90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 031c 	add.w	r3, r7, #28
 8000b96:	4619      	mov	r1, r3
 8000b98:	482e      	ldr	r0, [pc, #184]	; (8000c54 <HAL_UART_MspInit+0x130>)
 8000b9a:	f000 fa9d 	bl	80010d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b9e:	e050      	b.n	8000c42 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART3)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a2c      	ldr	r2, [pc, #176]	; (8000c58 <HAL_UART_MspInit+0x134>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d14b      	bne.n	8000c42 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	4b28      	ldr	r3, [pc, #160]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb2:	4a27      	ldr	r2, [pc, #156]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bba:	4b25      	ldr	r3, [pc, #148]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a20      	ldr	r2, [pc, #128]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60bb      	str	r3, [r7, #8]
 8000be6:	4b1a      	ldr	r3, [pc, #104]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a19      	ldr	r2, [pc, #100]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bec:	f043 0304 	orr.w	r3, r3, #4
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <HAL_UART_MspInit+0x12c>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0304 	and.w	r3, r3, #4
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c10:	2307      	movs	r3, #7
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4810      	ldr	r0, [pc, #64]	; (8000c5c <HAL_UART_MspInit+0x138>)
 8000c1c:	f000 fa5c 	bl	80010d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c32:	2307      	movs	r3, #7
 8000c34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4808      	ldr	r0, [pc, #32]	; (8000c60 <HAL_UART_MspInit+0x13c>)
 8000c3e:	f000 fa4b 	bl	80010d8 <HAL_GPIO_Init>
}
 8000c42:	bf00      	nop
 8000c44:	3730      	adds	r7, #48	; 0x30
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40004400 	.word	0x40004400
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020000 	.word	0x40020000
 8000c58:	40004800 	.word	0x40004800
 8000c5c:	40020400 	.word	0x40020400
 8000c60:	40020800 	.word	0x40020800

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb0:	f000 f8c6 	bl	8000e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f001 fc80 	bl	80025ec <__errno>
 8000cec:	4603      	mov	r3, r0
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20020000 	.word	0x20020000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	200001fc 	.word	0x200001fc
 8000d20:	20000218 	.word	0x20000218

08000d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d4e:	490e      	ldr	r1, [pc, #56]	; (8000d88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d50:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d64:	4c0b      	ldr	r4, [pc, #44]	; (8000d94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d72:	f7ff ffd7 	bl	8000d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d76:	f001 fc3f 	bl	80025f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7a:	f7ff fc03 	bl	8000584 <main>
  bx  lr    
 8000d7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000d8c:	08003094 	.word	0x08003094
  ldr r2, =_sbss
 8000d90:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000d94:	20000214 	.word	0x20000214

08000d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC_IRQHandler>
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da0:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <HAL_Init+0x40>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_Init+0x40>)
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <HAL_Init+0x40>)
 8000dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f90d 	bl	8000fe4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	200f      	movs	r0, #15
 8000dcc:	f000 f808 	bl	8000de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd0:	f7ff fe5e 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023c00 	.word	0x40023c00

08000de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_InitTick+0x54>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x58>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 f917 	bl	8001032 <HAL_SYSTICK_Config>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00e      	b.n	8000e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b0f      	cmp	r3, #15
 8000e12:	d80a      	bhi.n	8000e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e14:	2200      	movs	r2, #0
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295
 8000e1c:	f000 f8ed 	bl	8000ffa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e20:	4a06      	ldr	r2, [pc, #24]	; (8000e3c <HAL_InitTick+0x5c>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e000      	b.n	8000e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000018 	.word	0x20000018
 8000e38:	20000020 	.word	0x20000020
 8000e3c:	2000001c 	.word	0x2000001c

08000e40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x20>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x24>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <HAL_IncTick+0x24>)
 8000e52:	6013      	str	r3, [r2, #0]
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000020 	.word	0x20000020
 8000e64:	20000200 	.word	0x20000200

08000e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e6c:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <HAL_GetTick+0x14>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000200 	.word	0x20000200

08000e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb2:	4a04      	ldr	r2, [pc, #16]	; (8000ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	60d3      	str	r3, [r2, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	f003 0307 	and.w	r3, r3, #7
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	6039      	str	r1, [r7, #0]
 8000eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	db0a      	blt.n	8000f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	490c      	ldr	r1, [pc, #48]	; (8000f30 <__NVIC_SetPriority+0x4c>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	0112      	lsls	r2, r2, #4
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	440b      	add	r3, r1
 8000f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f0c:	e00a      	b.n	8000f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4908      	ldr	r1, [pc, #32]	; (8000f34 <__NVIC_SetPriority+0x50>)
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	f003 030f 	and.w	r3, r3, #15
 8000f1a:	3b04      	subs	r3, #4
 8000f1c:	0112      	lsls	r2, r2, #4
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	440b      	add	r3, r1
 8000f22:	761a      	strb	r2, [r3, #24]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000e100 	.word	0xe000e100
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b089      	sub	sp, #36	; 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f1c3 0307 	rsb	r3, r3, #7
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	bf28      	it	cs
 8000f56:	2304      	movcs	r3, #4
 8000f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	2b06      	cmp	r3, #6
 8000f60:	d902      	bls.n	8000f68 <NVIC_EncodePriority+0x30>
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3b03      	subs	r3, #3
 8000f66:	e000      	b.n	8000f6a <NVIC_EncodePriority+0x32>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	43da      	mvns	r2, r3
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f80:	f04f 31ff 	mov.w	r1, #4294967295
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8a:	43d9      	mvns	r1, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	4313      	orrs	r3, r2
         );
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3724      	adds	r7, #36	; 0x24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3b01      	subs	r3, #1
 8000fac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fb0:	d301      	bcc.n	8000fb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e00f      	b.n	8000fd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <SysTick_Config+0x40>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fbe:	210f      	movs	r1, #15
 8000fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc4:	f7ff ff8e 	bl	8000ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc8:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <SysTick_Config+0x40>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fce:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <SysTick_Config+0x40>)
 8000fd0:	2207      	movs	r2, #7
 8000fd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	e000e010 	.word	0xe000e010

08000fe4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff ff47 	bl	8000e80 <__NVIC_SetPriorityGrouping>
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b086      	sub	sp, #24
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	4603      	mov	r3, r0
 8001002:	60b9      	str	r1, [r7, #8]
 8001004:	607a      	str	r2, [r7, #4]
 8001006:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800100c:	f7ff ff5c 	bl	8000ec8 <__NVIC_GetPriorityGrouping>
 8001010:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	68b9      	ldr	r1, [r7, #8]
 8001016:	6978      	ldr	r0, [r7, #20]
 8001018:	f7ff ff8e 	bl	8000f38 <NVIC_EncodePriority>
 800101c:	4602      	mov	r2, r0
 800101e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001022:	4611      	mov	r1, r2
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff5d 	bl	8000ee4 <__NVIC_SetPriority>
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffb0 	bl	8000fa0 <SysTick_Config>
 8001040:	4603      	mov	r3, r0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	e00e      	b.n	800107a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	795b      	ldrb	r3, [r3, #5]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d105      	bne.n	8001072 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2200      	movs	r2, #0
 800106a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff fd37 	bl	8000ae0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2201      	movs	r2, #1
 8001076:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001082:	b480      	push	{r7}
 8001084:	b087      	sub	sp, #28
 8001086:	af00      	add	r7, sp, #0
 8001088:	60f8      	str	r0, [r7, #12]
 800108a:	60b9      	str	r1, [r7, #8]
 800108c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800108e:	2300      	movs	r3, #0
 8001090:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2202      	movs	r2, #2
 8001096:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	e00a      	b.n	80010b4 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	441a      	add	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6812      	ldr	r2, [r2, #0]
 80010ac:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d3f0      	bcc.n	800109e <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2201      	movs	r2, #1
 80010c8:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80010ca:	693b      	ldr	r3, [r7, #16]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	371c      	adds	r7, #28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	; 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
 80010f2:	e16b      	b.n	80013cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010f4:	2201      	movs	r2, #1
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	429a      	cmp	r2, r3
 800110e:	f040 815a 	bne.w	80013c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	2b01      	cmp	r3, #1
 800111c:	d005      	beq.n	800112a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001126:	2b02      	cmp	r3, #2
 8001128:	d130      	bne.n	800118c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	2203      	movs	r2, #3
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	68da      	ldr	r2, [r3, #12]
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001160:	2201      	movs	r2, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	091b      	lsrs	r3, r3, #4
 8001176:	f003 0201 	and.w	r2, r3, #1
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	2b03      	cmp	r3, #3
 8001196:	d017      	beq.n	80011c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	2203      	movs	r2, #3
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	689a      	ldr	r2, [r3, #8]
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d123      	bne.n	800121c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	08da      	lsrs	r2, r3, #3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	220f      	movs	r2, #15
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3208      	adds	r2, #8
 8001216:	69b9      	ldr	r1, [r7, #24]
 8001218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	2203      	movs	r2, #3
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0203 	and.w	r2, r3, #3
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001258:	2b00      	cmp	r3, #0
 800125a:	f000 80b4 	beq.w	80013c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	4b60      	ldr	r3, [pc, #384]	; (80013e4 <HAL_GPIO_Init+0x30c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	4a5f      	ldr	r2, [pc, #380]	; (80013e4 <HAL_GPIO_Init+0x30c>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800126c:	6453      	str	r3, [r2, #68]	; 0x44
 800126e:	4b5d      	ldr	r3, [pc, #372]	; (80013e4 <HAL_GPIO_Init+0x30c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800127a:	4a5b      	ldr	r2, [pc, #364]	; (80013e8 <HAL_GPIO_Init+0x310>)
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	3302      	adds	r3, #2
 8001282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	220f      	movs	r2, #15
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43db      	mvns	r3, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4013      	ands	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a52      	ldr	r2, [pc, #328]	; (80013ec <HAL_GPIO_Init+0x314>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d02b      	beq.n	80012fe <HAL_GPIO_Init+0x226>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a51      	ldr	r2, [pc, #324]	; (80013f0 <HAL_GPIO_Init+0x318>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d025      	beq.n	80012fa <HAL_GPIO_Init+0x222>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a50      	ldr	r2, [pc, #320]	; (80013f4 <HAL_GPIO_Init+0x31c>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d01f      	beq.n	80012f6 <HAL_GPIO_Init+0x21e>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4f      	ldr	r2, [pc, #316]	; (80013f8 <HAL_GPIO_Init+0x320>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d019      	beq.n	80012f2 <HAL_GPIO_Init+0x21a>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4e      	ldr	r2, [pc, #312]	; (80013fc <HAL_GPIO_Init+0x324>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0x216>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4d      	ldr	r2, [pc, #308]	; (8001400 <HAL_GPIO_Init+0x328>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00d      	beq.n	80012ea <HAL_GPIO_Init+0x212>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4c      	ldr	r2, [pc, #304]	; (8001404 <HAL_GPIO_Init+0x32c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d007      	beq.n	80012e6 <HAL_GPIO_Init+0x20e>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	; (8001408 <HAL_GPIO_Init+0x330>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d101      	bne.n	80012e2 <HAL_GPIO_Init+0x20a>
 80012de:	2307      	movs	r3, #7
 80012e0:	e00e      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012e2:	2308      	movs	r3, #8
 80012e4:	e00c      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012e6:	2306      	movs	r3, #6
 80012e8:	e00a      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012ea:	2305      	movs	r3, #5
 80012ec:	e008      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012ee:	2304      	movs	r3, #4
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012f2:	2303      	movs	r3, #3
 80012f4:	e004      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e000      	b.n	8001300 <HAL_GPIO_Init+0x228>
 80012fe:	2300      	movs	r3, #0
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4093      	lsls	r3, r2
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001310:	4935      	ldr	r1, [pc, #212]	; (80013e8 <HAL_GPIO_Init+0x310>)
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	3302      	adds	r3, #2
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131e:	4b3b      	ldr	r3, [pc, #236]	; (800140c <HAL_GPIO_Init+0x334>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001342:	4a32      	ldr	r2, [pc, #200]	; (800140c <HAL_GPIO_Init+0x334>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <HAL_GPIO_Init+0x334>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800136c:	4a27      	ldr	r2, [pc, #156]	; (800140c <HAL_GPIO_Init+0x334>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001372:	4b26      	ldr	r3, [pc, #152]	; (800140c <HAL_GPIO_Init+0x334>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001396:	4a1d      	ldr	r2, [pc, #116]	; (800140c <HAL_GPIO_Init+0x334>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <HAL_GPIO_Init+0x334>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013c0:	4a12      	ldr	r2, [pc, #72]	; (800140c <HAL_GPIO_Init+0x334>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	f67f ae90 	bls.w	80010f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3724      	adds	r7, #36	; 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40013800 	.word	0x40013800
 80013ec:	40020000 	.word	0x40020000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020c00 	.word	0x40020c00
 80013fc:	40021000 	.word	0x40021000
 8001400:	40021400 	.word	0x40021400
 8001404:	40021800 	.word	0x40021800
 8001408:	40021c00 	.word	0x40021c00
 800140c:	40013c00 	.word	0x40013c00

08001410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691a      	ldr	r2, [r3, #16]
 8001420:	887b      	ldrh	r3, [r7, #2]
 8001422:	4013      	ands	r3, r2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d002      	beq.n	800142e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001428:	2301      	movs	r3, #1
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e001      	b.n	8001432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001432:	7bfb      	ldrb	r3, [r7, #15]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
 800144c:	4613      	mov	r3, r2
 800144e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001450:	787b      	ldrb	r3, [r7, #1]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001456:	887a      	ldrh	r2, [r7, #2]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800145c:	e003      	b.n	8001466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	041a      	lsls	r2, r3, #16
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	619a      	str	r2, [r3, #24]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e267      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	d075      	beq.n	800157e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001492:	4b88      	ldr	r3, [pc, #544]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 030c 	and.w	r3, r3, #12
 800149a:	2b04      	cmp	r3, #4
 800149c:	d00c      	beq.n	80014b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800149e:	4b85      	ldr	r3, [pc, #532]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014a6:	2b08      	cmp	r3, #8
 80014a8:	d112      	bne.n	80014d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014aa:	4b82      	ldr	r3, [pc, #520]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014b6:	d10b      	bne.n	80014d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b8:	4b7e      	ldr	r3, [pc, #504]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d05b      	beq.n	800157c <HAL_RCC_OscConfig+0x108>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d157      	bne.n	800157c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e242      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d8:	d106      	bne.n	80014e8 <HAL_RCC_OscConfig+0x74>
 80014da:	4b76      	ldr	r3, [pc, #472]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a75      	ldr	r2, [pc, #468]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	e01d      	b.n	8001524 <HAL_RCC_OscConfig+0xb0>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014f0:	d10c      	bne.n	800150c <HAL_RCC_OscConfig+0x98>
 80014f2:	4b70      	ldr	r3, [pc, #448]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a6f      	ldr	r2, [pc, #444]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80014f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	4b6d      	ldr	r3, [pc, #436]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a6c      	ldr	r2, [pc, #432]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	e00b      	b.n	8001524 <HAL_RCC_OscConfig+0xb0>
 800150c:	4b69      	ldr	r3, [pc, #420]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a68      	ldr	r2, [pc, #416]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	4b66      	ldr	r3, [pc, #408]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a65      	ldr	r2, [pc, #404]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 800151e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001522:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d013      	beq.n	8001554 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152c:	f7ff fc9c 	bl	8000e68 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001534:	f7ff fc98 	bl	8000e68 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b64      	cmp	r3, #100	; 0x64
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e207      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001546:	4b5b      	ldr	r3, [pc, #364]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0f0      	beq.n	8001534 <HAL_RCC_OscConfig+0xc0>
 8001552:	e014      	b.n	800157e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fc88 	bl	8000e68 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800155c:	f7ff fc84 	bl	8000e68 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b64      	cmp	r3, #100	; 0x64
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e1f3      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156e:	4b51      	ldr	r3, [pc, #324]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0xe8>
 800157a:	e000      	b.n	800157e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800157c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d063      	beq.n	8001652 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800158a:	4b4a      	ldr	r3, [pc, #296]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
 8001592:	2b00      	cmp	r3, #0
 8001594:	d00b      	beq.n	80015ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001596:	4b47      	ldr	r3, [pc, #284]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800159e:	2b08      	cmp	r3, #8
 80015a0:	d11c      	bne.n	80015dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015a2:	4b44      	ldr	r3, [pc, #272]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d116      	bne.n	80015dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ae:	4b41      	ldr	r3, [pc, #260]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d005      	beq.n	80015c6 <HAL_RCC_OscConfig+0x152>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d001      	beq.n	80015c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e1c7      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c6:	4b3b      	ldr	r3, [pc, #236]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	4937      	ldr	r1, [pc, #220]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015da:	e03a      	b.n	8001652 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d020      	beq.n	8001626 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e4:	4b34      	ldr	r3, [pc, #208]	; (80016b8 <HAL_RCC_OscConfig+0x244>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ea:	f7ff fc3d 	bl	8000e68 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f2:	f7ff fc39 	bl	8000e68 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e1a8      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001604:	4b2b      	ldr	r3, [pc, #172]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0f0      	beq.n	80015f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001610:	4b28      	ldr	r3, [pc, #160]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	4925      	ldr	r1, [pc, #148]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001620:	4313      	orrs	r3, r2
 8001622:	600b      	str	r3, [r1, #0]
 8001624:	e015      	b.n	8001652 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001626:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <HAL_RCC_OscConfig+0x244>)
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162c:	f7ff fc1c 	bl	8000e68 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001634:	f7ff fc18 	bl	8000e68 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e187      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001646:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f0      	bne.n	8001634 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	2b00      	cmp	r3, #0
 800165c:	d036      	beq.n	80016cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	695b      	ldr	r3, [r3, #20]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d016      	beq.n	8001694 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001666:	4b15      	ldr	r3, [pc, #84]	; (80016bc <HAL_RCC_OscConfig+0x248>)
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166c:	f7ff fbfc 	bl	8000e68 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001674:	f7ff fbf8 	bl	8000e68 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e167      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_OscConfig+0x240>)
 8001688:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0f0      	beq.n	8001674 <HAL_RCC_OscConfig+0x200>
 8001692:	e01b      	b.n	80016cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_RCC_OscConfig+0x248>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169a:	f7ff fbe5 	bl	8000e68 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016a0:	e00e      	b.n	80016c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016a2:	f7ff fbe1 	bl	8000e68 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d907      	bls.n	80016c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e150      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
 80016b4:	40023800 	.word	0x40023800
 80016b8:	42470000 	.word	0x42470000
 80016bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c0:	4b88      	ldr	r3, [pc, #544]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80016c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1ea      	bne.n	80016a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 8097 	beq.w	8001808 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016de:	4b81      	ldr	r3, [pc, #516]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10f      	bne.n	800170a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	4b7d      	ldr	r3, [pc, #500]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	4a7c      	ldr	r2, [pc, #496]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80016f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f8:	6413      	str	r3, [r2, #64]	; 0x40
 80016fa:	4b7a      	ldr	r3, [pc, #488]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001706:	2301      	movs	r3, #1
 8001708:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170a:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <HAL_RCC_OscConfig+0x474>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001712:	2b00      	cmp	r3, #0
 8001714:	d118      	bne.n	8001748 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001716:	4b74      	ldr	r3, [pc, #464]	; (80018e8 <HAL_RCC_OscConfig+0x474>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a73      	ldr	r2, [pc, #460]	; (80018e8 <HAL_RCC_OscConfig+0x474>)
 800171c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001722:	f7ff fba1 	bl	8000e68 <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800172a:	f7ff fb9d 	bl	8000e68 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e10c      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173c:	4b6a      	ldr	r3, [pc, #424]	; (80018e8 <HAL_RCC_OscConfig+0x474>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d106      	bne.n	800175e <HAL_RCC_OscConfig+0x2ea>
 8001750:	4b64      	ldr	r3, [pc, #400]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001754:	4a63      	ldr	r2, [pc, #396]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	6713      	str	r3, [r2, #112]	; 0x70
 800175c:	e01c      	b.n	8001798 <HAL_RCC_OscConfig+0x324>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b05      	cmp	r3, #5
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x30c>
 8001766:	4b5f      	ldr	r3, [pc, #380]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176a:	4a5e      	ldr	r2, [pc, #376]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6713      	str	r3, [r2, #112]	; 0x70
 8001772:	4b5c      	ldr	r3, [pc, #368]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001776:	4a5b      	ldr	r2, [pc, #364]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6713      	str	r3, [r2, #112]	; 0x70
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0x324>
 8001780:	4b58      	ldr	r3, [pc, #352]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001784:	4a57      	ldr	r2, [pc, #348]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	6713      	str	r3, [r2, #112]	; 0x70
 800178c:	4b55      	ldr	r3, [pc, #340]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 800178e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001790:	4a54      	ldr	r2, [pc, #336]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001792:	f023 0304 	bic.w	r3, r3, #4
 8001796:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d015      	beq.n	80017cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a0:	f7ff fb62 	bl	8000e68 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a8:	f7ff fb5e 	bl	8000e68 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e0cb      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017be:	4b49      	ldr	r3, [pc, #292]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80017c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0ee      	beq.n	80017a8 <HAL_RCC_OscConfig+0x334>
 80017ca:	e014      	b.n	80017f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fb4c 	bl	8000e68 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017d2:	e00a      	b.n	80017ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017d4:	f7ff fb48 	bl	8000e68 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e0b5      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ea:	4b3e      	ldr	r3, [pc, #248]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80017ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1ee      	bne.n	80017d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017f6:	7dfb      	ldrb	r3, [r7, #23]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d105      	bne.n	8001808 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017fc:	4b39      	ldr	r3, [pc, #228]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	4a38      	ldr	r2, [pc, #224]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001802:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001806:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80a1 	beq.w	8001954 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001812:	4b34      	ldr	r3, [pc, #208]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b08      	cmp	r3, #8
 800181c:	d05c      	beq.n	80018d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	2b02      	cmp	r3, #2
 8001824:	d141      	bne.n	80018aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001826:	4b31      	ldr	r3, [pc, #196]	; (80018ec <HAL_RCC_OscConfig+0x478>)
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182c:	f7ff fb1c 	bl	8000e68 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001834:	f7ff fb18 	bl	8000e68 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e087      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001846:	4b27      	ldr	r3, [pc, #156]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69da      	ldr	r2, [r3, #28]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a1b      	ldr	r3, [r3, #32]
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	019b      	lsls	r3, r3, #6
 8001862:	431a      	orrs	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001868:	085b      	lsrs	r3, r3, #1
 800186a:	3b01      	subs	r3, #1
 800186c:	041b      	lsls	r3, r3, #16
 800186e:	431a      	orrs	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001874:	061b      	lsls	r3, r3, #24
 8001876:	491b      	ldr	r1, [pc, #108]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <HAL_RCC_OscConfig+0x478>)
 800187e:	2201      	movs	r2, #1
 8001880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001882:	f7ff faf1 	bl	8000e68 <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800188a:	f7ff faed 	bl	8000e68 <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e05c      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0f0      	beq.n	800188a <HAL_RCC_OscConfig+0x416>
 80018a8:	e054      	b.n	8001954 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <HAL_RCC_OscConfig+0x478>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b0:	f7ff fada 	bl	8000e68 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018b8:	f7ff fad6 	bl	8000e68 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e045      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <HAL_RCC_OscConfig+0x470>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d1f0      	bne.n	80018b8 <HAL_RCC_OscConfig+0x444>
 80018d6:	e03d      	b.n	8001954 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d107      	bne.n	80018f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e038      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
 80018e4:	40023800 	.word	0x40023800
 80018e8:	40007000 	.word	0x40007000
 80018ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <HAL_RCC_OscConfig+0x4ec>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d028      	beq.n	8001950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001908:	429a      	cmp	r2, r3
 800190a:	d121      	bne.n	8001950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001916:	429a      	cmp	r2, r3
 8001918:	d11a      	bne.n	8001950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001920:	4013      	ands	r3, r2
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001926:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001928:	4293      	cmp	r3, r2
 800192a:	d111      	bne.n	8001950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001936:	085b      	lsrs	r3, r3, #1
 8001938:	3b01      	subs	r3, #1
 800193a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d107      	bne.n	8001950 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d001      	beq.n	8001954 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e000      	b.n	8001956 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e0cc      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001978:	4b68      	ldr	r3, [pc, #416]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d90c      	bls.n	80019a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001986:	4b65      	ldr	r3, [pc, #404]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800198e:	4b63      	ldr	r3, [pc, #396]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d001      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e0b8      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d020      	beq.n	80019ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0304 	and.w	r3, r3, #4
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d005      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019b8:	4b59      	ldr	r3, [pc, #356]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	4a58      	ldr	r2, [pc, #352]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0308 	and.w	r3, r3, #8
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019d0:	4b53      	ldr	r3, [pc, #332]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	4a52      	ldr	r2, [pc, #328]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019dc:	4b50      	ldr	r3, [pc, #320]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	494d      	ldr	r1, [pc, #308]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d044      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d107      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a02:	4b47      	ldr	r3, [pc, #284]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d119      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e07f      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d003      	beq.n	8001a22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d107      	bne.n	8001a32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a22:	4b3f      	ldr	r3, [pc, #252]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d109      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e06f      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a32:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e067      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a42:	4b37      	ldr	r3, [pc, #220]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f023 0203 	bic.w	r2, r3, #3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	4934      	ldr	r1, [pc, #208]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a54:	f7ff fa08 	bl	8000e68 <HAL_GetTick>
 8001a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5a:	e00a      	b.n	8001a72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a5c:	f7ff fa04 	bl	8000e68 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e04f      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a72:	4b2b      	ldr	r3, [pc, #172]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f003 020c 	and.w	r2, r3, #12
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d1eb      	bne.n	8001a5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a84:	4b25      	ldr	r3, [pc, #148]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0307 	and.w	r3, r3, #7
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d20c      	bcs.n	8001aac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a92:	4b22      	ldr	r3, [pc, #136]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 8001a94:	683a      	ldr	r2, [r7, #0]
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_RCC_ClockConfig+0x1b8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d001      	beq.n	8001aac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e032      	b.n	8001b12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d008      	beq.n	8001aca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ab8:	4b19      	ldr	r3, [pc, #100]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	4916      	ldr	r1, [pc, #88]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d009      	beq.n	8001aea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ad6:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	490e      	ldr	r1, [pc, #56]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aea:	f000 f821 	bl	8001b30 <HAL_RCC_GetSysClockFreq>
 8001aee:	4602      	mov	r2, r0
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	091b      	lsrs	r3, r3, #4
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	490a      	ldr	r1, [pc, #40]	; (8001b24 <HAL_RCC_ClockConfig+0x1c0>)
 8001afc:	5ccb      	ldrb	r3, [r1, r3]
 8001afe:	fa22 f303 	lsr.w	r3, r2, r3
 8001b02:	4a09      	ldr	r2, [pc, #36]	; (8001b28 <HAL_RCC_ClockConfig+0x1c4>)
 8001b04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <HAL_RCC_ClockConfig+0x1c8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff f968 	bl	8000de0 <HAL_InitTick>

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023c00 	.word	0x40023c00
 8001b20:	40023800 	.word	0x40023800
 8001b24:	08003038 	.word	0x08003038
 8001b28:	20000018 	.word	0x20000018
 8001b2c:	2000001c 	.word	0x2000001c

08001b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b34:	b090      	sub	sp, #64	; 0x40
 8001b36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b40:	2300      	movs	r3, #0
 8001b42:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b48:	4b59      	ldr	r3, [pc, #356]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 030c 	and.w	r3, r3, #12
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d00d      	beq.n	8001b70 <HAL_RCC_GetSysClockFreq+0x40>
 8001b54:	2b08      	cmp	r3, #8
 8001b56:	f200 80a1 	bhi.w	8001c9c <HAL_RCC_GetSysClockFreq+0x16c>
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d002      	beq.n	8001b64 <HAL_RCC_GetSysClockFreq+0x34>
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d003      	beq.n	8001b6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001b62:	e09b      	b.n	8001c9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b64:	4b53      	ldr	r3, [pc, #332]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b66:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001b68:	e09b      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b6a:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b6c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b6e:	e098      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b70:	4b4f      	ldr	r3, [pc, #316]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b78:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b7a:	4b4d      	ldr	r3, [pc, #308]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d028      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b86:	4b4a      	ldr	r3, [pc, #296]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	099b      	lsrs	r3, r3, #6
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	623b      	str	r3, [r7, #32]
 8001b90:	627a      	str	r2, [r7, #36]	; 0x24
 8001b92:	6a3b      	ldr	r3, [r7, #32]
 8001b94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4b47      	ldr	r3, [pc, #284]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b9c:	fb03 f201 	mul.w	r2, r3, r1
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	fb00 f303 	mul.w	r3, r0, r3
 8001ba6:	4413      	add	r3, r2
 8001ba8:	4a43      	ldr	r2, [pc, #268]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001baa:	fba0 1202 	umull	r1, r2, r0, r2
 8001bae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bb0:	460a      	mov	r2, r1
 8001bb2:	62ba      	str	r2, [r7, #40]	; 0x28
 8001bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bb6:	4413      	add	r3, r2
 8001bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
 8001bc0:	61fa      	str	r2, [r7, #28]
 8001bc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001bca:	f7fe fb59 	bl	8000280 <__aeabi_uldivmod>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bd6:	e053      	b.n	8001c80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd8:	4b35      	ldr	r3, [pc, #212]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	099b      	lsrs	r3, r3, #6
 8001bde:	2200      	movs	r2, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	617a      	str	r2, [r7, #20]
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001bea:	f04f 0b00 	mov.w	fp, #0
 8001bee:	4652      	mov	r2, sl
 8001bf0:	465b      	mov	r3, fp
 8001bf2:	f04f 0000 	mov.w	r0, #0
 8001bf6:	f04f 0100 	mov.w	r1, #0
 8001bfa:	0159      	lsls	r1, r3, #5
 8001bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c00:	0150      	lsls	r0, r2, #5
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	ebb2 080a 	subs.w	r8, r2, sl
 8001c0a:	eb63 090b 	sbc.w	r9, r3, fp
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c22:	ebb2 0408 	subs.w	r4, r2, r8
 8001c26:	eb63 0509 	sbc.w	r5, r3, r9
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	f04f 0300 	mov.w	r3, #0
 8001c32:	00eb      	lsls	r3, r5, #3
 8001c34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c38:	00e2      	lsls	r2, r4, #3
 8001c3a:	4614      	mov	r4, r2
 8001c3c:	461d      	mov	r5, r3
 8001c3e:	eb14 030a 	adds.w	r3, r4, sl
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	eb45 030b 	adc.w	r3, r5, fp
 8001c48:	607b      	str	r3, [r7, #4]
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c56:	4629      	mov	r1, r5
 8001c58:	028b      	lsls	r3, r1, #10
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c60:	4621      	mov	r1, r4
 8001c62:	028a      	lsls	r2, r1, #10
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	60fa      	str	r2, [r7, #12]
 8001c70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c74:	f7fe fb04 	bl	8000280 <__aeabi_uldivmod>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	0c1b      	lsrs	r3, r3, #16
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001c90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c9a:	e002      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3740      	adds	r7, #64	; 0x40
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	00f42400 	.word	0x00f42400
 8001cb8:	017d7840 	.word	0x017d7840

08001cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000018 	.word	0x20000018

08001cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cd8:	f7ff fff0 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	0a9b      	lsrs	r3, r3, #10
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	4903      	ldr	r1, [pc, #12]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cea:	5ccb      	ldrb	r3, [r1, r3]
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	08003048 	.word	0x08003048

08001cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d00:	f7ff ffdc 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001d04:	4602      	mov	r2, r0
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	0b5b      	lsrs	r3, r3, #13
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	4903      	ldr	r1, [pc, #12]	; (8001d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d12:	5ccb      	ldrb	r3, [r1, r3]
 8001d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	08003048 	.word	0x08003048

08001d24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e03f      	b.n	8001db6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d106      	bne.n	8001d50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7fe feea 	bl	8000b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2224      	movs	r2, #36	; 0x24
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 f9cb 	bl	8002104 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	691a      	ldr	r2, [r3, #16]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	695a      	ldr	r2, [r3, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2220      	movs	r2, #32
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2220      	movs	r2, #32
 8001db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b08a      	sub	sp, #40	; 0x28
 8001dc2:	af02      	add	r7, sp, #8
 8001dc4:	60f8      	str	r0, [r7, #12]
 8001dc6:	60b9      	str	r1, [r7, #8]
 8001dc8:	603b      	str	r3, [r7, #0]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b20      	cmp	r3, #32
 8001ddc:	d17c      	bne.n	8001ed8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d002      	beq.n	8001dea <HAL_UART_Transmit+0x2c>
 8001de4:	88fb      	ldrh	r3, [r7, #6]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e075      	b.n	8001eda <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_UART_Transmit+0x3e>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e06e      	b.n	8001eda <HAL_UART_Transmit+0x11c>
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2221      	movs	r2, #33	; 0x21
 8001e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e12:	f7ff f829 	bl	8000e68 <HAL_GetTick>
 8001e16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	88fa      	ldrh	r2, [r7, #6]
 8001e1c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	88fa      	ldrh	r2, [r7, #6]
 8001e22:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e2c:	d108      	bne.n	8001e40 <HAL_UART_Transmit+0x82>
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d104      	bne.n	8001e40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	e003      	b.n	8001e48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e50:	e02a      	b.n	8001ea8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2180      	movs	r1, #128	; 0x80
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f000 f8e2 	bl	8002026 <UART_WaitOnFlagUntilTimeout>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e036      	b.n	8001eda <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10b      	bne.n	8001e8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	3302      	adds	r3, #2
 8001e86:	61bb      	str	r3, [r7, #24]
 8001e88:	e007      	b.n	8001e9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	781a      	ldrb	r2, [r3, #0]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	3301      	adds	r3, #1
 8001e98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1cf      	bne.n	8001e52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2140      	movs	r1, #64	; 0x40
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f000 f8b2 	bl	8002026 <UART_WaitOnFlagUntilTimeout>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e006      	b.n	8001eda <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	e000      	b.n	8001eda <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001ed8:	2302      	movs	r3, #2
  }
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3720      	adds	r7, #32
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b08a      	sub	sp, #40	; 0x28
 8001ee6:	af02      	add	r7, sp, #8
 8001ee8:	60f8      	str	r0, [r7, #12]
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	603b      	str	r3, [r7, #0]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	f040 808c 	bne.w	800201c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <HAL_UART_Receive+0x2e>
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e084      	b.n	800201e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_UART_Receive+0x40>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e07d      	b.n	800201e <HAL_UART_Receive+0x13c>
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2222      	movs	r2, #34	; 0x22
 8001f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f3e:	f7fe ff93 	bl	8000e68 <HAL_GetTick>
 8001f42:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	88fa      	ldrh	r2, [r7, #6]
 8001f48:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	88fa      	ldrh	r2, [r7, #6]
 8001f4e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f58:	d108      	bne.n	8001f6c <HAL_UART_Receive+0x8a>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d104      	bne.n	8001f6c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	e003      	b.n	8001f74 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001f7c:	e043      	b.n	8002006 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	2200      	movs	r2, #0
 8001f86:	2120      	movs	r1, #32
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 f84c 	bl	8002026 <UART_WaitOnFlagUntilTimeout>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e042      	b.n	800201e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
 8001fb6:	e01f      	b.n	8001ff8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fc0:	d007      	beq.n	8001fd2 <HAL_UART_Receive+0xf0>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10a      	bne.n	8001fe0 <HAL_UART_Receive+0xfe>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d106      	bne.n	8001fe0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e008      	b.n	8001ff2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	3b01      	subs	r3, #1
 8002000:	b29a      	uxth	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800200a:	b29b      	uxth	r3, r3
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1b6      	bne.n	8001f7e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2220      	movs	r2, #32
 8002014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002018:	2300      	movs	r3, #0
 800201a:	e000      	b.n	800201e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800201c:	2302      	movs	r3, #2
  }
}
 800201e:	4618      	mov	r0, r3
 8002020:	3720      	adds	r7, #32
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b090      	sub	sp, #64	; 0x40
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	4613      	mov	r3, r2
 8002034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002036:	e050      	b.n	80020da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800203a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203e:	d04c      	beq.n	80020da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002040:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002042:	2b00      	cmp	r3, #0
 8002044:	d007      	beq.n	8002056 <UART_WaitOnFlagUntilTimeout+0x30>
 8002046:	f7fe ff0f 	bl	8000e68 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002052:	429a      	cmp	r2, r3
 8002054:	d241      	bcs.n	80020da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	330c      	adds	r3, #12
 800205c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800205e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002060:	e853 3f00 	ldrex	r3, [r3]
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002068:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800206c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	330c      	adds	r3, #12
 8002074:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002076:	637a      	str	r2, [r7, #52]	; 0x34
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800207a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800207c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800207e:	e841 2300 	strex	r3, r2, [r1]
 8002082:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1e5      	bne.n	8002056 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	3314      	adds	r3, #20
 8002090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	e853 3f00 	ldrex	r3, [r3]
 8002098:	613b      	str	r3, [r7, #16]
   return(result);
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	f023 0301 	bic.w	r3, r3, #1
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	3314      	adds	r3, #20
 80020a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020aa:	623a      	str	r2, [r7, #32]
 80020ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ae:	69f9      	ldr	r1, [r7, #28]
 80020b0:	6a3a      	ldr	r2, [r7, #32]
 80020b2:	e841 2300 	strex	r3, r2, [r1]
 80020b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1e5      	bne.n	800208a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2220      	movs	r2, #32
 80020c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2220      	movs	r2, #32
 80020ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e00f      	b.n	80020fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	4013      	ands	r3, r2
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	bf0c      	ite	eq
 80020ea:	2301      	moveq	r3, #1
 80020ec:	2300      	movne	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	461a      	mov	r2, r3
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d09f      	beq.n	8002038 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3740      	adds	r7, #64	; 0x40
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002104:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002108:	b0c0      	sub	sp, #256	; 0x100
 800210a:	af00      	add	r7, sp, #0
 800210c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800211c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002120:	68d9      	ldr	r1, [r3, #12]
 8002122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	ea40 0301 	orr.w	r3, r0, r1
 800212c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800212e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	431a      	orrs	r2, r3
 800213c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	431a      	orrs	r2, r3
 8002144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	4313      	orrs	r3, r2
 800214c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800215c:	f021 010c 	bic.w	r1, r1, #12
 8002160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800216a:	430b      	orrs	r3, r1
 800216c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800216e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800217a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800217e:	6999      	ldr	r1, [r3, #24]
 8002180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	ea40 0301 	orr.w	r3, r0, r1
 800218a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800218c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	4b8f      	ldr	r3, [pc, #572]	; (80023d0 <UART_SetConfig+0x2cc>)
 8002194:	429a      	cmp	r2, r3
 8002196:	d005      	beq.n	80021a4 <UART_SetConfig+0xa0>
 8002198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	4b8d      	ldr	r3, [pc, #564]	; (80023d4 <UART_SetConfig+0x2d0>)
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d104      	bne.n	80021ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021a4:	f7ff fdaa 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80021a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80021ac:	e003      	b.n	80021b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021ae:	f7ff fd91 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 80021b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021c0:	f040 810c 	bne.w	80023dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021c8:	2200      	movs	r2, #0
 80021ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80021ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80021d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80021d6:	4622      	mov	r2, r4
 80021d8:	462b      	mov	r3, r5
 80021da:	1891      	adds	r1, r2, r2
 80021dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80021de:	415b      	adcs	r3, r3
 80021e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021e6:	4621      	mov	r1, r4
 80021e8:	eb12 0801 	adds.w	r8, r2, r1
 80021ec:	4629      	mov	r1, r5
 80021ee:	eb43 0901 	adc.w	r9, r3, r1
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002202:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002206:	4690      	mov	r8, r2
 8002208:	4699      	mov	r9, r3
 800220a:	4623      	mov	r3, r4
 800220c:	eb18 0303 	adds.w	r3, r8, r3
 8002210:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002214:	462b      	mov	r3, r5
 8002216:	eb49 0303 	adc.w	r3, r9, r3
 800221a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800221e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800222a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800222e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002232:	460b      	mov	r3, r1
 8002234:	18db      	adds	r3, r3, r3
 8002236:	653b      	str	r3, [r7, #80]	; 0x50
 8002238:	4613      	mov	r3, r2
 800223a:	eb42 0303 	adc.w	r3, r2, r3
 800223e:	657b      	str	r3, [r7, #84]	; 0x54
 8002240:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002244:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002248:	f7fe f81a 	bl	8000280 <__aeabi_uldivmod>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	4b61      	ldr	r3, [pc, #388]	; (80023d8 <UART_SetConfig+0x2d4>)
 8002252:	fba3 2302 	umull	r2, r3, r3, r2
 8002256:	095b      	lsrs	r3, r3, #5
 8002258:	011c      	lsls	r4, r3, #4
 800225a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800225e:	2200      	movs	r2, #0
 8002260:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002264:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002268:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800226c:	4642      	mov	r2, r8
 800226e:	464b      	mov	r3, r9
 8002270:	1891      	adds	r1, r2, r2
 8002272:	64b9      	str	r1, [r7, #72]	; 0x48
 8002274:	415b      	adcs	r3, r3
 8002276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002278:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800227c:	4641      	mov	r1, r8
 800227e:	eb12 0a01 	adds.w	sl, r2, r1
 8002282:	4649      	mov	r1, r9
 8002284:	eb43 0b01 	adc.w	fp, r3, r1
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002294:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002298:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800229c:	4692      	mov	sl, r2
 800229e:	469b      	mov	fp, r3
 80022a0:	4643      	mov	r3, r8
 80022a2:	eb1a 0303 	adds.w	r3, sl, r3
 80022a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80022aa:	464b      	mov	r3, r9
 80022ac:	eb4b 0303 	adc.w	r3, fp, r3
 80022b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80022b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80022c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80022c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80022c8:	460b      	mov	r3, r1
 80022ca:	18db      	adds	r3, r3, r3
 80022cc:	643b      	str	r3, [r7, #64]	; 0x40
 80022ce:	4613      	mov	r3, r2
 80022d0:	eb42 0303 	adc.w	r3, r2, r3
 80022d4:	647b      	str	r3, [r7, #68]	; 0x44
 80022d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80022de:	f7fd ffcf 	bl	8000280 <__aeabi_uldivmod>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4611      	mov	r1, r2
 80022e8:	4b3b      	ldr	r3, [pc, #236]	; (80023d8 <UART_SetConfig+0x2d4>)
 80022ea:	fba3 2301 	umull	r2, r3, r3, r1
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	2264      	movs	r2, #100	; 0x64
 80022f2:	fb02 f303 	mul.w	r3, r2, r3
 80022f6:	1acb      	subs	r3, r1, r3
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80022fe:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <UART_SetConfig+0x2d4>)
 8002300:	fba3 2302 	umull	r2, r3, r3, r2
 8002304:	095b      	lsrs	r3, r3, #5
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800230c:	441c      	add	r4, r3
 800230e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002312:	2200      	movs	r2, #0
 8002314:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002318:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800231c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002320:	4642      	mov	r2, r8
 8002322:	464b      	mov	r3, r9
 8002324:	1891      	adds	r1, r2, r2
 8002326:	63b9      	str	r1, [r7, #56]	; 0x38
 8002328:	415b      	adcs	r3, r3
 800232a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800232c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002330:	4641      	mov	r1, r8
 8002332:	1851      	adds	r1, r2, r1
 8002334:	6339      	str	r1, [r7, #48]	; 0x30
 8002336:	4649      	mov	r1, r9
 8002338:	414b      	adcs	r3, r1
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	f04f 0300 	mov.w	r3, #0
 8002344:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002348:	4659      	mov	r1, fp
 800234a:	00cb      	lsls	r3, r1, #3
 800234c:	4651      	mov	r1, sl
 800234e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002352:	4651      	mov	r1, sl
 8002354:	00ca      	lsls	r2, r1, #3
 8002356:	4610      	mov	r0, r2
 8002358:	4619      	mov	r1, r3
 800235a:	4603      	mov	r3, r0
 800235c:	4642      	mov	r2, r8
 800235e:	189b      	adds	r3, r3, r2
 8002360:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002364:	464b      	mov	r3, r9
 8002366:	460a      	mov	r2, r1
 8002368:	eb42 0303 	adc.w	r3, r2, r3
 800236c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800237c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002380:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002384:	460b      	mov	r3, r1
 8002386:	18db      	adds	r3, r3, r3
 8002388:	62bb      	str	r3, [r7, #40]	; 0x28
 800238a:	4613      	mov	r3, r2
 800238c:	eb42 0303 	adc.w	r3, r2, r3
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002392:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002396:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800239a:	f7fd ff71 	bl	8000280 <__aeabi_uldivmod>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <UART_SetConfig+0x2d4>)
 80023a4:	fba3 1302 	umull	r1, r3, r3, r2
 80023a8:	095b      	lsrs	r3, r3, #5
 80023aa:	2164      	movs	r1, #100	; 0x64
 80023ac:	fb01 f303 	mul.w	r3, r1, r3
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	3332      	adds	r3, #50	; 0x32
 80023b6:	4a08      	ldr	r2, [pc, #32]	; (80023d8 <UART_SetConfig+0x2d4>)
 80023b8:	fba2 2303 	umull	r2, r3, r2, r3
 80023bc:	095b      	lsrs	r3, r3, #5
 80023be:	f003 0207 	and.w	r2, r3, #7
 80023c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4422      	add	r2, r4
 80023ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023cc:	e105      	b.n	80025da <UART_SetConfig+0x4d6>
 80023ce:	bf00      	nop
 80023d0:	40011000 	.word	0x40011000
 80023d4:	40011400 	.word	0x40011400
 80023d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023e0:	2200      	movs	r2, #0
 80023e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80023e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80023ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80023ee:	4642      	mov	r2, r8
 80023f0:	464b      	mov	r3, r9
 80023f2:	1891      	adds	r1, r2, r2
 80023f4:	6239      	str	r1, [r7, #32]
 80023f6:	415b      	adcs	r3, r3
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
 80023fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023fe:	4641      	mov	r1, r8
 8002400:	1854      	adds	r4, r2, r1
 8002402:	4649      	mov	r1, r9
 8002404:	eb43 0501 	adc.w	r5, r3, r1
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	00eb      	lsls	r3, r5, #3
 8002412:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002416:	00e2      	lsls	r2, r4, #3
 8002418:	4614      	mov	r4, r2
 800241a:	461d      	mov	r5, r3
 800241c:	4643      	mov	r3, r8
 800241e:	18e3      	adds	r3, r4, r3
 8002420:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002424:	464b      	mov	r3, r9
 8002426:	eb45 0303 	adc.w	r3, r5, r3
 800242a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800242e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800243a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800243e:	f04f 0200 	mov.w	r2, #0
 8002442:	f04f 0300 	mov.w	r3, #0
 8002446:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800244a:	4629      	mov	r1, r5
 800244c:	008b      	lsls	r3, r1, #2
 800244e:	4621      	mov	r1, r4
 8002450:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002454:	4621      	mov	r1, r4
 8002456:	008a      	lsls	r2, r1, #2
 8002458:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800245c:	f7fd ff10 	bl	8000280 <__aeabi_uldivmod>
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	4b60      	ldr	r3, [pc, #384]	; (80025e8 <UART_SetConfig+0x4e4>)
 8002466:	fba3 2302 	umull	r2, r3, r3, r2
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	011c      	lsls	r4, r3, #4
 800246e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002472:	2200      	movs	r2, #0
 8002474:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002478:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800247c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002480:	4642      	mov	r2, r8
 8002482:	464b      	mov	r3, r9
 8002484:	1891      	adds	r1, r2, r2
 8002486:	61b9      	str	r1, [r7, #24]
 8002488:	415b      	adcs	r3, r3
 800248a:	61fb      	str	r3, [r7, #28]
 800248c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002490:	4641      	mov	r1, r8
 8002492:	1851      	adds	r1, r2, r1
 8002494:	6139      	str	r1, [r7, #16]
 8002496:	4649      	mov	r1, r9
 8002498:	414b      	adcs	r3, r1
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	f04f 0300 	mov.w	r3, #0
 80024a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024a8:	4659      	mov	r1, fp
 80024aa:	00cb      	lsls	r3, r1, #3
 80024ac:	4651      	mov	r1, sl
 80024ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024b2:	4651      	mov	r1, sl
 80024b4:	00ca      	lsls	r2, r1, #3
 80024b6:	4610      	mov	r0, r2
 80024b8:	4619      	mov	r1, r3
 80024ba:	4603      	mov	r3, r0
 80024bc:	4642      	mov	r2, r8
 80024be:	189b      	adds	r3, r3, r2
 80024c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80024c4:	464b      	mov	r3, r9
 80024c6:	460a      	mov	r2, r1
 80024c8:	eb42 0303 	adc.w	r3, r2, r3
 80024cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80024da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	f04f 0300 	mov.w	r3, #0
 80024e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80024e8:	4649      	mov	r1, r9
 80024ea:	008b      	lsls	r3, r1, #2
 80024ec:	4641      	mov	r1, r8
 80024ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024f2:	4641      	mov	r1, r8
 80024f4:	008a      	lsls	r2, r1, #2
 80024f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80024fa:	f7fd fec1 	bl	8000280 <__aeabi_uldivmod>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4b39      	ldr	r3, [pc, #228]	; (80025e8 <UART_SetConfig+0x4e4>)
 8002504:	fba3 1302 	umull	r1, r3, r3, r2
 8002508:	095b      	lsrs	r3, r3, #5
 800250a:	2164      	movs	r1, #100	; 0x64
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	3332      	adds	r3, #50	; 0x32
 8002516:	4a34      	ldr	r2, [pc, #208]	; (80025e8 <UART_SetConfig+0x4e4>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	095b      	lsrs	r3, r3, #5
 800251e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002522:	441c      	add	r4, r3
 8002524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002528:	2200      	movs	r2, #0
 800252a:	673b      	str	r3, [r7, #112]	; 0x70
 800252c:	677a      	str	r2, [r7, #116]	; 0x74
 800252e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002532:	4642      	mov	r2, r8
 8002534:	464b      	mov	r3, r9
 8002536:	1891      	adds	r1, r2, r2
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	415b      	adcs	r3, r3
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002542:	4641      	mov	r1, r8
 8002544:	1851      	adds	r1, r2, r1
 8002546:	6039      	str	r1, [r7, #0]
 8002548:	4649      	mov	r1, r9
 800254a:	414b      	adcs	r3, r1
 800254c:	607b      	str	r3, [r7, #4]
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	f04f 0300 	mov.w	r3, #0
 8002556:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800255a:	4659      	mov	r1, fp
 800255c:	00cb      	lsls	r3, r1, #3
 800255e:	4651      	mov	r1, sl
 8002560:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002564:	4651      	mov	r1, sl
 8002566:	00ca      	lsls	r2, r1, #3
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	4603      	mov	r3, r0
 800256e:	4642      	mov	r2, r8
 8002570:	189b      	adds	r3, r3, r2
 8002572:	66bb      	str	r3, [r7, #104]	; 0x68
 8002574:	464b      	mov	r3, r9
 8002576:	460a      	mov	r2, r1
 8002578:	eb42 0303 	adc.w	r3, r2, r3
 800257c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800257e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	663b      	str	r3, [r7, #96]	; 0x60
 8002588:	667a      	str	r2, [r7, #100]	; 0x64
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002596:	4649      	mov	r1, r9
 8002598:	008b      	lsls	r3, r1, #2
 800259a:	4641      	mov	r1, r8
 800259c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025a0:	4641      	mov	r1, r8
 80025a2:	008a      	lsls	r2, r1, #2
 80025a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80025a8:	f7fd fe6a 	bl	8000280 <__aeabi_uldivmod>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <UART_SetConfig+0x4e4>)
 80025b2:	fba3 1302 	umull	r1, r3, r3, r2
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	2164      	movs	r1, #100	; 0x64
 80025ba:	fb01 f303 	mul.w	r3, r1, r3
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	3332      	adds	r3, #50	; 0x32
 80025c4:	4a08      	ldr	r2, [pc, #32]	; (80025e8 <UART_SetConfig+0x4e4>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	f003 020f 	and.w	r2, r3, #15
 80025d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4422      	add	r2, r4
 80025d8:	609a      	str	r2, [r3, #8]
}
 80025da:	bf00      	nop
 80025dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025e0:	46bd      	mov	sp, r7
 80025e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025e6:	bf00      	nop
 80025e8:	51eb851f 	.word	0x51eb851f

080025ec <__errno>:
 80025ec:	4b01      	ldr	r3, [pc, #4]	; (80025f4 <__errno+0x8>)
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000024 	.word	0x20000024

080025f8 <__libc_init_array>:
 80025f8:	b570      	push	{r4, r5, r6, lr}
 80025fa:	4d0d      	ldr	r5, [pc, #52]	; (8002630 <__libc_init_array+0x38>)
 80025fc:	4c0d      	ldr	r4, [pc, #52]	; (8002634 <__libc_init_array+0x3c>)
 80025fe:	1b64      	subs	r4, r4, r5
 8002600:	10a4      	asrs	r4, r4, #2
 8002602:	2600      	movs	r6, #0
 8002604:	42a6      	cmp	r6, r4
 8002606:	d109      	bne.n	800261c <__libc_init_array+0x24>
 8002608:	4d0b      	ldr	r5, [pc, #44]	; (8002638 <__libc_init_array+0x40>)
 800260a:	4c0c      	ldr	r4, [pc, #48]	; (800263c <__libc_init_array+0x44>)
 800260c:	f000 fc8e 	bl	8002f2c <_init>
 8002610:	1b64      	subs	r4, r4, r5
 8002612:	10a4      	asrs	r4, r4, #2
 8002614:	2600      	movs	r6, #0
 8002616:	42a6      	cmp	r6, r4
 8002618:	d105      	bne.n	8002626 <__libc_init_array+0x2e>
 800261a:	bd70      	pop	{r4, r5, r6, pc}
 800261c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002620:	4798      	blx	r3
 8002622:	3601      	adds	r6, #1
 8002624:	e7ee      	b.n	8002604 <__libc_init_array+0xc>
 8002626:	f855 3b04 	ldr.w	r3, [r5], #4
 800262a:	4798      	blx	r3
 800262c:	3601      	adds	r6, #1
 800262e:	e7f2      	b.n	8002616 <__libc_init_array+0x1e>
 8002630:	0800308c 	.word	0x0800308c
 8002634:	0800308c 	.word	0x0800308c
 8002638:	0800308c 	.word	0x0800308c
 800263c:	08003090 	.word	0x08003090

08002640 <memset>:
 8002640:	4402      	add	r2, r0
 8002642:	4603      	mov	r3, r0
 8002644:	4293      	cmp	r3, r2
 8002646:	d100      	bne.n	800264a <memset+0xa>
 8002648:	4770      	bx	lr
 800264a:	f803 1b01 	strb.w	r1, [r3], #1
 800264e:	e7f9      	b.n	8002644 <memset+0x4>

08002650 <_vsiprintf_r>:
 8002650:	b500      	push	{lr}
 8002652:	b09b      	sub	sp, #108	; 0x6c
 8002654:	9100      	str	r1, [sp, #0]
 8002656:	9104      	str	r1, [sp, #16]
 8002658:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800265c:	9105      	str	r1, [sp, #20]
 800265e:	9102      	str	r1, [sp, #8]
 8002660:	4905      	ldr	r1, [pc, #20]	; (8002678 <_vsiprintf_r+0x28>)
 8002662:	9103      	str	r1, [sp, #12]
 8002664:	4669      	mov	r1, sp
 8002666:	f000 f86f 	bl	8002748 <_svfiprintf_r>
 800266a:	9b00      	ldr	r3, [sp, #0]
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	b01b      	add	sp, #108	; 0x6c
 8002672:	f85d fb04 	ldr.w	pc, [sp], #4
 8002676:	bf00      	nop
 8002678:	ffff0208 	.word	0xffff0208

0800267c <vsiprintf>:
 800267c:	4613      	mov	r3, r2
 800267e:	460a      	mov	r2, r1
 8002680:	4601      	mov	r1, r0
 8002682:	4802      	ldr	r0, [pc, #8]	; (800268c <vsiprintf+0x10>)
 8002684:	6800      	ldr	r0, [r0, #0]
 8002686:	f7ff bfe3 	b.w	8002650 <_vsiprintf_r>
 800268a:	bf00      	nop
 800268c:	20000024 	.word	0x20000024

08002690 <__ssputs_r>:
 8002690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002694:	688e      	ldr	r6, [r1, #8]
 8002696:	429e      	cmp	r6, r3
 8002698:	4682      	mov	sl, r0
 800269a:	460c      	mov	r4, r1
 800269c:	4690      	mov	r8, r2
 800269e:	461f      	mov	r7, r3
 80026a0:	d838      	bhi.n	8002714 <__ssputs_r+0x84>
 80026a2:	898a      	ldrh	r2, [r1, #12]
 80026a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026a8:	d032      	beq.n	8002710 <__ssputs_r+0x80>
 80026aa:	6825      	ldr	r5, [r4, #0]
 80026ac:	6909      	ldr	r1, [r1, #16]
 80026ae:	eba5 0901 	sub.w	r9, r5, r1
 80026b2:	6965      	ldr	r5, [r4, #20]
 80026b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80026b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80026bc:	3301      	adds	r3, #1
 80026be:	444b      	add	r3, r9
 80026c0:	106d      	asrs	r5, r5, #1
 80026c2:	429d      	cmp	r5, r3
 80026c4:	bf38      	it	cc
 80026c6:	461d      	movcc	r5, r3
 80026c8:	0553      	lsls	r3, r2, #21
 80026ca:	d531      	bpl.n	8002730 <__ssputs_r+0xa0>
 80026cc:	4629      	mov	r1, r5
 80026ce:	f000 fb63 	bl	8002d98 <_malloc_r>
 80026d2:	4606      	mov	r6, r0
 80026d4:	b950      	cbnz	r0, 80026ec <__ssputs_r+0x5c>
 80026d6:	230c      	movs	r3, #12
 80026d8:	f8ca 3000 	str.w	r3, [sl]
 80026dc:	89a3      	ldrh	r3, [r4, #12]
 80026de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e2:	81a3      	strh	r3, [r4, #12]
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ec:	6921      	ldr	r1, [r4, #16]
 80026ee:	464a      	mov	r2, r9
 80026f0:	f000 fabe 	bl	8002c70 <memcpy>
 80026f4:	89a3      	ldrh	r3, [r4, #12]
 80026f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80026fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026fe:	81a3      	strh	r3, [r4, #12]
 8002700:	6126      	str	r6, [r4, #16]
 8002702:	6165      	str	r5, [r4, #20]
 8002704:	444e      	add	r6, r9
 8002706:	eba5 0509 	sub.w	r5, r5, r9
 800270a:	6026      	str	r6, [r4, #0]
 800270c:	60a5      	str	r5, [r4, #8]
 800270e:	463e      	mov	r6, r7
 8002710:	42be      	cmp	r6, r7
 8002712:	d900      	bls.n	8002716 <__ssputs_r+0x86>
 8002714:	463e      	mov	r6, r7
 8002716:	6820      	ldr	r0, [r4, #0]
 8002718:	4632      	mov	r2, r6
 800271a:	4641      	mov	r1, r8
 800271c:	f000 fab6 	bl	8002c8c <memmove>
 8002720:	68a3      	ldr	r3, [r4, #8]
 8002722:	1b9b      	subs	r3, r3, r6
 8002724:	60a3      	str	r3, [r4, #8]
 8002726:	6823      	ldr	r3, [r4, #0]
 8002728:	4433      	add	r3, r6
 800272a:	6023      	str	r3, [r4, #0]
 800272c:	2000      	movs	r0, #0
 800272e:	e7db      	b.n	80026e8 <__ssputs_r+0x58>
 8002730:	462a      	mov	r2, r5
 8002732:	f000 fba5 	bl	8002e80 <_realloc_r>
 8002736:	4606      	mov	r6, r0
 8002738:	2800      	cmp	r0, #0
 800273a:	d1e1      	bne.n	8002700 <__ssputs_r+0x70>
 800273c:	6921      	ldr	r1, [r4, #16]
 800273e:	4650      	mov	r0, sl
 8002740:	f000 fabe 	bl	8002cc0 <_free_r>
 8002744:	e7c7      	b.n	80026d6 <__ssputs_r+0x46>
	...

08002748 <_svfiprintf_r>:
 8002748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800274c:	4698      	mov	r8, r3
 800274e:	898b      	ldrh	r3, [r1, #12]
 8002750:	061b      	lsls	r3, r3, #24
 8002752:	b09d      	sub	sp, #116	; 0x74
 8002754:	4607      	mov	r7, r0
 8002756:	460d      	mov	r5, r1
 8002758:	4614      	mov	r4, r2
 800275a:	d50e      	bpl.n	800277a <_svfiprintf_r+0x32>
 800275c:	690b      	ldr	r3, [r1, #16]
 800275e:	b963      	cbnz	r3, 800277a <_svfiprintf_r+0x32>
 8002760:	2140      	movs	r1, #64	; 0x40
 8002762:	f000 fb19 	bl	8002d98 <_malloc_r>
 8002766:	6028      	str	r0, [r5, #0]
 8002768:	6128      	str	r0, [r5, #16]
 800276a:	b920      	cbnz	r0, 8002776 <_svfiprintf_r+0x2e>
 800276c:	230c      	movs	r3, #12
 800276e:	603b      	str	r3, [r7, #0]
 8002770:	f04f 30ff 	mov.w	r0, #4294967295
 8002774:	e0d1      	b.n	800291a <_svfiprintf_r+0x1d2>
 8002776:	2340      	movs	r3, #64	; 0x40
 8002778:	616b      	str	r3, [r5, #20]
 800277a:	2300      	movs	r3, #0
 800277c:	9309      	str	r3, [sp, #36]	; 0x24
 800277e:	2320      	movs	r3, #32
 8002780:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002784:	f8cd 800c 	str.w	r8, [sp, #12]
 8002788:	2330      	movs	r3, #48	; 0x30
 800278a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002934 <_svfiprintf_r+0x1ec>
 800278e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002792:	f04f 0901 	mov.w	r9, #1
 8002796:	4623      	mov	r3, r4
 8002798:	469a      	mov	sl, r3
 800279a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800279e:	b10a      	cbz	r2, 80027a4 <_svfiprintf_r+0x5c>
 80027a0:	2a25      	cmp	r2, #37	; 0x25
 80027a2:	d1f9      	bne.n	8002798 <_svfiprintf_r+0x50>
 80027a4:	ebba 0b04 	subs.w	fp, sl, r4
 80027a8:	d00b      	beq.n	80027c2 <_svfiprintf_r+0x7a>
 80027aa:	465b      	mov	r3, fp
 80027ac:	4622      	mov	r2, r4
 80027ae:	4629      	mov	r1, r5
 80027b0:	4638      	mov	r0, r7
 80027b2:	f7ff ff6d 	bl	8002690 <__ssputs_r>
 80027b6:	3001      	adds	r0, #1
 80027b8:	f000 80aa 	beq.w	8002910 <_svfiprintf_r+0x1c8>
 80027bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027be:	445a      	add	r2, fp
 80027c0:	9209      	str	r2, [sp, #36]	; 0x24
 80027c2:	f89a 3000 	ldrb.w	r3, [sl]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f000 80a2 	beq.w	8002910 <_svfiprintf_r+0x1c8>
 80027cc:	2300      	movs	r3, #0
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295
 80027d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027d6:	f10a 0a01 	add.w	sl, sl, #1
 80027da:	9304      	str	r3, [sp, #16]
 80027dc:	9307      	str	r3, [sp, #28]
 80027de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027e2:	931a      	str	r3, [sp, #104]	; 0x68
 80027e4:	4654      	mov	r4, sl
 80027e6:	2205      	movs	r2, #5
 80027e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027ec:	4851      	ldr	r0, [pc, #324]	; (8002934 <_svfiprintf_r+0x1ec>)
 80027ee:	f7fd fcf7 	bl	80001e0 <memchr>
 80027f2:	9a04      	ldr	r2, [sp, #16]
 80027f4:	b9d8      	cbnz	r0, 800282e <_svfiprintf_r+0xe6>
 80027f6:	06d0      	lsls	r0, r2, #27
 80027f8:	bf44      	itt	mi
 80027fa:	2320      	movmi	r3, #32
 80027fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002800:	0711      	lsls	r1, r2, #28
 8002802:	bf44      	itt	mi
 8002804:	232b      	movmi	r3, #43	; 0x2b
 8002806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800280a:	f89a 3000 	ldrb.w	r3, [sl]
 800280e:	2b2a      	cmp	r3, #42	; 0x2a
 8002810:	d015      	beq.n	800283e <_svfiprintf_r+0xf6>
 8002812:	9a07      	ldr	r2, [sp, #28]
 8002814:	4654      	mov	r4, sl
 8002816:	2000      	movs	r0, #0
 8002818:	f04f 0c0a 	mov.w	ip, #10
 800281c:	4621      	mov	r1, r4
 800281e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002822:	3b30      	subs	r3, #48	; 0x30
 8002824:	2b09      	cmp	r3, #9
 8002826:	d94e      	bls.n	80028c6 <_svfiprintf_r+0x17e>
 8002828:	b1b0      	cbz	r0, 8002858 <_svfiprintf_r+0x110>
 800282a:	9207      	str	r2, [sp, #28]
 800282c:	e014      	b.n	8002858 <_svfiprintf_r+0x110>
 800282e:	eba0 0308 	sub.w	r3, r0, r8
 8002832:	fa09 f303 	lsl.w	r3, r9, r3
 8002836:	4313      	orrs	r3, r2
 8002838:	9304      	str	r3, [sp, #16]
 800283a:	46a2      	mov	sl, r4
 800283c:	e7d2      	b.n	80027e4 <_svfiprintf_r+0x9c>
 800283e:	9b03      	ldr	r3, [sp, #12]
 8002840:	1d19      	adds	r1, r3, #4
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	9103      	str	r1, [sp, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	bfbb      	ittet	lt
 800284a:	425b      	neglt	r3, r3
 800284c:	f042 0202 	orrlt.w	r2, r2, #2
 8002850:	9307      	strge	r3, [sp, #28]
 8002852:	9307      	strlt	r3, [sp, #28]
 8002854:	bfb8      	it	lt
 8002856:	9204      	strlt	r2, [sp, #16]
 8002858:	7823      	ldrb	r3, [r4, #0]
 800285a:	2b2e      	cmp	r3, #46	; 0x2e
 800285c:	d10c      	bne.n	8002878 <_svfiprintf_r+0x130>
 800285e:	7863      	ldrb	r3, [r4, #1]
 8002860:	2b2a      	cmp	r3, #42	; 0x2a
 8002862:	d135      	bne.n	80028d0 <_svfiprintf_r+0x188>
 8002864:	9b03      	ldr	r3, [sp, #12]
 8002866:	1d1a      	adds	r2, r3, #4
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	9203      	str	r2, [sp, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	bfb8      	it	lt
 8002870:	f04f 33ff 	movlt.w	r3, #4294967295
 8002874:	3402      	adds	r4, #2
 8002876:	9305      	str	r3, [sp, #20]
 8002878:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002944 <_svfiprintf_r+0x1fc>
 800287c:	7821      	ldrb	r1, [r4, #0]
 800287e:	2203      	movs	r2, #3
 8002880:	4650      	mov	r0, sl
 8002882:	f7fd fcad 	bl	80001e0 <memchr>
 8002886:	b140      	cbz	r0, 800289a <_svfiprintf_r+0x152>
 8002888:	2340      	movs	r3, #64	; 0x40
 800288a:	eba0 000a 	sub.w	r0, r0, sl
 800288e:	fa03 f000 	lsl.w	r0, r3, r0
 8002892:	9b04      	ldr	r3, [sp, #16]
 8002894:	4303      	orrs	r3, r0
 8002896:	3401      	adds	r4, #1
 8002898:	9304      	str	r3, [sp, #16]
 800289a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800289e:	4826      	ldr	r0, [pc, #152]	; (8002938 <_svfiprintf_r+0x1f0>)
 80028a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028a4:	2206      	movs	r2, #6
 80028a6:	f7fd fc9b 	bl	80001e0 <memchr>
 80028aa:	2800      	cmp	r0, #0
 80028ac:	d038      	beq.n	8002920 <_svfiprintf_r+0x1d8>
 80028ae:	4b23      	ldr	r3, [pc, #140]	; (800293c <_svfiprintf_r+0x1f4>)
 80028b0:	bb1b      	cbnz	r3, 80028fa <_svfiprintf_r+0x1b2>
 80028b2:	9b03      	ldr	r3, [sp, #12]
 80028b4:	3307      	adds	r3, #7
 80028b6:	f023 0307 	bic.w	r3, r3, #7
 80028ba:	3308      	adds	r3, #8
 80028bc:	9303      	str	r3, [sp, #12]
 80028be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028c0:	4433      	add	r3, r6
 80028c2:	9309      	str	r3, [sp, #36]	; 0x24
 80028c4:	e767      	b.n	8002796 <_svfiprintf_r+0x4e>
 80028c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80028ca:	460c      	mov	r4, r1
 80028cc:	2001      	movs	r0, #1
 80028ce:	e7a5      	b.n	800281c <_svfiprintf_r+0xd4>
 80028d0:	2300      	movs	r3, #0
 80028d2:	3401      	adds	r4, #1
 80028d4:	9305      	str	r3, [sp, #20]
 80028d6:	4619      	mov	r1, r3
 80028d8:	f04f 0c0a 	mov.w	ip, #10
 80028dc:	4620      	mov	r0, r4
 80028de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028e2:	3a30      	subs	r2, #48	; 0x30
 80028e4:	2a09      	cmp	r2, #9
 80028e6:	d903      	bls.n	80028f0 <_svfiprintf_r+0x1a8>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0c5      	beq.n	8002878 <_svfiprintf_r+0x130>
 80028ec:	9105      	str	r1, [sp, #20]
 80028ee:	e7c3      	b.n	8002878 <_svfiprintf_r+0x130>
 80028f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80028f4:	4604      	mov	r4, r0
 80028f6:	2301      	movs	r3, #1
 80028f8:	e7f0      	b.n	80028dc <_svfiprintf_r+0x194>
 80028fa:	ab03      	add	r3, sp, #12
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	462a      	mov	r2, r5
 8002900:	4b0f      	ldr	r3, [pc, #60]	; (8002940 <_svfiprintf_r+0x1f8>)
 8002902:	a904      	add	r1, sp, #16
 8002904:	4638      	mov	r0, r7
 8002906:	f3af 8000 	nop.w
 800290a:	1c42      	adds	r2, r0, #1
 800290c:	4606      	mov	r6, r0
 800290e:	d1d6      	bne.n	80028be <_svfiprintf_r+0x176>
 8002910:	89ab      	ldrh	r3, [r5, #12]
 8002912:	065b      	lsls	r3, r3, #25
 8002914:	f53f af2c 	bmi.w	8002770 <_svfiprintf_r+0x28>
 8002918:	9809      	ldr	r0, [sp, #36]	; 0x24
 800291a:	b01d      	add	sp, #116	; 0x74
 800291c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002920:	ab03      	add	r3, sp, #12
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	462a      	mov	r2, r5
 8002926:	4b06      	ldr	r3, [pc, #24]	; (8002940 <_svfiprintf_r+0x1f8>)
 8002928:	a904      	add	r1, sp, #16
 800292a:	4638      	mov	r0, r7
 800292c:	f000 f87a 	bl	8002a24 <_printf_i>
 8002930:	e7eb      	b.n	800290a <_svfiprintf_r+0x1c2>
 8002932:	bf00      	nop
 8002934:	08003050 	.word	0x08003050
 8002938:	0800305a 	.word	0x0800305a
 800293c:	00000000 	.word	0x00000000
 8002940:	08002691 	.word	0x08002691
 8002944:	08003056 	.word	0x08003056

08002948 <_printf_common>:
 8002948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800294c:	4616      	mov	r6, r2
 800294e:	4699      	mov	r9, r3
 8002950:	688a      	ldr	r2, [r1, #8]
 8002952:	690b      	ldr	r3, [r1, #16]
 8002954:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002958:	4293      	cmp	r3, r2
 800295a:	bfb8      	it	lt
 800295c:	4613      	movlt	r3, r2
 800295e:	6033      	str	r3, [r6, #0]
 8002960:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002964:	4607      	mov	r7, r0
 8002966:	460c      	mov	r4, r1
 8002968:	b10a      	cbz	r2, 800296e <_printf_common+0x26>
 800296a:	3301      	adds	r3, #1
 800296c:	6033      	str	r3, [r6, #0]
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	0699      	lsls	r1, r3, #26
 8002972:	bf42      	ittt	mi
 8002974:	6833      	ldrmi	r3, [r6, #0]
 8002976:	3302      	addmi	r3, #2
 8002978:	6033      	strmi	r3, [r6, #0]
 800297a:	6825      	ldr	r5, [r4, #0]
 800297c:	f015 0506 	ands.w	r5, r5, #6
 8002980:	d106      	bne.n	8002990 <_printf_common+0x48>
 8002982:	f104 0a19 	add.w	sl, r4, #25
 8002986:	68e3      	ldr	r3, [r4, #12]
 8002988:	6832      	ldr	r2, [r6, #0]
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	42ab      	cmp	r3, r5
 800298e:	dc26      	bgt.n	80029de <_printf_common+0x96>
 8002990:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002994:	1e13      	subs	r3, r2, #0
 8002996:	6822      	ldr	r2, [r4, #0]
 8002998:	bf18      	it	ne
 800299a:	2301      	movne	r3, #1
 800299c:	0692      	lsls	r2, r2, #26
 800299e:	d42b      	bmi.n	80029f8 <_printf_common+0xb0>
 80029a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029a4:	4649      	mov	r1, r9
 80029a6:	4638      	mov	r0, r7
 80029a8:	47c0      	blx	r8
 80029aa:	3001      	adds	r0, #1
 80029ac:	d01e      	beq.n	80029ec <_printf_common+0xa4>
 80029ae:	6823      	ldr	r3, [r4, #0]
 80029b0:	68e5      	ldr	r5, [r4, #12]
 80029b2:	6832      	ldr	r2, [r6, #0]
 80029b4:	f003 0306 	and.w	r3, r3, #6
 80029b8:	2b04      	cmp	r3, #4
 80029ba:	bf08      	it	eq
 80029bc:	1aad      	subeq	r5, r5, r2
 80029be:	68a3      	ldr	r3, [r4, #8]
 80029c0:	6922      	ldr	r2, [r4, #16]
 80029c2:	bf0c      	ite	eq
 80029c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029c8:	2500      	movne	r5, #0
 80029ca:	4293      	cmp	r3, r2
 80029cc:	bfc4      	itt	gt
 80029ce:	1a9b      	subgt	r3, r3, r2
 80029d0:	18ed      	addgt	r5, r5, r3
 80029d2:	2600      	movs	r6, #0
 80029d4:	341a      	adds	r4, #26
 80029d6:	42b5      	cmp	r5, r6
 80029d8:	d11a      	bne.n	8002a10 <_printf_common+0xc8>
 80029da:	2000      	movs	r0, #0
 80029dc:	e008      	b.n	80029f0 <_printf_common+0xa8>
 80029de:	2301      	movs	r3, #1
 80029e0:	4652      	mov	r2, sl
 80029e2:	4649      	mov	r1, r9
 80029e4:	4638      	mov	r0, r7
 80029e6:	47c0      	blx	r8
 80029e8:	3001      	adds	r0, #1
 80029ea:	d103      	bne.n	80029f4 <_printf_common+0xac>
 80029ec:	f04f 30ff 	mov.w	r0, #4294967295
 80029f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029f4:	3501      	adds	r5, #1
 80029f6:	e7c6      	b.n	8002986 <_printf_common+0x3e>
 80029f8:	18e1      	adds	r1, r4, r3
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	2030      	movs	r0, #48	; 0x30
 80029fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a02:	4422      	add	r2, r4
 8002a04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a0c:	3302      	adds	r3, #2
 8002a0e:	e7c7      	b.n	80029a0 <_printf_common+0x58>
 8002a10:	2301      	movs	r3, #1
 8002a12:	4622      	mov	r2, r4
 8002a14:	4649      	mov	r1, r9
 8002a16:	4638      	mov	r0, r7
 8002a18:	47c0      	blx	r8
 8002a1a:	3001      	adds	r0, #1
 8002a1c:	d0e6      	beq.n	80029ec <_printf_common+0xa4>
 8002a1e:	3601      	adds	r6, #1
 8002a20:	e7d9      	b.n	80029d6 <_printf_common+0x8e>
	...

08002a24 <_printf_i>:
 8002a24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a28:	7e0f      	ldrb	r7, [r1, #24]
 8002a2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a2c:	2f78      	cmp	r7, #120	; 0x78
 8002a2e:	4691      	mov	r9, r2
 8002a30:	4680      	mov	r8, r0
 8002a32:	460c      	mov	r4, r1
 8002a34:	469a      	mov	sl, r3
 8002a36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a3a:	d807      	bhi.n	8002a4c <_printf_i+0x28>
 8002a3c:	2f62      	cmp	r7, #98	; 0x62
 8002a3e:	d80a      	bhi.n	8002a56 <_printf_i+0x32>
 8002a40:	2f00      	cmp	r7, #0
 8002a42:	f000 80d8 	beq.w	8002bf6 <_printf_i+0x1d2>
 8002a46:	2f58      	cmp	r7, #88	; 0x58
 8002a48:	f000 80a3 	beq.w	8002b92 <_printf_i+0x16e>
 8002a4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a54:	e03a      	b.n	8002acc <_printf_i+0xa8>
 8002a56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a5a:	2b15      	cmp	r3, #21
 8002a5c:	d8f6      	bhi.n	8002a4c <_printf_i+0x28>
 8002a5e:	a101      	add	r1, pc, #4	; (adr r1, 8002a64 <_printf_i+0x40>)
 8002a60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a64:	08002abd 	.word	0x08002abd
 8002a68:	08002ad1 	.word	0x08002ad1
 8002a6c:	08002a4d 	.word	0x08002a4d
 8002a70:	08002a4d 	.word	0x08002a4d
 8002a74:	08002a4d 	.word	0x08002a4d
 8002a78:	08002a4d 	.word	0x08002a4d
 8002a7c:	08002ad1 	.word	0x08002ad1
 8002a80:	08002a4d 	.word	0x08002a4d
 8002a84:	08002a4d 	.word	0x08002a4d
 8002a88:	08002a4d 	.word	0x08002a4d
 8002a8c:	08002a4d 	.word	0x08002a4d
 8002a90:	08002bdd 	.word	0x08002bdd
 8002a94:	08002b01 	.word	0x08002b01
 8002a98:	08002bbf 	.word	0x08002bbf
 8002a9c:	08002a4d 	.word	0x08002a4d
 8002aa0:	08002a4d 	.word	0x08002a4d
 8002aa4:	08002bff 	.word	0x08002bff
 8002aa8:	08002a4d 	.word	0x08002a4d
 8002aac:	08002b01 	.word	0x08002b01
 8002ab0:	08002a4d 	.word	0x08002a4d
 8002ab4:	08002a4d 	.word	0x08002a4d
 8002ab8:	08002bc7 	.word	0x08002bc7
 8002abc:	682b      	ldr	r3, [r5, #0]
 8002abe:	1d1a      	adds	r2, r3, #4
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	602a      	str	r2, [r5, #0]
 8002ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ac8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0a3      	b.n	8002c18 <_printf_i+0x1f4>
 8002ad0:	6820      	ldr	r0, [r4, #0]
 8002ad2:	6829      	ldr	r1, [r5, #0]
 8002ad4:	0606      	lsls	r6, r0, #24
 8002ad6:	f101 0304 	add.w	r3, r1, #4
 8002ada:	d50a      	bpl.n	8002af2 <_printf_i+0xce>
 8002adc:	680e      	ldr	r6, [r1, #0]
 8002ade:	602b      	str	r3, [r5, #0]
 8002ae0:	2e00      	cmp	r6, #0
 8002ae2:	da03      	bge.n	8002aec <_printf_i+0xc8>
 8002ae4:	232d      	movs	r3, #45	; 0x2d
 8002ae6:	4276      	negs	r6, r6
 8002ae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002aec:	485e      	ldr	r0, [pc, #376]	; (8002c68 <_printf_i+0x244>)
 8002aee:	230a      	movs	r3, #10
 8002af0:	e019      	b.n	8002b26 <_printf_i+0x102>
 8002af2:	680e      	ldr	r6, [r1, #0]
 8002af4:	602b      	str	r3, [r5, #0]
 8002af6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002afa:	bf18      	it	ne
 8002afc:	b236      	sxthne	r6, r6
 8002afe:	e7ef      	b.n	8002ae0 <_printf_i+0xbc>
 8002b00:	682b      	ldr	r3, [r5, #0]
 8002b02:	6820      	ldr	r0, [r4, #0]
 8002b04:	1d19      	adds	r1, r3, #4
 8002b06:	6029      	str	r1, [r5, #0]
 8002b08:	0601      	lsls	r1, r0, #24
 8002b0a:	d501      	bpl.n	8002b10 <_printf_i+0xec>
 8002b0c:	681e      	ldr	r6, [r3, #0]
 8002b0e:	e002      	b.n	8002b16 <_printf_i+0xf2>
 8002b10:	0646      	lsls	r6, r0, #25
 8002b12:	d5fb      	bpl.n	8002b0c <_printf_i+0xe8>
 8002b14:	881e      	ldrh	r6, [r3, #0]
 8002b16:	4854      	ldr	r0, [pc, #336]	; (8002c68 <_printf_i+0x244>)
 8002b18:	2f6f      	cmp	r7, #111	; 0x6f
 8002b1a:	bf0c      	ite	eq
 8002b1c:	2308      	moveq	r3, #8
 8002b1e:	230a      	movne	r3, #10
 8002b20:	2100      	movs	r1, #0
 8002b22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b26:	6865      	ldr	r5, [r4, #4]
 8002b28:	60a5      	str	r5, [r4, #8]
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	bfa2      	ittt	ge
 8002b2e:	6821      	ldrge	r1, [r4, #0]
 8002b30:	f021 0104 	bicge.w	r1, r1, #4
 8002b34:	6021      	strge	r1, [r4, #0]
 8002b36:	b90e      	cbnz	r6, 8002b3c <_printf_i+0x118>
 8002b38:	2d00      	cmp	r5, #0
 8002b3a:	d04d      	beq.n	8002bd8 <_printf_i+0x1b4>
 8002b3c:	4615      	mov	r5, r2
 8002b3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b42:	fb03 6711 	mls	r7, r3, r1, r6
 8002b46:	5dc7      	ldrb	r7, [r0, r7]
 8002b48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b4c:	4637      	mov	r7, r6
 8002b4e:	42bb      	cmp	r3, r7
 8002b50:	460e      	mov	r6, r1
 8002b52:	d9f4      	bls.n	8002b3e <_printf_i+0x11a>
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d10b      	bne.n	8002b70 <_printf_i+0x14c>
 8002b58:	6823      	ldr	r3, [r4, #0]
 8002b5a:	07de      	lsls	r6, r3, #31
 8002b5c:	d508      	bpl.n	8002b70 <_printf_i+0x14c>
 8002b5e:	6923      	ldr	r3, [r4, #16]
 8002b60:	6861      	ldr	r1, [r4, #4]
 8002b62:	4299      	cmp	r1, r3
 8002b64:	bfde      	ittt	le
 8002b66:	2330      	movle	r3, #48	; 0x30
 8002b68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002b70:	1b52      	subs	r2, r2, r5
 8002b72:	6122      	str	r2, [r4, #16]
 8002b74:	f8cd a000 	str.w	sl, [sp]
 8002b78:	464b      	mov	r3, r9
 8002b7a:	aa03      	add	r2, sp, #12
 8002b7c:	4621      	mov	r1, r4
 8002b7e:	4640      	mov	r0, r8
 8002b80:	f7ff fee2 	bl	8002948 <_printf_common>
 8002b84:	3001      	adds	r0, #1
 8002b86:	d14c      	bne.n	8002c22 <_printf_i+0x1fe>
 8002b88:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8c:	b004      	add	sp, #16
 8002b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b92:	4835      	ldr	r0, [pc, #212]	; (8002c68 <_printf_i+0x244>)
 8002b94:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b98:	6829      	ldr	r1, [r5, #0]
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ba0:	6029      	str	r1, [r5, #0]
 8002ba2:	061d      	lsls	r5, r3, #24
 8002ba4:	d514      	bpl.n	8002bd0 <_printf_i+0x1ac>
 8002ba6:	07df      	lsls	r7, r3, #31
 8002ba8:	bf44      	itt	mi
 8002baa:	f043 0320 	orrmi.w	r3, r3, #32
 8002bae:	6023      	strmi	r3, [r4, #0]
 8002bb0:	b91e      	cbnz	r6, 8002bba <_printf_i+0x196>
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	f023 0320 	bic.w	r3, r3, #32
 8002bb8:	6023      	str	r3, [r4, #0]
 8002bba:	2310      	movs	r3, #16
 8002bbc:	e7b0      	b.n	8002b20 <_printf_i+0xfc>
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	f043 0320 	orr.w	r3, r3, #32
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	2378      	movs	r3, #120	; 0x78
 8002bc8:	4828      	ldr	r0, [pc, #160]	; (8002c6c <_printf_i+0x248>)
 8002bca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bce:	e7e3      	b.n	8002b98 <_printf_i+0x174>
 8002bd0:	0659      	lsls	r1, r3, #25
 8002bd2:	bf48      	it	mi
 8002bd4:	b2b6      	uxthmi	r6, r6
 8002bd6:	e7e6      	b.n	8002ba6 <_printf_i+0x182>
 8002bd8:	4615      	mov	r5, r2
 8002bda:	e7bb      	b.n	8002b54 <_printf_i+0x130>
 8002bdc:	682b      	ldr	r3, [r5, #0]
 8002bde:	6826      	ldr	r6, [r4, #0]
 8002be0:	6961      	ldr	r1, [r4, #20]
 8002be2:	1d18      	adds	r0, r3, #4
 8002be4:	6028      	str	r0, [r5, #0]
 8002be6:	0635      	lsls	r5, r6, #24
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	d501      	bpl.n	8002bf0 <_printf_i+0x1cc>
 8002bec:	6019      	str	r1, [r3, #0]
 8002bee:	e002      	b.n	8002bf6 <_printf_i+0x1d2>
 8002bf0:	0670      	lsls	r0, r6, #25
 8002bf2:	d5fb      	bpl.n	8002bec <_printf_i+0x1c8>
 8002bf4:	8019      	strh	r1, [r3, #0]
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	6123      	str	r3, [r4, #16]
 8002bfa:	4615      	mov	r5, r2
 8002bfc:	e7ba      	b.n	8002b74 <_printf_i+0x150>
 8002bfe:	682b      	ldr	r3, [r5, #0]
 8002c00:	1d1a      	adds	r2, r3, #4
 8002c02:	602a      	str	r2, [r5, #0]
 8002c04:	681d      	ldr	r5, [r3, #0]
 8002c06:	6862      	ldr	r2, [r4, #4]
 8002c08:	2100      	movs	r1, #0
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	f7fd fae8 	bl	80001e0 <memchr>
 8002c10:	b108      	cbz	r0, 8002c16 <_printf_i+0x1f2>
 8002c12:	1b40      	subs	r0, r0, r5
 8002c14:	6060      	str	r0, [r4, #4]
 8002c16:	6863      	ldr	r3, [r4, #4]
 8002c18:	6123      	str	r3, [r4, #16]
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c20:	e7a8      	b.n	8002b74 <_printf_i+0x150>
 8002c22:	6923      	ldr	r3, [r4, #16]
 8002c24:	462a      	mov	r2, r5
 8002c26:	4649      	mov	r1, r9
 8002c28:	4640      	mov	r0, r8
 8002c2a:	47d0      	blx	sl
 8002c2c:	3001      	adds	r0, #1
 8002c2e:	d0ab      	beq.n	8002b88 <_printf_i+0x164>
 8002c30:	6823      	ldr	r3, [r4, #0]
 8002c32:	079b      	lsls	r3, r3, #30
 8002c34:	d413      	bmi.n	8002c5e <_printf_i+0x23a>
 8002c36:	68e0      	ldr	r0, [r4, #12]
 8002c38:	9b03      	ldr	r3, [sp, #12]
 8002c3a:	4298      	cmp	r0, r3
 8002c3c:	bfb8      	it	lt
 8002c3e:	4618      	movlt	r0, r3
 8002c40:	e7a4      	b.n	8002b8c <_printf_i+0x168>
 8002c42:	2301      	movs	r3, #1
 8002c44:	4632      	mov	r2, r6
 8002c46:	4649      	mov	r1, r9
 8002c48:	4640      	mov	r0, r8
 8002c4a:	47d0      	blx	sl
 8002c4c:	3001      	adds	r0, #1
 8002c4e:	d09b      	beq.n	8002b88 <_printf_i+0x164>
 8002c50:	3501      	adds	r5, #1
 8002c52:	68e3      	ldr	r3, [r4, #12]
 8002c54:	9903      	ldr	r1, [sp, #12]
 8002c56:	1a5b      	subs	r3, r3, r1
 8002c58:	42ab      	cmp	r3, r5
 8002c5a:	dcf2      	bgt.n	8002c42 <_printf_i+0x21e>
 8002c5c:	e7eb      	b.n	8002c36 <_printf_i+0x212>
 8002c5e:	2500      	movs	r5, #0
 8002c60:	f104 0619 	add.w	r6, r4, #25
 8002c64:	e7f5      	b.n	8002c52 <_printf_i+0x22e>
 8002c66:	bf00      	nop
 8002c68:	08003061 	.word	0x08003061
 8002c6c:	08003072 	.word	0x08003072

08002c70 <memcpy>:
 8002c70:	440a      	add	r2, r1
 8002c72:	4291      	cmp	r1, r2
 8002c74:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c78:	d100      	bne.n	8002c7c <memcpy+0xc>
 8002c7a:	4770      	bx	lr
 8002c7c:	b510      	push	{r4, lr}
 8002c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c86:	4291      	cmp	r1, r2
 8002c88:	d1f9      	bne.n	8002c7e <memcpy+0xe>
 8002c8a:	bd10      	pop	{r4, pc}

08002c8c <memmove>:
 8002c8c:	4288      	cmp	r0, r1
 8002c8e:	b510      	push	{r4, lr}
 8002c90:	eb01 0402 	add.w	r4, r1, r2
 8002c94:	d902      	bls.n	8002c9c <memmove+0x10>
 8002c96:	4284      	cmp	r4, r0
 8002c98:	4623      	mov	r3, r4
 8002c9a:	d807      	bhi.n	8002cac <memmove+0x20>
 8002c9c:	1e43      	subs	r3, r0, #1
 8002c9e:	42a1      	cmp	r1, r4
 8002ca0:	d008      	beq.n	8002cb4 <memmove+0x28>
 8002ca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ca6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002caa:	e7f8      	b.n	8002c9e <memmove+0x12>
 8002cac:	4402      	add	r2, r0
 8002cae:	4601      	mov	r1, r0
 8002cb0:	428a      	cmp	r2, r1
 8002cb2:	d100      	bne.n	8002cb6 <memmove+0x2a>
 8002cb4:	bd10      	pop	{r4, pc}
 8002cb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002cba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002cbe:	e7f7      	b.n	8002cb0 <memmove+0x24>

08002cc0 <_free_r>:
 8002cc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002cc2:	2900      	cmp	r1, #0
 8002cc4:	d044      	beq.n	8002d50 <_free_r+0x90>
 8002cc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cca:	9001      	str	r0, [sp, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f1a1 0404 	sub.w	r4, r1, #4
 8002cd2:	bfb8      	it	lt
 8002cd4:	18e4      	addlt	r4, r4, r3
 8002cd6:	f000 f913 	bl	8002f00 <__malloc_lock>
 8002cda:	4a1e      	ldr	r2, [pc, #120]	; (8002d54 <_free_r+0x94>)
 8002cdc:	9801      	ldr	r0, [sp, #4]
 8002cde:	6813      	ldr	r3, [r2, #0]
 8002ce0:	b933      	cbnz	r3, 8002cf0 <_free_r+0x30>
 8002ce2:	6063      	str	r3, [r4, #4]
 8002ce4:	6014      	str	r4, [r2, #0]
 8002ce6:	b003      	add	sp, #12
 8002ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002cec:	f000 b90e 	b.w	8002f0c <__malloc_unlock>
 8002cf0:	42a3      	cmp	r3, r4
 8002cf2:	d908      	bls.n	8002d06 <_free_r+0x46>
 8002cf4:	6825      	ldr	r5, [r4, #0]
 8002cf6:	1961      	adds	r1, r4, r5
 8002cf8:	428b      	cmp	r3, r1
 8002cfa:	bf01      	itttt	eq
 8002cfc:	6819      	ldreq	r1, [r3, #0]
 8002cfe:	685b      	ldreq	r3, [r3, #4]
 8002d00:	1949      	addeq	r1, r1, r5
 8002d02:	6021      	streq	r1, [r4, #0]
 8002d04:	e7ed      	b.n	8002ce2 <_free_r+0x22>
 8002d06:	461a      	mov	r2, r3
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	b10b      	cbz	r3, 8002d10 <_free_r+0x50>
 8002d0c:	42a3      	cmp	r3, r4
 8002d0e:	d9fa      	bls.n	8002d06 <_free_r+0x46>
 8002d10:	6811      	ldr	r1, [r2, #0]
 8002d12:	1855      	adds	r5, r2, r1
 8002d14:	42a5      	cmp	r5, r4
 8002d16:	d10b      	bne.n	8002d30 <_free_r+0x70>
 8002d18:	6824      	ldr	r4, [r4, #0]
 8002d1a:	4421      	add	r1, r4
 8002d1c:	1854      	adds	r4, r2, r1
 8002d1e:	42a3      	cmp	r3, r4
 8002d20:	6011      	str	r1, [r2, #0]
 8002d22:	d1e0      	bne.n	8002ce6 <_free_r+0x26>
 8002d24:	681c      	ldr	r4, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	6053      	str	r3, [r2, #4]
 8002d2a:	4421      	add	r1, r4
 8002d2c:	6011      	str	r1, [r2, #0]
 8002d2e:	e7da      	b.n	8002ce6 <_free_r+0x26>
 8002d30:	d902      	bls.n	8002d38 <_free_r+0x78>
 8002d32:	230c      	movs	r3, #12
 8002d34:	6003      	str	r3, [r0, #0]
 8002d36:	e7d6      	b.n	8002ce6 <_free_r+0x26>
 8002d38:	6825      	ldr	r5, [r4, #0]
 8002d3a:	1961      	adds	r1, r4, r5
 8002d3c:	428b      	cmp	r3, r1
 8002d3e:	bf04      	itt	eq
 8002d40:	6819      	ldreq	r1, [r3, #0]
 8002d42:	685b      	ldreq	r3, [r3, #4]
 8002d44:	6063      	str	r3, [r4, #4]
 8002d46:	bf04      	itt	eq
 8002d48:	1949      	addeq	r1, r1, r5
 8002d4a:	6021      	streq	r1, [r4, #0]
 8002d4c:	6054      	str	r4, [r2, #4]
 8002d4e:	e7ca      	b.n	8002ce6 <_free_r+0x26>
 8002d50:	b003      	add	sp, #12
 8002d52:	bd30      	pop	{r4, r5, pc}
 8002d54:	20000204 	.word	0x20000204

08002d58 <sbrk_aligned>:
 8002d58:	b570      	push	{r4, r5, r6, lr}
 8002d5a:	4e0e      	ldr	r6, [pc, #56]	; (8002d94 <sbrk_aligned+0x3c>)
 8002d5c:	460c      	mov	r4, r1
 8002d5e:	6831      	ldr	r1, [r6, #0]
 8002d60:	4605      	mov	r5, r0
 8002d62:	b911      	cbnz	r1, 8002d6a <sbrk_aligned+0x12>
 8002d64:	f000 f8bc 	bl	8002ee0 <_sbrk_r>
 8002d68:	6030      	str	r0, [r6, #0]
 8002d6a:	4621      	mov	r1, r4
 8002d6c:	4628      	mov	r0, r5
 8002d6e:	f000 f8b7 	bl	8002ee0 <_sbrk_r>
 8002d72:	1c43      	adds	r3, r0, #1
 8002d74:	d00a      	beq.n	8002d8c <sbrk_aligned+0x34>
 8002d76:	1cc4      	adds	r4, r0, #3
 8002d78:	f024 0403 	bic.w	r4, r4, #3
 8002d7c:	42a0      	cmp	r0, r4
 8002d7e:	d007      	beq.n	8002d90 <sbrk_aligned+0x38>
 8002d80:	1a21      	subs	r1, r4, r0
 8002d82:	4628      	mov	r0, r5
 8002d84:	f000 f8ac 	bl	8002ee0 <_sbrk_r>
 8002d88:	3001      	adds	r0, #1
 8002d8a:	d101      	bne.n	8002d90 <sbrk_aligned+0x38>
 8002d8c:	f04f 34ff 	mov.w	r4, #4294967295
 8002d90:	4620      	mov	r0, r4
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	20000208 	.word	0x20000208

08002d98 <_malloc_r>:
 8002d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d9c:	1ccd      	adds	r5, r1, #3
 8002d9e:	f025 0503 	bic.w	r5, r5, #3
 8002da2:	3508      	adds	r5, #8
 8002da4:	2d0c      	cmp	r5, #12
 8002da6:	bf38      	it	cc
 8002da8:	250c      	movcc	r5, #12
 8002daa:	2d00      	cmp	r5, #0
 8002dac:	4607      	mov	r7, r0
 8002dae:	db01      	blt.n	8002db4 <_malloc_r+0x1c>
 8002db0:	42a9      	cmp	r1, r5
 8002db2:	d905      	bls.n	8002dc0 <_malloc_r+0x28>
 8002db4:	230c      	movs	r3, #12
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	2600      	movs	r6, #0
 8002dba:	4630      	mov	r0, r6
 8002dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dc0:	4e2e      	ldr	r6, [pc, #184]	; (8002e7c <_malloc_r+0xe4>)
 8002dc2:	f000 f89d 	bl	8002f00 <__malloc_lock>
 8002dc6:	6833      	ldr	r3, [r6, #0]
 8002dc8:	461c      	mov	r4, r3
 8002dca:	bb34      	cbnz	r4, 8002e1a <_malloc_r+0x82>
 8002dcc:	4629      	mov	r1, r5
 8002dce:	4638      	mov	r0, r7
 8002dd0:	f7ff ffc2 	bl	8002d58 <sbrk_aligned>
 8002dd4:	1c43      	adds	r3, r0, #1
 8002dd6:	4604      	mov	r4, r0
 8002dd8:	d14d      	bne.n	8002e76 <_malloc_r+0xde>
 8002dda:	6834      	ldr	r4, [r6, #0]
 8002ddc:	4626      	mov	r6, r4
 8002dde:	2e00      	cmp	r6, #0
 8002de0:	d140      	bne.n	8002e64 <_malloc_r+0xcc>
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	4631      	mov	r1, r6
 8002de6:	4638      	mov	r0, r7
 8002de8:	eb04 0803 	add.w	r8, r4, r3
 8002dec:	f000 f878 	bl	8002ee0 <_sbrk_r>
 8002df0:	4580      	cmp	r8, r0
 8002df2:	d13a      	bne.n	8002e6a <_malloc_r+0xd2>
 8002df4:	6821      	ldr	r1, [r4, #0]
 8002df6:	3503      	adds	r5, #3
 8002df8:	1a6d      	subs	r5, r5, r1
 8002dfa:	f025 0503 	bic.w	r5, r5, #3
 8002dfe:	3508      	adds	r5, #8
 8002e00:	2d0c      	cmp	r5, #12
 8002e02:	bf38      	it	cc
 8002e04:	250c      	movcc	r5, #12
 8002e06:	4629      	mov	r1, r5
 8002e08:	4638      	mov	r0, r7
 8002e0a:	f7ff ffa5 	bl	8002d58 <sbrk_aligned>
 8002e0e:	3001      	adds	r0, #1
 8002e10:	d02b      	beq.n	8002e6a <_malloc_r+0xd2>
 8002e12:	6823      	ldr	r3, [r4, #0]
 8002e14:	442b      	add	r3, r5
 8002e16:	6023      	str	r3, [r4, #0]
 8002e18:	e00e      	b.n	8002e38 <_malloc_r+0xa0>
 8002e1a:	6822      	ldr	r2, [r4, #0]
 8002e1c:	1b52      	subs	r2, r2, r5
 8002e1e:	d41e      	bmi.n	8002e5e <_malloc_r+0xc6>
 8002e20:	2a0b      	cmp	r2, #11
 8002e22:	d916      	bls.n	8002e52 <_malloc_r+0xba>
 8002e24:	1961      	adds	r1, r4, r5
 8002e26:	42a3      	cmp	r3, r4
 8002e28:	6025      	str	r5, [r4, #0]
 8002e2a:	bf18      	it	ne
 8002e2c:	6059      	strne	r1, [r3, #4]
 8002e2e:	6863      	ldr	r3, [r4, #4]
 8002e30:	bf08      	it	eq
 8002e32:	6031      	streq	r1, [r6, #0]
 8002e34:	5162      	str	r2, [r4, r5]
 8002e36:	604b      	str	r3, [r1, #4]
 8002e38:	4638      	mov	r0, r7
 8002e3a:	f104 060b 	add.w	r6, r4, #11
 8002e3e:	f000 f865 	bl	8002f0c <__malloc_unlock>
 8002e42:	f026 0607 	bic.w	r6, r6, #7
 8002e46:	1d23      	adds	r3, r4, #4
 8002e48:	1af2      	subs	r2, r6, r3
 8002e4a:	d0b6      	beq.n	8002dba <_malloc_r+0x22>
 8002e4c:	1b9b      	subs	r3, r3, r6
 8002e4e:	50a3      	str	r3, [r4, r2]
 8002e50:	e7b3      	b.n	8002dba <_malloc_r+0x22>
 8002e52:	6862      	ldr	r2, [r4, #4]
 8002e54:	42a3      	cmp	r3, r4
 8002e56:	bf0c      	ite	eq
 8002e58:	6032      	streq	r2, [r6, #0]
 8002e5a:	605a      	strne	r2, [r3, #4]
 8002e5c:	e7ec      	b.n	8002e38 <_malloc_r+0xa0>
 8002e5e:	4623      	mov	r3, r4
 8002e60:	6864      	ldr	r4, [r4, #4]
 8002e62:	e7b2      	b.n	8002dca <_malloc_r+0x32>
 8002e64:	4634      	mov	r4, r6
 8002e66:	6876      	ldr	r6, [r6, #4]
 8002e68:	e7b9      	b.n	8002dde <_malloc_r+0x46>
 8002e6a:	230c      	movs	r3, #12
 8002e6c:	603b      	str	r3, [r7, #0]
 8002e6e:	4638      	mov	r0, r7
 8002e70:	f000 f84c 	bl	8002f0c <__malloc_unlock>
 8002e74:	e7a1      	b.n	8002dba <_malloc_r+0x22>
 8002e76:	6025      	str	r5, [r4, #0]
 8002e78:	e7de      	b.n	8002e38 <_malloc_r+0xa0>
 8002e7a:	bf00      	nop
 8002e7c:	20000204 	.word	0x20000204

08002e80 <_realloc_r>:
 8002e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e84:	4680      	mov	r8, r0
 8002e86:	4614      	mov	r4, r2
 8002e88:	460e      	mov	r6, r1
 8002e8a:	b921      	cbnz	r1, 8002e96 <_realloc_r+0x16>
 8002e8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e90:	4611      	mov	r1, r2
 8002e92:	f7ff bf81 	b.w	8002d98 <_malloc_r>
 8002e96:	b92a      	cbnz	r2, 8002ea4 <_realloc_r+0x24>
 8002e98:	f7ff ff12 	bl	8002cc0 <_free_r>
 8002e9c:	4625      	mov	r5, r4
 8002e9e:	4628      	mov	r0, r5
 8002ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ea4:	f000 f838 	bl	8002f18 <_malloc_usable_size_r>
 8002ea8:	4284      	cmp	r4, r0
 8002eaa:	4607      	mov	r7, r0
 8002eac:	d802      	bhi.n	8002eb4 <_realloc_r+0x34>
 8002eae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002eb2:	d812      	bhi.n	8002eda <_realloc_r+0x5a>
 8002eb4:	4621      	mov	r1, r4
 8002eb6:	4640      	mov	r0, r8
 8002eb8:	f7ff ff6e 	bl	8002d98 <_malloc_r>
 8002ebc:	4605      	mov	r5, r0
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d0ed      	beq.n	8002e9e <_realloc_r+0x1e>
 8002ec2:	42bc      	cmp	r4, r7
 8002ec4:	4622      	mov	r2, r4
 8002ec6:	4631      	mov	r1, r6
 8002ec8:	bf28      	it	cs
 8002eca:	463a      	movcs	r2, r7
 8002ecc:	f7ff fed0 	bl	8002c70 <memcpy>
 8002ed0:	4631      	mov	r1, r6
 8002ed2:	4640      	mov	r0, r8
 8002ed4:	f7ff fef4 	bl	8002cc0 <_free_r>
 8002ed8:	e7e1      	b.n	8002e9e <_realloc_r+0x1e>
 8002eda:	4635      	mov	r5, r6
 8002edc:	e7df      	b.n	8002e9e <_realloc_r+0x1e>
	...

08002ee0 <_sbrk_r>:
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	4d06      	ldr	r5, [pc, #24]	; (8002efc <_sbrk_r+0x1c>)
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	4604      	mov	r4, r0
 8002ee8:	4608      	mov	r0, r1
 8002eea:	602b      	str	r3, [r5, #0]
 8002eec:	f7fd fee4 	bl	8000cb8 <_sbrk>
 8002ef0:	1c43      	adds	r3, r0, #1
 8002ef2:	d102      	bne.n	8002efa <_sbrk_r+0x1a>
 8002ef4:	682b      	ldr	r3, [r5, #0]
 8002ef6:	b103      	cbz	r3, 8002efa <_sbrk_r+0x1a>
 8002ef8:	6023      	str	r3, [r4, #0]
 8002efa:	bd38      	pop	{r3, r4, r5, pc}
 8002efc:	2000020c 	.word	0x2000020c

08002f00 <__malloc_lock>:
 8002f00:	4801      	ldr	r0, [pc, #4]	; (8002f08 <__malloc_lock+0x8>)
 8002f02:	f000 b811 	b.w	8002f28 <__retarget_lock_acquire_recursive>
 8002f06:	bf00      	nop
 8002f08:	20000210 	.word	0x20000210

08002f0c <__malloc_unlock>:
 8002f0c:	4801      	ldr	r0, [pc, #4]	; (8002f14 <__malloc_unlock+0x8>)
 8002f0e:	f000 b80c 	b.w	8002f2a <__retarget_lock_release_recursive>
 8002f12:	bf00      	nop
 8002f14:	20000210 	.word	0x20000210

08002f18 <_malloc_usable_size_r>:
 8002f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f1c:	1f18      	subs	r0, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	bfbc      	itt	lt
 8002f22:	580b      	ldrlt	r3, [r1, r0]
 8002f24:	18c0      	addlt	r0, r0, r3
 8002f26:	4770      	bx	lr

08002f28 <__retarget_lock_acquire_recursive>:
 8002f28:	4770      	bx	lr

08002f2a <__retarget_lock_release_recursive>:
 8002f2a:	4770      	bx	lr

08002f2c <_init>:
 8002f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2e:	bf00      	nop
 8002f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f32:	bc08      	pop	{r3}
 8002f34:	469e      	mov	lr, r3
 8002f36:	4770      	bx	lr

08002f38 <_fini>:
 8002f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f3a:	bf00      	nop
 8002f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f3e:	bc08      	pop	{r3}
 8002f40:	469e      	mov	lr, r3
 8002f42:	4770      	bx	lr
