nlist: 1024
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF1024,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.69720000  =====
nlist: 1024
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF1024,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.78549999  =====
nlist: 2048
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF2048,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65120000  =====
nlist: 2048
nprobe: 4
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF2048,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.79780000  =====
nlist: 4096
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61100000  =====
nlist: 4096
nprobe: 5
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.79390001  =====
nlist: 4096
nprobe: 21
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 4
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.95010000  =====
nlist: 8192
nprobe: 2
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.55729997  =====
nlist: 8192
nprobe: 6
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.78570002  =====
nlist: 8192
nprobe: 26
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 5
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94720000  =====
nlist: 16384
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.60949999  =====
nlist: 16384
nprobe: 7
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.77389997  =====
nlist: 16384
nprobe: 34
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 6
nprobe_per_table_construction_pe_smaller: 4
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94709998  =====
nlist: 32768
nprobe: 3
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.56320000  =====
nlist: 32768
nprobe: 8
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.75650001  =====
nlist: 32768
nprobe: 37
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 7
nprobe_per_table_construction_pe_smaller: 2
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.93169999  =====
nlist: 65536
nprobe: 4
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
nlist: 65536
nprobe: 10
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
nlist: 65536
nprobe: 51
OPQ enable: 0
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 9
nprobe_per_table_construction_pe_smaller: 6
nlist: 1024
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF1024,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.69940001  =====
nlist: 1024
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF1024,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 171
centroids_per_partition_last_PE: 169
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.78789997  =====
nlist: 2048
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.65420002  =====
nlist: 2048
nprobe: 4
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.80100000  =====
nlist: 2048
nprobe: 14
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 15
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 16
Inferred parameters:
centroids_per_partition_even: 342
centroids_per_partition_last_PE: 338
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94950002  =====
nlist: 4096
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.61390001  =====
nlist: 4096
nprobe: 5
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.79650003  =====
nlist: 4096
nprobe: 18
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 683
centroids_per_partition_last_PE: 681
nprobe_per_table_construction_pe_larger: 3
nprobe_per_table_construction_pe_smaller: 3
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94599998  =====
nlist: 8192
nprobe: 2
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 3
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.55629998  =====
nlist: 8192
nprobe: 6
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.78619999  =====
nlist: 8192
nprobe: 25
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 26
Inferred parameters:
centroids_per_partition_even: 1366
centroids_per_partition_last_PE: 1362
nprobe_per_table_construction_pe_larger: 5
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94859999  =====
nlist: 16384
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.60979998  =====
nlist: 16384
nprobe: 7
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 8
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.77160001  =====
nlist: 16384
nprobe: 31
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 2731
centroids_per_partition_last_PE: 2729
nprobe_per_table_construction_pe_larger: 6
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.94440001  =====
nlist: 32768
nprobe: 3
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 4
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.56419998  =====
nlist: 32768
nprobe: 8
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 9
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 10
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 11
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.75610000  =====
nlist: 32768
nprobe: 35
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 5462
centroids_per_partition_last_PE: 5458
nprobe_per_table_construction_pe_larger: 6
nprobe_per_table_construction_pe_smaller: 5
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.93110001  =====
nlist: 65536
nprobe: 4
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 5
Increasing nprobe_stage4 due to stage 4 hardware compatibility reason,current nprobe_stage4: 6
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 1
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.56900001  =====
nlist: 65536
nprobe: 11
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 2
nprobe_per_table_construction_pe_smaller: 1
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.75910002  =====
nlist: 65536
nprobe: 50
OPQ enable: 1
data directory/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0
ground truth directory/mnt/scratch/wenqi/saved_npy_data/gnd
Inferred parameters:
centroids_per_partition_even: 10923
centroids_per_partition_last_PE: 10921
nprobe_per_table_construction_pe_larger: 9
nprobe_per_table_construction_pe_smaller: 5
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading vadd.xclbin
Loading: 'vadd.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...

=====  Recall: 0.93349999  =====
Executing command:
./host vadd.xclbin 1024 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF1024,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF1024,PQ16 topK=100 recall_goal=0.6 QPS=3046.5884302757772


Executing command:
./host vadd.xclbin 1024 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF1024,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF1024,PQ16 topK=100 recall_goal=0.8 QPS=2055.9886838382845


Executing command:
./host vadd.xclbin 2048 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF2048,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF2048,PQ16 topK=100 recall_goal=0.6 QPS=5793.272851564763


Executing command:
./host vadd.xclbin 2048 4 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF2048,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF2048,PQ16 topK=100 recall_goal=0.8 QPS=2970.735286690809


Executing command:
./host vadd.xclbin 4096 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF4096,PQ16 topK=100 recall_goal=0.6 QPS=10939.17164216657


Executing command:
./host vadd.xclbin 4096 5 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF4096,PQ16 topK=100 recall_goal=0.8 QPS=4563.626074733941


Executing command:
./host vadd.xclbin 4096 21 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF4096,PQ16 topK=100 recall_goal=0.95 QPS=1137.8726106097517


Executing command:
./host vadd.xclbin 8192 2 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF8192,PQ16 topK=100 recall_goal=0.6 QPS=6358.896095637797


Executing command:
./host vadd.xclbin 8192 6 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF8192,PQ16 topK=100 recall_goal=0.8 QPS=6358.16833886494


Executing command:
./host vadd.xclbin 8192 26 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF8192,PQ16 topK=100 recall_goal=0.95 QPS=1708.6569102357093


Executing command:
./host vadd.xclbin 16384 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF16384,PQ16 topK=100 recall_goal=0.6 QPS=3192.144770149616


Executing command:
./host vadd.xclbin 16384 7 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF16384,PQ16 topK=100 recall_goal=0.8 QPS=3191.5131282892535


Executing command:
./host vadd.xclbin 16384 34 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF16384,PQ16 topK=100 recall_goal=0.95 QPS=2298.6656246049165


Executing command:
./host vadd.xclbin 32768 3 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF32768,PQ16 topK=100 recall_goal=0.6 QPS=1598.9485314457213


Executing command:
./host vadd.xclbin 32768 8 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF32768,PQ16 topK=100 recall_goal=0.8 QPS=1598.9434181892605


Executing command:
./host vadd.xclbin 32768 37 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF32768,PQ16 topK=100 recall_goal=0.95 QPS=1598.8437162244263


Executing command:
./host vadd.xclbin 65536 4 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF65536,PQ16 topK=100 recall_goal=0.6 QPS=1598.8437162244263


Executing command:
./host vadd.xclbin 65536 10 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF65536,PQ16 topK=100 recall_goal=0.8 QPS=1598.8437162244263


Executing command:
./host vadd.xclbin 65536 51 0 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=IVF65536,PQ16 topK=100 recall_goal=0.95 QPS=1598.8437162244263


Executing command:
./host vadd.xclbin 1024 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF1024,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF1024,PQ16 topK=100 recall_goal=0.6 QPS=3047.5261706309907


Executing command:
./host vadd.xclbin 1024 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF1024,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF1024,PQ16 topK=100 recall_goal=0.8 QPS=2054.8606701722592


Executing command:
./host vadd.xclbin 2048 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.6 QPS=5792.165516921812


Executing command:
./host vadd.xclbin 2048 4 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.8 QPS=2969.438538561129


Executing command:
./host vadd.xclbin 2048 14 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF2048,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF2048,PQ16 topK=100 recall_goal=0.95 QPS=880.8865241979528


Executing command:
./host vadd.xclbin 4096 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.6 QPS=10946.152591556356


Executing command:
./host vadd.xclbin 4096 5 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.8 QPS=4562.35600063873


Executing command:
./host vadd.xclbin 4096 18 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF4096,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF4096,PQ16 topK=100 recall_goal=0.95 QPS=1321.405446833252


Executing command:
./host vadd.xclbin 8192 2 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.6 QPS=6358.73435751348


Executing command:
./host vadd.xclbin 8192 6 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.8 QPS=6358.330048196141


Executing command:
./host vadd.xclbin 8192 25 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF8192,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF8192,PQ16 topK=100 recall_goal=0.95 QPS=1774.603997118043


Executing command:
./host vadd.xclbin 16384 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.6 QPS=3192.0734432257814


Executing command:
./host vadd.xclbin 16384 7 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.8 QPS=3191.9817418644366


Executing command:
./host vadd.xclbin 16384 31 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF16384,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF16384,PQ16 topK=100 recall_goal=0.95 QPS=2512.834301193345


Executing command:
./host vadd.xclbin 32768 3 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.6 QPS=1598.8974003527167


Executing command:
./host vadd.xclbin 32768 8 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.8 QPS=1598.8871745265294


Executing command:
./host vadd.xclbin 32768 35 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF32768,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF32768,PQ16 topK=100 recall_goal=0.95 QPS=1598.848828843233


Executing command:
./host vadd.xclbin 65536 4 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.6 QPS=800.2432739552825


Executing command:
./host vadd.xclbin 65536 11 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.8 QPS=800.2432739552825


Executing command:
./host vadd.xclbin 65536 50 1 /mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT1000M_OPQ16,IVF65536,PQ16_8_FPGA_12_banks/FPGA_0 /mnt/scratch/wenqi/saved_npy_data/gnd


dbname=SIFT1000M index_key=OPQ16,IVF65536,PQ16 topK=100 recall_goal=0.95 QPS=800.2240627375666


