{C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_4_bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_4_bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_4_bit

Top level modules:
	full_adder_4_bit

} {} {}} {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/Homework_1.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/Homework_1.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Homework_1
-- Compiling module full_adder_1_bit

Top level modules:
	Homework_1

} {} {}} {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_8bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_8bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_8_bit

Top level modules:
	full_adder_8_bit

} {} {}} {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/test_fulladder_8bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/test_fulladder_8bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_fulladder_8bit

Top level modules:
	test_fulladder_8bit

} {} {}} {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/test_fulladder_4bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/test_fulladder_4bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_fulladder_4bit

Top level modules:
	test_fulladder_4bit

} {} {}} {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_1_bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/maxim/My Drive/UCL/MASTER/M1/Q1/LELEC2531 - Design-and-architecture-of-digital-electronic-systems/ModelSim - Project/Devoir1/full_adder_1_bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_1_bit

Top level modules:
	full_adder_1_bit

} {} {}}
