0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab02_led_on_value/sim/xsim/lab02_led_on_value/lab02_led_on_value.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab02_led_on_value/src/rtl/led_on_value.v,1716538411,verilog,,C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab02_led_on_value/testbench/testbench.v,,led_on_value,,,,,,,,
C:/2024_CA_LAB/LAB/week12_FPGA_led_sw_student/week12_FPGA_led_sw_student/lab02_led_on_value/testbench/testbench.v,1716534162,verilog,,,,testbench,,,,,,,,
