m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa
Evga_top
w1727268088
DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 0
R0
8/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd
F/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd
l0
L5 1
VZEoDkZ7oS6TASH22hJOK13
!s100 3KQ8V5Pm@3LD0XIGADRPC1
OL;C;2023.3;77
31
!s110 1727270148
!i10b 1
!s108 1727270147.000000
!s90 -reportprogress|300|-93|-work|work|/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd|
!s107 /home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd|
!i113 0
o-93 -work work
tExplicit 1 CvgOpt 0
