Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 15 14:50:20 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-16  Warning           Large setup violation          47          
TIMING-18  Warning           Missing input or output delay  202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.929    -1312.998                     48                 1586        0.082        0.000                      0                 1586        2.100        0.000                       0                   561  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -29.929    -1312.998                     48                 1571        0.082        0.000                      0                 1571        2.100        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 4.019        0.000                      0                   15        0.294        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           48  Failing Endpoints,  Worst Slack      -29.929ns,  Total Violation    -1312.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.929ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X163Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.929    

Slack (VIOLATED) :        -29.929ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X163Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.929    

Slack (VIOLATED) :        -29.929ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X163Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.929    

Slack (VIOLATED) :        -29.929ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X163Y309       FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X163Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.929    

Slack (VIOLATED) :        -29.904ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X162Y309       FDRE (Setup_fdre_C_R)       -0.228     9.063    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.904    

Slack (VIOLATED) :        -29.904ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X162Y309       FDRE (Setup_fdre_C_R)       -0.228     9.063    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.904    

Slack (VIOLATED) :        -29.904ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[22]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X162Y309       FDRE (Setup_fdre_C_R)       -0.228     9.063    adjustable_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.904    

Slack (VIOLATED) :        -29.904ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.758ns  (logic 23.272ns (66.954%)  route 11.486ns (33.046%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    38.968    adjustable_clock/clear
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X162Y309       FDRE                                         r  adjustable_clock/counter_reg[23]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X162Y309       FDRE (Setup_fdre_C_R)       -0.228     9.063    adjustable_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                         -38.968    
  -------------------------------------------------------------------
                         slack                                -29.904    

Slack (VIOLATED) :        -29.759ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.587ns  (logic 23.272ns (67.285%)  route 11.315ns (32.715%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    38.797    adjustable_clock/clear
    SLICE_X165Y309       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X165Y309       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X165Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.797    
  -------------------------------------------------------------------
                         slack                                -29.759    

Slack (VIOLATED) :        -29.759ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.587ns  (logic 23.272ns (67.285%)  route 11.315ns (32.715%))
  Logic Levels:           200  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=17 LUT3=4)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 9.082 - 5.000 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.297     4.210    clk_BUFG
    SLICE_X160Y170       FDRE                                         r  r_dacWRTConfig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDRE (Prop_fdre_C_Q)         0.259     4.469 r  r_dacWRTConfig_reg[2]/Q
                         net (fo=1, routed)           0.220     4.689    adjustable_clock/divisor[2]
    DSP48_X15Y68         DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      2.737     7.426 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.590     8.016    adjustable_clock/counter3_n_104
    SLICE_X160Y175       LUT1 (Prop_lut1_I0_O)        0.043     8.059 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.059    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.315 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.315    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.423    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.477 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.477    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.531 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.531    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.585 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.596     9.182    adjustable_clock/counter2[24]
    SLICE_X161Y177       LUT2 (Prop_lut2_I1_O)        0.043     9.225 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.225    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.492 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.492    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.545 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.545    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.598 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.598    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.651 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.651    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.704 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.704    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.757 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.757    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.896 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.394    10.290    adjustable_clock/counter2[23]
    SLICE_X161Y186       LUT3 (Prop_lut3_I0_O)        0.131    10.421 r  adjustable_clock/clk_out_i_464/O
                         net (fo=1, routed)           0.000    10.421    adjustable_clock/clk_out_i_464_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.688 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    10.688    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.741 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.741    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X161Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.794 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.794    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X161Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.847 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.847    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.986 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.452    11.438    adjustable_clock/counter2[22]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.823 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.823    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.877 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.877    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.931 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.931    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.985 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.985    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.039 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.039    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.093 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.093    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.226 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.364    12.589    adjustable_clock/counter2[21]
    SLICE_X159Y192       LUT3 (Prop_lut3_I0_O)        0.128    12.717 r  adjustable_clock/clk_out_i_596/O
                         net (fo=1, routed)           0.000    12.717    adjustable_clock/clk_out_i_596_n_0
    SLICE_X159Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.984 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.984    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X159Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.037 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X159Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.090 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.090    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X159Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.143 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.143    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X159Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.196 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.196    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X159Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.335 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.282    13.617    adjustable_clock/counter2[20]
    SLICE_X159Y198       LUT2 (Prop_lut2_I1_O)        0.131    13.748 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.748    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y198       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.015 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.015    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.068 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.001    14.069    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.122 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.122    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.175 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.420 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.380    14.800    adjustable_clock/counter2[19]
    SLICE_X160Y204       LUT2 (Prop_lut2_I1_O)        0.131    14.931 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.931    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y204       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.187 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.187    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.241 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.241    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.295 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.295    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.349 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.349    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.403 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.403    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.457 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.457    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.590 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.400    15.990    adjustable_clock/counter2[18]
    SLICE_X161Y208       LUT2 (Prop_lut2_I1_O)        0.128    16.118 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.118    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.385 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.385    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.438 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.438    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.491 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.491    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.544 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.544    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.597 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.597    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.650 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.650    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.789 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.340    17.130    adjustable_clock/counter2[17]
    SLICE_X162Y213       LUT2 (Prop_lut2_I1_O)        0.131    17.261 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.261    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.517 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.517    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.571 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.571    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.625 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.625    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.679 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.679    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.733 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.733    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.787 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.787    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.920 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.360    18.279    adjustable_clock/counter2[16]
    SLICE_X164Y219       LUT2 (Prop_lut2_I1_O)        0.128    18.407 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.407    adjustable_clock/clk_out_i_757_n_0
    SLICE_X164Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.663 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.663    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X164Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.717 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.717    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X164Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.771 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.771    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X164Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.825 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.825    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X164Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.879 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.879    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X164Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.933 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.007    18.940    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X164Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.073 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.348    19.421    adjustable_clock/counter2[15]
    SLICE_X163Y225       LUT2 (Prop_lut2_I1_O)        0.128    19.549 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.549    adjustable_clock/clk_out_i_767_n_0
    SLICE_X163Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.816 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.816    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X163Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.869 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.869    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X163Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.922 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.922    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X163Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.975 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.975    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X163Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.028 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.028    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X163Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.081 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.081    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X163Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.220 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.342    20.562    adjustable_clock/counter2[14]
    SLICE_X162Y230       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.947 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    20.947    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X162Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.001 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.001    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X162Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.055 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.055    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X162Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.109 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.109    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X162Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.163 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.163    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X162Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.217 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.217    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X162Y236       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.350 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.296    21.646    adjustable_clock/counter2[13]
    SLICE_X162Y237       LUT2 (Prop_lut2_I1_O)        0.128    21.774 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.774    adjustable_clock/clk_out_i_774_n_0
    SLICE_X162Y237       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.030 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.030    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X162Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.084 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.084    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X162Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.138 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.138    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X162Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.192 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.192    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X162Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.246 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.246    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X162Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.300 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.300    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X162Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.433 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.383    22.817    adjustable_clock/counter2[12]
    SLICE_X160Y242       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    23.199 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.199    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X160Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.253 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.253    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X160Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.307 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.307    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X160Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.361 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.361    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.415 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.415    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.469 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.469    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.376    23.977    adjustable_clock/counter2[11]
    SLICE_X160Y250       LUT3 (Prop_lut3_I0_O)        0.128    24.105 r  adjustable_clock/clk_out_i_686/O
                         net (fo=1, routed)           0.000    24.105    adjustable_clock/clk_out_i_686_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.361 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.415 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.415    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.469 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.469    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X160Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.523 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.523    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X160Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.577 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.577    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X160Y255       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.710 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.380    25.090    adjustable_clock/counter2[10]
    SLICE_X159Y254       LUT2 (Prop_lut2_I1_O)        0.128    25.218 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.218    adjustable_clock/clk_out_i_778_n_0
    SLICE_X159Y254       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.485 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.485    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X159Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.538 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.538    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X159Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.591 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.591    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X159Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.644 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.644    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X159Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.697 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.697    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X159Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.750 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.750    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X159Y260       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.889 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.418    26.308    adjustable_clock/counter2[9]
    SLICE_X160Y258       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    26.693 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.693    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X160Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.747 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.747    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X160Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.801 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.801    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X160Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.855 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.855    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X160Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.909 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.909    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X160Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X160Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.096 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.392    27.488    adjustable_clock/counter2[8]
    SLICE_X161Y262       LUT2 (Prop_lut2_I1_O)        0.128    27.616 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.616    adjustable_clock/clk_out_i_785_n_0
    SLICE_X161Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.883 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.883    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X161Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.936 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.936    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X161Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.989 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    27.989    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X161Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.042 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.042    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X161Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.095 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.095    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X161Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.148 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.148    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X161Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.287 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.370    28.657    adjustable_clock/counter2[7]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.131    28.788 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.788    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.044 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.206    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.260 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.260    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.314 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.314    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.447 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.379    29.826    adjustable_clock/counter2[6]
    SLICE_X163Y274       LUT2 (Prop_lut2_I1_O)        0.128    29.954 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/clk_out_i_792_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.221 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.007    30.228    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.281 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.281    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.334 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.334    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.387 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.387    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.440 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.440    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.493 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.493    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X163Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.632 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.360    30.991    adjustable_clock/counter2[5]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.131    31.122 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.122    adjustable_clock/clk_out_i_804_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.378 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.378    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.432 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.432    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.486 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.486    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.540 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.540    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.594 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.594    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.648 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.648    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.781 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.352    32.133    adjustable_clock/counter2[4]
    SLICE_X161Y285       LUT2 (Prop_lut2_I1_O)        0.128    32.261 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.261    adjustable_clock/clk_out_i_800_n_0
    SLICE_X161Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    32.528 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.528    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X161Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.581 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.581    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X161Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.634 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.634    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X161Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.687 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.687    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X161Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.740 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.740    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.793 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    32.793    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X161Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    32.932 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.406    33.339    adjustable_clock/counter2[3]
    SLICE_X159Y290       LUT2 (Prop_lut2_I1_O)        0.131    33.470 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.470    adjustable_clock/clk_out_i_812_n_0
    SLICE_X159Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.737 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.737    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X159Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.790 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    33.790    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X159Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.843 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.843    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X159Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.896 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.896    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X159Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.949 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.949    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X159Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.002 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.002    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X159Y296       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.141 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.468    34.609    adjustable_clock/counter2[2]
    SLICE_X160Y294       LUT2 (Prop_lut2_I1_O)        0.131    34.740 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.740    adjustable_clock/clk_out_i_808_n_0
    SLICE_X160Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.996 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.996    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X160Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.050 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.050    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X160Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.104 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.104    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X160Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.158 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.158    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X160Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.212 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.212    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X160Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.266 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.001    35.267    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X160Y300       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.400 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.480    35.880    adjustable_clock/counter2[1]
    SLICE_X161Y296       LUT2 (Prop_lut2_I1_O)        0.128    36.008 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.008    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X161Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.267 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.267    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X161Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.320 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.320    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X161Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.373 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.373    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X161Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.426 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    36.426    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X161Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.479 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.479    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X161Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    36.532 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.443    36.975    adjustable_clock/counter2[0]
    SLICE_X162Y303       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.272 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.272    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.326 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.326    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.380 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.380    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.434 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.488 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.488    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.542 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.542    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y309       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.675 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.364    38.039    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X163Y309       LUT3 (Prop_lut3_I2_O)        0.128    38.167 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.167    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X163Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.434 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    38.797    adjustable_clock/clear
    SLICE_X165Y309       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.414     9.082    adjustable_clock/clk_BUFG
    SLICE_X165Y309       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.245     9.327    
                         clock uncertainty           -0.035     9.291    
    SLICE_X165Y309       FDRE (Setup_fdre_C_R)       -0.253     9.038    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -38.797    
  -------------------------------------------------------------------
                         slack                                -29.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.873%)  route 0.157ns (57.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.581     1.955    clk_BUFG
    SLICE_X148Y171       FDRE                                         r  r_dac_Q_msb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y171       FDRE (Prop_fdre_C_Q)         0.118     2.073 r  r_dac_Q_msb_reg[2]/Q
                         net (fo=1, routed)           0.157     2.230    signalgen/I_Qdata[10]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.149    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.869%)  route 0.195ns (68.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.582     1.956    signalgen/clk_BUFG
    SLICE_X149Y170       FDRE                                         r  signalgen/uart_data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y170       FDRE (Prop_fdre_C_Q)         0.091     2.047 r  signalgen/uart_data_count_reg[1]/Q
                         net (fo=13, routed)          0.195     2.242    signalgen/uart_data_count_reg_n_0_[1]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.145     2.139    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.091ns (31.041%)  route 0.202ns (68.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X149Y171       FDRE                                         r  signalgen/uart_data_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y171       FDRE (Prop_fdre_C_Q)         0.091     2.046 r  signalgen/uart_data_count_reg[8]/Q
                         net (fo=13, routed)          0.202     2.248    signalgen/uart_data_count_reg_n_0_[8]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.147     2.141    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.901%)  route 0.203ns (69.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X149Y171       FDRE                                         r  signalgen/uart_data_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y171       FDRE (Prop_fdre_C_Q)         0.091     2.046 r  signalgen/uart_data_count_reg[9]/Q
                         net (fo=13, routed)          0.203     2.250    signalgen/uart_data_count_reg_n_0_[9]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.147     2.141    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.107ns (33.446%)  route 0.213ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.580     1.954    signalgen/clk_BUFG
    SLICE_X146Y170       FDRE                                         r  signalgen/memory_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y170       FDRE (Prop_fdre_C_Q)         0.107     2.061 r  signalgen/memory_idx_reg[7]/Q
                         net (fo=15, routed)          0.213     2.274    signalgen/memory_idx_reg_rep[7]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147     2.163    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.107ns (33.185%)  route 0.215ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.579     1.953    signalgen/clk_BUFG
    SLICE_X146Y171       FDRE                                         r  signalgen/memory_idx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y171       FDRE (Prop_fdre_C_Q)         0.107     2.060 r  signalgen/memory_idx_reg[11]/Q
                         net (fo=15, routed)          0.215     2.275    signalgen/memory_idx_reg_rep[11]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.147     2.163    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.107ns (33.186%)  route 0.215ns (66.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.581     1.955    signalgen/clk_BUFG
    SLICE_X146Y169       FDRE                                         r  signalgen/memory_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDRE (Prop_fdre_C_Q)         0.107     2.062 r  signalgen/memory_idx_reg[1]/Q
                         net (fo=15, routed)          0.215     2.277    signalgen/memory_idx_reg_rep[1]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.147     2.163    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.091ns (30.271%)  route 0.210ns (69.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.582     1.956    signalgen/clk_BUFG
    SLICE_X149Y170       FDRE                                         r  signalgen/uart_data_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y170       FDRE (Prop_fdre_C_Q)         0.091     2.047 r  signalgen/uart_data_count_reg[5]/Q
                         net (fo=13, routed)          0.210     2.257    signalgen/uart_data_count_reg_n_0_[5]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.807     2.335    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     1.994    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     2.141    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.107ns (33.400%)  route 0.213ns (66.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.579     1.953    signalgen/clk_BUFG
    SLICE_X146Y171       FDRE                                         r  signalgen/memory_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y171       FDRE (Prop_fdre_C_Q)         0.107     2.060 r  signalgen/memory_idx_reg[9]/Q
                         net (fo=15, routed)          0.213     2.273    signalgen/memory_idx_reg_rep[9]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.139     2.155    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.137%)  route 0.249ns (67.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.579     1.953    signalgen/clk_BUFG
    SLICE_X146Y171       FDRE                                         r  signalgen/memory_idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y171       FDRE (Prop_fdre_C_Q)         0.118     2.071 r  signalgen/memory_idx_reg[8]/Q
                         net (fo=15, routed)          0.249     2.320    signalgen/memory_idx_reg_rep[8]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.810     2.338    signalgen/clk_BUFG
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.016    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.199    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y37    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y35    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y36    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y36    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y35    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y31    signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X156Y170  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X156Y170  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X156Y168  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X156Y168  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y169  r_dacDataLength_lsb_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y170  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y170  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y170  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y170  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X156Y168  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y172  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y172  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y172  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y172  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.300%)  route 0.397ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.397     4.835    trx/div/AR[0]
    SLICE_X157Y174       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X157Y174       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.354     9.182    
                         clock uncertainty           -0.035     9.146    
    SLICE_X157Y174       FDCE (Recov_fdce_C_CLR)     -0.292     8.854    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.300%)  route 0.397ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.397     4.835    trx/div/AR[0]
    SLICE_X157Y174       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X157Y174       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.354     9.182    
                         clock uncertainty           -0.035     9.146    
    SLICE_X157Y174       FDCE (Recov_fdce_C_CLR)     -0.292     8.854    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.300%)  route 0.397ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.397     4.835    trx/div/AR[0]
    SLICE_X157Y174       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X157Y174       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.354     9.182    
                         clock uncertainty           -0.035     9.146    
    SLICE_X157Y174       FDCE (Recov_fdce_C_CLR)     -0.292     8.854    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.300%)  route 0.397ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.397     4.835    trx/div/AR[0]
    SLICE_X157Y174       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X157Y174       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.354     9.182    
                         clock uncertainty           -0.035     9.146    
    SLICE_X157Y174       FDCE (Recov_fdce_C_CLR)     -0.292     8.854    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.236ns (39.443%)  route 0.362ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 8.827 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.362     4.801    trx/div/AR[0]
    SLICE_X155Y174       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.159     8.827    trx/div/clk_BUFG
    SLICE_X155Y174       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.331     9.158    
                         clock uncertainty           -0.035     9.122    
    SLICE_X155Y174       FDCE (Recov_fdce_C_CLR)     -0.292     8.830    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.236ns (42.115%)  route 0.324ns (57.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.324     4.763    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.331     9.159    
                         clock uncertainty           -0.035     9.123    
    SLICE_X154Y173       FDCE (Recov_fdce_C_CLR)     -0.267     8.856    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.236ns (42.115%)  route 0.324ns (57.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.324     4.763    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.331     9.159    
                         clock uncertainty           -0.035     9.123    
    SLICE_X154Y173       FDCE (Recov_fdce_C_CLR)     -0.267     8.856    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.236ns (42.115%)  route 0.324ns (57.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.324     4.763    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.331     9.159    
                         clock uncertainty           -0.035     9.123    
    SLICE_X154Y173       FDCE (Recov_fdce_C_CLR)     -0.234     8.889    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.236ns (42.115%)  route 0.324ns (57.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.324     4.763    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.331     9.159    
                         clock uncertainty           -0.035     9.123    
    SLICE_X154Y173       FDCE (Recov_fdce_C_CLR)     -0.234     8.889    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.236ns (48.678%)  route 0.249ns (51.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 8.828 - 5.000 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.290     4.203    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.236     4.439 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.249     4.688    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.160     8.828    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.331     9.159    
                         clock uncertainty           -0.035     9.123    
    SLICE_X156Y175       FDCE (Recov_fdce_C_CLR)     -0.267     8.856    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.992%)  route 0.131ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.131     2.195    trx/div/AR[0]
    SLICE_X156Y175       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X156Y175       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X156Y175       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.141%)  route 0.166ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.166     2.230    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X154Y173       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.141%)  route 0.166ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.166     2.230    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X154Y173       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.141%)  route 0.166ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.166     2.230    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X154Y173       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.141%)  route 0.166ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.583     1.957    trx/clk_BUFG
    SLICE_X156Y174       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y174       FDRE (Prop_fdre_C_Q)         0.107     2.064 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.166     2.230    trx/div/AR[0]
    SLICE_X154Y173       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.781     2.310    trx/div/clk_BUFG
    SLICE_X154Y173       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.323     1.987    
    SLICE_X154Y173       FDCE (Remov_fdce_C_CLR)     -0.086     1.901    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.329    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.822 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.822    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.822 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.822    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.849 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.849    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.849 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.849    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.855 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.855    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.855 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.855    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.862 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.862    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.862 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.862    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.865 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.865    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.865ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.865 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.865    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 2.334ns (28.964%)  route 5.725ns (71.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.288     4.201    trx/clk_BUFG
    SLICE_X152Y175       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y175       FDSE (Prop_fdse_C_Q)         0.259     4.460 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.725    10.185    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    12.260 r  UART_Buffer/O
                         net (fo=0)                   0.000    12.260    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.182     5.635    adjustable_clock/clk
    SLICE_X161Y176       LUT3 (Prop_lut3_I0_O)        0.043     5.678 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.320     9.999    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.365 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.365    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316    11.681 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000    11.681    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.182     5.635    adjustable_clock/clk
    SLICE_X161Y176       LUT3 (Prop_lut3_I0_O)        0.043     5.678 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.320     9.999    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.365 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.365    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316    11.681 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000    11.681    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.182     5.635    adjustable_clock/clk
    SLICE_X161Y176       LUT3 (Prop_lut3_I0_O)        0.043     5.678 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.223     9.902    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.268 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.268    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340    11.607 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000    11.607    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.182     5.635    adjustable_clock/clk
    SLICE_X161Y176       LUT3 (Prop_lut3_I0_O)        0.043     5.678 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.223     9.902    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.268 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.268    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_O)     1.340    11.607 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000    11.607    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 2.281ns (31.184%)  route 5.033ns (68.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.296     4.209    clk_BUFG
    SLICE_X153Y168       FDSE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y168       FDSE (Prop_fdse_C_Q)         0.223     4.432 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           5.033     9.465    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    11.523 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.523    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 2.328ns (33.802%)  route 4.560ns (66.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.296     4.209    clk_BUFG
    SLICE_X153Y168       FDSE                                         r  r_ledval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y168       FDSE (Prop_fdse_C_Q)         0.223     4.432 r  r_ledval_reg[2]/Q
                         net (fo=1, routed)           4.560     8.991    GPIO_LED_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.105    11.097 r  GPIO_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.097    GPIO_LED[2]
    AR37                                                              r  GPIO_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 2.313ns (34.257%)  route 4.438ns (65.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.296     4.209    clk_BUFG
    SLICE_X153Y168       FDSE                                         r  r_ledval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y168       FDSE (Prop_fdse_C_Q)         0.223     4.432 r  r_ledval_reg[0]/Q
                         net (fo=1, routed)           4.438     8.870    GPIO_LED_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090    10.959 r  GPIO_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.959    GPIO_LED[0]
    AM39                                                              r  GPIO_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 1.800ns (27.292%)  route 4.795ns (72.708%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.330     4.242    signalgen/clk_BUFG
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.042 r  signalgen/r_memory_I_reg_4/DOBDO[1]
                         net (fo=2, routed)           4.795    10.838    w_DACData_I[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 2.390ns (36.164%)  route 4.218ns (63.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.296     4.209    clk_BUFG
    SLICE_X152Y168       FDSE                                         r  r_ledval_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y168       FDSE (Prop_fdse_C_Q)         0.259     4.468 r  r_ledval_reg[7]/Q
                         net (fo=1, routed)           4.218     8.686    GPIO_LED_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.131    10.817 r  GPIO_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.817    GPIO_LED[7]
    AU39                                                              r  GPIO_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.051ns  (logic 0.636ns (10.511%)  route 5.415ns (89.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.051    rcv/dataRcv
    SLICE_X152Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=552, routed)         1.169     3.837    rcv/clk_BUFG
    SLICE_X152Y163       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.340ns  (logic 0.143ns (4.268%)  route 3.198ns (95.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.198     3.340    rcv/dataRcv
    SLICE_X152Y163       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=552, routed)         0.790     2.319    rcv/clk_BUFG
    SLICE_X152Y163       FDRE                                         r  rcv/r_DataR_reg/C





