# do reg_1bit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg_1bit
# 
# Top level modules:
# 	reg_1bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg_1bit_vlg_s# -- Compiling module reg_1bit
# 
# Top level modules:
# 	reg_1bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg_1bit_vlg_sample_tst
# -- Compiling module reg_1bit_vlg_check_tst
# -- Compiling module reg_1bit_vlg_vec_tst
# 
# Top level modules:
# 	reg_1bit_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.reg_1bit_vlg_vec_tst 
# Loading work.reg_1bit_vlg_vec_tst
# Loading work.reg_1bit
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.reg_1bit_vlg_sample_tst
# Loading work.reg_1bit_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : reg_1bit.vt(183)
#    Time: 1 us  Iteration: 0  Instance: /reg_1bit_vlg_vec_tst/tb_out
