{"Source Block": ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@68:78@HdlIdDef", "  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n\n  cic_decim cic_decimation_a (\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@70:80", "  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n\n  cic_decim cic_decimation_a (\n    .clk(adc_clk),\n    .clk_enable(adc_valid_a),\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@69:79", "  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n\n  cic_decim cic_decimation_a (\n    .clk(adc_clk),\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@65:75", "\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@63:73", "  reg               adc_dec_valid_a_filter;\n  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@64:74", "  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@71:81", "  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n\n  cic_decim cic_decimation_a (\n    .clk(adc_clk),\n    .clk_enable(adc_valid_a),\n    .reset(adc_rst),\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@66:76", "  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n"]], "Diff Content": {"Delete": [[73, "  wire    [105:0]   adc_cic_data_a;\n"]], "Add": [[73, "  wire    [11:0]    adc_cic_data_a;\n"]]}}