
F4_4dig_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002ec  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004b0  080004b8  000104b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004b0  080004b0  000104b8  2**0
                  CONTENTS
  4 .ARM          00000000  080004b0  080004b0  000104b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004b0  080004b8  000104b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004b0  080004b0  000104b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004b4  080004b4  000104b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004b8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004b8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000104b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004f3  00000000  00000000  000104e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000178  00000000  00000000  000109db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  00010b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a02  00000000  00000000  00010c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000608  00000000  00000000  00029612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ad47  00000000  00000000  00029c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b4961  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000ec  00000000  00000000  000b49b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000498 	.word	0x08000498

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000498 	.word	0x08000498

08000204 <delay_us>:
    tm1637_stop();
}

*/

void delay_us(volatile uint32_t us) {
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    // При 16 МГц
    us *= 16;
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	011b      	lsls	r3, r3, #4
 8000210:	607b      	str	r3, [r7, #4]
    while (us--);
 8000212:	bf00      	nop
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	1e5a      	subs	r2, r3, #1
 8000218:	607a      	str	r2, [r7, #4]
 800021a:	2b00      	cmp	r3, #0
 800021c:	d1fa      	bne.n	8000214 <delay_us+0x10>
}
 800021e:	bf00      	nop
 8000220:	bf00      	nop
 8000222:	370c      	adds	r7, #12
 8000224:	46bd      	mov	sp, r7
 8000226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022a:	4770      	bx	lr

0800022c <SPI1_Init>:

void SPI1_Init() {
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
	// 1. Write proper GPIO registers: Configure GPIO for MOSI, MISO and SCK pins.
	// PA5 - CLK, PA7 - MOSI. AF5. MODER = 10
	// MODER:AF = 10
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000230:	4b2c      	ldr	r3, [pc, #176]	; (80002e4 <SPI1_Init+0xb8>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000234:	4a2b      	ldr	r2, [pc, #172]	; (80002e4 <SPI1_Init+0xb8>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6313      	str	r3, [r2, #48]	; 0x30
    GPIOA->MODER &= ~GPIO_MODER_MODE5_0;
 800023c:	4b2a      	ldr	r3, [pc, #168]	; (80002e8 <SPI1_Init+0xbc>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a29      	ldr	r2, [pc, #164]	; (80002e8 <SPI1_Init+0xbc>)
 8000242:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000246:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE5_1;
 8000248:	4b27      	ldr	r3, [pc, #156]	; (80002e8 <SPI1_Init+0xbc>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a26      	ldr	r2, [pc, #152]	; (80002e8 <SPI1_Init+0xbc>)
 800024e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000252:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~GPIO_MODER_MODE7_0;
 8000254:	4b24      	ldr	r3, [pc, #144]	; (80002e8 <SPI1_Init+0xbc>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a23      	ldr	r2, [pc, #140]	; (80002e8 <SPI1_Init+0xbc>)
 800025a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800025e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE7_1;
 8000260:	4b21      	ldr	r3, [pc, #132]	; (80002e8 <SPI1_Init+0xbc>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a20      	ldr	r2, [pc, #128]	; (80002e8 <SPI1_Init+0xbc>)
 8000266:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800026a:	6013      	str	r3, [r2, #0]
    // AFR5 = 0101
    GPIOA->AFR[0] |= GPIO_AFRL_AFRL5_0;
 800026c:	4b1e      	ldr	r3, [pc, #120]	; (80002e8 <SPI1_Init+0xbc>)
 800026e:	6a1b      	ldr	r3, [r3, #32]
 8000270:	4a1d      	ldr	r2, [pc, #116]	; (80002e8 <SPI1_Init+0xbc>)
 8000272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000276:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL5_1;
 8000278:	4b1b      	ldr	r3, [pc, #108]	; (80002e8 <SPI1_Init+0xbc>)
 800027a:	6a1b      	ldr	r3, [r3, #32]
 800027c:	4a1a      	ldr	r2, [pc, #104]	; (80002e8 <SPI1_Init+0xbc>)
 800027e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000282:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= GPIO_AFRL_AFRL5_2;
 8000284:	4b18      	ldr	r3, [pc, #96]	; (80002e8 <SPI1_Init+0xbc>)
 8000286:	6a1b      	ldr	r3, [r3, #32]
 8000288:	4a17      	ldr	r2, [pc, #92]	; (80002e8 <SPI1_Init+0xbc>)
 800028a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800028e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL5_3;
 8000290:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <SPI1_Init+0xbc>)
 8000292:	6a1b      	ldr	r3, [r3, #32]
 8000294:	4a14      	ldr	r2, [pc, #80]	; (80002e8 <SPI1_Init+0xbc>)
 8000296:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800029a:	6213      	str	r3, [r2, #32]
    // AFR7 = 0101
    GPIOA->AFR[0] |= GPIO_AFRL_AFRL7_0;
 800029c:	4b12      	ldr	r3, [pc, #72]	; (80002e8 <SPI1_Init+0xbc>)
 800029e:	6a1b      	ldr	r3, [r3, #32]
 80002a0:	4a11      	ldr	r2, [pc, #68]	; (80002e8 <SPI1_Init+0xbc>)
 80002a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL7_1;
 80002a8:	4b0f      	ldr	r3, [pc, #60]	; (80002e8 <SPI1_Init+0xbc>)
 80002aa:	6a1b      	ldr	r3, [r3, #32]
 80002ac:	4a0e      	ldr	r2, [pc, #56]	; (80002e8 <SPI1_Init+0xbc>)
 80002ae:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80002b2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL7_2;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <SPI1_Init+0xbc>)
 80002b6:	6a1b      	ldr	r3, [r3, #32]
 80002b8:	4a0b      	ldr	r2, [pc, #44]	; (80002e8 <SPI1_Init+0xbc>)
 80002ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80002be:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL7_3;
 80002c0:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <SPI1_Init+0xbc>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a08      	ldr	r2, [pc, #32]	; (80002e8 <SPI1_Init+0xbc>)
 80002c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80002ca:	6213      	str	r3, [r2, #32]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80002cc:	4b05      	ldr	r3, [pc, #20]	; (80002e4 <SPI1_Init+0xb8>)
 80002ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002d0:	4a04      	ldr	r2, [pc, #16]	; (80002e4 <SPI1_Init+0xb8>)
 80002d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002d6:	6453      	str	r3, [r2, #68]	; 0x44
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	40023800 	.word	0x40023800
 80002e8:	40020000 	.word	0x40020000

080002ec <SPI1_Config>:

void SPI1_Config() {
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
	// 2. Write to the SPI_CR1 register:
	// a) Configure the serial clock baud rate using the BR[2:0] bits
	// 16 MHz -> 125 KHz, 128 = 110
	SPI1->CR1 |= SPI_CR1_BR_1 | SPI_CR1_BR_2;
 80002f0:	4b14      	ldr	r3, [pc, #80]	; (8000344 <SPI1_Config+0x58>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a13      	ldr	r2, [pc, #76]	; (8000344 <SPI1_Config+0x58>)
 80002f6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80002fa:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~SPI_CR1_BR_0;
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <SPI1_Config+0x58>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a10      	ldr	r2, [pc, #64]	; (8000344 <SPI1_Config+0x58>)
 8000302:	f023 0308 	bic.w	r3, r3, #8
 8000306:	6013      	str	r3, [r2, #0]
	// b) Configure the CPOL=0 and CPHA=1 bits combination.
	SPI1->CR1 &= ~SPI_CR1_CPOL;
 8000308:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <SPI1_Config+0x58>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a0d      	ldr	r2, [pc, #52]	; (8000344 <SPI1_Config+0x58>)
 800030e:	f023 0302 	bic.w	r3, r3, #2
 8000312:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_CPHA;
 8000314:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <SPI1_Config+0x58>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a0a      	ldr	r2, [pc, #40]	; (8000344 <SPI1_Config+0x58>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]
	// d) Configure the LSBFIRST bit to define the frame format
	// MSB first by default
	// e) Configure the CRCEN and CRCEN bits if CRC is needed -- not needed I guess
	// f) Configure SSM and SSI -- we don't use NSS pin
	// g) Configure the MSTR bit (Master=1)
	SPI1->CR1 |= SPI_CR1_MSTR;
 8000320:	4b08      	ldr	r3, [pc, #32]	; (8000344 <SPI1_Config+0x58>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a07      	ldr	r2, [pc, #28]	; (8000344 <SPI1_Config+0x58>)
 8000326:	f043 0304 	orr.w	r3, r3, #4
 800032a:	6013      	str	r3, [r2, #0]
	// 8 bit by default = 1 command
	// 3. Write to SPI_CR2 register:
	// a) Configure SSOE
	// SS=0 by default
	// SPI enable
	SPI1->CR1 |= SPI_CR1_SPE;
 800032c:	4b05      	ldr	r3, [pc, #20]	; (8000344 <SPI1_Config+0x58>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a04      	ldr	r2, [pc, #16]	; (8000344 <SPI1_Config+0x58>)
 8000332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000336:	6013      	str	r3, [r2, #0]
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40013000 	.word	0x40013000

08000348 <spi1_transmit>:

// ...
void spi1_transmit(uint8_t *data, uint32_t size) {
 8000348:	b480      	push	{r7}
 800034a:	b085      	sub	sp, #20
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
 8000350:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 8000352:	2300      	movs	r3, #0
 8000354:	60fb      	str	r3, [r7, #12]
	uint8_t temp;
	while (i < size) {
 8000356:	e00f      	b.n	8000378 <spi1_transmit+0x30>
		// wait for TXE
		// на втором байте тут зависает
		while (!(SPI1->SR & SPI_SR_TXE)) {}
 8000358:	bf00      	nop
 800035a:	4b13      	ldr	r3, [pc, #76]	; (80003a8 <spi1_transmit+0x60>)
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	2b00      	cmp	r3, #0
 8000364:	d0f9      	beq.n	800035a <spi1_transmit+0x12>
		// write data to the data register
		SPI1->DR = data[i];
 8000366:	687a      	ldr	r2, [r7, #4]
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	4413      	add	r3, r2
 800036c:	781a      	ldrb	r2, [r3, #0]
 800036e:	4b0e      	ldr	r3, [pc, #56]	; (80003a8 <spi1_transmit+0x60>)
 8000370:	60da      	str	r2, [r3, #12]
		i++;
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	3301      	adds	r3, #1
 8000376:	60fb      	str	r3, [r7, #12]
	while (i < size) {
 8000378:	68fa      	ldr	r2, [r7, #12]
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	429a      	cmp	r2, r3
 800037e:	d3eb      	bcc.n	8000358 <spi1_transmit+0x10>
	}
	// wait for TXE
	//while (!(SPI1->SR & (SPI_SR_TXE))) {}
	// wait for BUSY flag to reset
	while (SPI1->SR & SPI_SR_BSY) {}
 8000380:	bf00      	nop
 8000382:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <spi1_transmit+0x60>)
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800038a:	2b00      	cmp	r3, #0
 800038c:	d1f9      	bne.n	8000382 <spi1_transmit+0x3a>
	SPI1->SR &= ~SPI_SR_TXE;
 800038e:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <spi1_transmit+0x60>)
 8000390:	689b      	ldr	r3, [r3, #8]
 8000392:	4a05      	ldr	r2, [pc, #20]	; (80003a8 <spi1_transmit+0x60>)
 8000394:	f023 0302 	bic.w	r3, r3, #2
 8000398:	6093      	str	r3, [r2, #8]
}
 800039a:	bf00      	nop
 800039c:	3714      	adds	r7, #20
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40013000 	.word	0x40013000

080003ac <main>:


int main(void) {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
    CLK_PORT->MODER |= (1U << (CLK_PIN * 2));
    CLK_PORT->MODER &= ~(1U << (CLK_PIN * 2 + 1));
    // show 21:23
    tm1637_display(2, 1, 2, 3);
    */
	SPI1_Init();
 80003b2:	f7ff ff3b 	bl	800022c <SPI1_Init>
	SPI1_Config();
 80003b6:	f7ff ff99 	bl	80002ec <SPI1_Config>
	uint8_t data[7]; // 2 commands, 4 bytes, 1 command
	data[0] = 0x40;
 80003ba:	2340      	movs	r3, #64	; 0x40
 80003bc:	703b      	strb	r3, [r7, #0]
	data[1] = 0xC0;
 80003be:	23c0      	movs	r3, #192	; 0xc0
 80003c0:	707b      	strb	r3, [r7, #1]
	data[2] = 0xFF; // 8
 80003c2:	23ff      	movs	r3, #255	; 0xff
 80003c4:	70bb      	strb	r3, [r7, #2]
	data[3] = 0xFF; // 8
 80003c6:	23ff      	movs	r3, #255	; 0xff
 80003c8:	70fb      	strb	r3, [r7, #3]
	data[4] = 0xFF; // 8
 80003ca:	23ff      	movs	r3, #255	; 0xff
 80003cc:	713b      	strb	r3, [r7, #4]
	data[5] = 0xFF; // 8
 80003ce:	23ff      	movs	r3, #255	; 0xff
 80003d0:	717b      	strb	r3, [r7, #5]
	data[6] = 0x88;
 80003d2:	2388      	movs	r3, #136	; 0x88
 80003d4:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 7; ++i) {
 80003d6:	2300      	movs	r3, #0
 80003d8:	71fb      	strb	r3, [r7, #7]
 80003da:	e00c      	b.n	80003f6 <main+0x4a>
		spi1_transmit(&(data[i]), 1);
 80003dc:	79fb      	ldrb	r3, [r7, #7]
 80003de:	463a      	mov	r2, r7
 80003e0:	4413      	add	r3, r2
 80003e2:	2101      	movs	r1, #1
 80003e4:	4618      	mov	r0, r3
 80003e6:	f7ff ffaf 	bl	8000348 <spi1_transmit>
		delay_us(5);
 80003ea:	2005      	movs	r0, #5
 80003ec:	f7ff ff0a 	bl	8000204 <delay_us>
	for (uint8_t i = 0; i < 7; ++i) {
 80003f0:	79fb      	ldrb	r3, [r7, #7]
 80003f2:	3301      	adds	r3, #1
 80003f4:	71fb      	strb	r3, [r7, #7]
 80003f6:	79fb      	ldrb	r3, [r7, #7]
 80003f8:	2b06      	cmp	r3, #6
 80003fa:	d9ef      	bls.n	80003dc <main+0x30>
	}
	//spi1_transmit(data, 7);
    while (1) {}
 80003fc:	e7fe      	b.n	80003fc <main+0x50>
	...

08000400 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000400:	f8df d030 	ldr.w	sp, [pc, #48]	; 8000434 <LoopFillZerobss+0xe>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000404:	480c      	ldr	r0, [pc, #48]	; (8000438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000406:	490d      	ldr	r1, [pc, #52]	; (800043c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000408:	4a0d      	ldr	r2, [pc, #52]	; (8000440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800040c:	e002      	b.n	8000414 <LoopCopyDataInit>

0800040e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800040e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000412:	3304      	adds	r3, #4

08000414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000418:	d3f9      	bcc.n	800040e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041a:	4a0a      	ldr	r2, [pc, #40]	; (8000444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800041c:	4c0a      	ldr	r4, [pc, #40]	; (8000448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000420:	e001      	b.n	8000426 <LoopFillZerobss>

08000422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000424:	3204      	adds	r2, #4

08000426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000428:	d3fb      	bcc.n	8000422 <FillZerobss>

/* Call the clock system initialization function.*/
//  bl  SystemInit
/* Call static constructors */
    bl __libc_init_array
 800042a:	f000 f811 	bl	8000450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800042e:	f7ff ffbd 	bl	80003ac <main>
  bx  lr    
 8000432:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000434:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800043c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000440:	080004b8 	.word	0x080004b8
  ldr r2, =_sbss
 8000444:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000448:	2000001c 	.word	0x2000001c

0800044c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800044c:	e7fe      	b.n	800044c <ADC_IRQHandler>
	...

08000450 <__libc_init_array>:
 8000450:	b570      	push	{r4, r5, r6, lr}
 8000452:	4d0d      	ldr	r5, [pc, #52]	; (8000488 <__libc_init_array+0x38>)
 8000454:	4c0d      	ldr	r4, [pc, #52]	; (800048c <__libc_init_array+0x3c>)
 8000456:	1b64      	subs	r4, r4, r5
 8000458:	10a4      	asrs	r4, r4, #2
 800045a:	2600      	movs	r6, #0
 800045c:	42a6      	cmp	r6, r4
 800045e:	d109      	bne.n	8000474 <__libc_init_array+0x24>
 8000460:	4d0b      	ldr	r5, [pc, #44]	; (8000490 <__libc_init_array+0x40>)
 8000462:	4c0c      	ldr	r4, [pc, #48]	; (8000494 <__libc_init_array+0x44>)
 8000464:	f000 f818 	bl	8000498 <_init>
 8000468:	1b64      	subs	r4, r4, r5
 800046a:	10a4      	asrs	r4, r4, #2
 800046c:	2600      	movs	r6, #0
 800046e:	42a6      	cmp	r6, r4
 8000470:	d105      	bne.n	800047e <__libc_init_array+0x2e>
 8000472:	bd70      	pop	{r4, r5, r6, pc}
 8000474:	f855 3b04 	ldr.w	r3, [r5], #4
 8000478:	4798      	blx	r3
 800047a:	3601      	adds	r6, #1
 800047c:	e7ee      	b.n	800045c <__libc_init_array+0xc>
 800047e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000482:	4798      	blx	r3
 8000484:	3601      	adds	r6, #1
 8000486:	e7f2      	b.n	800046e <__libc_init_array+0x1e>
 8000488:	080004b0 	.word	0x080004b0
 800048c:	080004b0 	.word	0x080004b0
 8000490:	080004b0 	.word	0x080004b0
 8000494:	080004b4 	.word	0x080004b4

08000498 <_init>:
 8000498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049a:	bf00      	nop
 800049c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049e:	bc08      	pop	{r3}
 80004a0:	469e      	mov	lr, r3
 80004a2:	4770      	bx	lr

080004a4 <_fini>:
 80004a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a6:	bf00      	nop
 80004a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004aa:	bc08      	pop	{r3}
 80004ac:	469e      	mov	lr, r3
 80004ae:	4770      	bx	lr
