diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
index e1647df..f52c881 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
@@ -1,3 +1,4 @@
 version:1
-6d6f64655f636f756e7465727c42617463684d6f6465:3
+6d6f64655f636f756e7465727c42617463684d6f6465:37
+6d6f64655f636f756e7465727c4755494d6f6465:10
 eof:
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
index cae8192..0531997 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
@@ -46,7 +46,7 @@ version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d64656275675f6c6f67:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d657374:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323773:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323535382e3733304d42:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313130372e3231314d42:00:00
-eof:897952999
+73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a333073:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323536352e3635324d42:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313131382e3137364d42:00:00
+eof:2727262480
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
index dd1722c..d4be751 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
@@ -3,10 +3,10 @@
 <!--The data in this file is primarily intended for consumption by Xilinx tools.
 The structure and the elements are likely to change over the next few releases.
 This means code written to parse this file will need to be revisited each subsequent release.-->
-<application name="pa" timeStamp="Wed Dec 11 12:34:23 2024">
+<application name="pa" timeStamp="Thu Dec 12 15:36:45 2024">
 <section name="Project Information" visible="false">
 <property name="ProjectID" value="f6040860966d4006ab247ce323ef8060" type="ProjectID"/>
-<property name="ProjectIteration" value="2" type="ProjectIteration"/>
+<property name="ProjectIteration" value="38" type="ProjectIteration"/>
 </section>
 <section name="PlanAhead Usage" visible="true">
 <item name="Project Data">
diff --git a/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr b/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
index 6b03f4a..fb7a2db 100644
--- a/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
+++ b/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
@@ -4,4 +4,6 @@
 <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
 <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->
 
-<labtools version="1" minor="0"/>
+<labtools version="1" minor="0">
+  <HWSession Dir="hw_1" File="hw.xml"/>
+</labtools>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
index bcb733e..acda6b3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="243849">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
index bcb733e..acda6b3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="243849">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
index bcb733e..acda6b3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="243849">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
index bcb733e..acda6b3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="243849">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
index bcb733e..acda6b3 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
+    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="243849">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
index 78b04d0..7ad696f 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
@@ -1,10 +1,30 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="85915" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="62512" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="117926" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="96059" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="128554" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="161847" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="194854" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="243805" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
deleted file mode 100644
index 20fe762..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="117970">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit
deleted file mode 100644
index 2970c15..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
deleted file mode 100644
index 486916b..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
+++ /dev/null
@@ -1,66 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_mmcm_lock_reset",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "F8A464A45E6D57AA812BED372E9535AB",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 0,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "mmcm_lck_ind",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 1,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "reset",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
index 8c61851..0b992ad 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
@@ -97,78 +97,225 @@ proc step_failed { step } {
 OPTRACE "impl_1" END { }
 }
 
+set_msg_config -id {Common 17-41} -limit 10000000
 set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
 set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
 
 OPTRACE "impl_1" START { ROLLUP_1 }
-OPTRACE "Phase: Write Bitstream" START { ROLLUP_AUTO }
-OPTRACE "write_bitstream setup" START { }
-start_step write_bitstream
-set ACTIVE_STEP write_bitstream
+OPTRACE "Phase: Init Design" START { ROLLUP_AUTO }
+start_step init_design
+set ACTIVE_STEP init_design
 set rc [catch {
-  create_msg_db write_bitstream.pb
-  set_param chipscope.maxJobs 3
-  set_param runs.launchOptions { -jobs 1  }
-  open_checkpoint KC705_top_routed.dcp
+  create_msg_db init_design.pb
+  set_param chipscope.maxJobs 5
+  set_param runs.launchOptions { -jobs 20  }
+OPTRACE "create in-memory project" START { }
+  create_project -in_memory -part xc7k325tffg900-2
+  set_property board_part xilinx.com:kc705:part0:1.7 [current_project]
+  set_property design_mode GateLvl [current_fileset]
+  set_param project.singleFileAddWarning.threshold 0
+OPTRACE "create in-memory project" END { }
+OPTRACE "set parameters" START { }
   set_property webtalk.parent_dir /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.cache/wt [current_project]
-OPTRACE "Write Bitstream: pre hook" START { }
+  set_property parent.project_path /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr [current_project]
+  set_property ip_output_repo /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.cache/ip [current_project]
+  set_property ip_cache_permissions {read write} [current_project]
+  set_property XPM_LIBRARIES XPM_CDC [current_project]
+OPTRACE "set parameters" END { }
+OPTRACE "add files" START { }
+  add_files -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp
+  read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci
+  read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci
+OPTRACE "read constraints: implementation" START { }
+  read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+  read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
+OPTRACE "read constraints: implementation" END { }
+OPTRACE "read constraints: implementation_pre" START { }
+OPTRACE "read constraints: implementation_pre" END { }
+OPTRACE "add files" END { }
+OPTRACE "link_design" START { }
+  link_design -top KC705_top -part xc7k325tffg900-2 
+OPTRACE "link_design" END { }
+OPTRACE "gray box cells" START { }
+OPTRACE "gray box cells" END { }
+OPTRACE "init_design_reports" START { REPORT }
+OPTRACE "init_design_reports" END { }
+OPTRACE "Design Initialization: post hook" START { }
   set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
+    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl"
+    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
   } _RESULT] 
   if {$src_rc} { 
     set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
     if { $tool_flow eq {SDx} } { 
       send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
+      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl failed"
     } else {
       send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
+      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl failed"
     }
     return -code error
   }
-OPTRACE "Write Bitstream: pre hook" END { }
-set_property TOP KC705_top [current_fileset]
-OPTRACE "read constraints: write_bitstream" START { }
-OPTRACE "read constraints: write_bitstream" END { }
-  set_property XPM_LIBRARIES XPM_CDC [current_project]
-  catch { write_mem_info -force -no_partial_mmi KC705_top.mmi }
-OPTRACE "write_bitstream setup" END { }
-OPTRACE "write_bitstream" START { }
-  write_bitstream -force KC705_top.bit 
-OPTRACE "write_bitstream" END { }
-OPTRACE "write_bitstream misc" START { }
-OPTRACE "read constraints: write_bitstream_post" START { }
-OPTRACE "read constraints: write_bitstream_post" END { }
-  catch {write_debug_probes -quiet -force KC705_top}
-  catch {file copy -force KC705_top.ltx debug_nets.ltx}
-OPTRACE "Write Bitstream: post hook" START { }
+OPTRACE "Design Initialization: post hook" END { }
+OPTRACE "init_design_write_hwdef" START { }
+OPTRACE "init_design_write_hwdef" END { }
+  close_msg_db -file init_design.pb
+} RESULT]
+if {$rc} {
+  step_failed init_design
+  return -code error $RESULT
+} else {
+  end_step init_design
+  unset ACTIVE_STEP 
+}
+
+OPTRACE "Phase: Init Design" END { }
+OPTRACE "Phase: Opt Design" START { ROLLUP_AUTO }
+start_step opt_design
+set ACTIVE_STEP opt_design
+set rc [catch {
+  create_msg_db opt_design.pb
+OPTRACE "read constraints: opt_design" START { }
+OPTRACE "read constraints: opt_design" END { }
+OPTRACE "opt_design" START { }
+  opt_design 
+OPTRACE "opt_design" END { }
+OPTRACE "read constraints: opt_design_post" START { }
+OPTRACE "read constraints: opt_design_post" END { }
+OPTRACE "opt_design reports" START { REPORT }
+  set_param project.isImplRun true
+  generate_parallel_reports -reports { "report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx"  }
+  set_param project.isImplRun false
+OPTRACE "opt_design reports" END { }
+OPTRACE "Opt Design: write_checkpoint" START { CHECKPOINT }
+  write_checkpoint -force KC705_top_opt.dcp
+OPTRACE "Opt Design: write_checkpoint" END { }
+  close_msg_db -file opt_design.pb
+} RESULT]
+if {$rc} {
+  step_failed opt_design
+  return -code error $RESULT
+} else {
+  end_step opt_design
+  unset ACTIVE_STEP 
+}
+
+OPTRACE "Phase: Opt Design" END { }
+OPTRACE "Phase: Place Design" START { ROLLUP_AUTO }
+start_step place_design
+set ACTIVE_STEP place_design
+set rc [catch {
+  create_msg_db place_design.pb
+OPTRACE "read constraints: place_design" START { }
+OPTRACE "read constraints: place_design" END { }
+  if { [llength [get_debug_cores -quiet] ] > 0 }  { 
+OPTRACE "implement_debug_core" START { }
+    implement_debug_core 
+OPTRACE "implement_debug_core" END { }
+  } 
+OPTRACE "place_design" START { }
+  place_design 
+OPTRACE "place_design" END { }
+OPTRACE "read constraints: place_design_post" START { }
+OPTRACE "read constraints: place_design_post" END { }
+OPTRACE "place_design reports" START { REPORT }
+  set_param project.isImplRun true
+  generate_parallel_reports -reports { "report_io -file KC705_top_io_placed.rpt" "report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb" "report_control_sets -verbose -file KC705_top_control_sets_placed.rpt"  }
+  set_param project.isImplRun false
+OPTRACE "place_design reports" END { }
+OPTRACE "Place Design: write_checkpoint" START { CHECKPOINT }
+  write_checkpoint -force KC705_top_placed.dcp
+OPTRACE "Place Design: write_checkpoint" END { }
+  close_msg_db -file place_design.pb
+} RESULT]
+if {$rc} {
+  step_failed place_design
+  return -code error $RESULT
+} else {
+  end_step place_design
+  unset ACTIVE_STEP 
+}
+
+OPTRACE "Phase: Place Design" END { }
+OPTRACE "Phase: Physical Opt Design" START { ROLLUP_AUTO }
+start_step phys_opt_design
+set ACTIVE_STEP phys_opt_design
+set rc [catch {
+  create_msg_db phys_opt_design.pb
+OPTRACE "read constraints: phys_opt_design" START { }
+OPTRACE "read constraints: phys_opt_design" END { }
+OPTRACE "phys_opt_design" START { }
+  phys_opt_design 
+OPTRACE "phys_opt_design" END { }
+OPTRACE "read constraints: phys_opt_design_post" START { }
+OPTRACE "read constraints: phys_opt_design_post" END { }
+OPTRACE "phys_opt_design report" START { REPORT }
+OPTRACE "phys_opt_design report" END { }
+OPTRACE "Post-Place Phys Opt Design: write_checkpoint" START { CHECKPOINT }
+  write_checkpoint -force KC705_top_physopt.dcp
+OPTRACE "Post-Place Phys Opt Design: write_checkpoint" END { }
+  close_msg_db -file phys_opt_design.pb
+} RESULT]
+if {$rc} {
+  step_failed phys_opt_design
+  return -code error $RESULT
+} else {
+  end_step phys_opt_design
+  unset ACTIVE_STEP 
+}
+
+OPTRACE "Phase: Physical Opt Design" END { }
+OPTRACE "Phase: Route Design" START { ROLLUP_AUTO }
+start_step route_design
+set ACTIVE_STEP route_design
+set rc [catch {
+  create_msg_db route_design.pb
+OPTRACE "read constraints: route_design" START { }
+OPTRACE "read constraints: route_design" END { }
+OPTRACE "route_design" START { }
+  route_design 
+OPTRACE "route_design" END { }
+OPTRACE "read constraints: route_design_post" START { }
+OPTRACE "read constraints: route_design_post" END { }
+OPTRACE "route_design reports" START { REPORT }
+  set_param project.isImplRun true
+  generate_parallel_reports -reports { "report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx" "report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx" "report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx" "report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb" "report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation " "report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt" "report_clock_utilization -file KC705_top_clock_utilization_routed.rpt" "report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx" "report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation " "report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb"  }
+  set_param project.isImplRun false
+OPTRACE "route_design reports" END { }
+OPTRACE "Route Design: post hook" START { }
   set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
+    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl"
+    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
   } _RESULT] 
   if {$src_rc} { 
     set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
     if { $tool_flow eq {SDx} } { 
       send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
+      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl failed"
     } else {
       send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
+      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl failed"
     }
     return -code error
   }
-OPTRACE "Write Bitstream: post hook" END { }
-  close_msg_db -file write_bitstream.pb
+OPTRACE "Route Design: post hook" END { }
+OPTRACE "Route Design: write_checkpoint" START { CHECKPOINT }
+  write_checkpoint -force KC705_top_routed.dcp
+OPTRACE "Route Design: write_checkpoint" END { }
+OPTRACE "route_design misc" START { }
+  close_msg_db -file route_design.pb
 } RESULT]
 if {$rc} {
-  step_failed write_bitstream
+OPTRACE "route_design write_checkpoint" START { CHECKPOINT }
+OPTRACE "route_design write_checkpoint" END { }
+  write_checkpoint -force KC705_top_routed_error.dcp
+  step_failed route_design
   return -code error $RESULT
 } else {
-  end_step write_bitstream
+  end_step route_design
   unset ACTIVE_STEP 
 }
 
-OPTRACE "write_bitstream misc" END { }
-OPTRACE "Phase: Write Bitstream" END { }
+OPTRACE "route_design misc" END { }
+OPTRACE "Phase: Route Design" END { }
 OPTRACE "impl_1" END { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
index 4251bfc..4afb0dd 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
+# Start of session at: Thu Dec 12 15:37:49 2024
+# Process ID: 243849
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
 # Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -13,51 +13,53 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19642 MB
+# Available Virtual :17121 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
+create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.707 ; gain = 0.023 ; free physical = 10434 ; free virtual = 15934
 Command: link_design -top KC705_top -part xc7k325tffg900-2
 Design is defaulting to srcset: sources_1
 Design is defaulting to constrset: constrs_1
 INFO: [Device 21-403] Loading part xc7k325tffg900-2
 INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
+INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp' for cell 'mmcm_sys_clk'
+INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-243849-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lck_rst'
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.340 ; gain = 0.000 ; free physical = 9996 ; free virtual = 15496
 INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
 INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
+WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
 Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
+WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
+INFO: [Chipscope 16-324] Core: vio_mmcm_lck_rst UUID: b0383a7e-0143-5f21-9d63-d1cdd7b6ed38 
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
+INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
+INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
+get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.781 ; gain = 631.914 ; free physical = 9399 ; free virtual = 14899
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.781 ; gain = 0.000 ; free physical = 9399 ; free virtual = 14899
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
 13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
 link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
+link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2600.781 ; gain = 1192.074 ; free physical = 9399 ; free virtual = 14899
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:Msg-0] All done
@@ -71,13 +73,13 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Project 1-461] DRC finished with 0 Errors
 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2768.863 ; gain = 160.078 ; free physical = 9385 ; free virtual = 14885
 
 Starting Cache Timing Information Task
 INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
+Ending Cache Timing Information Task | Checksum: 1722f30d6
 
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
+Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.863 ; gain = 0.000 ; free physical = 9377 ; free virtual = 14877
 
 Starting Logic Optimization Task
 
@@ -88,109 +90,110 @@ Phase 1.1 Core Generation And Design Setup
 Phase 1.1.1 Generate And Synthesize Debug Cores
 INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
 INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
+INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 37158d9ed405d4a7.
+Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.371 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.402 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
+Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
+Phase 1.1 Core Generation And Design Setup | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
+Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
+Phase 1 Initialization | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 2 Timer Update And Timing Data Collection
 
 Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
+Phase 2.1 Timer Update | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
+Phase 2.2 Timing Data Collection | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Phase 2 Timer Update And Timing Data Collection | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
 
 Phase 3 Retarget
 INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
+Phase 3 Retarget | Checksum: a84d135e
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Retarget | Checksum: a84d135e
 INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
 INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 4 Constant propagation
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
+Phase 4 Constant propagation | Checksum: a84d135e
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Constant propagation | Checksum: a84d135e
 INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
+Phase 5 Sweep | Checksum: 11c00c0fe
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Sweep | Checksum: 11c00c0fe
+INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
 INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
+INFO: [Opt 31-194] Inserted BUFG clk_sys_gl_BUFG_inst to drive 529 load(s) on clock net clk_sys_gl_BUFG
 INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
+Phase 6 BUFG optimization | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+BUFG optimization | Checksum: 131dd1a4d
 INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
 
 Phase 7 Shift Register Optimization
 INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
+Phase 7 Shift Register Optimization | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Shift Register Optimization | Checksum: 131dd1a4d
 INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
 
 Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
+Phase 8 Post Processing Netlist | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Post Processing Netlist | Checksum: 131dd1a4d
 INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 9 Finalization
 
 Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
+Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 
 Phase 9.2 Verifying Netlist Connectivity
 
 Starting Connectivity Check Task
 
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
+Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
+Phase 9.2 Verifying Netlist Connectivity | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Phase 9 Finalization | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 Opt_design Change Summary
 =========================
 
@@ -200,37 +203,37 @@ Opt_design Change Summary
 -------------------------------------------------------------------------------------------------------------------------
 |  Retarget                     |               0  |               6  |                                             48  |
 |  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
+|  Sweep                        |               0  |               2  |                                            821  |
 |  BUFG optimization            |               1  |               0  |                                              0  |
 |  Shift Register Optimization  |               0  |               0  |                                              0  |
 |  Post Processing Netlist      |               0  |               0  |                                             55  |
 -------------------------------------------------------------------------------------------------------------------------
 
 
-Ending Logic Optimization Task | Checksum: 2812e397d
+Ending Logic Optimization Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 
 Starting Power Optimization Task
 INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
+Ending Power Optimization Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 
 Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
+Ending Final Cleanup Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 
 Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
+Ending Netlist Obfuscation Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+45 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
+opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3180.418 ; gain = 579.637 ; free physical = 9040 ; free virtual = 14543
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -239,16 +242,16 @@ INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/document
 report_drc completed successfully
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
+Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
+Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
 INFO: [Chipscope 16-240] Debug cores have already been implemented
 Command: place_design
@@ -269,53 +272,53 @@ Starting Placer Task
 Phase 1 Placer Initialization
 
 Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
+Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c7d509c
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
 
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7e5e4bb9
 
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9001 ; free virtual = 14505
 
 Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
+Phase 1.3 Build Placer Netlist Model | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
 
 Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
+Phase 1.4 Constrain Clocks/Macros | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
+Phase 1 Placer Initialization | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
 
 Phase 2 Global Placement
 
 Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
+Phase 2.1 Floorplanning | Checksum: 9eea1018
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8990 ; free virtual = 14494
 
 Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
+Phase 2.2 Update Timing before SLR Path Opt | Checksum: c589b427
 
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501
 
 Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
+Phase 2.3 Post-Processing in Floorplanning | Checksum: c589b427
 
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501
 
 Phase 2.4 Global Placement Core
 
 Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
+Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 101c55d75
 
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 2.4.2 Physical Synthesis In Placer
 INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
@@ -331,7 +334,7 @@ INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was
 INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
 INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Summary of Physical Synthesis Optimizations
 ============================================
@@ -353,55 +356,55 @@ Summary of Physical Synthesis Optimizations
 -----------------------------------------------------------------------------------------------------------------------------------------------------------
 
 
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
+Phase 2.4.2 Physical Synthesis In Placer | Checksum: 180e8e547
 
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
+Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 2.4 Global Placement Core | Checksum: 1ebe120a7
 
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 2 Global Placement | Checksum: 1ebe120a7
 
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3 Detail Placement
 
 Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
+Phase 3.1 Commit Multi Column Macros | Checksum: 1c40b6798
 
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8969 ; free virtual = 14473
 
 Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
+Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 217a7c49e
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
+Phase 3.3 Area Swap Optimization | Checksum: 18d7efaaa
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
+Phase 3.4 Pipeline Register Optimization | Checksum: 1aea3b497
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
+Phase 3.5 Small Shape Detail Placement | Checksum: 121340b28
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
+Phase 3.6 Re-assign LUT pins | Checksum: 1aec969bc
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
+Phase 3.7 Pipeline Register Optimization | Checksum: 18d6e23e7
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 3 Detail Placement | Checksum: 18d6e23e7
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 4 Post Placement Optimization and Clean-Up
 
@@ -409,7 +412,7 @@ Phase 4.1 Post Commit Optimization
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 
 Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
+Post Placement Optimization Initialization | Checksum: 1d48b171b
 
 Phase 4.1.1.1 BUFG Insertion
 
@@ -418,32 +421,32 @@ Starting Physical Synthesis Task
 Phase 1 Physical Synthesis Initialization
 INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
+Phase 1 Physical Synthesis Initialization | Checksum: 1da38fbdf
 
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
+Ending Physical Synthesis Task | Checksum: 2511c6161
 
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
+Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.1.1.1 BUFG Insertion | Checksum: 1d48b171b
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.1.1.2 Post Placement Timing Optimization
 INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
+Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.1 Post Commit Optimization | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
+Phase 4.2 Post Placement Cleanup | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.3 Placer Reporting
 
@@ -462,44 +465,44 @@ INFO: [Place 30-612] Post-Placement Estimated Congestion
 |       West|                1x1|                1x1|
 |___________|___________________|___________________|
 
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
+Phase 4.3.1 Print Estimated Congestion | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.3 Placer Reporting | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28b53f75f
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Ending Placer Task | Checksum: 1dfc6b8da
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+81 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
 Running report generation with 3 threads.
 INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
+report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8936 ; free virtual = 14440
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
+report_io: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
+Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
+Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
+Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
 Command: phys_opt_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -507,24 +510,24 @@ INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc
 
 Starting Initial Update Timing Task
 
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
+Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
 INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
 INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
 INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
 INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+92 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 phys_opt_design completed successfully
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
+Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
+Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
+Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
 Command: route_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -539,43 +542,43 @@ Starting Routing Task
 INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
 
 Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
+Checksum: PlaceDB: c6181c10 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
 Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
 Phase 1 Build RT Design | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
 
 Phase 2 Router Initialization
 
 Phase 2.1 Fix Topology Constraints
 Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
 
 Phase 2.2 Pre Route Cleanup
 Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
  Number of Nodes with overlaps = 0
 
 Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
+Phase 2.3 Update Timing | Checksum: 24deb5201
 
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
+Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
 
 
 Phase 2.4 Update Timing for Bus Skew
 
 Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
+Phase 2.4.1 Update Timing | Checksum: 2479266a2
 
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
+Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-5.936 |
 
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
+Phase 2.4 Update Timing for Bus Skew | Checksum: 207a13088
 
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
+Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8423 ; free virtual = 13929
 
 Router Utilization Summary
   Global Vertical Routing Utilization    = 0 %
@@ -589,72 +592,71 @@ Router Utilization Summary
   Number of Partially Routed Nets     = 0
   Number of Node Overlaps             = 0
 
-Phase 2 Router Initialization | Checksum: 2977fdd5f
+Phase 2 Router Initialization | Checksum: 25854c16b
 
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
+Phase 3 Global Routing | Checksum: 25854c16b
 
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 4 Initial Routing
 
 Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
+Phase 4.1 Initial Net Routing Pass | Checksum: 1d44df6bb
 
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
+Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 4 Initial Routing | Checksum: 1d44df6bb
 
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 5 Rip-up And Reroute
 
 Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
+ Number of Nodes with overlaps = 67
  Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.137  | TNS=0.000  | WHS=N/A    | THS=N/A    |
 
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
+Phase 5.1 Global Iteration 0 | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 5 Rip-up And Reroute | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 6 Delay and Skew Optimization
 
 Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
+Phase 6.1 Delay CleanUp | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
+Phase 6.2 Clock Skew Optimization | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 6 Delay and Skew Optimization | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 7 Post Hold Fix
 
 Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |
 
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
+Phase 7.1 Hold Fix Iter | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 7 Post Hold Fix | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 8 Route finalize
 
 Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
+  Global Vertical Routing Utilization    = 0.0347308 %
+  Global Horizontal Routing Utilization  = 0.0464799 %
   Routable Net Status*
   *Does not include unroutable nets such as driverless and loadless.
   Run report_route_status for detailed report.
@@ -664,50 +666,50 @@ Router Utilization Summary
   Number of Partially Routed Nets     = 0
   Number of Node Overlaps             = 0
 
-Phase 8 Route finalize | Checksum: 29740018f
+Phase 8 Route finalize | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 9 Verifying routed nets
 
  Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
+Phase 9 Verifying routed nets | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
+Phase 10 Depositing Routes | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
+Phase 11 Post Process Routing | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
+INFO: [Route 35-57] Estimated Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |
 
 INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
+Phase 12 Post Router Timing | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Total Elapsed time in route_design: 28.54 secs
 
 Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
+Phase 13 Post-Route Event Processing | Checksum: 2024e74e2
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
+Ending Routing Task | Checksum: 2024e74e2
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Routing Is Done.
 INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+107 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
+route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3758.695 ; gain = 387.332 ; free physical = 8411 ; free virtual = 13917
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -743,158 +745,29 @@ Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summa
 Running Vector-less Activity Propagation...
 
 Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
+131 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
 report_power completed successfully
 INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
 WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
+generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4038.832 ; gain = 280.137 ; free physical = 8418 ; free virtual = 13928
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
 INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
 CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
+CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
 INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:34:25 2024
-# Process ID: 117970
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19663 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-
-Starting open_checkpoint Task
-
-Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1360.098 ; gain = 0.000 ; free physical = 12888 ; free virtual = 18419
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.637 ; gain = 0.000 ; free physical = 12436 ; free virtual = 17968
-INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1858.324 ; gain = 1.000 ; free physical = 12355 ; free virtual = 17887
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read Physdb Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Restored from archive | CPU: 0.130000 secs | Memory: 2.675194 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2524.020 ; gain = 7.938 ; free physical = 11772 ; free virtual = 17303
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 6 instances were transformed.
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.988 ; gain = 1167.891 ; free physical = 11768 ; free virtual = 17299
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3123.746 ; gain = 595.758 ; free physical = 11202 ; free virtual = 16744
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:35:18 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi
deleted file mode 100644
index b799611..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi
+++ /dev/null
@@ -1,786 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19642 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
-INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
-Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
-INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
-INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               0  |               6  |                                             48  |
-|  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                             55  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
-
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
-
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
-
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
-
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
-
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
-INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
-INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
-INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
-INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
-
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0 %
-  Global Horizontal Routing Utilization  = 0 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 1279
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 1279
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 8 Route finalize | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
index 70a7eef..78b05ec 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:06 2024
+| Date         : Thu Dec 12 15:39:43 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
 | Design       : KC705_top
@@ -27,7 +27,7 @@ Id  Position  From                            To                              Co
                                                                               Slow              5.000       0.409      4.591
 2   15        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                               [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.335      4.665
+                                                                              Slow              5.000       0.343      4.657
 3   18        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                               [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                               Slow              5.000       0.425      4.575
@@ -88,9 +88,9 @@ Endpoint path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.492     4.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
     SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                          clock pessimism              0.000     4.551    
@@ -121,9 +121,9 @@ Reference path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.629     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
     SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                          clock pessimism              0.000     4.927    
@@ -144,26 +144,26 @@ Endpoints: 4
 From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
 --------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
 clk_sys_in_diff[0]    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                                                                                                            Slow         0.335      4.665
+                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
+                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+                                                                                                            Slow         0.343      4.657
 
 
-Slack (MET) :             4.665ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+Slack (MET) :             4.657ns  (requirement - actual skew)
+  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
+  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
+  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
   Path Type:              Bus Skew (Max at Slow Process Corner)
   Requirement:            5.000ns
-  Endpoint Relative Delay:    1.595ns
-  Reference Relative Delay:   0.355ns
+  Endpoint Relative Delay:    1.562ns
+  Reference Relative Delay:   0.314ns
   Relative CRPR:              0.905ns
-  Actual Bus Skew:            0.335ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
+  Actual Bus Skew:            0.343ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
 
 Endpoint path:
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -172,15 +172,15 @@ Endpoint path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.629     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X42Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     5.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     5.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.223     5.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
+                         net (fo=1, routed)           0.372     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
+    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -189,14 +189,14 @@ Endpoint path:
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.492     3.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
+    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                          clock pessimism              0.000     3.969    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
+    SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.009     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
   -------------------------------------------------------------------
-                         data arrival                           5.556    
+                         data arrival                           5.522    
                          clock arrival                          3.960    
   -------------------------------------------------------------------
-                         relative delay                         1.595    
+                         relative delay                         1.562    
 
 Reference path:
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -205,15 +205,15 @@ Reference path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.492     4.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
+    SLICE_X42Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.162     4.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.243     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
+    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.206     4.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
+                         net (fo=1, routed)           0.224     4.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
+    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -222,14 +222,14 @@ Reference path:
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.629     4.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
+    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                          clock pessimism              0.000     4.549    
-    SLICE_X45Y95         FDCE (Hold_fdce_C_D)         0.052     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
+    SLICE_X44Y96         FDCE (Hold_fdce_C_D)         0.118     4.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
   -------------------------------------------------------------------
-                         data arrival                           4.956    
-                         clock arrival                          4.601    
+                         data arrival                           4.981    
+                         clock arrival                          4.667    
   -------------------------------------------------------------------
-                         relative delay                         0.355    
+                         relative delay                         0.314    
 
 
 
@@ -269,9 +269,9 @@ Endpoint path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.454     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
     SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -302,9 +302,9 @@ Reference path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
     SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
   -------------------------------------------------------------------    -------------------
@@ -379,9 +379,9 @@ Endpoint path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
     SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                          clock pessimism              0.000     4.379    
@@ -412,9 +412,9 @@ Reference path:
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.454     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
     SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                          clock pessimism              0.000     4.752    
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx
index 23f4d60..74079ca 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
index 4588608..88b7d01 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:08 2024
+| Date         : Thu Dec 12 15:39:46 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 | Design       : KC705_top
@@ -50,10 +50,10 @@ Table of Contents
 +-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
 | Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                      | Driver Pin                                                           | Net                                             |
 +-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
-| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 3 |         529 |               0 |        5.000 | clk_sys_in_diff[0]                                                                         | clk_sys_in_BUFG_inst/O                                               | clk_sys_in_BUFG                                 |
+| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 3 |         529 |               0 |        5.000 | clk_sys_in_diff[0]                                                                         | clk_sys_gl_BUFG_inst/O                                               | clk_sys_gl_BUFG                                 |
 | g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |                 2 |         461 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |
-| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 1 |           1 |               0 |       50.000 | clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/clkf_buf/O                                     | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
-| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |           0 |               1 |      166.667 | clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/clkout1_buf/O                                  | mmcm_sys_clk_wiz/inst/clk_out_lf1               |
+| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 1 |           1 |               0 |        5.000 | clkfbout_mmcm_sys_clk_wiz                                                                  | mmcm_sys_clk/inst/clkf_buf/O                                         | mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz |
+| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |           0 |               1 |      160.000 | clk_out_lf_mmcm_sys_clk_wiz                                                                | mmcm_sys_clk/inst/clkout1_buf/O                                      | mmcm_sys_clk/inst/clk_out_lf                    |
 +-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
 ** Non-Clock Loads column represents cell count of non-clock pin loads
@@ -65,10 +65,10 @@ Table of Contents
 +-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
 | Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                               | Driver Pin                                                                                 | Net                                                               |
 +-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
-| src0      | g0        | IBUFDS/O            | IOB_X1Y76  | IOB_X1Y76       | X1Y1         |           1 |               0 |               5.000 | clk_sys_in_diff[0]                                                                         | IBUFDS_sys_clc/O                                                                           | clk_sys_in                                                        |
+| src0      | g0        | IBUFDS/O            | IOB_X1Y76  | IOB_X1Y76       | X1Y1         |           1 |               0 |               5.000 | clk_sys_in_diff[0]                                                                         | IBUFGDS_sys_clc/O                                                                          | clk_sys_gl                                                        |
 | src1      | g1        | BSCANE2/TCK         | None       | BSCAN_X0Y0      | X0Y2         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |
-| src2      | g2        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              50.000 | clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT                                               | mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk                       |
-| src3      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |             166.667 | clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0                                                | mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk                    |
+| src2      | g2        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |               5.000 | clkfbout_mmcm_sys_clk_wiz                                                                  | mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT                                                   | mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz                       |
+| src3      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |             160.000 | clk_out_lf_mmcm_sys_clk_wiz                                                                | mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0                                                    | mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz                     |
 +-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
 ** Non-Clock Loads column represents cell count of non-clock pin loads
@@ -123,7 +123,7 @@ All Modules
 +-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
 | Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
 +-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
-| g0        | BUFG/O          | n/a               | clk_sys_in_diff[0] |       5.000 | {0.000 2.500} |         525 |        0 |              1 |        0 | clk_sys_in_BUFG |
+| g0        | BUFG/O          | n/a               | clk_sys_in_diff[0] |       5.000 | {0.000 2.500} |         525 |        0 |              1 |        0 | clk_sys_gl_BUFG |
 +-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
 * Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
 ** IO Loads column represents load cell count of IO types
@@ -174,11 +174,11 @@ All Modules
 8. Device Cell Placement Summary for Global Clock g2
 ----------------------------------------------------
 
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
-| g2        | BUFG/O          | n/a               | clkfbout_mmcm_sys_clk |      50.000 | {0.000 25.000} |           0 |        0 |              1 |        0 | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
++-----------+-----------------+-------------------+---------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------+
+| Global Id | Driver Type/Pin | Driver Region (D) | Clock                     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
++-----------+-----------------+-------------------+---------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------+
+| g2        | BUFG/O          | n/a               | clkfbout_mmcm_sys_clk_wiz |       5.000 | {0.000 2.500} |           0 |        0 |              1 |        0 | mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz |
++-----------+-----------------+-------------------+---------------------------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------------------+
 * Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
 ** IO Loads column represents load cell count of IO types
 *** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
@@ -201,11 +201,11 @@ All Modules
 9. Device Cell Placement Summary for Global Clock g3
 ----------------------------------------------------
 
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
-| g3        | BUFG/O          | n/a               | clk_out_lf1_mmcm_sys_clk |     166.667 | {0.000 83.333} |           0 |        1 |              0 |        0 | mmcm_sys_clk_wiz/inst/clk_out_lf1 |
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
++-----------+-----------------+-------------------+-----------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
+| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
++-----------+-----------------+-------------------+-----------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
+| g3        | BUFG/O          | n/a               | clk_out_lf_mmcm_sys_clk_wiz |     160.000 | {0.000 80.000} |           0 |        1 |              0 |        0 | mmcm_sys_clk/inst/clk_out_lf |
++-----------+-----------------+-------------------+-----------------------------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
 * Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
 ** IO Loads column represents load cell count of IO types
 *** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
@@ -228,11 +228,11 @@ All Modules
 10. Clock Region Cell Placement per Global Clock: Region X0Y0
 -------------------------------------------------------------
 
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
-| g3        | n/a   | BUFG/O          | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mmcm_sys_clk_wiz/inst/clk_out_lf1 |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
++-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------+
+| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                          |
++-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------+
+| g3        | n/a   | BUFG/O          | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mmcm_sys_clk/inst/clk_out_lf |
++-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
 ** Non-Clock Loads column represents cell count of non-clock pin loads
 *** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
@@ -244,8 +244,8 @@ All Modules
 +-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
 | Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
 +-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_sys_in_BUFG                                 |
-| g2        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
+| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_sys_gl_BUFG                                 |
+| g2        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz |
 +-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
 ** Non-Clock Loads column represents cell count of non-clock pin loads
@@ -258,7 +258,7 @@ All Modules
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
 | Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |         266 |               0 | 266 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_in_BUFG                        |
+| g0        | n/a   | BUFG/O          | None       |         266 |               0 | 266 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_gl_BUFG                        |
 | g1        | n/a   | BUFG/O          | None       |         125 |               0 | 125 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
@@ -272,7 +272,7 @@ All Modules
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
 | Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |         259 |               0 | 259 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_in_BUFG                        |
+| g0        | n/a   | BUFG/O          | None       |         259 |               0 | 259 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_gl_BUFG                        |
 | g1        | n/a   | BUFG/O          | None       |         333 |               0 | 333 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
 +-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
 * Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
@@ -282,10 +282,10 @@ All Modules
 
 
 # Location of BUFG Primitives 
-set_property LOC BUFGCTRL_X0Y3 [get_cells mmcm_sys_clk_wiz/inst/clkf_buf]
-set_property LOC BUFGCTRL_X0Y0 [get_cells mmcm_sys_clk_wiz/inst/clkout1_buf]
+set_property LOC BUFGCTRL_X0Y3 [get_cells mmcm_sys_clk/inst/clkf_buf]
+set_property LOC BUFGCTRL_X0Y0 [get_cells mmcm_sys_clk/inst/clkout1_buf]
 set_property LOC BUFGCTRL_X0Y2 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck]
-set_property LOC BUFGCTRL_X0Y1 [get_cells clk_sys_in_BUFG_inst]
+set_property LOC BUFGCTRL_X0Y1 [get_cells clk_sys_gl_BUFG_inst]
 
 # Location of IO Primitives which is load of clock spine
 set_property LOC IOB_X0Y48 [get_cells OBUF_sys_clk]
@@ -301,9 +301,9 @@ add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}
 resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
 #endgroup
 
-# Clock net "clk_sys_in_BUFG" driven by instance "clk_sys_in_BUFG_inst" located at site "BUFGCTRL_X0Y1"
+# Clock net "clk_sys_gl_BUFG" driven by instance "clk_sys_gl_BUFG_inst" located at site "BUFGCTRL_X0Y1"
 #startgroup
-create_pblock {CLKAG_clk_sys_in_BUFG}
-add_cells_to_pblock [get_pblocks  {CLKAG_clk_sys_in_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mmcm_sys_clk_wiz/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_sys_in_BUFG"}]]]
-resize_pblock [get_pblocks {CLKAG_clk_sys_in_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
+create_pblock {CLKAG_clk_sys_gl_BUFG}
+add_cells_to_pblock [get_pblocks  {CLKAG_clk_sys_gl_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mmcm_sys_clk/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_sys_gl_BUFG"}]]]
+resize_pblock [get_pblocks {CLKAG_clk_sys_gl_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
 #endgroup
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
index 598e62c..cd0aaa5 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:38 2024
+| Date         : Thu Dec 12 15:39:08 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
 | Design       : KC705_top
@@ -73,83 +73,83 @@ Table of Contents
 +-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
 |               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
 +-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
+|  clk_sys_gl_BUFG                        | vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lck_rst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
+|  clk_sys_gl_BUFG                        | vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | vio_mmcm_lck_rst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                    | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lck_rst/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
+|  clk_sys_gl_BUFG                        | vio_mmcm_lck_rst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                4 |             12 |         3.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                    |                3 |             15 |         5.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lck_rst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                3 |             15 |         5.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                              | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
+|  clk_sys_gl_BUFG                        | vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
+|  clk_sys_gl_BUFG                        | vio_mmcm_lck_rst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | vio_mmcm_lck_rst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                2 |             16 |         8.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
+|  clk_sys_gl_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
+|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               12 |             34 |         2.83 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
 |  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               52 |            234 |         4.50 |
+|  clk_sys_gl_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               52 |            234 |         4.50 |
 +-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
 
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
index 8afc8aa..72fe9fe 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:28 2024
+| Date         : Thu Dec 12 15:38:58 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 | Design       : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
index 4ab24d6..e11608e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:04 2024
+| Date         : Thu Dec 12 15:39:40 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 | Design       : KC705_top
@@ -50,7 +50,7 @@ Related violations: <none>
 
 PDCN-1569#1 Warning
 LUT equation term check  
-Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
+Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
 Related violations: <none>
 
 PDCN-1569#2 Warning
@@ -60,7 +60,7 @@ Related violations: <none>
 
 PDCN-1569#3 Warning
 LUT equation term check  
-Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
+Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
 Related violations: <none>
 
 RTSTAT-10#1 Warning
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx
index e56c86b..417bfe4 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
index b3bf538..fcdada9 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ----------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version              : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date                      : Wed Dec 11 12:33:38 2024
+| Date                      : Thu Dec 12 15:39:09 2024
 | Host                      : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command                   : report_io -file KC705_top_io_placed.rpt
 | Design                    : KC705_top
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
index d9d3909..6d4ac25 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 -----------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
+| Date         : Thu Dec 12 15:39:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
 | Design       : KC705_top
@@ -36,12 +36,12 @@ Table of Contents
 -----------------
 TIMING-4#1 Critical Warning
 Invalid primary clock redefinition on a clock tree  
-Invalid clock redefinition on a clock tree. The primary clock mmcm_sys_clk_wiz/inst/clk_sys is defined downstream of clock clk_sys_in_diff[0] and overrides its insertion delay and/or waveform definition
+Invalid clock redefinition on a clock tree. The primary clock mmcm_sys_clk/inst/clk_in is defined downstream of clock clk_sys_in_diff[0] and overrides its insertion delay and/or waveform definition
 Related violations: <none>
 
 TIMING-27#1 Critical Warning
 Invalid primary clock on hierarchical pin  
-A primary clock mmcm_sys_clk_wiz/inst/clk_sys is created on an inappropriate internal pin mmcm_sys_clk_wiz/inst/clk_sys. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
+A primary clock mmcm_sys_clk/inst/clk_in is created on an inappropriate internal pin mmcm_sys_clk/inst/clk_in. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
 Related violations: <none>
 
 LUTAR-1#1 Warning
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx
index 5c759f1..78cf5bd 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp
index aa03309..4197d1b 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp
index 1ef37f7..6699c23 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp
index d861839..676c7e5 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
index 8160863..514a34b 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 -------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version     : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date             : Wed Dec 11 12:34:07 2024
+| Date             : Thu Dec 12 15:39:44 2024
 | Host             : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command          : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
 | Design           : KC705_top
@@ -30,11 +30,11 @@ Table of Contents
 ----------
 
 +--------------------------+--------------+
-| Total On-Chip Power (W)  | 0.305        |
+| Total On-Chip Power (W)  | 0.275        |
 | Design Power Budget (W)  | Unspecified* |
 | Power Budget Margin (W)  | NA           |
-| Dynamic (W)              | 0.145        |
-| Device Static (W)        | 0.160        |
+| Dynamic (W)              | 0.115        |
+| Device Static (W)        | 0.159        |
 | Effective TJA (C/W)      | 1.8          |
 | Max Ambient (C)          | 84.5         |
 | Junction Temperature (C) | 25.5         |
@@ -52,18 +52,18 @@ Table of Contents
 +--------------------------+-----------+----------+-----------+-----------------+
 | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
 +--------------------------+-----------+----------+-----------+-----------------+
-| Clocks                   |     0.011 |        7 |       --- |             --- |
-| Slice Logic              |    <0.001 |     1791 |       --- |             --- |
+| Clocks                   |     0.013 |        7 |       --- |             --- |
+| Slice Logic              |     0.001 |     1791 |       --- |             --- |
 |   LUT as Logic           |    <0.001 |      530 |    203800 |            0.26 |
 |   Register               |    <0.001 |      983 |    407600 |            0.24 |
 |   CARRY4                 |    <0.001 |       12 |     50950 |            0.02 |
 |   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
 |   Others                 |     0.000 |      107 |       --- |             --- |
 | Signals                  |     0.001 |     1277 |       --- |             --- |
-| MMCM                     |     0.128 |        1 |        10 |           10.00 |
+| MMCM                     |     0.096 |        1 |        10 |           10.00 |
 | I/O                      |     0.004 |        3 |       500 |            0.60 |
-| Static Power             |     0.160 |          |           |                 |
-| Total                    |     0.305 |          |           |                 |
+| Static Power             |     0.159 |          |           |                 |
+| Total                    |     0.275 |          |           |                 |
 +--------------------------+-----------+----------+-----------+-----------------+
 
 
@@ -73,8 +73,8 @@ Table of Contents
 +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
 | Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
 +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-| Vccint    |       1.000 |     0.083 |       0.014 |      0.069 |       NA    | Unspecified | NA         |
-| Vccaux    |       1.800 |     0.101 |       0.073 |      0.028 |       NA    | Unspecified | NA         |
+| Vccint    |       1.000 |     0.085 |       0.016 |      0.069 |       NA    | Unspecified | NA         |
+| Vccaux    |       1.800 |     0.083 |       0.055 |      0.028 |       NA    | Unspecified | NA         |
 | Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
 | Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
 | Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
@@ -130,10 +130,10 @@ Table of Contents
 +--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
 | Clock                                                                                      | Domain                                                            | Constraint (ns) |
 +--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
-| clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk                    |           166.7 |
-| clk_sys_in_diff[0]                                                                         | clk_sys_in_BUFG                                                   |             5.0 |
+| clk_out_lf_mmcm_sys_clk_wiz                                                                | mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz                     |           160.0 |
+| clk_sys_in_diff[0]                                                                         | clk_sys_gl_BUFG                                                   |             5.0 |
 | clk_sys_in_diff[0]                                                                         | clk_sys_in_diff[0]                                                |             5.0 |
-| clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk                       |            50.0 |
+| clkfbout_mmcm_sys_clk_wiz                                                                  | mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz                       |             5.0 |
 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
 +--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
 
@@ -147,13 +147,13 @@ Table of Contents
 +--------------------------+-----------+
 | Name                     | Power (W) |
 +--------------------------+-----------+
-| KC705_top                |     0.145 |
+| KC705_top                |     0.115 |
 |   dbg_hub                |     0.007 |
 |     inst                 |     0.007 |
 |       BSCANID.u_xsdbm_id |     0.007 |
-|   mmcm_sys_clk_wiz       |     0.128 |
-|     inst                 |     0.128 |
-|   vio_mmcm_lock_reset    |     0.005 |
+|   mmcm_sys_clk           |     0.099 |
+|     inst                 |     0.099 |
+|   vio_mmcm_lck_rst       |     0.005 |
 |     inst                 |     0.005 |
 |       U_XSDB_SLAVE       |     0.003 |
 +--------------------------+-----------+
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx
index ab0f358..8d79670 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb
index 392a8c7..dbc6d2b 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp
deleted file mode 100644
index 90d3a3b..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb
index c931f89..739a401 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
index 983e358..c468996 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
+| Date         : Thu Dec 12 15:39:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation
 | Design       : KC705_top
@@ -144,7 +144,7 @@ Table of Contents
 
     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-      2.171        0.000                      0                 2031        0.054        0.000                      0                 2015        1.732        0.000                       0                  1039  
+      2.157        0.000                      0                 2031        0.054        0.000                      0                 2015        1.100        0.000                       0                  1039  
 
 
 All user specified timing constraints are met.
@@ -159,9 +159,9 @@ Clock
 -----                                                                                       ------------         ----------      --------------
 clk_sys_in_diff[0]                                                                          {0.000 2.500}        5.000           200.000         
 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-mmcm_sys_clk_wiz/inst/clk_sys                                                               {0.000 5.000}        10.000          100.000         
-  clk_out_lf1_mmcm_sys_clk                                                                  {0.000 83.333}       166.667         6.000           
-  clkfbout_mmcm_sys_clk                                                                     {0.000 25.000}       50.000          20.000          
+mmcm_sys_clk/inst/clk_in                                                                    {0.000 2.500}        5.000           200.000         
+  clk_out_lf_mmcm_sys_clk_wiz                                                               {0.000 80.000}       160.000         6.250           
+  clkfbout_mmcm_sys_clk_wiz                                                                 {0.000 2.500}        5.000           200.000         
 
 
 ------------------------------------------------------------------------------------------------
@@ -171,11 +171,11 @@ mmcm_sys_clk_wiz/inst/clk_sys
 
 Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
 -----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_in_diff[0]                                                                                2.171        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.615        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
-mmcm_sys_clk_wiz/inst/clk_sys                                                                                                                                                                                                                 3.000        0.000                       0                     1  
-  clk_out_lf1_mmcm_sys_clk                                                                                                                                                                                                                   46.693        0.000                       0                     2  
-  clkfbout_mmcm_sys_clk                                                                                                                                                                                                                      48.592        0.000                       0                     3  
+clk_sys_in_diff[0]                                                                                2.157        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
+dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.679        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
+mmcm_sys_clk/inst/clk_in                                                                                                                                                                                                                      1.100        0.000                       0                     1  
+  clk_out_lf_mmcm_sys_clk_wiz                                                                                                                                                                                                                53.360        0.000                       0                     2  
+  clkfbout_mmcm_sys_clk_wiz                                                                                                                                                                                                                   3.592        0.000                       0                     3  
 
 
 ------------------------------------------------------------------------------------------------
@@ -196,7 +196,7 @@ clk_sys_in_diff[0]
 
 Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
 ----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                3.382        0.000                      0                  105        0.082        0.000                      0                  105  
+**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                2.760        0.000                      0                  105        0.090        0.000                      0                  105  
 **async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.448        0.000                      0                  100        0.281        0.000                      0                  100  
 
 
@@ -219,8 +219,8 @@ Path Group
 
 Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
 ----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_out_lf1_mmcm_sys_clk                                                                                                                                                                
-(none)                                                                                      clkfbout_mmcm_sys_clk                                                                                                                                                                   
+(none)                                                                                      clk_out_lf_mmcm_sys_clk_wiz                                                                                                                                                             
+(none)                                                                                      clkfbout_mmcm_sys_clk_wiz                                                                                                                                                               
 (none)                                                                                                                                                                                  clk_sys_in_diff[0]                                                                          
 (none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
 
@@ -235,7 +235,7 @@ Path Group
 From Clock:  clk_sys_in_diff[0]
   To Clock:  clk_sys_in_diff[0]
 
-Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
 Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
 PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
@@ -243,7 +243,7 @@ PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Vio
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             2.171ns  (required time - arrival time)
+Slack (MET) :             2.157ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
@@ -251,7 +251,7 @@ Slack (MET) :             2.171ns  (required time - arrival time)
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.542ns  (logic 0.711ns (27.969%)  route 1.831ns (72.031%))
+  Data Path Delay:        2.556ns  (logic 0.711ns (27.820%)  route 1.845ns (72.180%))
   Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
   Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
@@ -269,24 +269,24 @@ Slack (MET) :             2.171ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.353     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     6.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
-                         net (fo=1, routed)           0.344     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
-    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.357     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
+                         net (fo=1, routed)           0.344     7.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
+    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
     SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
@@ -294,9 +294,9 @@ Slack (MET) :             2.171ns  (required time - arrival time)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.326     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                          clock pessimism              0.253     9.639    
@@ -304,24 +304,24 @@ Slack (MET) :             2.171ns  (required time - arrival time)
     SLICE_X37Y100        FDCE (Setup_fdce_C_D)        0.034     9.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
   -------------------------------------------------------------------
                          required time                          9.637    
-                         arrival time                          -7.467    
+                         arrival time                          -7.480    
   -------------------------------------------------------------------
-                         slack                                  2.171    
+                         slack                                  2.157    
 
-Slack (MET) :             2.328ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
+Slack (MET) :             2.413ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.756ns  (logic 0.500ns (18.145%)  route 2.256ns (81.855%))
-  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
+  Data Path Delay:        2.548ns  (logic 0.711ns (27.909%)  route 1.837ns (72.091%))
+  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
+  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.925ns
+    Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -334,55 +334,57 @@ Slack (MET) :             2.328ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
+    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.054     7.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
-                         net (fo=1, routed)           0.278     7.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
-    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
+    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.460     7.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
+                         net (fo=1, routed)           0.233     7.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
+    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
-                         clock pessimism              0.253     9.807    
-                         clock uncertainty           -0.035     9.771    
-    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
+                         clock pessimism              0.328     9.887    
+                         clock uncertainty           -0.035     9.851    
+    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.837    
-                         arrival time                          -7.509    
+                         required time                          9.885    
+                         arrival time                          -7.472    
   -------------------------------------------------------------------
-                         slack                                  2.328    
+                         slack                                  2.413    
 
-Slack (MET) :             2.444ns  (required time - arrival time)
+Slack (MET) :             2.511ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.517ns  (logic 0.711ns (28.247%)  route 1.806ns (71.753%))
-  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+  Data Path Delay:        2.446ns  (logic 0.705ns (28.817%)  route 1.741ns (71.183%))
+  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
+  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -397,57 +399,57 @@ Slack (MET) :             2.444ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
-                         net (fo=1, routed)           0.212     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
-    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.366     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
+                         net (fo=1, routed)           0.232     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
+    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
+                         net (fo=1, routed)           0.000     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
+                         clock pessimism              0.328     9.884    
+                         clock uncertainty           -0.035     9.848    
+    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
   -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.442    
+                         required time                          9.882    
+                         arrival time                          -7.371    
   -------------------------------------------------------------------
-                         slack                                  2.444    
+                         slack                                  2.511    
 
-Slack (MET) :             2.461ns  (required time - arrival time)
+Slack (MET) :             2.511ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.526ns  (logic 0.563ns (22.291%)  route 1.963ns (77.709%))
-  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+  Data Path Delay:        2.449ns  (logic 0.606ns (24.743%)  route 1.843ns (75.257%))
+  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
+  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -462,55 +464,57 @@ Slack (MET) :             2.461ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
-                         net (fo=2, routed)           0.371     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
-    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.460     7.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
+                         net (fo=1, routed)           0.240     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
+    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
+                         net (fo=1, routed)           0.000     7.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
+                         clock pessimism              0.328     9.887    
+                         clock uncertainty           -0.035     9.851    
+    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
   -------------------------------------------------------------------
-                         required time                          9.911    
-                         arrival time                          -7.450    
+                         required time                          9.885    
+                         arrival time                          -7.374    
   -------------------------------------------------------------------
-                         slack                                  2.461    
+                         slack                                  2.511    
 
-Slack (MET) :             2.490ns  (required time - arrival time)
+Slack (MET) :             2.521ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                             (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.563ns  (logic 0.395ns (15.414%)  route 2.168ns (84.586%))
+  Data Path Delay:        2.562ns  (logic 0.395ns (15.417%)  route 2.167ns (84.583%))
   Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -525,53 +529,53 @@ Slack (MET) :             2.490ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
     SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.043     7.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
-                         net (fo=1, routed)           0.190     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
-                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
+                         net (fo=12, routed)          0.805     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
+    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
+                         net (fo=2, routed)           0.350     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
+    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
+                         net (fo=22, routed)          0.641     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
+    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
+                         net (fo=2, routed)           0.371     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
+    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.033     9.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
+                         clock pessimism              0.253     9.807    
+                         clock uncertainty           -0.035     9.771    
+    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.806    
+                         required time                          9.836    
                          arrival time                          -7.316    
   -------------------------------------------------------------------
-                         slack                                  2.490    
+                         slack                                  2.521    
 
-Slack (MET) :             2.492ns  (required time - arrival time)
+Slack (MET) :             2.537ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.494ns  (logic 0.658ns (26.386%)  route 1.836ns (73.614%))
-  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
+  Data Path Delay:        2.448ns  (logic 0.606ns (24.751%)  route 1.842ns (75.249%))
+  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
   Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
@@ -588,57 +592,59 @@ Slack (MET) :             2.492ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.047     7.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
-    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.368     6.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.043     6.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
+                         net (fo=1, routed)           0.331     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
+    SLICE_X38Y98         LUT3 (Prop_lut3_I1_O)        0.043     7.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
+                         net (fo=1, routed)           0.000     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                          clock pessimism              0.328     9.882    
                          clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
+    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
   -------------------------------------------------------------------
                          required time                          9.910    
-                         arrival time                          -7.418    
+                         arrival time                          -7.373    
   -------------------------------------------------------------------
-                         slack                                  2.492    
+                         slack                                  2.537    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
+Slack (MET) :             2.547ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
+                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.437ns  (logic 0.705ns (28.929%)  route 1.732ns (71.071%))
-  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
+  Data Path Delay:        2.534ns  (logic 0.494ns (19.493%)  route 2.040ns (80.507%))
+  Logic Levels:           4  (LUT4=2 LUT6=2)
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.754ns
+    Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -651,58 +657,56 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
+    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.366     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     6.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
-                         net (fo=1, routed)           0.232     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
-                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
+    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
+                         net (fo=12, routed)          0.805     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
+    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
+                         net (fo=2, routed)           0.350     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
+    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
+                         net (fo=22, routed)          0.641     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
+    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.051     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
+                         net (fo=1, routed)           0.244     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
+    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.328     9.884    
-                         clock uncertainty           -0.035     9.848    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
+                         clock pessimism              0.253     9.807    
+                         clock uncertainty           -0.035     9.771    
+    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.882    
-                         arrival time                          -7.362    
+                         required time                          9.835    
+                         arrival time                          -7.288    
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         slack                                  2.547    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
+Slack (MET) :             2.549ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.440ns  (logic 0.606ns (24.839%)  route 1.834ns (75.161%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
+  Data Path Delay:        2.434ns  (logic 0.595ns (24.449%)  route 1.839ns (75.551%))
+  Logic Levels:           4  (LUT5=2 LUT6=2)
+  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.930ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -716,58 +720,56 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.632     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
+    SLICE_X37Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
-                         net (fo=1, routed)           0.240     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
-    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
+    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.223     5.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/Q
+                         net (fo=7, routed)           0.652     5.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/abort_rd_edge
+    SLICE_X38Y96         LUT5 (Prop_lut5_I2_O)        0.047     5.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_6/O
+                         net (fo=1, routed)           0.348     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
+    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.134     6.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
+                         net (fo=22, routed)          0.561     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
+    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.054     6.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
+                         net (fo=1, routed)           0.278     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
+    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
+                         clock pessimism              0.328     9.882    
+                         clock uncertainty           -0.035     9.846    
+    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.364    
+                         required time                          9.912    
+                         arrival time                          -7.363    
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         slack                                  2.549    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
+Slack (MET) :             2.580ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.181ns  (logic 0.352ns (16.137%)  route 1.829ns (83.864%))
-  Logic Levels:           3  (LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.929ns
+  Data Path Delay:        2.137ns  (logic 0.259ns (12.120%)  route 1.878ns (87.880%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -781,55 +783,49 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.631     4.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
+    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.223     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/Q
-                         net (fo=6, routed)           0.677     5.829    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[11]
-    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.043     5.872 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2/O
-                         net (fo=5, routed)           0.565     6.437    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2_n_0
-    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.043     6.480 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6/O
-                         net (fo=5, routed)           0.587     7.067    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
-    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.043     7.110 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]_i_1/O
-                         net (fo=1, routed)           0.000     7.110    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
+    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
+                         net (fo=176, routed)         1.878     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     9.379    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/C
-                         clock pessimism              0.253     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.034     9.631    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.631    
-                         arrival time                          -7.110    
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.304     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         required time                          9.472    
+                         arrival time                          -6.893    
+  -------------------------------------------------------------------
+                         slack                                  2.580    
 
-Slack (MET) :             2.543ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
+Slack (MET) :             2.580ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.069ns  (logic 0.395ns (19.089%)  route 1.674ns (80.911%))
-  Logic Levels:           4  (LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns = ( 9.381 - 5.000 ) 
+  Data Path Delay:        2.137ns  (logic 0.259ns (12.120%)  route 1.878ns (87.880%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.326ns
+    Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -842,42 +838,34 @@ Slack (MET) :             2.543ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
+    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.223     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/Q
-                         net (fo=3, routed)           0.540     5.518    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[16]
-    SLICE_X41Y100        LUT6 (Prop_lut6_I1_O)        0.043     5.561 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
-                         net (fo=3, routed)           0.366     5.927    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
-    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.043     5.970 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
-                         net (fo=3, routed)           0.194     6.164    vio_mmcm_lock_reset/inst/DECODER_INST/s_den_o
-    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.043     6.207 f  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3/O
-                         net (fo=1, routed)           0.249     6.456    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3_n_0
-    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.043     6.499 r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_1/O
-                         net (fo=4, routed)           0.326     6.825    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
+    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
+                         net (fo=176, routed)         1.878     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     9.381    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/C
-                         clock pessimism              0.326     9.708    
-                         clock uncertainty           -0.035     9.672    
-    SLICE_X43Y101        FDRE (Setup_fdre_C_R)       -0.304     9.368    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.304     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]
   -------------------------------------------------------------------
-                         required time                          9.368    
-                         arrival time                          -6.825    
+                         required time                          9.472    
+                         arrival time                          -6.893    
   -------------------------------------------------------------------
-                         slack                                  2.543    
+                         slack                                  2.580    
 
 
 
@@ -906,9 +894,9 @@ Slack (MET) :             0.066ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
   -------------------------------------------------------------------    -------------------
@@ -926,9 +914,9 @@ Slack (MET) :             0.066ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                          clock pessimism             -0.184     2.393    
@@ -960,9 +948,9 @@ Slack (MET) :             0.077ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.681     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -975,9 +963,9 @@ Slack (MET) :             0.077ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.920     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
     SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                          clock pessimism             -0.384     2.189    
@@ -989,15 +977,15 @@ Slack (MET) :             0.077ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.077    
 
-Slack (MET) :             0.079ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
+Slack (MET) :             0.082ns  (arrival time - required time)
+  Source:                 vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
+  Destination:            vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.229ns  (logic 0.091ns (39.788%)  route 0.138ns (60.212%))
+  Data Path Delay:        0.232ns  (logic 0.091ns (39.194%)  route 0.141ns (60.806%))
   Logic Levels:           0  
   Clock Path Skew:        0.139ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.502ns
@@ -1010,33 +998,33 @@ Slack (MET) :             0.079ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lock_reset/inst/bus_clk
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lck_rst/inst/bus_clk
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/Q
-                         net (fo=1, routed)           0.138     2.407    vio_mmcm_lock_reset/inst/DECODER_INST/Q[7]
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
+    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/Q
+                         net (fo=1, routed)           0.141     2.411    vio_mmcm_lck_rst/inst/DECODER_INST/Q[7]
+    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/C
                          clock pessimism             -0.184     2.317    
-    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]
+    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]
   -------------------------------------------------------------------
                          required time                         -2.328    
-                         arrival time                           2.407    
+                         arrival time                           2.411    
   -------------------------------------------------------------------
-                         slack                                  0.079    
+                         slack                                  0.082    
 
 Slack (MET) :             0.082ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
@@ -1059,9 +1047,9 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.685     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -1074,9 +1062,9 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                          clock pessimism             -0.184     2.322    
@@ -1108,9 +1096,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
   -------------------------------------------------------------------    -------------------
@@ -1128,9 +1116,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
                          clock pessimism             -0.184     2.393    
@@ -1142,9 +1130,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                          slack                                  0.090    
 
 Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
+  Source:                 vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
+  Destination:            vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
@@ -1162,30 +1150,30 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/sl_iport_i[1]
+    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
-                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test[5]
-    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
-                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
+    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
+                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test[5]
+    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
+                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do[5]
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/sl_iport_i[1]
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
                          clock pessimism             -0.184     2.389    
-    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]
+    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]
   -------------------------------------------------------------------
                          required time                         -2.449    
                          arrival time                           2.545    
@@ -1213,9 +1201,9 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -1233,9 +1221,9 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                          clock pessimism             -0.184     2.393    
@@ -1246,7 +1234,7 @@ Slack (MET) :             0.095ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.095    
 
-Slack (MET) :             0.098ns  (arrival time - required time)
+Slack (MET) :             0.097ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
@@ -1254,7 +1242,7 @@ Slack (MET) :             0.098ns  (arrival time - required time)
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.434ns  (logic 0.220ns (50.742%)  route 0.214ns (49.258%))
+  Data Path Delay:        0.433ns  (logic 0.220ns (50.765%)  route 0.213ns (49.235%))
   Logic Levels:           2  (CARRY4=1 LUT3=1)
   Clock Path Skew:        0.265ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -1267,14 +1255,14 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/Q
-                         net (fo=1, routed)           0.214     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
+                         net (fo=1, routed)           0.213     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
     SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.064     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3/O
                          net (fo=1, routed)           0.000     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3_n_0
     SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_O[3])
@@ -1287,9 +1275,9 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
                          clock pessimism             -0.184     2.393    
@@ -1298,12 +1286,12 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                          required time                         -2.464    
                          arrival time                           2.562    
   -------------------------------------------------------------------
-                         slack                                  0.098    
+                         slack                                  0.097    
 
 Slack (MET) :             0.099ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
+  Destination:            vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
@@ -1321,30 +1309,30 @@ Slack (MET) :             0.099ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
-                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
-    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lock_reset/inst/DECODER_INST/data_info_probe_in[1]
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
+    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
+                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
+    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out[1]_i_1/O
+                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lck_rst/inst/DECODER_INST/data_info_probe_in[1]
+    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/C
                          clock pessimism             -0.184     2.389    
-    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]
+    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]
   -------------------------------------------------------------------
                          required time                         -2.449    
                          arrival time                           2.548    
@@ -1372,9 +1360,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.688     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -1387,9 +1375,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                          clock pessimism             -0.184     2.322    
@@ -1412,7 +1400,7 @@ Period(ns):         5.000
 Sources:            { clk_sys_in_diff[0] }
 
 Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_in_BUFG_inst/I
+Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_gl_BUFG_inst/I
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
@@ -1449,7 +1437,7 @@ High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1
 From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
 
-Setup :            0  Failing Endpoints,  Worst Slack       29.615ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack       29.679ns,  Total Violation        0.000ns
 Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
 PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
@@ -1457,7 +1445,7 @@ PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Vio
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             29.615ns  (required time - arrival time)
+Slack (MET) :             29.679ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
@@ -1465,7 +1453,7 @@ Slack (MET) :             29.615ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.310ns  (logic 0.796ns (24.045%)  route 2.514ns (75.955%))
+  Data Path Delay:        3.247ns  (logic 0.870ns (26.794%)  route 2.377ns (73.206%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1488,21 +1476,21 @@ Slack (MET) :             29.615ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.542     7.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.542     7.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
     SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1518,11 +1506,11 @@ Slack (MET) :             29.615ns  (required time - arrival time)
     SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
   -------------------------------------------------------------------
                          required time                         37.298    
-                         arrival time                          -7.683    
+                         arrival time                          -7.619    
   -------------------------------------------------------------------
-                         slack                                 29.615    
+                         slack                                 29.679    
 
-Slack (MET) :             29.619ns  (required time - arrival time)
+Slack (MET) :             29.682ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
@@ -1530,7 +1518,7 @@ Slack (MET) :             29.619ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.305ns  (logic 0.796ns (24.087%)  route 2.509ns (75.913%))
+  Data Path Delay:        3.241ns  (logic 0.870ns (26.842%)  route 2.371ns (73.158%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1553,21 +1541,21 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.536     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.536     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
+                         net (fo=1, routed)           0.000     7.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
     SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1583,11 +1571,11 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.064    37.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
   -------------------------------------------------------------------
                          required time                         37.296    
-                         arrival time                          -7.677    
+                         arrival time                          -7.613    
   -------------------------------------------------------------------
-                         slack                                 29.619    
+                         slack                                 29.682    
 
-Slack (MET) :             29.619ns  (required time - arrival time)
+Slack (MET) :             29.682ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
@@ -1595,7 +1583,7 @@ Slack (MET) :             29.619ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.306ns  (logic 0.796ns (24.080%)  route 2.510ns (75.920%))
+  Data Path Delay:        3.242ns  (logic 0.870ns (26.834%)  route 2.372ns (73.166%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1618,21 +1606,21 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.537     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.537     7.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
+                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
     SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1648,11 +1636,11 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
   -------------------------------------------------------------------
                          required time                         37.297    
-                         arrival time                          -7.678    
+                         arrival time                          -7.614    
   -------------------------------------------------------------------
-                         slack                                 29.619    
+                         slack                                 29.682    
 
-Slack (MET) :             29.624ns  (required time - arrival time)
+Slack (MET) :             29.688ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
@@ -1660,7 +1648,7 @@ Slack (MET) :             29.624ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.301ns  (logic 0.796ns (24.110%)  route 2.505ns (75.890%))
+  Data Path Delay:        3.238ns  (logic 0.870ns (26.868%)  route 2.368ns (73.132%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1683,21 +1671,21 @@ Slack (MET) :             29.624ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.533     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.533     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
+                         net (fo=1, routed)           0.000     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
     SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1713,76 +1701,11 @@ Slack (MET) :             29.624ns  (required time - arrival time)
     SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
   -------------------------------------------------------------------
                          required time                         37.298    
-                         arrival time                          -7.674    
+                         arrival time                          -7.610    
   -------------------------------------------------------------------
-                         slack                                 29.624    
-
-Slack (MET) :             29.709ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.215ns  (logic 0.796ns (24.755%)  route 2.419ns (75.245%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
+                         slack                                 29.688    
 
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.447     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.588    
-  -------------------------------------------------------------------
-                         slack                                 29.709    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
@@ -1790,7 +1713,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1817,11 +1740,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1837,11 +1760,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
@@ -1849,7 +1772,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1876,11 +1799,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1896,11 +1819,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
@@ -1908,7 +1831,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1935,11 +1858,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1955,11 +1878,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
@@ -1967,7 +1890,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1994,11 +1917,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
@@ -2014,11 +1937,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
@@ -2026,7 +1949,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -2053,11 +1976,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
@@ -2073,9 +1996,74 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
+
+Slack (MET) :             29.773ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
+                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
+                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+  Path Type:              Setup (Max at Slow Process Corner)
+  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
+  Data Path Delay:        3.152ns  (logic 0.870ns (27.602%)  route 2.282ns (72.398%))
+  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
+  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
+    Source Clock Delay      (SCD):    4.372ns
+    Clock Pessimism Removal (CPR):    0.531ns
+  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
+    Total System Jitter     (TSJ):    0.071ns
+    Total Input Jitter      (TIJ):    0.000ns
+    Discrete Jitter          (DJ):    0.000ns
+    Phase Error              (PE):    0.000ns
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                      0.000     0.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
+    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
+  -------------------------------------------------------------------    -------------------
+    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.447     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
+                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
+    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
+  -------------------------------------------------------------------    -------------------
+
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                     33.000    33.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
+    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
+                         clock pessimism              0.531    37.267    
+                         clock uncertainty           -0.035    37.232    
+    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
+  -------------------------------------------------------------------
+                         required time                         37.297    
+                         arrival time                          -7.524    
+  -------------------------------------------------------------------
+                         slack                                 29.773    
 
 
 
@@ -2314,19 +2302,19 @@ Slack (MET) :             0.091ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.091    
 
-Slack (MET) :             0.093ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
+Slack (MET) :             0.102ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.777%)  route 0.108ns (54.223%))
+  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
   Logic Levels:           0  
   Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
+    Destination Clock Delay (DCD):    2.639ns
+    Source Clock Delay      (SCD):    2.157ns
     Clock Pessimism Removal (CPR):    0.453ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -2336,12 +2324,12 @@ Slack (MET) :             0.093ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
+                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
+    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
-                         net (fo=2, routed)           0.108     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
+    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
+                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -2349,18 +2337,18 @@ Slack (MET) :             0.093ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.077     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
+                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
+                         clock pessimism             -0.453     2.186    
+    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
+                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
   -------------------------------------------------------------------
-                         required time                         -2.262    
-                         arrival time                           2.355    
+                         required time                         -2.256    
+                         arrival time                           2.358    
   -------------------------------------------------------------------
-                         slack                                  0.093    
+                         slack                                  0.102    
 
-Slack (MET) :             0.100ns  (arrival time - required time)
+Slack (MET) :             0.103ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
@@ -2368,7 +2356,7 @@ Slack (MET) :             0.100ns  (arrival time - required time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.450ns  (logic 0.128ns (28.452%)  route 0.322ns (71.548%))
+  Data Path Delay:        0.453ns  (logic 0.128ns (28.232%)  route 0.325ns (71.768%))
   Logic Levels:           1  (LUT5=1)
   Clock Path Skew:        0.263ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.713ns
@@ -2386,9 +2374,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
     SLICE_X41Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
-                         net (fo=25, routed)          0.322     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
-    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
-                         net (fo=1, routed)           0.000     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
+                         net (fo=25, routed)          0.325     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
+    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
+                         net (fo=1, routed)           0.000     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
     SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
   -------------------------------------------------------------------    -------------------
 
@@ -2403,19 +2391,19 @@ Slack (MET) :             0.100ns  (arrival time - required time)
     SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
   -------------------------------------------------------------------
                          required time                         -2.507    
-                         arrival time                           2.607    
+                         arrival time                           2.611    
   -------------------------------------------------------------------
-                         slack                                  0.100    
+                         slack                                  0.103    
 
-Slack (MET) :             0.102ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
+Slack (MET) :             0.105ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
+  Data Path Delay:        0.265ns  (logic 0.100ns (37.722%)  route 0.165ns (62.278%))
   Logic Levels:           0  
   Clock Path Skew:        0.029ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.639ns
@@ -2430,11 +2418,11 @@ Slack (MET) :             0.102ns  (arrival time - required time)
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
+    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
+    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
+                         net (fo=2, routed)           0.165     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -2443,15 +2431,15 @@ Slack (MET) :             0.102ns  (arrival time - required time)
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                          clock pessimism             -0.453     2.186    
     SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
+                                                      0.131     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
   -------------------------------------------------------------------
-                         required time                         -2.256    
-                         arrival time                           2.358    
+                         required time                         -2.317    
+                         arrival time                           2.422    
   -------------------------------------------------------------------
-                         slack                                  0.102    
+                         slack                                  0.105    
 
 Slack (MET) :             0.108ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
@@ -2589,79 +2577,79 @@ High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      1
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-  To Clock:  mmcm_sys_clk_wiz/inst/clk_sys
+From Clock:  mmcm_sys_clk/inst/clk_in
+  To Clock:  mmcm_sys_clk/inst/clk_in
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         mmcm_sys_clk_wiz/inst/clk_sys
-Waveform(ns):       { 0.000 5.000 }
-Period(ns):         10.000
-Sources:            { mmcm_sys_clk_wiz/inst/clk_sys }
+Clock Name:         mmcm_sys_clk/inst/clk_in
+Waveform(ns):       { 0.000 2.500 }
+Period(ns):         5.000
+Sources:            { mmcm_sys_clk/inst/clk_in }
 
 Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
+Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
 
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  clk_out_lf1_mmcm_sys_clk
+From Clock:  clk_out_lf_mmcm_sys_clk_wiz
+  To Clock:  clk_out_lf_mmcm_sys_clk_wiz
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         clk_out_lf1_mmcm_sys_clk
-Waveform(ns):       { 0.000 83.333 }
-Period(ns):         166.667
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }
+Clock Name:         clk_out_lf_mmcm_sys_clk_wiz
+Waveform(ns):       { 0.000 80.000 }
+Period(ns):         160.000
+Sources:            { mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0 }
 
 Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I              n/a            1.408         166.667     165.258    BUFGCTRL_X0Y0    mmcm_sys_clk_wiz/inst/clkout1_buf/I
-Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         166.667     165.596    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
+Min Period  n/a     BUFG/I              n/a            1.408         160.000     158.592    BUFGCTRL_X0Y0    mmcm_sys_clk/inst/clkout1_buf/I
+Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         160.000     158.929    MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
 
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  clkfbout_mmcm_sys_clk
+From Clock:  clkfbout_mmcm_sys_clk_wiz
+  To Clock:  clkfbout_mmcm_sys_clk_wiz
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         clkfbout_mmcm_sys_clk
-Waveform(ns):       { 0.000 25.000 }
-Period(ns):         50.000
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }
+Clock Name:         clkfbout_mmcm_sys_clk_wiz
+Waveform(ns):       { 0.000 2.500 }
+Period(ns):         5.000
+Sources:            { mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT }
 
 Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y3    mmcm_sys_clk_wiz/inst/clkf_buf/I
-Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
+Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    mmcm_sys_clk/inst/clkf_buf/I
+Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
+Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
+Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
 
 
 
@@ -2971,34 +2959,6 @@ Slack (MET) :             4.358ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.358    
 
-Slack (MET) :             4.362ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.629ns  (logic 0.259ns (41.183%)  route 0.370ns (58.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.629    
-  -------------------------------------------------------------------
-                         slack                                  4.362    
-
 Slack (MET) :             4.371ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
@@ -3027,7 +2987,7 @@ Slack (MET) :             4.371ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.371    
 
-Slack (MET) :             4.394ns  (required time - arrival time)
+Slack (MET) :             4.396ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
@@ -3035,7 +2995,7 @@ Slack (MET) :             4.394ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.597ns  (logic 0.223ns (37.325%)  route 0.374ns (62.675%))
+  Data Path Delay:        0.595ns  (logic 0.223ns (37.452%)  route 0.372ns (62.548%))
   Logic Levels:           0  
   Timing Exception:       MaxDelay Path 5.000ns -datapath_only
 
@@ -3043,7 +3003,7 @@ Slack (MET) :             4.394ns  (required time - arrival time)
   -------------------------------------------------------------------    -------------------
     SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
     SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.374     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
+                         net (fo=1, routed)           0.372     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
     SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
   -------------------------------------------------------------------    -------------------
 
@@ -3051,9 +3011,9 @@ Slack (MET) :             4.394ns  (required time - arrival time)
     SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
   -------------------------------------------------------------------
                          required time                          4.991    
-                         arrival time                          -0.597    
+                         arrival time                          -0.595    
   -------------------------------------------------------------------
-                         slack                                  4.394    
+                         slack                                  4.396    
 
 Slack (MET) :             4.400ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
@@ -3111,6 +3071,34 @@ Slack (MET) :             4.412ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.412    
 
+Slack (MET) :             4.464ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+  Path Type:              Setup (Max at Slow Process Corner)
+  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
+  Data Path Delay:        0.527ns  (logic 0.259ns (49.173%)  route 0.268ns (50.827%))
+  Logic Levels:           0  
+  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
+                         net (fo=1, routed)           0.268     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
+    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+  -------------------------------------------------------------------    -------------------
+
+                         max delay                    5.000     5.000    
+    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
+  -------------------------------------------------------------------
+                         required time                          4.991    
+                         arrival time                          -0.527    
+  -------------------------------------------------------------------
+                         slack                                  4.464    
+
 Slack (MET) :             4.506ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
@@ -3148,22 +3136,22 @@ Path Group:  **async_default**
 From Clock:  clk_sys_in_diff[0]
   To Clock:  clk_sys_in_diff[0]
 
-Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
+Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             3.382ns  (required time - arrival time)
+Slack (MET) :             2.760ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
+  Data Path Delay:        2.046ns  (logic 0.259ns (12.660%)  route 1.787ns (87.340%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3181,44 +3169,44 @@ Slack (MET) :             3.382ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
+                         net (fo=176, routed)         1.787     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
+    SLICE_X37Y98         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.180    
+                         arrival time                          -6.801    
   -------------------------------------------------------------------
-                         slack                                  3.382    
+                         slack                                  2.760    
 
-Slack (MET) :             3.382ns  (required time - arrival time)
+Slack (MET) :             2.760ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
+  Data Path Delay:        2.046ns  (logic 0.259ns (12.660%)  route 1.787ns (87.340%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3236,47 +3224,47 @@ Slack (MET) :             3.382ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
+                         net (fo=176, routed)         1.787     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
+    SLICE_X37Y98         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.180    
+                         arrival time                          -6.801    
   -------------------------------------------------------------------
-                         slack                                  3.382    
+                         slack                                  2.760    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3291,47 +3279,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3346,47 +3334,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3401,47 +3389,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.418ns  (required time - arrival time)
+Slack (MET) :             2.846ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.963ns  (logic 0.259ns (13.194%)  route 1.704ns (86.806%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3456,44 +3444,44 @@ Slack (MET) :             3.418ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
+                         net (fo=176, routed)         1.704     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X35Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDPE (Recov_fdpe_C_PRE)     -0.178     9.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.595    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.719    
   -------------------------------------------------------------------
-                         slack                                  3.418    
+                         slack                                  2.846    
 
-Slack (MET) :             3.455ns  (required time - arrival time)
+Slack (MET) :             3.215ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
+  Data Path Delay:        1.591ns  (logic 0.259ns (16.280%)  route 1.332ns (83.720%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3511,44 +3499,44 @@ Slack (MET) :             3.455ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
+                         net (fo=176, routed)         1.332     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
+    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
+    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.106    
+                         arrival time                          -6.347    
   -------------------------------------------------------------------
-                         slack                                  3.455    
+                         slack                                  3.215    
 
-Slack (MET) :             3.455ns  (required time - arrival time)
+Slack (MET) :             3.215ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
+  Data Path Delay:        1.591ns  (logic 0.259ns (16.280%)  route 1.332ns (83.720%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3566,44 +3554,44 @@ Slack (MET) :             3.455ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
+                         net (fo=176, routed)         1.332     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
+    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
+    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.106    
+                         arrival time                          -6.347    
   -------------------------------------------------------------------
-                         slack                                  3.455    
+                         slack                                  3.215    
 
-Slack (MET) :             3.568ns  (required time - arrival time)
+Slack (MET) :             3.217ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.238ns  (logic 0.259ns (20.929%)  route 0.979ns (79.071%))
+  Data Path Delay:        1.589ns  (logic 0.259ns (16.302%)  route 1.330ns (83.698%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3621,47 +3609,47 @@ Slack (MET) :             3.568ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.979     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
+                         net (fo=176, routed)         1.330     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
+    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
+    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -5.993    
+                         arrival time                          -6.344    
   -------------------------------------------------------------------
-                         slack                                  3.568    
+                         slack                                  3.217    
 
-Slack (MET) :             3.584ns  (required time - arrival time)
+Slack (MET) :             3.217ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.225ns  (logic 0.259ns (21.144%)  route 0.966ns (78.856%))
+  Data Path Delay:        1.589ns  (logic 0.259ns (16.302%)  route 1.330ns (83.698%))
   Logic Levels:           0  
-  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3676,34 +3664,34 @@ Slack (MET) :             3.584ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.966     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
+                         net (fo=176, routed)         1.330     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
-                         clock pessimism              0.253     9.812    
-                         clock uncertainty           -0.035     9.776    
-    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
+                         clock pessimism              0.253     9.809    
+                         clock uncertainty           -0.035     9.773    
+    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
   -------------------------------------------------------------------
-                         required time                          9.564    
-                         arrival time                          -5.981    
+                         required time                          9.561    
+                         arrival time                          -6.344    
   -------------------------------------------------------------------
-                         slack                                  3.584    
+                         slack                                  3.217    
 
 
 
@@ -3711,7 +3699,7 @@ Slack (MET) :             3.584ns  (required time - arrival time)
 
 Min Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
@@ -3719,7 +3707,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3732,14 +3720,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3747,20 +3735,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
@@ -3768,7 +3756,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3781,14 +3769,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3796,20 +3784,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
@@ -3817,7 +3805,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3830,14 +3818,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3845,20 +3833,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
@@ -3866,7 +3854,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3879,14 +3867,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3894,20 +3882,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
@@ -3915,7 +3903,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3928,14 +3916,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3943,20 +3931,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
@@ -3964,7 +3952,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3977,14 +3965,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3992,20 +3980,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
@@ -4013,7 +4001,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -4026,14 +4014,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -4041,18 +4029,18 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
 Slack (MET) :             0.228ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
@@ -4075,9 +4063,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
     SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
   -------------------------------------------------------------------    -------------------
@@ -4090,9 +4078,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
     SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                          clock pessimism             -0.184     2.392    
@@ -4124,9 +4112,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
     SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
   -------------------------------------------------------------------    -------------------
@@ -4139,9 +4127,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
     SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                          clock pessimism             -0.184     2.392    
@@ -4152,20 +4140,20 @@ Slack (MET) :             0.228ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.228    
 
-Slack (MET) :             0.247ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
+Slack (MET) :             0.256ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                             (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                             (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.207ns  (logic 0.100ns (48.397%)  route 0.107ns (51.603%))
+  Data Path Delay:        0.201ns  (logic 0.100ns (49.870%)  route 0.101ns (50.130%))
   Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.501ns
-    Source Clock Delay      (SCD):    2.127ns
-    Clock Pessimism Removal (CPR):    0.344ns
+  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.575ns
+    Source Clock Delay      (SCD):    2.179ns
+    Clock Pessimism Removal (CPR):    0.381ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
@@ -4173,33 +4161,33 @@ Slack (MET) :             0.247ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.630     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X44Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.682     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
+    SLICE_X43Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.227 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.107     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X47Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
+    SLICE_X43Y94         FDPE (Prop_fdpe_C_Q)         0.100     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
+                         net (fo=12, routed)          0.101     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+    SLICE_X44Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.344     2.156    
-    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.921     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
+    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
+                         clock pessimism             -0.381     2.193    
+    SLICE_X44Y94         FDCE (Remov_fdce_C_CLR)     -0.069     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
   -------------------------------------------------------------------
-                         required time                         -2.087    
-                         arrival time                           2.334    
+                         required time                         -2.124    
+                         arrival time                           2.380    
   -------------------------------------------------------------------
-                         slack                                  0.247    
+                         slack                                  0.256    
 
 
 
@@ -4838,7 +4826,7 @@ Slack (MET) :             0.281ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.281    
 
-Slack (MET) :             0.282ns  (arrival time - required time)
+Slack (MET) :             0.290ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                             (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
@@ -4846,7 +4834,7 @@ Slack (MET) :             0.282ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.263ns  (logic 0.100ns (37.986%)  route 0.163ns (62.014%))
+  Data Path Delay:        0.271ns  (logic 0.100ns (36.962%)  route 0.171ns (63.038%))
   Logic Levels:           0  
   Clock Path Skew:        0.031ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.606ns
@@ -4864,7 +4852,7 @@ Slack (MET) :             0.282ns  (arrival time - required time)
     SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.163     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+                         net (fo=12, routed)          0.171     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
     SLICE_X52Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -4879,9 +4867,9 @@ Slack (MET) :             0.282ns  (arrival time - required time)
     SLICE_X52Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
   -------------------------------------------------------------------
                          required time                         -2.103    
-                         arrival time                           2.386    
+                         arrival time                           2.393    
   -------------------------------------------------------------------
-                         slack                                  0.282    
+                         slack                                  0.290    
 
 Slack (MET) :             0.294ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
@@ -5198,19 +5186,19 @@ Slack (MET) :             0.294ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.294    
 
-Slack (MET) :             0.299ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
+Slack (MET) :             0.297ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
+                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                             (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.244ns  (logic 0.100ns (41.031%)  route 0.144ns (58.969%))
+  Data Path Delay:        0.261ns  (logic 0.100ns (38.334%)  route 0.161ns (61.666%))
   Logic Levels:           0  
   Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.640ns
-    Source Clock Delay      (SCD):    2.156ns
+    Destination Clock Delay (DCD):    2.606ns
+    Source Clock Delay      (SCD):    2.122ns
     Clock Pessimism Removal (CPR):    0.470ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -5220,12 +5208,12 @@ Slack (MET) :             0.299ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X43Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
+                         net (fo=482, routed)         0.596     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
+    SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.100     2.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.144     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
-    SLICE_X45Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
+    SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
+                         net (fo=12, routed)          0.161     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+    SLICE_X50Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -5233,15 +5221,15 @@ Slack (MET) :             0.299ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
-                         clock pessimism             -0.470     2.170    
-    SLICE_X45Y103        FDCE (Remov_fdce_C_CLR)     -0.069     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
+                         net (fo=482, routed)         0.815     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
+    SLICE_X50Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
+                         clock pessimism             -0.470     2.136    
+    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
   -------------------------------------------------------------------
-                         required time                         -2.101    
-                         arrival time                           2.400    
+                         required time                         -2.086    
+                         arrival time                           2.383    
   -------------------------------------------------------------------
-                         slack                                  0.299    
+                         slack                                  0.297    
 
 
 
@@ -5260,9 +5248,9 @@ Min Delay             7 Endpoints
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
@@ -5285,37 +5273,37 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/Q
+                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in
+    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_in_reg[0]_i_1/O
+                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.711ns  (logic 0.223ns (31.380%)  route 0.488ns (68.620%))
+  Data Path Delay:        0.718ns  (logic 0.223ns (31.048%)  route 0.495ns (68.952%))
   Logic Levels:           0  
   Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.551ns
@@ -5334,35 +5322,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.488     5.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.495     5.472    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.623ns  (logic 0.223ns (35.780%)  route 0.400ns (64.220%))
+  Data Path Delay:        0.627ns  (logic 0.223ns (35.578%)  route 0.404ns (64.422%))
   Logic Levels:           0  
   Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.381ns
@@ -5381,38 +5369,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.400     5.377    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.404     5.380    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
+  Data Path Delay:        0.603ns  (logic 0.223ns (36.970%)  route 0.380ns (63.030%))
   Logic Levels:           0  
-  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.549ns
+  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.381ns
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5428,38 +5416,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
+                         net (fo=1, routed)           0.380     5.357    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.491ns  (logic 0.223ns (45.411%)  route 0.268ns (54.589%))
+  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
   Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
+  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.549ns
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5475,31 +5463,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.268     5.245    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/out
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
@@ -5522,35 +5510,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.411ns  (logic 0.223ns (54.289%)  route 0.188ns (45.711%))
+  Data Path Delay:        0.413ns  (logic 0.223ns (53.958%)  route 0.190ns (46.042%))
   Logic Levels:           0  
   Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.381ns
@@ -5569,26 +5557,26 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.188     5.164    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/Q
+                         net (fo=2, routed)           0.190     5.167    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/in0
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/clk
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
 
 
 
@@ -5597,13 +5585,13 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
+  Data Path Delay:        0.200ns  (logic 0.100ns (49.929%)  route 0.100ns (50.071%))
   Logic Levels:           0  
   Clock Path Skew:        0.375ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.504ns
@@ -5622,31 +5610,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.098     2.326    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/Q
+                         net (fo=2, routed)           0.100     2.329    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/in0
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/clk
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
@@ -5669,38 +5657,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.236ns  (logic 0.100ns (42.360%)  route 0.136ns (57.640%))
+  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
   Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
+  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.574ns
     Source Clock Delay      (SCD):    2.128ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5716,38 +5704,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.136     2.365    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/out
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
+  Data Path Delay:        0.288ns  (logic 0.100ns (34.698%)  route 0.188ns (65.302%))
   Logic Levels:           0  
-  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
+  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.504ns
     Source Clock Delay      (SCD):    2.128ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5763,35 +5751,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
+                         net (fo=1, routed)           0.188     2.417    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.293ns  (logic 0.100ns (34.100%)  route 0.193ns (65.900%))
+  Data Path Delay:        0.296ns  (logic 0.100ns (33.807%)  route 0.196ns (66.193%))
   Logic Levels:           0  
   Clock Path Skew:        0.375ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.504ns
@@ -5810,35 +5798,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.193     2.422    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.196     2.424    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.336ns  (logic 0.100ns (29.794%)  route 0.236ns (70.206%))
+  Data Path Delay:        0.342ns  (logic 0.100ns (29.220%)  route 0.242ns (70.780%))
   Logic Levels:           0  
   Clock Path Skew:        0.447ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.576ns
@@ -5857,31 +5845,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.236     2.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.242     2.471    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
@@ -5904,28 +5892,28 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/Q
+                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in
+    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_in_reg[0]_i_1/O
+                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -5983,20 +5971,20 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.203ns  (logic 0.713ns (59.293%)  route 0.490ns (40.707%))
+  Data Path Delay:        1.166ns  (logic 0.704ns (60.400%)  route 0.462ns (39.600%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6017,23 +6005,23 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
+    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.490     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
+                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
+                         net (fo=1, routed)           0.462     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
+    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
+    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
@@ -6075,9 +6063,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
 
@@ -6121,20 +6109,20 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
+  Data Path Delay:        1.082ns  (logic 0.713ns (65.884%)  route 0.369ns (34.116%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6155,32 +6143,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
+                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
+                         net (fo=1, routed)           0.369     5.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.713ns (66.434%)  route 0.360ns (33.566%))
+  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6201,32 +6189,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
-                         net (fo=1, routed)           0.360     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
+                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
+                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.069ns  (logic 0.704ns (65.837%)  route 0.365ns (34.163%))
+  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6246,33 +6234,33 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
+                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
   -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.365     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
+    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
+                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
+                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
+  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6293,32 +6281,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
+                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
+                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
+  Data Path Delay:        1.003ns  (logic 0.713ns (71.121%)  route 0.290ns (28.879%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6338,24 +6326,24 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
+                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
+    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
   -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
-                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
+    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
+                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
+                         net (fo=1, routed)           0.290     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
@@ -6397,9 +6385,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
 
@@ -6448,23 +6436,23 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.784%)  route 0.108ns (54.216%))
+  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
   Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
+  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.506ns
     Source Clock Delay      (SCD):    2.158ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -6482,35 +6470,35 @@ Slack:                    inf
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
+    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.108     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
+    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
+                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
+    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
+    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
+  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
   Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
+  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.503ns
+    Source Clock Delay      (SCD):    2.156ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -6526,23 +6514,23 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
+                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
+    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
+    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
+                         net (fo=19, routed)          0.103     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
+    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
+    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
@@ -6583,9 +6571,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.851     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
 
@@ -6628,57 +6616,12 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C
 
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.377%)  route 0.111ns (52.623%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
-                         net (fo=19, routed)          0.111     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
-
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
@@ -6718,9 +6661,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C
 
@@ -6763,9 +6706,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C
 
@@ -6808,9 +6751,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
 
@@ -6853,12 +6796,57 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
 
+Slack:                    inf
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
+                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Path Group:             (none)
+  Path Type:              Hold (Min at Fast Process Corner)
+  Data Path Delay:        0.223ns  (logic 0.091ns (40.848%)  route 0.132ns (59.152%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.501ns
+    Source Clock Delay      (SCD):    2.154ns
+    Clock Pessimism Removal (CPR):    -0.000ns
+  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
+    Total System Jitter     (TSJ):    0.071ns
+    Total Input Jitter      (TIJ):    0.000ns
+    Discrete Jitter          (DJ):    0.000ns
+    Phase Error              (PE):    0.000ns
+  Timing Exception:       False Path
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                      0.000     0.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         0.628     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
+    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
+  -------------------------------------------------------------------    -------------------
+    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.091     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
+                         net (fo=1, routed)           0.132     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
+    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
+  -------------------------------------------------------------------    -------------------
+
+                         (clock clk_sys_in_diff[0] rise edge)
+                                                      0.000     0.000 r  
+    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
+                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
+    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
+
 
 
 
@@ -6878,11 +6866,11 @@ Max Delay Paths
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6901,15 +6889,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -6918,16 +6906,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6946,15 +6934,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -6963,16 +6951,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6991,15 +6979,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7008,16 +6996,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7036,15 +7024,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7053,16 +7041,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7081,15 +7069,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7098,16 +7086,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7126,15 +7114,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7143,16 +7131,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7171,15 +7159,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7188,16 +7176,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7216,15 +7204,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7233,16 +7221,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7261,15 +7249,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7278,16 +7266,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7306,15 +7294,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7323,7 +7311,7 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
 
 
 
@@ -7357,9 +7345,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X40Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7402,9 +7390,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7447,9 +7435,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.633     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
   -------------------------------------------------------------------    -------------------
@@ -7492,9 +7480,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X39Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7537,9 +7525,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7582,9 +7570,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -7627,9 +7615,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7672,9 +7660,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.628     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
     SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
   -------------------------------------------------------------------    -------------------
@@ -7717,9 +7705,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X39Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7762,9 +7750,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -7787,7 +7775,7 @@ Slack:                    inf
 
 --------------------------------------------------------------------------------------
 Path Group:  (none)
-From Clock:  clk_out_lf1_mmcm_sys_clk
+From Clock:  clk_out_lf_mmcm_sys_clk_wiz
   To Clock:  
 
 Max Delay             1 Endpoint
@@ -7798,33 +7786,33 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                            (clock source 'clk_out_lf_mmcm_sys_clk_wiz'  {rise@0.000ns fall@80.000ns period=160.000ns})
   Destination:            clk_sys_out
                             (output port)
   Path Group:             (none)
   Path Type:              Max at Slow Process Corner
   Data Path Delay:        7.970ns  (logic 2.730ns (34.248%)  route 5.241ns (65.752%))
   Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.200ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk fall edge)
-                                                     83.333    83.333 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    83.333 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    85.269    mmcm_sys_clk_wiz/inst/clk_sys
+                         (clock clk_out_lf_mmcm_sys_clk_wiz fall edge)
+                                                     80.000    80.000 f  
+    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 f  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.936    81.936    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -4.498    80.771 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           2.469    83.240    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    83.333 f  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           2.772    86.105    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         2.637    88.741 f  OBUF_sys_clk/O
-                         net (fo=0)                   0.000    88.741    clk_sys_out
+                                                     -4.498    77.438 f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                         net (fo=1, routed)           2.469    79.907    mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    80.000 f  mmcm_sys_clk/inst/clkout1_buf/O
+                         net (fo=1, routed)           2.772    82.772    clk_lf
+    Y23                  OBUF (Prop_obuf_I_O)         2.637    85.408 f  OBUF_sys_clk/O
+                         net (fo=0)                   0.000    85.408    clk_sys_out
     Y23                                                               f  clk_sys_out (OUT)
   -------------------------------------------------------------------    -------------------
 
@@ -7835,31 +7823,31 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                            (clock source 'clk_out_lf_mmcm_sys_clk_wiz'  {rise@0.000ns fall@80.000ns period=160.000ns})
   Destination:            clk_sys_out
                             (output port)
   Path Group:             (none)
   Path Type:              Min at Fast Process Corner
   Data Path Delay:        3.419ns  (logic 1.334ns (39.011%)  route 2.086ns (60.989%))
   Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.200ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk rise edge)
+                         (clock clk_out_lf_mmcm_sys_clk_wiz rise edge)
                                                       0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
+    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           0.959     0.959    clk_6MHz
+                                                     -1.914    -1.153 r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk/inst/clkout1_buf/O
+                         net (fo=1, routed)           0.959     0.959    clk_lf
     Y23                  OBUF (Prop_obuf_I_O)         1.308     2.266 r  OBUF_sys_clk/O
                          net (fo=0)                   0.000     2.266    clk_sys_out
     Y23                                                               r  clk_sys_out (OUT)
@@ -7871,7 +7859,7 @@ Slack:                    inf
 
 --------------------------------------------------------------------------------------
 Path Group:  (none)
-From Clock:  clkfbout_mmcm_sys_clk
+From Clock:  clkfbout_mmcm_sys_clk_wiz
   To Clock:  
 
 Max Delay             1 Endpoint
@@ -7882,31 +7870,31 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                            (clock source 'clkfbout_mmcm_sys_clk_wiz'  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   Path Group:             (none)
   Path Type:              Max at Slow Process Corner
   Data Path Delay:        4.498ns  (logic 0.093ns (2.068%)  route 4.405ns (97.932%))
   Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.076ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk fall edge)
-                                                     25.000    25.000 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    26.936    mmcm_sys_clk_wiz/inst/clk_sys
+                         (clock clkfbout_mmcm_sys_clk_wiz fall edge)
+                                                      2.500     2.500 f  
+    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 f  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.936     4.436    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -4.498    22.438 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           2.469    24.907    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    25.000 f  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           1.936    26.936    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+                                                     -4.498    -0.062 f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                         net (fo=1, routed)           2.469     2.407    mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.500 f  mmcm_sys_clk/inst/clkf_buf/O
+                         net (fo=1, routed)           1.936     4.436    mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz
+    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   -------------------------------------------------------------------    -------------------
 
 
@@ -7916,31 +7904,31 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                            (clock source 'clkfbout_mmcm_sys_clk_wiz'  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   Path Group:             (none)
   Path Type:              Min at Fast Process Corner
   Data Path Delay:        1.914ns  (logic 0.026ns (1.358%)  route 1.888ns (98.642%))
   Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.076ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk rise edge)
+                         (clock clkfbout_mmcm_sys_clk_wiz rise edge)
                                                       0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
+    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+                                                     -1.914    -1.153 r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk/inst/clkf_buf/O
+                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz
+    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   -------------------------------------------------------------------    -------------------
 
 
@@ -7960,13 +7948,13 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
                             (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        3.690ns  (logic 0.000ns (0.000%)  route 3.690ns (100.000%))
+  Data Path Delay:        3.687ns  (logic 0.000ns (0.000%)  route 3.687ns (100.000%))
   Logic Levels:           0  
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -7976,20 +7964,20 @@ Slack:                    inf
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           3.690     3.690    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
+                         net (fo=1, routed)           3.687     3.687    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in0[0]
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -7998,13 +7986,13 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
                             (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.014ns  (logic 0.000ns (0.000%)  route 2.014ns (100.000%))
+  Data Path Delay:        2.006ns  (logic 0.000ns (0.000%)  route 2.006ns (100.000%))
   Logic Levels:           0  
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8014,20 +8002,20 @@ Slack:                    inf
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           2.014     2.014    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
+                         net (fo=1, routed)           2.006     2.006    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in0[0]
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -8052,7 +8040,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8063,13 +8051,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8088,7 +8076,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8099,13 +8087,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8124,7 +8112,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8135,13 +8123,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8160,7 +8148,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8171,13 +8159,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8196,7 +8184,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8207,13 +8195,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8232,7 +8220,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.335ns  (logic 0.237ns (10.152%)  route 2.098ns (89.848%))
+  Data Path Delay:        2.332ns  (logic 0.237ns (10.164%)  route 2.095ns (89.836%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8243,13 +8231,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.214     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.214     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8268,7 +8256,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8279,9 +8267,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8300,7 +8288,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8311,9 +8299,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8332,7 +8320,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8343,9 +8331,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8364,7 +8352,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.232ns  (logic 0.043ns (1.927%)  route 2.189ns (98.073%))
+  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8375,9 +8363,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.581     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.581     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
   -------------------------------------------------------------------    -------------------
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx
index 42ac8b7..0f60b73 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb
index c931f89..739a401 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
index 239294f..007fd8a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
+| Date         : Thu Dec 12 15:39:42 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation
 | Design       : KC705_top
@@ -144,7 +144,7 @@ Table of Contents
 
     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-      2.171        0.000                      0                 2031        0.054        0.000                      0                 2015        1.732        0.000                       0                  1039  
+      2.157        0.000                      0                 2031        0.054        0.000                      0                 2015        1.100        0.000                       0                  1039  
 
 
 All user specified timing constraints are met.
@@ -159,9 +159,9 @@ Clock
 -----                                                                                       ------------         ----------      --------------
 clk_sys_in_diff[0]                                                                          {0.000 2.500}        5.000           200.000         
 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-mmcm_sys_clk_wiz/inst/clk_sys                                                               {0.000 5.000}        10.000          100.000         
-  clk_out_lf1_mmcm_sys_clk                                                                  {0.000 83.333}       166.667         6.000           
-  clkfbout_mmcm_sys_clk                                                                     {0.000 25.000}       50.000          20.000          
+mmcm_sys_clk/inst/clk_in                                                                    {0.000 2.500}        5.000           200.000         
+  clk_out_lf_mmcm_sys_clk_wiz                                                               {0.000 80.000}       160.000         6.250           
+  clkfbout_mmcm_sys_clk_wiz                                                                 {0.000 2.500}        5.000           200.000         
 
 
 ------------------------------------------------------------------------------------------------
@@ -171,11 +171,11 @@ mmcm_sys_clk_wiz/inst/clk_sys
 
 Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
 -----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_in_diff[0]                                                                                2.171        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.615        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
-mmcm_sys_clk_wiz/inst/clk_sys                                                                                                                                                                                                                 3.000        0.000                       0                     1  
-  clk_out_lf1_mmcm_sys_clk                                                                                                                                                                                                                   46.693        0.000                       0                     2  
-  clkfbout_mmcm_sys_clk                                                                                                                                                                                                                      48.592        0.000                       0                     3  
+clk_sys_in_diff[0]                                                                                2.157        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
+dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.679        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
+mmcm_sys_clk/inst/clk_in                                                                                                                                                                                                                      1.100        0.000                       0                     1  
+  clk_out_lf_mmcm_sys_clk_wiz                                                                                                                                                                                                                53.360        0.000                       0                     2  
+  clkfbout_mmcm_sys_clk_wiz                                                                                                                                                                                                                   3.592        0.000                       0                     3  
 
 
 ------------------------------------------------------------------------------------------------
@@ -196,7 +196,7 @@ clk_sys_in_diff[0]
 
 Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
 ----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                3.382        0.000                      0                  105        0.082        0.000                      0                  105  
+**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                2.760        0.000                      0                  105        0.090        0.000                      0                  105  
 **async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.448        0.000                      0                  100        0.281        0.000                      0                  100  
 
 
@@ -219,8 +219,8 @@ Path Group
 
 Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
 ----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_out_lf1_mmcm_sys_clk                                                                                                                                                                
-(none)                                                                                      clkfbout_mmcm_sys_clk                                                                                                                                                                   
+(none)                                                                                      clk_out_lf_mmcm_sys_clk_wiz                                                                                                                                                             
+(none)                                                                                      clkfbout_mmcm_sys_clk_wiz                                                                                                                                                               
 (none)                                                                                                                                                                                  clk_sys_in_diff[0]                                                                          
 (none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
 
@@ -235,7 +235,7 @@ Path Group
 From Clock:  clk_sys_in_diff[0]
   To Clock:  clk_sys_in_diff[0]
 
-Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
 Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
 PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
@@ -243,7 +243,7 @@ PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Vio
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             2.171ns  (required time - arrival time)
+Slack (MET) :             2.157ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
@@ -251,7 +251,7 @@ Slack (MET) :             2.171ns  (required time - arrival time)
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.542ns  (logic 0.711ns (27.969%)  route 1.831ns (72.031%))
+  Data Path Delay:        2.556ns  (logic 0.711ns (27.820%)  route 1.845ns (72.180%))
   Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
   Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
@@ -269,24 +269,24 @@ Slack (MET) :             2.171ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.353     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     6.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
-                         net (fo=1, routed)           0.344     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
-    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.357     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
+                         net (fo=1, routed)           0.344     7.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
+    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
     SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
@@ -294,9 +294,9 @@ Slack (MET) :             2.171ns  (required time - arrival time)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.326     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                          clock pessimism              0.253     9.639    
@@ -304,24 +304,24 @@ Slack (MET) :             2.171ns  (required time - arrival time)
     SLICE_X37Y100        FDCE (Setup_fdce_C_D)        0.034     9.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
   -------------------------------------------------------------------
                          required time                          9.637    
-                         arrival time                          -7.467    
+                         arrival time                          -7.480    
   -------------------------------------------------------------------
-                         slack                                  2.171    
+                         slack                                  2.157    
 
-Slack (MET) :             2.328ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
+Slack (MET) :             2.413ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.756ns  (logic 0.500ns (18.145%)  route 2.256ns (81.855%))
-  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
+  Data Path Delay:        2.548ns  (logic 0.711ns (27.909%)  route 1.837ns (72.091%))
+  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
+  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.925ns
+    Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -334,55 +334,57 @@ Slack (MET) :             2.328ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
+    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.054     7.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
-                         net (fo=1, routed)           0.278     7.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
-    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
+    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.460     7.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
+                         net (fo=1, routed)           0.233     7.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
+    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
-                         clock pessimism              0.253     9.807    
-                         clock uncertainty           -0.035     9.771    
-    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
+                         clock pessimism              0.328     9.887    
+                         clock uncertainty           -0.035     9.851    
+    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.837    
-                         arrival time                          -7.509    
+                         required time                          9.885    
+                         arrival time                          -7.472    
   -------------------------------------------------------------------
-                         slack                                  2.328    
+                         slack                                  2.413    
 
-Slack (MET) :             2.444ns  (required time - arrival time)
+Slack (MET) :             2.511ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.517ns  (logic 0.711ns (28.247%)  route 1.806ns (71.753%))
-  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+  Data Path Delay:        2.446ns  (logic 0.705ns (28.817%)  route 1.741ns (71.183%))
+  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
+  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -397,57 +399,57 @@ Slack (MET) :             2.444ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
-                         net (fo=1, routed)           0.212     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
-    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.366     6.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
+                         net (fo=1, routed)           0.232     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
+    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
+                         net (fo=1, routed)           0.000     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
+                         clock pessimism              0.328     9.884    
+                         clock uncertainty           -0.035     9.848    
+    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
   -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.442    
+                         required time                          9.882    
+                         arrival time                          -7.371    
   -------------------------------------------------------------------
-                         slack                                  2.444    
+                         slack                                  2.511    
 
-Slack (MET) :             2.461ns  (required time - arrival time)
+Slack (MET) :             2.511ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.526ns  (logic 0.563ns (22.291%)  route 1.963ns (77.709%))
-  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+  Data Path Delay:        2.449ns  (logic 0.606ns (24.743%)  route 1.843ns (75.257%))
+  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
+  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -462,55 +464,57 @@ Slack (MET) :             2.461ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
-                         net (fo=2, routed)           0.371     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
-    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.460     7.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
+                         net (fo=1, routed)           0.240     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
+    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
+                         net (fo=1, routed)           0.000     7.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
+                         clock pessimism              0.328     9.887    
+                         clock uncertainty           -0.035     9.851    
+    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
   -------------------------------------------------------------------
-                         required time                          9.911    
-                         arrival time                          -7.450    
+                         required time                          9.885    
+                         arrival time                          -7.374    
   -------------------------------------------------------------------
-                         slack                                  2.461    
+                         slack                                  2.511    
 
-Slack (MET) :             2.490ns  (required time - arrival time)
+Slack (MET) :             2.521ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                             (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.563ns  (logic 0.395ns (15.414%)  route 2.168ns (84.586%))
+  Data Path Delay:        2.562ns  (logic 0.395ns (15.417%)  route 2.167ns (84.583%))
   Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -525,53 +529,53 @@ Slack (MET) :             2.490ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
     SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.043     7.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
-                         net (fo=1, routed)           0.190     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
-                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
+                         net (fo=12, routed)          0.805     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
+    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
+                         net (fo=2, routed)           0.350     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
+    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
+                         net (fo=22, routed)          0.641     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
+    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     6.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
+                         net (fo=2, routed)           0.371     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
+    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.033     9.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
+                         clock pessimism              0.253     9.807    
+                         clock uncertainty           -0.035     9.771    
+    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.806    
+                         required time                          9.836    
                          arrival time                          -7.316    
   -------------------------------------------------------------------
-                         slack                                  2.490    
+                         slack                                  2.521    
 
-Slack (MET) :             2.492ns  (required time - arrival time)
+Slack (MET) :             2.537ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.494ns  (logic 0.658ns (26.386%)  route 1.836ns (73.614%))
-  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
+  Data Path Delay:        2.448ns  (logic 0.606ns (24.751%)  route 1.842ns (75.249%))
+  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
   Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
     Source Clock Delay      (SCD):    4.925ns
@@ -588,57 +592,59 @@ Slack (MET) :             2.492ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
   -------------------------------------------------------------------    -------------------
     SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.047     7.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
-    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
+                         net (fo=12, routed)          0.458     5.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
+    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
+                         net (fo=5, routed)           0.358     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
+    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
+                         net (fo=1, routed)           0.328     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
+    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
+                         net (fo=22, routed)          0.368     6.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
+    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.043     6.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
+                         net (fo=1, routed)           0.331     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
+    SLICE_X38Y98         LUT3 (Prop_lut3_I1_O)        0.043     7.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
+                         net (fo=1, routed)           0.000     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                          clock pessimism              0.328     9.882    
                          clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
+    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
   -------------------------------------------------------------------
                          required time                          9.910    
-                         arrival time                          -7.418    
+                         arrival time                          -7.373    
   -------------------------------------------------------------------
-                         slack                                  2.492    
+                         slack                                  2.537    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
+Slack (MET) :             2.547ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
+                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.437ns  (logic 0.705ns (28.929%)  route 1.732ns (71.071%))
-  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
+  Data Path Delay:        2.534ns  (logic 0.494ns (19.493%)  route 2.040ns (80.507%))
+  Logic Levels:           4  (LUT4=2 LUT6=2)
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.754ns
+    Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -651,58 +657,56 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
+    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.366     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     6.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
-                         net (fo=1, routed)           0.232     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
-                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
+    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
+                         net (fo=12, routed)          0.805     5.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
+    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
+                         net (fo=2, routed)           0.350     6.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
+    SLICE_X37Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
+                         net (fo=22, routed)          0.641     6.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
+    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.051     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
+                         net (fo=1, routed)           0.244     7.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
+    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.328     9.884    
-                         clock uncertainty           -0.035     9.848    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
+                         clock pessimism              0.253     9.807    
+                         clock uncertainty           -0.035     9.771    
+    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.882    
-                         arrival time                          -7.362    
+                         required time                          9.835    
+                         arrival time                          -7.288    
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         slack                                  2.547    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
+Slack (MET) :             2.549ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.440ns  (logic 0.606ns (24.839%)  route 1.834ns (75.161%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
+  Data Path Delay:        2.434ns  (logic 0.595ns (24.449%)  route 1.839ns (75.551%))
+  Logic Levels:           4  (LUT5=2 LUT6=2)
+  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.930ns
     Clock Pessimism Removal (CPR):    0.328ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -716,58 +720,56 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.632     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
+    SLICE_X37Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
-                         net (fo=1, routed)           0.240     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
-    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
+    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.223     5.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/Q
+                         net (fo=7, routed)           0.652     5.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/abort_rd_edge
+    SLICE_X38Y96         LUT5 (Prop_lut5_I2_O)        0.047     5.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_6/O
+                         net (fo=1, routed)           0.348     6.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
+    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.134     6.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1/O
+                         net (fo=22, routed)          0.561     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_1_n_0
+    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.054     6.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
+                         net (fo=1, routed)           0.278     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
+    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
+                         clock pessimism              0.328     9.882    
+                         clock uncertainty           -0.035     9.846    
+    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.364    
+                         required time                          9.912    
+                         arrival time                          -7.363    
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         slack                                  2.549    
 
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
+Slack (MET) :             2.580ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.181ns  (logic 0.352ns (16.137%)  route 1.829ns (83.864%))
-  Logic Levels:           3  (LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.929ns
+  Data Path Delay:        2.137ns  (logic 0.259ns (12.120%)  route 1.878ns (87.880%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+    Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -781,55 +783,49 @@ Slack (MET) :             2.521ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.631     4.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
+    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.223     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/Q
-                         net (fo=6, routed)           0.677     5.829    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[11]
-    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.043     5.872 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2/O
-                         net (fo=5, routed)           0.565     6.437    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2_n_0
-    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.043     6.480 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6/O
-                         net (fo=5, routed)           0.587     7.067    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
-    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.043     7.110 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]_i_1/O
-                         net (fo=1, routed)           0.000     7.110    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
+    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
+                         net (fo=176, routed)         1.878     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     9.379    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/C
-                         clock pessimism              0.253     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.034     9.631    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.631    
-                         arrival time                          -7.110    
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.304     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]
   -------------------------------------------------------------------
-                         slack                                  2.521    
+                         required time                          9.472    
+                         arrival time                          -6.893    
+  -------------------------------------------------------------------
+                         slack                                  2.580    
 
-Slack (MET) :             2.543ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
+Slack (MET) :             2.580ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.069ns  (logic 0.395ns (19.089%)  route 1.674ns (80.911%))
-  Logic Levels:           4  (LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns = ( 9.381 - 5.000 ) 
+  Data Path Delay:        2.137ns  (logic 0.259ns (12.120%)  route 1.878ns (87.880%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.326ns
+    Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
     Total Input Jitter      (TIJ):    0.000ns
@@ -842,42 +838,34 @@ Slack (MET) :             2.543ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
+    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.223     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/Q
-                         net (fo=3, routed)           0.540     5.518    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[16]
-    SLICE_X41Y100        LUT6 (Prop_lut6_I1_O)        0.043     5.561 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
-                         net (fo=3, routed)           0.366     5.927    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
-    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.043     5.970 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
-                         net (fo=3, routed)           0.194     6.164    vio_mmcm_lock_reset/inst/DECODER_INST/s_den_o
-    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.043     6.207 f  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3/O
-                         net (fo=1, routed)           0.249     6.456    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3_n_0
-    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.043     6.499 r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_1/O
-                         net (fo=4, routed)           0.326     6.825    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
+    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
+                         net (fo=176, routed)         1.878     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     9.381    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/C
-                         clock pessimism              0.326     9.708    
-                         clock uncertainty           -0.035     9.672    
-    SLICE_X43Y101        FDRE (Setup_fdre_C_R)       -0.304     9.368    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
+    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.304     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]
   -------------------------------------------------------------------
-                         required time                          9.368    
-                         arrival time                          -6.825    
+                         required time                          9.472    
+                         arrival time                          -6.893    
   -------------------------------------------------------------------
-                         slack                                  2.543    
+                         slack                                  2.580    
 
 
 
@@ -906,9 +894,9 @@ Slack (MET) :             0.066ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
   -------------------------------------------------------------------    -------------------
@@ -926,9 +914,9 @@ Slack (MET) :             0.066ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
                          clock pessimism             -0.184     2.393    
@@ -960,9 +948,9 @@ Slack (MET) :             0.077ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.681     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
     SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -975,9 +963,9 @@ Slack (MET) :             0.077ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.920     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
     SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                          clock pessimism             -0.384     2.189    
@@ -989,15 +977,15 @@ Slack (MET) :             0.077ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.077    
 
-Slack (MET) :             0.079ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
+Slack (MET) :             0.082ns  (arrival time - required time)
+  Source:                 vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
+  Destination:            vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.229ns  (logic 0.091ns (39.788%)  route 0.138ns (60.212%))
+  Data Path Delay:        0.232ns  (logic 0.091ns (39.194%)  route 0.141ns (60.806%))
   Logic Levels:           0  
   Clock Path Skew:        0.139ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.502ns
@@ -1010,33 +998,33 @@ Slack (MET) :             0.079ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lock_reset/inst/bus_clk
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lck_rst/inst/bus_clk
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/Q
-                         net (fo=1, routed)           0.138     2.407    vio_mmcm_lock_reset/inst/DECODER_INST/Q[7]
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
+    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lck_rst/inst/bus_data_int_reg[7]/Q
+                         net (fo=1, routed)           0.141     2.411    vio_mmcm_lck_rst/inst/DECODER_INST/Q[7]
+    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]/C
                          clock pessimism             -0.184     2.317    
-    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]
+    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lck_rst/inst/DECODER_INST/probe_out_modified_reg[7]
   -------------------------------------------------------------------
                          required time                         -2.328    
-                         arrival time                           2.407    
+                         arrival time                           2.411    
   -------------------------------------------------------------------
-                         slack                                  0.079    
+                         slack                                  0.082    
 
 Slack (MET) :             0.082ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
@@ -1059,9 +1047,9 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.685     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -1074,9 +1062,9 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                          clock pessimism             -0.184     2.322    
@@ -1108,9 +1096,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
   -------------------------------------------------------------------    -------------------
@@ -1128,9 +1116,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
                          clock pessimism             -0.184     2.393    
@@ -1142,9 +1130,9 @@ Slack (MET) :             0.090ns  (arrival time - required time)
                          slack                                  0.090    
 
 Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
+  Source:                 vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
+  Destination:            vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
@@ -1162,30 +1150,30 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/sl_iport_i[1]
+    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
-                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test[5]
-    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
-                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
+    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
+                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_test[5]
+    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
+                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do[5]
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/sl_iport_i[1]
+    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
                          clock pessimism             -0.184     2.389    
-    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]
+    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lck_rst/inst/U_XSDB_SLAVE/reg_do_reg[5]
   -------------------------------------------------------------------
                          required time                         -2.449    
                          arrival time                           2.545    
@@ -1213,9 +1201,9 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -1233,9 +1221,9 @@ Slack (MET) :             0.095ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                          clock pessimism             -0.184     2.393    
@@ -1246,7 +1234,7 @@ Slack (MET) :             0.095ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.095    
 
-Slack (MET) :             0.098ns  (arrival time - required time)
+Slack (MET) :             0.097ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
@@ -1254,7 +1242,7 @@ Slack (MET) :             0.098ns  (arrival time - required time)
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.434ns  (logic 0.220ns (50.742%)  route 0.214ns (49.258%))
+  Data Path Delay:        0.433ns  (logic 0.220ns (50.765%)  route 0.213ns (49.235%))
   Logic Levels:           2  (CARRY4=1 LUT3=1)
   Clock Path Skew:        0.265ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -1267,14 +1255,14 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/Q
-                         net (fo=1, routed)           0.214     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
+                         net (fo=1, routed)           0.213     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
     SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.064     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3/O
                          net (fo=1, routed)           0.000     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3_n_0
     SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_O[3])
@@ -1287,9 +1275,9 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
     SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
                          clock pessimism             -0.184     2.393    
@@ -1298,12 +1286,12 @@ Slack (MET) :             0.098ns  (arrival time - required time)
                          required time                         -2.464    
                          arrival time                           2.562    
   -------------------------------------------------------------------
-                         slack                                  0.098    
+                         slack                                  0.097    
 
 Slack (MET) :             0.099ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
+  Destination:            vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             clk_sys_in_diff[0]
   Path Type:              Hold (Min at Fast Process Corner)
@@ -1321,30 +1309,30 @@ Slack (MET) :             0.099ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
-                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
-    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lock_reset/inst/DECODER_INST/data_info_probe_in[1]
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
+    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
+                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
+    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out[1]_i_1/O
+                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lck_rst/inst/DECODER_INST/data_info_probe_in[1]
+    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]/C
                          clock pessimism             -0.184     2.389    
-    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]
+    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lck_rst/inst/DECODER_INST/Bus_data_out_reg[1]
   -------------------------------------------------------------------
                          required time                         -2.449    
                          arrival time                           2.548    
@@ -1372,9 +1360,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.688     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -1387,9 +1375,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                          clock pessimism             -0.184     2.322    
@@ -1412,7 +1400,7 @@ Period(ns):         5.000
 Sources:            { clk_sys_in_diff[0] }
 
 Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_in_BUFG_inst/I
+Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_gl_BUFG_inst/I
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
 Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
@@ -1449,7 +1437,7 @@ High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1
 From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
 
-Setup :            0  Failing Endpoints,  Worst Slack       29.615ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack       29.679ns,  Total Violation        0.000ns
 Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
 PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
@@ -1457,7 +1445,7 @@ PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Vio
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             29.615ns  (required time - arrival time)
+Slack (MET) :             29.679ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
@@ -1465,7 +1453,7 @@ Slack (MET) :             29.615ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.310ns  (logic 0.796ns (24.045%)  route 2.514ns (75.955%))
+  Data Path Delay:        3.247ns  (logic 0.870ns (26.794%)  route 2.377ns (73.206%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1488,21 +1476,21 @@ Slack (MET) :             29.615ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.542     7.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.542     7.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
+                         net (fo=1, routed)           0.000     7.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
     SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1518,11 +1506,11 @@ Slack (MET) :             29.615ns  (required time - arrival time)
     SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
   -------------------------------------------------------------------
                          required time                         37.298    
-                         arrival time                          -7.683    
+                         arrival time                          -7.619    
   -------------------------------------------------------------------
-                         slack                                 29.615    
+                         slack                                 29.679    
 
-Slack (MET) :             29.619ns  (required time - arrival time)
+Slack (MET) :             29.682ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
@@ -1530,7 +1518,7 @@ Slack (MET) :             29.619ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.305ns  (logic 0.796ns (24.087%)  route 2.509ns (75.913%))
+  Data Path Delay:        3.241ns  (logic 0.870ns (26.842%)  route 2.371ns (73.158%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1553,21 +1541,21 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.536     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.536     7.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
+                         net (fo=1, routed)           0.000     7.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
     SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1583,11 +1571,11 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.064    37.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
   -------------------------------------------------------------------
                          required time                         37.296    
-                         arrival time                          -7.677    
+                         arrival time                          -7.613    
   -------------------------------------------------------------------
-                         slack                                 29.619    
+                         slack                                 29.682    
 
-Slack (MET) :             29.619ns  (required time - arrival time)
+Slack (MET) :             29.682ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
@@ -1595,7 +1583,7 @@ Slack (MET) :             29.619ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.306ns  (logic 0.796ns (24.080%)  route 2.510ns (75.920%))
+  Data Path Delay:        3.242ns  (logic 0.870ns (26.834%)  route 2.372ns (73.166%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1618,21 +1606,21 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.537     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.537     7.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
+                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
     SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1648,11 +1636,11 @@ Slack (MET) :             29.619ns  (required time - arrival time)
     SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
   -------------------------------------------------------------------
                          required time                         37.297    
-                         arrival time                          -7.678    
+                         arrival time                          -7.614    
   -------------------------------------------------------------------
-                         slack                                 29.619    
+                         slack                                 29.682    
 
-Slack (MET) :             29.624ns  (required time - arrival time)
+Slack (MET) :             29.688ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
@@ -1660,7 +1648,7 @@ Slack (MET) :             29.624ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.301ns  (logic 0.796ns (24.110%)  route 2.505ns (75.890%))
+  Data Path Delay:        3.238ns  (logic 0.870ns (26.868%)  route 2.368ns (73.132%))
   Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
   Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
@@ -1683,21 +1671,21 @@ Slack (MET) :             29.624ns  (required time - arrival time)
     SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
     SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.533     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.533     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
+                         net (fo=1, routed)           0.000     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
     SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
   -------------------------------------------------------------------    -------------------
 
@@ -1713,76 +1701,11 @@ Slack (MET) :             29.624ns  (required time - arrival time)
     SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
   -------------------------------------------------------------------
                          required time                         37.298    
-                         arrival time                          -7.674    
+                         arrival time                          -7.610    
   -------------------------------------------------------------------
-                         slack                                 29.624    
-
-Slack (MET) :             29.709ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.215ns  (logic 0.796ns (24.755%)  route 2.419ns (75.245%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
+                         slack                                 29.688    
 
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.447     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.588    
-  -------------------------------------------------------------------
-                         slack                                 29.709    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
@@ -1790,7 +1713,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1817,11 +1740,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1837,11 +1760,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
@@ -1849,7 +1772,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1876,11 +1799,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1896,11 +1819,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
@@ -1908,7 +1831,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1935,11 +1858,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
@@ -1955,11 +1878,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
@@ -1967,7 +1890,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -1994,11 +1917,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
@@ -2014,11 +1937,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
 
-Slack (MET) :             29.730ns  (required time - arrival time)
+Slack (MET) :             29.732ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
@@ -2026,7 +1949,7 @@ Slack (MET) :             29.730ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
+  Data Path Delay:        2.853ns  (logic 0.503ns (17.633%)  route 2.350ns (82.367%))
   Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
   Clock Path Skew:        0.017ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
@@ -2053,11 +1976,11 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                          net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
     SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=4, routed)           0.555     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
@@ -2073,9 +1996,74 @@ Slack (MET) :             29.730ns  (required time - arrival time)
     SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
   -------------------------------------------------------------------
                          required time                         36.898    
-                         arrival time                          -7.168    
+                         arrival time                          -7.166    
   -------------------------------------------------------------------
-                         slack                                 29.730    
+                         slack                                 29.732    
+
+Slack (MET) :             29.773ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
+                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
+                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+  Path Type:              Setup (Max at Slow Process Corner)
+  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
+  Data Path Delay:        3.152ns  (logic 0.870ns (27.602%)  route 2.282ns (72.398%))
+  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
+  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
+    Source Clock Delay      (SCD):    4.372ns
+    Clock Pessimism Removal (CPR):    0.531ns
+  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
+    Total System Jitter     (TSJ):    0.071ns
+    Total Input Jitter      (TIJ):    0.000ns
+    Discrete Jitter          (DJ):    0.000ns
+    Phase Error              (PE):    0.000ns
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                      0.000     0.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
+    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
+  -------------------------------------------------------------------    -------------------
+    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
+                         net (fo=50, routed)          0.730     5.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
+    SLICE_X45Y107        LUT4 (Prop_lut4_I2_O)        0.123     5.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
+                         net (fo=2, routed)           0.636     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
+    SLICE_X45Y108        LUT6 (Prop_lut6_I3_O)        0.043     6.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
+                         net (fo=1, routed)           0.000     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
+    SLICE_X45Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
+                                                      0.267     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
+                         net (fo=1, routed)           0.000     6.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
+    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
+                                                      0.053     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
+                         net (fo=4, routed)           0.470     6.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
+    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     6.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
+                         net (fo=7, routed)           0.447     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
+    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
+                         net (fo=1, routed)           0.000     7.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
+    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
+  -------------------------------------------------------------------    -------------------
+
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                     33.000    33.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
+    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
+                         clock pessimism              0.531    37.267    
+                         clock uncertainty           -0.035    37.232    
+    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
+  -------------------------------------------------------------------
+                         required time                         37.297    
+                         arrival time                          -7.524    
+  -------------------------------------------------------------------
+                         slack                                 29.773    
 
 
 
@@ -2314,19 +2302,19 @@ Slack (MET) :             0.091ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.091    
 
-Slack (MET) :             0.093ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
+Slack (MET) :             0.102ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.777%)  route 0.108ns (54.223%))
+  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
   Logic Levels:           0  
   Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
+    Destination Clock Delay (DCD):    2.639ns
+    Source Clock Delay      (SCD):    2.157ns
     Clock Pessimism Removal (CPR):    0.453ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -2336,12 +2324,12 @@ Slack (MET) :             0.093ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
+                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
+    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
-                         net (fo=2, routed)           0.108     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
+    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
+                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -2349,18 +2337,18 @@ Slack (MET) :             0.093ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.077     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
+                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
+                         clock pessimism             -0.453     2.186    
+    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
+                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
   -------------------------------------------------------------------
-                         required time                         -2.262    
-                         arrival time                           2.355    
+                         required time                         -2.256    
+                         arrival time                           2.358    
   -------------------------------------------------------------------
-                         slack                                  0.093    
+                         slack                                  0.102    
 
-Slack (MET) :             0.100ns  (arrival time - required time)
+Slack (MET) :             0.103ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
@@ -2368,7 +2356,7 @@ Slack (MET) :             0.100ns  (arrival time - required time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.450ns  (logic 0.128ns (28.452%)  route 0.322ns (71.548%))
+  Data Path Delay:        0.453ns  (logic 0.128ns (28.232%)  route 0.325ns (71.768%))
   Logic Levels:           1  (LUT5=1)
   Clock Path Skew:        0.263ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.713ns
@@ -2386,9 +2374,9 @@ Slack (MET) :             0.100ns  (arrival time - required time)
     SLICE_X41Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
-                         net (fo=25, routed)          0.322     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
-    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
-                         net (fo=1, routed)           0.000     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
+                         net (fo=25, routed)          0.325     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
+    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
+                         net (fo=1, routed)           0.000     2.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
     SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
   -------------------------------------------------------------------    -------------------
 
@@ -2403,19 +2391,19 @@ Slack (MET) :             0.100ns  (arrival time - required time)
     SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
   -------------------------------------------------------------------
                          required time                         -2.507    
-                         arrival time                           2.607    
+                         arrival time                           2.611    
   -------------------------------------------------------------------
-                         slack                                  0.100    
+                         slack                                  0.103    
 
-Slack (MET) :             0.102ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
+Slack (MET) :             0.105ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                             (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Hold (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
+  Data Path Delay:        0.265ns  (logic 0.100ns (37.722%)  route 0.165ns (62.278%))
   Logic Levels:           0  
   Clock Path Skew:        0.029ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.639ns
@@ -2430,11 +2418,11 @@ Slack (MET) :             0.102ns  (arrival time - required time)
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
+    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
+    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
+                         net (fo=2, routed)           0.165     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -2443,15 +2431,15 @@ Slack (MET) :             0.102ns  (arrival time - required time)
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                          clock pessimism             -0.453     2.186    
     SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
+                                                      0.131     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
   -------------------------------------------------------------------
-                         required time                         -2.256    
-                         arrival time                           2.358    
+                         required time                         -2.317    
+                         arrival time                           2.422    
   -------------------------------------------------------------------
-                         slack                                  0.102    
+                         slack                                  0.105    
 
 Slack (MET) :             0.108ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
@@ -2589,79 +2577,79 @@ High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      1
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-  To Clock:  mmcm_sys_clk_wiz/inst/clk_sys
+From Clock:  mmcm_sys_clk/inst/clk_in
+  To Clock:  mmcm_sys_clk/inst/clk_in
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         mmcm_sys_clk_wiz/inst/clk_sys
-Waveform(ns):       { 0.000 5.000 }
-Period(ns):         10.000
-Sources:            { mmcm_sys_clk_wiz/inst/clk_sys }
+Clock Name:         mmcm_sys_clk/inst/clk_in
+Waveform(ns):       { 0.000 2.500 }
+Period(ns):         5.000
+Sources:            { mmcm_sys_clk/inst/clk_in }
 
 Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
+Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
+High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKIN1
 
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  clk_out_lf1_mmcm_sys_clk
+From Clock:  clk_out_lf_mmcm_sys_clk_wiz
+  To Clock:  clk_out_lf_mmcm_sys_clk_wiz
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         clk_out_lf1_mmcm_sys_clk
-Waveform(ns):       { 0.000 83.333 }
-Period(ns):         166.667
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }
+Clock Name:         clk_out_lf_mmcm_sys_clk_wiz
+Waveform(ns):       { 0.000 80.000 }
+Period(ns):         160.000
+Sources:            { mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0 }
 
 Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I              n/a            1.408         166.667     165.258    BUFGCTRL_X0Y0    mmcm_sys_clk_wiz/inst/clkout1_buf/I
-Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         166.667     165.596    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
+Min Period  n/a     BUFG/I              n/a            1.408         160.000     158.592    BUFGCTRL_X0Y0    mmcm_sys_clk/inst/clkout1_buf/I
+Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         160.000     158.929    MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
 
 
 
 ---------------------------------------------------------------------------------------------------
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  clkfbout_mmcm_sys_clk
+From Clock:  clkfbout_mmcm_sys_clk_wiz
+  To Clock:  clkfbout_mmcm_sys_clk_wiz
 
 Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
 Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
+PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Pulse Width Checks
 --------------------------------------------------------------------------------------
-Clock Name:         clkfbout_mmcm_sys_clk
-Waveform(ns):       { 0.000 25.000 }
-Period(ns):         50.000
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }
+Clock Name:         clkfbout_mmcm_sys_clk_wiz
+Waveform(ns):       { 0.000 2.500 }
+Period(ns):         5.000
+Sources:            { mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT }
 
 Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y3    mmcm_sys_clk_wiz/inst/clkf_buf/I
-Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
+Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    mmcm_sys_clk/inst/clkf_buf/I
+Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
+Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
+Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
 
 
 
@@ -2971,34 +2959,6 @@ Slack (MET) :             4.358ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.358    
 
-Slack (MET) :             4.362ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.629ns  (logic 0.259ns (41.183%)  route 0.370ns (58.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.629    
-  -------------------------------------------------------------------
-                         slack                                  4.362    
-
 Slack (MET) :             4.371ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
@@ -3027,7 +2987,7 @@ Slack (MET) :             4.371ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.371    
 
-Slack (MET) :             4.394ns  (required time - arrival time)
+Slack (MET) :             4.396ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
@@ -3035,7 +2995,7 @@ Slack (MET) :             4.394ns  (required time - arrival time)
   Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
   Path Type:              Setup (Max at Slow Process Corner)
   Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.597ns  (logic 0.223ns (37.325%)  route 0.374ns (62.675%))
+  Data Path Delay:        0.595ns  (logic 0.223ns (37.452%)  route 0.372ns (62.548%))
   Logic Levels:           0  
   Timing Exception:       MaxDelay Path 5.000ns -datapath_only
 
@@ -3043,7 +3003,7 @@ Slack (MET) :             4.394ns  (required time - arrival time)
   -------------------------------------------------------------------    -------------------
     SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
     SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.374     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
+                         net (fo=1, routed)           0.372     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
     SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
   -------------------------------------------------------------------    -------------------
 
@@ -3051,9 +3011,9 @@ Slack (MET) :             4.394ns  (required time - arrival time)
     SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
   -------------------------------------------------------------------
                          required time                          4.991    
-                         arrival time                          -0.597    
+                         arrival time                          -0.595    
   -------------------------------------------------------------------
-                         slack                                  4.394    
+                         slack                                  4.396    
 
 Slack (MET) :             4.400ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
@@ -3111,6 +3071,34 @@ Slack (MET) :             4.412ns  (required time - arrival time)
   -------------------------------------------------------------------
                          slack                                  4.412    
 
+Slack (MET) :             4.464ns  (required time - arrival time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+  Path Type:              Setup (Max at Slow Process Corner)
+  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
+  Data Path Delay:        0.527ns  (logic 0.259ns (49.173%)  route 0.268ns (50.827%))
+  Logic Levels:           0  
+  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
+    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
+                         net (fo=1, routed)           0.268     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
+    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
+  -------------------------------------------------------------------    -------------------
+
+                         max delay                    5.000     5.000    
+    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
+  -------------------------------------------------------------------
+                         required time                          4.991    
+                         arrival time                          -0.527    
+  -------------------------------------------------------------------
+                         slack                                  4.464    
+
 Slack (MET) :             4.506ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                             (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
@@ -3148,22 +3136,22 @@ Path Group:  **async_default**
 From Clock:  clk_sys_in_diff[0]
   To Clock:  clk_sys_in_diff[0]
 
-Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
+Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
+Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
 ---------------------------------------------------------------------------------------------------
 
 
 Max Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             3.382ns  (required time - arrival time)
+Slack (MET) :             2.760ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
+  Data Path Delay:        2.046ns  (logic 0.259ns (12.660%)  route 1.787ns (87.340%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3181,44 +3169,44 @@ Slack (MET) :             3.382ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
+                         net (fo=176, routed)         1.787     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
+    SLICE_X37Y98         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.180    
+                         arrival time                          -6.801    
   -------------------------------------------------------------------
-                         slack                                  3.382    
+                         slack                                  2.760    
 
-Slack (MET) :             3.382ns  (required time - arrival time)
+Slack (MET) :             2.760ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
+  Data Path Delay:        2.046ns  (logic 0.259ns (12.660%)  route 1.787ns (87.340%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3236,47 +3224,47 @@ Slack (MET) :             3.382ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
+                         net (fo=176, routed)         1.787     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
+    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
+    SLICE_X37Y98         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.180    
+                         arrival time                          -6.801    
   -------------------------------------------------------------------
-                         slack                                  3.382    
+                         slack                                  2.760    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3291,47 +3279,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3346,47 +3334,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.384ns  (required time - arrival time)
+Slack (MET) :             2.843ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.965ns  (logic 0.259ns (13.179%)  route 1.706ns (86.821%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3401,47 +3389,47 @@ Slack (MET) :             3.384ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
+                         net (fo=176, routed)         1.706     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
   -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.721    
   -------------------------------------------------------------------
-                         slack                                  3.384    
+                         slack                                  2.843    
 
-Slack (MET) :             3.418ns  (required time - arrival time)
+Slack (MET) :             2.846ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
+  Data Path Delay:        1.963ns  (logic 0.259ns (13.194%)  route 1.704ns (86.806%))
   Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
+  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3456,44 +3444,44 @@ Slack (MET) :             3.418ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
+                         net (fo=176, routed)         1.704     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X35Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDPE (Recov_fdpe_C_PRE)     -0.178     9.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
+                         clock pessimism              0.253     9.812    
+                         clock uncertainty           -0.035     9.776    
+    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
   -------------------------------------------------------------------
-                         required time                          9.595    
-                         arrival time                          -6.178    
+                         required time                          9.564    
+                         arrival time                          -6.719    
   -------------------------------------------------------------------
-                         slack                                  3.418    
+                         slack                                  2.846    
 
-Slack (MET) :             3.455ns  (required time - arrival time)
+Slack (MET) :             3.215ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
+  Data Path Delay:        1.591ns  (logic 0.259ns (16.280%)  route 1.332ns (83.720%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3511,44 +3499,44 @@ Slack (MET) :             3.455ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
+                         net (fo=176, routed)         1.332     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
+    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
+    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.106    
+                         arrival time                          -6.347    
   -------------------------------------------------------------------
-                         slack                                  3.455    
+                         slack                                  3.215    
 
-Slack (MET) :             3.455ns  (required time - arrival time)
+Slack (MET) :             3.215ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
+  Data Path Delay:        1.591ns  (logic 0.259ns (16.280%)  route 1.332ns (83.720%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3566,44 +3554,44 @@ Slack (MET) :             3.455ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
+                         net (fo=176, routed)         1.332     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
+    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
+    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -6.106    
+                         arrival time                          -6.347    
   -------------------------------------------------------------------
-                         slack                                  3.455    
+                         slack                                  3.215    
 
-Slack (MET) :             3.568ns  (required time - arrival time)
+Slack (MET) :             3.217ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.238ns  (logic 0.259ns (20.929%)  route 0.979ns (79.071%))
+  Data Path Delay:        1.589ns  (logic 0.259ns (16.302%)  route 1.330ns (83.698%))
   Logic Levels:           0  
   Clock Path Skew:        0.053ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
@@ -3621,47 +3609,47 @@ Slack (MET) :             3.568ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.979     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
+                         net (fo=176, routed)         1.330     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
+    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                          clock pessimism              0.253     9.809    
                          clock uncertainty           -0.035     9.773    
-    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
+    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
   -------------------------------------------------------------------
                          required time                          9.561    
-                         arrival time                          -5.993    
+                         arrival time                          -6.344    
   -------------------------------------------------------------------
-                         slack                                  3.568    
+                         slack                                  3.217    
 
-Slack (MET) :             3.584ns  (required time - arrival time)
+Slack (MET) :             3.217ns  (required time - arrival time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                             (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Recovery (Max at Slow Process Corner)
   Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.225ns  (logic 0.259ns (21.144%)  route 0.966ns (78.856%))
+  Data Path Delay:        1.589ns  (logic 0.259ns (16.302%)  route 1.330ns (83.698%))
   Logic Levels:           0  
-  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
+  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
     Source Clock Delay      (SCD):    4.756ns
     Clock Pessimism Removal (CPR):    0.253ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -3676,34 +3664,34 @@ Slack (MET) :             3.584ns  (required time - arrival time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.966     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
+                         net (fo=176, routed)         1.330     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       5.000     5.000 r  
     AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
-                         clock pessimism              0.253     9.812    
-                         clock uncertainty           -0.035     9.776    
-    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     7.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
+    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
+                         clock pessimism              0.253     9.809    
+                         clock uncertainty           -0.035     9.773    
+    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
   -------------------------------------------------------------------
-                         required time                          9.564    
-                         arrival time                          -5.981    
+                         required time                          9.561    
+                         arrival time                          -6.344    
   -------------------------------------------------------------------
-                         slack                                  3.584    
+                         slack                                  3.217    
 
 
 
@@ -3711,7 +3699,7 @@ Slack (MET) :             3.584ns  (required time - arrival time)
 
 Min Delay Paths
 --------------------------------------------------------------------------------------
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
@@ -3719,7 +3707,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3732,14 +3720,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3747,20 +3735,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
@@ -3768,7 +3756,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3781,14 +3769,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3796,20 +3784,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.082ns  (arrival time - required time)
+Slack (MET) :             0.090ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
@@ -3817,7 +3805,7 @@ Slack (MET) :             0.082ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3830,14 +3818,14 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3845,20 +3833,20 @@ Slack (MET) :             0.082ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.343    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.082    
+                         slack                                  0.090    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
@@ -3866,7 +3854,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3879,14 +3867,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3894,20 +3882,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
@@ -3915,7 +3903,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3928,14 +3916,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3943,20 +3931,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
@@ -3964,7 +3952,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -3977,14 +3965,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -3992,20 +3980,20 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
-Slack (MET) :             0.101ns  (arrival time - required time)
+Slack (MET) :             0.109ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
@@ -4013,7 +4001,7 @@ Slack (MET) :             0.101ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
+  Data Path Delay:        0.304ns  (logic 0.118ns (38.859%)  route 0.186ns (61.141%))
   Logic Levels:           0  
   Clock Path Skew:        0.264ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.578ns
@@ -4026,14 +4014,14 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
+                         net (fo=176, routed)         0.186     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
     SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -4041,18 +4029,18 @@ Slack (MET) :             0.101ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
     SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                          clock pessimism             -0.184     2.393    
     SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
   -------------------------------------------------------------------
                          required time                         -2.324    
-                         arrival time                           2.426    
+                         arrival time                           2.433    
   -------------------------------------------------------------------
-                         slack                                  0.101    
+                         slack                                  0.109    
 
 Slack (MET) :             0.228ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
@@ -4075,9 +4063,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
     SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
   -------------------------------------------------------------------    -------------------
@@ -4090,9 +4078,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
     SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                          clock pessimism             -0.184     2.392    
@@ -4124,9 +4112,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
     SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
   -------------------------------------------------------------------    -------------------
@@ -4139,9 +4127,9 @@ Slack (MET) :             0.228ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
     SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                          clock pessimism             -0.184     2.392    
@@ -4152,20 +4140,20 @@ Slack (MET) :             0.228ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.228    
 
-Slack (MET) :             0.247ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
+Slack (MET) :             0.256ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                             (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                             (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.207ns  (logic 0.100ns (48.397%)  route 0.107ns (51.603%))
+  Data Path Delay:        0.201ns  (logic 0.100ns (49.870%)  route 0.101ns (50.130%))
   Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.501ns
-    Source Clock Delay      (SCD):    2.127ns
-    Clock Pessimism Removal (CPR):    0.344ns
+  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.575ns
+    Source Clock Delay      (SCD):    2.179ns
+    Clock Pessimism Removal (CPR):    0.381ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
@@ -4173,33 +4161,33 @@ Slack (MET) :             0.247ns  (arrival time - required time)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.630     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X44Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.682     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
+    SLICE_X43Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.227 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.107     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X47Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
+    SLICE_X43Y94         FDPE (Prop_fdpe_C_Q)         0.100     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
+                         net (fo=12, routed)          0.101     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+    SLICE_X44Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.344     2.156    
-    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.921     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
+    SLICE_X44Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
+                         clock pessimism             -0.381     2.193    
+    SLICE_X44Y94         FDCE (Remov_fdce_C_CLR)     -0.069     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
   -------------------------------------------------------------------
-                         required time                         -2.087    
-                         arrival time                           2.334    
+                         required time                         -2.124    
+                         arrival time                           2.380    
   -------------------------------------------------------------------
-                         slack                                  0.247    
+                         slack                                  0.256    
 
 
 
@@ -4838,7 +4826,7 @@ Slack (MET) :             0.281ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.281    
 
-Slack (MET) :             0.282ns  (arrival time - required time)
+Slack (MET) :             0.290ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                             (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
@@ -4846,7 +4834,7 @@ Slack (MET) :             0.282ns  (arrival time - required time)
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.263ns  (logic 0.100ns (37.986%)  route 0.163ns (62.014%))
+  Data Path Delay:        0.271ns  (logic 0.100ns (36.962%)  route 0.171ns (63.038%))
   Logic Levels:           0  
   Clock Path Skew:        0.031ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.606ns
@@ -4864,7 +4852,7 @@ Slack (MET) :             0.282ns  (arrival time - required time)
     SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.163     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+                         net (fo=12, routed)          0.171     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
     SLICE_X52Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
   -------------------------------------------------------------------    -------------------
 
@@ -4879,9 +4867,9 @@ Slack (MET) :             0.282ns  (arrival time - required time)
     SLICE_X52Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
   -------------------------------------------------------------------
                          required time                         -2.103    
-                         arrival time                           2.386    
+                         arrival time                           2.393    
   -------------------------------------------------------------------
-                         slack                                  0.282    
+                         slack                                  0.290    
 
 Slack (MET) :             0.294ns  (arrival time - required time)
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
@@ -5198,19 +5186,19 @@ Slack (MET) :             0.294ns  (arrival time - required time)
   -------------------------------------------------------------------
                          slack                                  0.294    
 
-Slack (MET) :             0.299ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
+Slack (MET) :             0.297ns  (arrival time - required time)
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
+                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                             (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             **async_default**
   Path Type:              Removal (Min at Fast Process Corner)
   Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.244ns  (logic 0.100ns (41.031%)  route 0.144ns (58.969%))
+  Data Path Delay:        0.261ns  (logic 0.100ns (38.334%)  route 0.161ns (61.666%))
   Logic Levels:           0  
   Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.640ns
-    Source Clock Delay      (SCD):    2.156ns
+    Destination Clock Delay (DCD):    2.606ns
+    Source Clock Delay      (SCD):    2.122ns
     Clock Pessimism Removal (CPR):    0.470ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
@@ -5220,12 +5208,12 @@ Slack (MET) :             0.299ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X43Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
+                         net (fo=482, routed)         0.596     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
+    SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.100     2.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.144     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
-    SLICE_X45Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
+    SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
+                         net (fo=12, routed)          0.161     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
+    SLICE_X50Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -5233,15 +5221,15 @@ Slack (MET) :             0.299ns  (arrival time - required time)
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
-                         clock pessimism             -0.470     2.170    
-    SLICE_X45Y103        FDCE (Remov_fdce_C_CLR)     -0.069     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
+                         net (fo=482, routed)         0.815     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
+    SLICE_X50Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
+                         clock pessimism             -0.470     2.136    
+    SLICE_X50Y103        FDCE (Remov_fdce_C_CLR)     -0.050     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
   -------------------------------------------------------------------
-                         required time                         -2.101    
-                         arrival time                           2.400    
+                         required time                         -2.086    
+                         arrival time                           2.383    
   -------------------------------------------------------------------
-                         slack                                  0.299    
+                         slack                                  0.297    
 
 
 
@@ -5260,9 +5248,9 @@ Min Delay             7 Endpoints
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
@@ -5285,37 +5273,37 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/Q
+                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in
+    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_in_reg[0]_i_1/O
+                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.711ns  (logic 0.223ns (31.380%)  route 0.488ns (68.620%))
+  Data Path Delay:        0.718ns  (logic 0.223ns (31.048%)  route 0.495ns (68.952%))
   Logic Levels:           0  
   Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.551ns
@@ -5334,35 +5322,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.488     5.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.495     5.472    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.623ns  (logic 0.223ns (35.780%)  route 0.400ns (64.220%))
+  Data Path Delay:        0.627ns  (logic 0.223ns (35.578%)  route 0.404ns (64.422%))
   Logic Levels:           0  
   Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.381ns
@@ -5381,38 +5369,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.400     5.377    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.404     5.380    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
+  Data Path Delay:        0.603ns  (logic 0.223ns (36.970%)  route 0.380ns (63.030%))
   Logic Levels:           0  
-  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.549ns
+  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.381ns
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5428,38 +5416,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
+                         net (fo=1, routed)           0.380     5.357    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.491ns  (logic 0.223ns (45.411%)  route 0.268ns (54.589%))
+  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
   Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
+  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
+    Destination Clock Delay (DCD):    4.549ns
     Source Clock Delay      (SCD):    4.754ns
     Clock Pessimism Removal (CPR):    0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5475,31 +5463,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.268     5.245    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/out
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
@@ -5522,35 +5510,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.411ns  (logic 0.223ns (54.289%)  route 0.188ns (45.711%))
+  Data Path Delay:        0.413ns  (logic 0.223ns (53.958%)  route 0.190ns (46.042%))
   Logic Levels:           0  
   Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.381ns
@@ -5569,26 +5557,26 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.188     5.164    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/Q
+                         net (fo=2, routed)           0.190     5.167    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/in0
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/clk
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
 
 
 
@@ -5597,13 +5585,13 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
+  Data Path Delay:        0.200ns  (logic 0.100ns (49.929%)  route 0.100ns (50.071%))
   Logic Levels:           0  
   Clock Path Skew:        0.375ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.504ns
@@ -5622,31 +5610,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.098     2.326    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/committ_int_reg/Q
+                         net (fo=2, routed)           0.100     2.329    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/in0
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/clk
+    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
@@ -5669,38 +5657,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.236ns  (logic 0.100ns (42.360%)  route 0.136ns (57.640%))
+  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
   Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
+  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.574ns
     Source Clock Delay      (SCD):    2.128ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5716,38 +5704,38 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.136     2.365    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
+    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
+                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/out
+    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+  Source:                 vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
+  Data Path Delay:        0.288ns  (logic 0.100ns (34.698%)  route 0.188ns (65.302%))
   Logic Levels:           0  
-  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
+  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.504ns
     Source Clock Delay      (SCD):    2.128ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -5763,35 +5751,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
+    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
+                         net (fo=1, routed)           0.188     2.417    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/out
+    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.293ns  (logic 0.100ns (34.100%)  route 0.193ns (65.900%))
+  Data Path Delay:        0.296ns  (logic 0.100ns (33.807%)  route 0.196ns (66.193%))
   Logic Levels:           0  
   Clock Path Skew:        0.375ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.504ns
@@ -5810,35 +5798,35 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.193     2.422    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.196     2.424    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
+    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.336ns  (logic 0.100ns (29.794%)  route 0.236ns (70.206%))
+  Data Path Delay:        0.342ns  (logic 0.100ns (29.220%)  route 0.242ns (70.780%))
   Logic Levels:           0  
   Clock Path Skew:        0.447ns (DCD - SCD - CPR)
     Destination Clock Delay (DCD):    2.576ns
@@ -5857,31 +5845,31 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.236     2.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lck_rst/inst/DECODER_INST/clear_int_reg/Q
+                         net (fo=19, routed)          0.242     2.471    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
+    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
 
 Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+  Source:                 vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
@@ -5904,28 +5892,28 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lck_rst/inst/DECODER_INST/out
+    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
+    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in_reg/Q
+                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lck_rst/inst/DECODER_INST/Hold_probe_in
+    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lck_rst/inst/DECODER_INST/probe_in_reg[0]_i_1/O
+                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -5983,20 +5971,20 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.203ns  (logic 0.713ns (59.293%)  route 0.490ns (40.707%))
+  Data Path Delay:        1.166ns  (logic 0.704ns (60.400%)  route 0.462ns (39.600%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6017,23 +6005,23 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
+    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.490     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
+                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
+                         net (fo=1, routed)           0.462     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
+    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
+    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
@@ -6075,9 +6063,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
 
@@ -6121,20 +6109,20 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
+  Data Path Delay:        1.082ns  (logic 0.713ns (65.884%)  route 0.369ns (34.116%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6155,32 +6143,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
+                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
+                         net (fo=1, routed)           0.369     5.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.713ns (66.434%)  route 0.360ns (33.566%))
+  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6201,32 +6189,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
-                         net (fo=1, routed)           0.360     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
+                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
+                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.069ns  (logic 0.704ns (65.837%)  route 0.365ns (34.163%))
+  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6246,33 +6234,33 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
+                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
   -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.365     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
+    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
+                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
+                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
+  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6293,32 +6281,32 @@ Slack:                    inf
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
+    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
   -------------------------------------------------------------------    -------------------
     SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
+                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
+                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                             (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
+  Data Path Delay:        1.003ns  (logic 0.713ns (71.121%)  route 0.290ns (28.879%))
   Logic Levels:           0  
   Clock Path Skew:        0.005ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    4.379ns
@@ -6338,24 +6326,24 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
+                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
+    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
   -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
-                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
+    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
+                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
+                         net (fo=1, routed)           0.290     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
+    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
@@ -6397,9 +6385,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
     SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
 
@@ -6448,23 +6436,23 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.784%)  route 0.108ns (54.216%))
+  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
   Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
+  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.506ns
     Source Clock Delay      (SCD):    2.158ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
@@ -6482,35 +6470,35 @@ Slack:                    inf
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
+    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.108     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
+    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
+                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
+    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
+    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
 
 Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
+  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
   Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
+  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.503ns
+    Source Clock Delay      (SCD):    2.156ns
     Clock Pessimism Removal (CPR):    -0.000ns
   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.071ns
@@ -6526,23 +6514,23 @@ Slack:                    inf
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                          net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
+                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
+    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
   -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
+    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
+                         net (fo=19, routed)          0.103     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
+    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
+    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
@@ -6583,9 +6571,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.851     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
 
@@ -6628,57 +6616,12 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C
 
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.377%)  route 0.111ns (52.623%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
-                         net (fo=19, routed)          0.111     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
-
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
@@ -6718,9 +6661,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C
 
@@ -6763,9 +6706,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C
 
@@ -6808,9 +6751,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
     SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
 
@@ -6853,12 +6796,57 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
     SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
 
+Slack:                    inf
+  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
+                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
+                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Path Group:             (none)
+  Path Type:              Hold (Min at Fast Process Corner)
+  Data Path Delay:        0.223ns  (logic 0.091ns (40.848%)  route 0.132ns (59.152%))
+  Logic Levels:           0  
+  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
+    Destination Clock Delay (DCD):    2.501ns
+    Source Clock Delay      (SCD):    2.154ns
+    Clock Pessimism Removal (CPR):    -0.000ns
+  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
+    Total System Jitter     (TSJ):    0.071ns
+    Total Input Jitter      (TIJ):    0.000ns
+    Discrete Jitter          (DJ):    0.000ns
+    Phase Error              (PE):    0.000ns
+  Timing Exception:       False Path
+
+    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
+  -------------------------------------------------------------------    -------------------
+                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
+                                                      0.000     0.000 r  
+    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
+                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
+    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
+                         net (fo=482, routed)         0.628     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
+    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
+  -------------------------------------------------------------------    -------------------
+    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.091     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
+                         net (fo=1, routed)           0.132     2.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
+    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
+  -------------------------------------------------------------------    -------------------
+
+                         (clock clk_sys_in_diff[0] rise edge)
+                                                      0.000     0.000 r  
+    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
+                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
+    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
+
 
 
 
@@ -6878,11 +6866,11 @@ Max Delay Paths
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6901,15 +6889,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -6918,16 +6906,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6946,15 +6934,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -6963,16 +6951,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -6991,15 +6979,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7008,16 +6996,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        2.139ns  (logic 0.259ns (12.108%)  route 1.880ns (87.892%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7036,15 +7024,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
+                         net (fo=176, routed)         1.880     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7053,16 +7041,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
+    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7081,15 +7069,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7098,16 +7086,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7126,15 +7114,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7143,16 +7131,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7171,15 +7159,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7188,16 +7176,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7216,15 +7204,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7233,16 +7221,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7261,15 +7249,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7278,16 +7266,16 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
 
 Slack:                    inf
   Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
+  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
+  Data Path Delay:        1.960ns  (logic 0.259ns (13.213%)  route 1.701ns (86.787%))
   Logic Levels:           0  
   Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
     Destination Clock Delay (DCD):    3.976ns
@@ -7306,15 +7294,15 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.299     3.205    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
     SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
     SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
+                         net (fo=176, routed)         1.701     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
   -------------------------------------------------------------------    -------------------
 
                          (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
@@ -7323,7 +7311,7 @@ Slack:                    inf
                          net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
     BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                          net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
+    SLICE_X34Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
 
 
 
@@ -7357,9 +7345,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X40Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7402,9 +7390,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7447,9 +7435,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.633     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
   -------------------------------------------------------------------    -------------------
@@ -7492,9 +7480,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X39Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7537,9 +7525,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
   -------------------------------------------------------------------    -------------------
@@ -7582,9 +7570,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -7627,9 +7615,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
     SLICE_X38Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7672,9 +7660,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.628     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
     SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
   -------------------------------------------------------------------    -------------------
@@ -7717,9 +7705,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
     SLICE_X39Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
   -------------------------------------------------------------------    -------------------
@@ -7762,9 +7750,9 @@ Slack:                    inf
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.083     1.471    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_gl_BUFG_inst/O
                          net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
     SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
   -------------------------------------------------------------------    -------------------
@@ -7787,7 +7775,7 @@ Slack:                    inf
 
 --------------------------------------------------------------------------------------
 Path Group:  (none)
-From Clock:  clk_out_lf1_mmcm_sys_clk
+From Clock:  clk_out_lf_mmcm_sys_clk_wiz
   To Clock:  
 
 Max Delay             1 Endpoint
@@ -7798,33 +7786,33 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                            (clock source 'clk_out_lf_mmcm_sys_clk_wiz'  {rise@0.000ns fall@80.000ns period=160.000ns})
   Destination:            clk_sys_out
                             (output port)
   Path Group:             (none)
   Path Type:              Max at Slow Process Corner
   Data Path Delay:        7.970ns  (logic 2.730ns (34.248%)  route 5.241ns (65.752%))
   Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.200ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk fall edge)
-                                                     83.333    83.333 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    83.333 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    85.269    mmcm_sys_clk_wiz/inst/clk_sys
+                         (clock clk_out_lf_mmcm_sys_clk_wiz fall edge)
+                                                     80.000    80.000 f  
+    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 f  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.936    81.936    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -4.498    80.771 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           2.469    83.240    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    83.333 f  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           2.772    86.105    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         2.637    88.741 f  OBUF_sys_clk/O
-                         net (fo=0)                   0.000    88.741    clk_sys_out
+                                                     -4.498    77.438 f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                         net (fo=1, routed)           2.469    79.907    mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    80.000 f  mmcm_sys_clk/inst/clkout1_buf/O
+                         net (fo=1, routed)           2.772    82.772    clk_lf
+    Y23                  OBUF (Prop_obuf_I_O)         2.637    85.408 f  OBUF_sys_clk/O
+                         net (fo=0)                   0.000    85.408    clk_sys_out
     Y23                                                               f  clk_sys_out (OUT)
   -------------------------------------------------------------------    -------------------
 
@@ -7835,31 +7823,31 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                            (clock source 'clk_out_lf_mmcm_sys_clk_wiz'  {rise@0.000ns fall@80.000ns period=160.000ns})
   Destination:            clk_sys_out
                             (output port)
   Path Group:             (none)
   Path Type:              Min at Fast Process Corner
   Data Path Delay:        3.419ns  (logic 1.334ns (39.011%)  route 2.086ns (60.989%))
   Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.200ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk rise edge)
+                         (clock clk_out_lf_mmcm_sys_clk_wiz rise edge)
                                                       0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
+    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           0.959     0.959    clk_6MHz
+                                                     -1.914    -1.153 r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKOUT0
+                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk/inst/clk_out_lf_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk/inst/clkout1_buf/O
+                         net (fo=1, routed)           0.959     0.959    clk_lf
     Y23                  OBUF (Prop_obuf_I_O)         1.308     2.266 r  OBUF_sys_clk/O
                          net (fo=0)                   0.000     2.266    clk_sys_out
     Y23                                                               r  clk_sys_out (OUT)
@@ -7871,7 +7859,7 @@ Slack:                    inf
 
 --------------------------------------------------------------------------------------
 Path Group:  (none)
-From Clock:  clkfbout_mmcm_sys_clk
+From Clock:  clkfbout_mmcm_sys_clk_wiz
   To Clock:  
 
 Max Delay             1 Endpoint
@@ -7882,31 +7870,31 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                            (clock source 'clkfbout_mmcm_sys_clk_wiz'  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   Path Group:             (none)
   Path Type:              Max at Slow Process Corner
   Data Path Delay:        4.498ns  (logic 0.093ns (2.068%)  route 4.405ns (97.932%))
   Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.076ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk fall edge)
-                                                     25.000    25.000 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    26.936    mmcm_sys_clk_wiz/inst/clk_sys
+                         (clock clkfbout_mmcm_sys_clk_wiz fall edge)
+                                                      2.500     2.500 f  
+    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 f  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.936     4.436    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -4.498    22.438 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           2.469    24.907    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    25.000 f  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           1.936    26.936    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+                                                     -4.498    -0.062 f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                         net (fo=1, routed)           2.469     2.407    mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.500 f  mmcm_sys_clk/inst/clkf_buf/O
+                         net (fo=1, routed)           1.936     4.436    mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz
+    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   -------------------------------------------------------------------    -------------------
 
 
@@ -7916,31 +7904,31 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                            (clock source 'clkfbout_mmcm_sys_clk_wiz'  {rise@0.000ns fall@2.500ns period=5.000ns})
+  Destination:            mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   Path Group:             (none)
   Path Type:              Min at Fast Process Corner
   Data Path Delay:        1.914ns  (logic 0.026ns (1.358%)  route 1.888ns (98.642%))
   Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
+  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
+    Discrete Jitter          (DJ):    0.076ns
+    Phase Error              (PE):    0.098ns
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk rise edge)
+                         (clock clkfbout_mmcm_sys_clk_wiz rise edge)
                                                       0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
+    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk/inst/clk_in
   -------------------------------------------------------------------    -------------------
     MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
+                                                     -1.914    -1.153 r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBOUT
+                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk/inst/clkfbout_mmcm_sys_clk_wiz
+    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk/inst/clkf_buf/O
+                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk/inst/clkfbout_buf_mmcm_sys_clk_wiz
+    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk/inst/mmcm_adv_inst/CLKFBIN
   -------------------------------------------------------------------    -------------------
 
 
@@ -7960,13 +7948,13 @@ Min Delay             1 Endpoint
 Max Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
                             (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        3.690ns  (logic 0.000ns (0.000%)  route 3.690ns (100.000%))
+  Data Path Delay:        3.687ns  (logic 0.000ns (0.000%)  route 3.687ns (100.000%))
   Logic Levels:           0  
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -7976,20 +7964,20 @@ Slack:                    inf
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           3.690     3.690    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
+                         net (fo=1, routed)           3.687     3.687    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in0[0]
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           2.173     2.976    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -7998,13 +7986,13 @@ Slack:                    inf
 Min Delay Paths
 --------------------------------------------------------------------------------------
 Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
+  Source:                 mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
                             (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+  Destination:            vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                             (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
   Path Group:             (none)
   Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.014ns  (logic 0.000ns (0.000%)  route 2.014ns (100.000%))
+  Data Path Delay:        2.006ns  (logic 0.000ns (0.000%)  route 2.006ns (100.000%))
   Logic Levels:           0  
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8014,20 +8002,20 @@ Slack:                    inf
 
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           2.014     2.014    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
+    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk/inst/mmcm_adv_inst/LOCKED
+                         net (fo=1, routed)           2.006     2.006    vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in0[0]
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
   -------------------------------------------------------------------    -------------------
 
                          (clock clk_sys_in_diff[0] rise edge)
                                                       0.000     0.000 r  
     AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
                          net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
+    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFGDS_sys_clc/O
+                         net (fo=1, routed)           1.154     1.624    clk_sys_gl
+    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_gl_BUFG_inst/O
+                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lck_rst/inst/PROBE_IN_INST/clk
+    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lck_rst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
 
 
 
@@ -8052,7 +8040,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8063,13 +8051,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8088,7 +8076,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8099,13 +8087,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8124,7 +8112,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8135,13 +8123,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8160,7 +8148,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8171,13 +8159,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8196,7 +8184,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
+  Data Path Delay:        2.419ns  (logic 0.237ns (9.797%)  route 2.182ns (90.203%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8207,13 +8195,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.302     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8232,7 +8220,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.335ns  (logic 0.237ns (10.152%)  route 2.098ns (89.848%))
+  Data Path Delay:        2.332ns  (logic 0.237ns (10.164%)  route 2.095ns (89.836%))
   Logic Levels:           3  (LUT4=1 LUT5=2)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8243,13 +8231,13 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.214     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
+                         net (fo=37, routed)          0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
+    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
+                         net (fo=4, routed)           0.555     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
+    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
+                         net (fo=1, routed)           0.350     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
+    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
+                         net (fo=6, routed)           0.214     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
     SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8268,7 +8256,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8279,9 +8267,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8300,7 +8288,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8311,9 +8299,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8332,7 +8320,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
+  Data Path Delay:        2.177ns  (logic 0.043ns (1.975%)  route 2.134ns (98.025%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8343,9 +8331,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.590     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
   -------------------------------------------------------------------    -------------------
 
@@ -8364,7 +8352,7 @@ Slack:                    inf
                             (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
   Path Group:             (none)
   Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.232ns  (logic 0.043ns (1.927%)  route 2.189ns (98.073%))
+  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
   Logic Levels:           1  (LUT5=1)
   Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
     Total System Jitter     (TSJ):    0.050ns
@@ -8375,9 +8363,9 @@ Slack:                    inf
     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
   -------------------------------------------------------------------    -------------------
     BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.581     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
+                         net (fo=79, routed)          1.544     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
+    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
+                         net (fo=32, routed)          0.581     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
     SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
   -------------------------------------------------------------------    -------------------
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx
index ffa1434..9cd300d 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx and b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
index 3bc11c3..fd4b8fc 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:38 2024
+| Date         : Thu Dec 12 15:39:08 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 | Design       : KC705_top
@@ -221,12 +221,12 @@ Table of Contents
 10. Instantiated Netlists
 -------------------------
 
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-| dbg_hub      |    1 |
-+--------------+------+
++------------------+------+
+|     Ref Name     | Used |
++------------------+------+
+| vio_mmcm         |    1 |
+| mmcm_sys_clk_wiz |    1 |
+| dbg_hub          |    1 |
++------------------+------+
 
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
index cd9eb00..379f79e 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
@@ -1,6 +1,6 @@
 -------------------------------------
 | Tool Version : Vivado v.2024.1.2
-| Date         : Wed Dec 11 12:33:31 2024
+| Date         : Thu Dec 12 15:39:02 2024
 | Host         : fmasmitsxps15
 | Design       : design_1
 | Device       : xc7k325t-ffg900-2--
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
deleted file mode 100644
index 486916b..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
+++ /dev/null
@@ -1,66 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_mmcm_lock_reset",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "F8A464A45E6D57AA812BED372E9535AB",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 0,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "mmcm_lck_ind",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 1,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "reset",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
index 685d4d1..36bc9f1 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
@@ -1,89 +1,89 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1733916682">
+<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734014205">
   <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
   <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
   <File Type="POSTROUTE-PHYSOPT-RQS" Name="KC705_top_postroute_physopted.rqs"/>
   <File Type="ROUTE-RQS" Name="KC705_top_routed.rqs"/>
-  <File Type="PA-TCL" Name="KC705_top.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-PB" Name="KC705_top_bus_skew_routed.pb"/>
-  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-RPX" Name="KC705_top_bus_skew_routed.rpx"/>
-  <File Type="INIT-TIMING" Name="KC705_top_timing_summary_init.rpt"/>
-  <File Type="OPT-DCP" Name="KC705_top_opt.dcp"/>
-  <File Type="OPT-DRC" Name="KC705_top_drc_opted.rpt"/>
-  <File Type="OPT-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_opted.rpt"/>
-  <File Type="OPT-HWDEF" Name="KC705_top.hwdef"/>
-  <File Type="OPT-TIMING" Name="KC705_top_timing_summary_opted.rpt"/>
-  <File Type="OPT-RQA-PB" Name="KC705_top_rqa_opted.pb"/>
-  <File Type="PWROPT-DCP" Name="KC705_top_pwropt.dcp"/>
-  <File Type="PWROPT-DRC" Name="KC705_top_drc_pwropted.rpt"/>
-  <File Type="PWROPT-TIMING" Name="KC705_top_timing_summary_pwropted.rpt"/>
-  <File Type="PLACE-DCP" Name="KC705_top_placed.dcp"/>
-  <File Type="PLACE-IO" Name="KC705_top_io_placed.rpt"/>
-  <File Type="PLACE-CLK" Name="KC705_top_clock_utilization_placed.rpt"/>
-  <File Type="PLACE-UTIL" Name="KC705_top_utilization_placed.rpt"/>
-  <File Type="PLACE-UTIL-PB" Name="KC705_top_utilization_placed.pb"/>
-  <File Type="PLACE-CTRL" Name="KC705_top_control_sets_placed.rpt"/>
-  <File Type="PLACE-SIMILARITY" Name="KC705_top_incremental_reuse_placed.rpt"/>
-  <File Type="PLACE-PRE-SIMILARITY" Name="KC705_top_incremental_reuse_pre_placed.rpt"/>
-  <File Type="PLACE-TIMING" Name="KC705_top_timing_summary_placed.rpt"/>
-  <File Type="PLACE-RQA-PB" Name="KC705_top_rqa_placed.pb"/>
-  <File Type="POSTPLACE-PWROPT-DCP" Name="KC705_top_postplace_pwropt.dcp"/>
-  <File Type="POSTPLACE-PWROPT-TIMING" Name="KC705_top_timing_summary_postplace_pwropted.rpt"/>
-  <File Type="PHYSOPT-DCP" Name="KC705_top_physopt.dcp"/>
-  <File Type="PHYSOPT-DRC" Name="KC705_top_drc_physopted.rpt"/>
-  <File Type="PHYSOPT-TIMING" Name="KC705_top_timing_summary_physopted.rpt"/>
-  <File Type="ROUTE-ERROR-DCP" Name="KC705_top_routed_error.dcp"/>
-  <File Type="ROUTE-DCP" Name="KC705_top_routed.dcp"/>
-  <File Type="ROUTE-BLACKBOX-DCP" Name="KC705_top_routed_bb.dcp"/>
-  <File Type="ROUTE-DRC" Name="KC705_top_drc_routed.rpt"/>
-  <File Type="ROUTE-DRC-PB" Name="KC705_top_drc_routed.pb"/>
-  <File Type="ROUTE-DRC-RPX" Name="KC705_top_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_routed.rpt"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="KC705_top_methodology_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="KC705_top_methodology_drc_routed.pb"/>
-  <File Type="ROUTE-PWR" Name="KC705_top_power_routed.rpt"/>
-  <File Type="ROUTE-PWR-SUM" Name="KC705_top_power_summary_routed.pb"/>
-  <File Type="ROUTE-PWR-RPX" Name="KC705_top_power_routed.rpx"/>
-  <File Type="ROUTE-STATUS" Name="KC705_top_route_status.rpt"/>
-  <File Type="ROUTE-STATUS-PB" Name="KC705_top_route_status.pb"/>
-  <File Type="ROUTE-TIMINGSUMMARY" Name="KC705_top_timing_summary_routed.rpt"/>
-  <File Type="ROUTE-TIMING-PB" Name="KC705_top_timing_summary_routed.pb"/>
-  <File Type="ROUTE-TIMING-RPX" Name="KC705_top_timing_summary_routed.rpx"/>
-  <File Type="ROUTE-SIMILARITY" Name="KC705_top_incremental_reuse_routed.rpt"/>
-  <File Type="ROUTE-CLK" Name="KC705_top_clock_utilization_routed.rpt"/>
-  <File Type="ROUTE-BUS-SKEW" Name="KC705_top_bus_skew_routed.rpt"/>
-  <File Type="ROUTE-RQS-PB" Name="KC705_top_rqs_routed.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-DCP" Name="KC705_top_postroute_physopt.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="KC705_top_postroute_physopt_bb.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted.pb"/>
+  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
   <File Type="RDI-RDI" Name="KC705_top.vdi"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted.rpx"/>
-  <File Type="BG-BIT" Name="KC705_top.bit"/>
-  <File Type="PDI-FILE" Name="KC705_top.pdi"/>
-  <File Type="BG-BIN" Name="KC705_top.bin"/>
-  <File Type="CFI_FILE" Name="KC705_top.cfi"/>
-  <File Type="BITSTR-MSK" Name="KC705_top.msk"/>
-  <File Type="RNPI_FILE" Name="KC705_top.rnpi"/>
-  <File Type="BITSTR-RBT" Name="KC705_top.rbt"/>
-  <File Type="NPI_FILE" Name="KC705_top.npi"/>
-  <File Type="BITSTR-NKY" Name="KC705_top.nky"/>
-  <File Type="RBD_FILE" Name="KC705_top.rbd"/>
-  <File Type="BITSTR-BMM" Name="KC705_top_bd.bmm"/>
-  <File Type="BITSTR-MMI" Name="KC705_top.mmi"/>
-  <File Type="BOOT-PDI-FILE" Name="KC705_top_boot.pdi"/>
-  <File Type="PL-PDI-FILE" Name="KC705_top_pld.pdi"/>
-  <File Type="RCFI_FILE" Name="KC705_top.rcfi"/>
+  <File Type="BG-DRC" Name="KC705_top.drc"/>
   <File Type="BG-BGN" Name="KC705_top.bgn"/>
+  <File Type="BITSTR-SYSDEF" Name="KC705_top.sysdef"/>
   <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
   <File Type="BITSTR-LTX" Name="KC705_top.ltx"/>
-  <File Type="BITSTR-SYSDEF" Name="KC705_top.sysdef"/>
-  <File Type="BG-DRC" Name="KC705_top.drc"/>
-  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
+  <File Type="RBD_FILE" Name="KC705_top.rbd"/>
+  <File Type="NPI_FILE" Name="KC705_top.npi"/>
+  <File Type="RNPI_FILE" Name="KC705_top.rnpi"/>
+  <File Type="CFI_FILE" Name="KC705_top.cfi"/>
+  <File Type="RCFI_FILE" Name="KC705_top.rcfi"/>
+  <File Type="PL-PDI-FILE" Name="KC705_top_pld.pdi"/>
+  <File Type="BOOT-PDI-FILE" Name="KC705_top_boot.pdi"/>
+  <File Type="PDI-FILE" Name="KC705_top.pdi"/>
+  <File Type="BITSTR-MMI" Name="KC705_top.mmi"/>
+  <File Type="BITSTR-BMM" Name="KC705_top_bd.bmm"/>
+  <File Type="BITSTR-NKY" Name="KC705_top.nky"/>
+  <File Type="BITSTR-RBT" Name="KC705_top.rbt"/>
+  <File Type="BITSTR-MSK" Name="KC705_top.msk"/>
+  <File Type="BG-BIN" Name="KC705_top.bin"/>
+  <File Type="BG-BIT" Name="KC705_top.bit"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted.pb"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted.rpt"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted.pb"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted.rpt"/>
+  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="KC705_top_postroute_physopt_bb.dcp"/>
+  <File Type="POSTROUTE-PHYSOPT-DCP" Name="KC705_top_postroute_physopt.dcp"/>
+  <File Type="ROUTE-RQS-PB" Name="KC705_top_rqs_routed.pb"/>
+  <File Type="ROUTE-BUS-SKEW-RPX" Name="KC705_top_bus_skew_routed.rpx"/>
+  <File Type="ROUTE-BUS-SKEW-PB" Name="KC705_top_bus_skew_routed.pb"/>
+  <File Type="ROUTE-BUS-SKEW" Name="KC705_top_bus_skew_routed.rpt"/>
+  <File Type="ROUTE-CLK" Name="KC705_top_clock_utilization_routed.rpt"/>
+  <File Type="ROUTE-SIMILARITY" Name="KC705_top_incremental_reuse_routed.rpt"/>
+  <File Type="ROUTE-TIMING-RPX" Name="KC705_top_timing_summary_routed.rpx"/>
+  <File Type="ROUTE-TIMING-PB" Name="KC705_top_timing_summary_routed.pb"/>
+  <File Type="ROUTE-TIMINGSUMMARY" Name="KC705_top_timing_summary_routed.rpt"/>
+  <File Type="ROUTE-STATUS-PB" Name="KC705_top_route_status.pb"/>
+  <File Type="ROUTE-STATUS" Name="KC705_top_route_status.rpt"/>
+  <File Type="ROUTE-PWR-RPX" Name="KC705_top_power_routed.rpx"/>
+  <File Type="ROUTE-PWR-SUM" Name="KC705_top_power_summary_routed.pb"/>
+  <File Type="ROUTE-PWR" Name="KC705_top_power_routed.rpt"/>
+  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="KC705_top_methodology_drc_routed.pb"/>
+  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="KC705_top_methodology_drc_routed.rpx"/>
+  <File Type="ROUTE-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_routed.rpt"/>
+  <File Type="ROUTE-DRC-RPX" Name="KC705_top_drc_routed.rpx"/>
+  <File Type="ROUTE-DRC-PB" Name="KC705_top_drc_routed.pb"/>
+  <File Type="ROUTE-DRC" Name="KC705_top_drc_routed.rpt"/>
+  <File Type="ROUTE-BLACKBOX-DCP" Name="KC705_top_routed_bb.dcp"/>
+  <File Type="ROUTE-DCP" Name="KC705_top_routed.dcp"/>
+  <File Type="ROUTE-ERROR-DCP" Name="KC705_top_routed_error.dcp"/>
+  <File Type="PHYSOPT-TIMING" Name="KC705_top_timing_summary_physopted.rpt"/>
+  <File Type="PHYSOPT-DRC" Name="KC705_top_drc_physopted.rpt"/>
+  <File Type="PHYSOPT-DCP" Name="KC705_top_physopt.dcp"/>
+  <File Type="POSTPLACE-PWROPT-TIMING" Name="KC705_top_timing_summary_postplace_pwropted.rpt"/>
+  <File Type="POSTPLACE-PWROPT-DCP" Name="KC705_top_postplace_pwropt.dcp"/>
+  <File Type="PLACE-RQA-PB" Name="KC705_top_rqa_placed.pb"/>
+  <File Type="PLACE-TIMING" Name="KC705_top_timing_summary_placed.rpt"/>
+  <File Type="PLACE-PRE-SIMILARITY" Name="KC705_top_incremental_reuse_pre_placed.rpt"/>
+  <File Type="PLACE-SIMILARITY" Name="KC705_top_incremental_reuse_placed.rpt"/>
+  <File Type="PLACE-CTRL" Name="KC705_top_control_sets_placed.rpt"/>
+  <File Type="PLACE-UTIL-PB" Name="KC705_top_utilization_placed.pb"/>
+  <File Type="PLACE-UTIL" Name="KC705_top_utilization_placed.rpt"/>
+  <File Type="PLACE-CLK" Name="KC705_top_clock_utilization_placed.rpt"/>
+  <File Type="PLACE-IO" Name="KC705_top_io_placed.rpt"/>
+  <File Type="PLACE-DCP" Name="KC705_top_placed.dcp"/>
+  <File Type="PWROPT-TIMING" Name="KC705_top_timing_summary_pwropted.rpt"/>
+  <File Type="PWROPT-DRC" Name="KC705_top_drc_pwropted.rpt"/>
+  <File Type="PWROPT-DCP" Name="KC705_top_pwropt.dcp"/>
+  <File Type="OPT-RQA-PB" Name="KC705_top_rqa_opted.pb"/>
+  <File Type="OPT-TIMING" Name="KC705_top_timing_summary_opted.rpt"/>
+  <File Type="OPT-HWDEF" Name="KC705_top.hwdef"/>
+  <File Type="OPT-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_opted.rpt"/>
+  <File Type="OPT-DRC" Name="KC705_top_drc_opted.rpt"/>
+  <File Type="OPT-DCP" Name="KC705_top_opt.dcp"/>
+  <File Type="INIT-TIMING" Name="KC705_top_timing_summary_init.rpt"/>
+  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
+  <File Type="PA-TCL" Name="KC705_top.tcl"/>
   <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
     <Filter Type="Srcs"/>
     <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
@@ -93,13 +93,6 @@
         <Attr Name="UsedIn" Val="simulation"/>
       </FileInfo>
     </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
     <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
       <FileInfo SFType="VHDL2008">
         <Attr Name="Library" Val="xil_defaultlib"/>
@@ -107,13 +100,6 @@
         <Attr Name="UsedIn" Val="simulation"/>
       </FileInfo>
     </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
     <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
@@ -128,13 +114,20 @@
   </FileSet>
   <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
     <Filter Type="Constrs"/>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
+    <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
         <Attr Name="UsedIn" Val="implementation"/>
       </FileInfo>
     </File>
     <Config>
+      <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
       <Option Name="ConstrsType" Val="XDC"/>
     </Config>
   </FileSet>
@@ -188,6 +181,14 @@
         <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
       </FileInfo>
     </File>
+    <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedInSteps" Val="synth_1"/>
+        <Attr Name="AutoDcp" Val="1"/>
+      </FileInfo>
+    </File>
     <Config>
       <Option Name="TopAutoSet" Val="TRUE"/>
     </Config>
@@ -204,4 +205,5 @@
     <Step Id="post_route_phys_opt_design"/>
     <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl"/>
   </Strategy>
+  <BlockFileSet Type="BlockSrcs" Name="mmcm_sys_clk_wiz"/>
 </GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb
index be7d211..babc516 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb
index 2e8ff1c..4f2c3ec 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb
index 7d3a72e..ab37f19 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb
index ed8b3fe..13dc51f 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf b/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
index be09b34..9b5726a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
@@ -1,19 +1,19 @@
 version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:35:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:32:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:32:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:32:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b:636f72655f636f6e7461696e6572:74727565:00:00
+70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b5f77697a:636f72655f636f6e7461696e6572:66616c7365:00:00
 70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f6d6d636d:636f72655f636f6e7461696e6572:74727565:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
@@ -22,12 +22,12 @@ version:1
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3130:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:39:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:39:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:39:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:39:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:39:00:00
 5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:6532336335326265333939663436613262313637316131636538643262313835:506172656e742050412070726f6a656374204944:00
-eof:1677514430
+eof:3386259403
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb
index 9fc4f9f..c3b8293 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
index 56b4eed..f0a6e85 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:06 2024
+| Date         : Thu Dec 12 15:39:43 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
 | Design       : KC705_top
@@ -221,12 +221,12 @@ Table of Contents
 10. Instantiated Netlists
 -------------------------
 
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-| dbg_hub      |    1 |
-+--------------+------+
++------------------+------+
+|     Ref Name     | Used |
++------------------+------+
+| vio_mmcm         |    1 |
+| mmcm_sys_clk_wiz |    1 |
+| dbg_hub          |    1 |
++------------------+------+
 
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js b/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
index 8559c6e..28ff374 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
@@ -28,7 +28,7 @@ eval( EAInclude(ISEJScriptLib) );
 
 
 // pre-commands:
-ISETouchFile( "write_bitstream", "begin" );
+ISETouchFile( "init_design", "begin" );
 ISEStep( "vivado",
          "-log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace" );
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
index 56f1d86..93378d1 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
@@ -7,47 +7,49 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:31:25 2024
+  **** Start of session at: Thu Dec 12 15:37:49 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
+create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.707 ; gain = 0.023 ; free physical = 10434 ; free virtual = 15934
 Command: link_design -top KC705_top -part xc7k325tffg900-2
 Design is defaulting to srcset: sources_1
 Design is defaulting to constrset: constrs_1
 INFO: [Device 21-403] Loading part xc7k325tffg900-2
 INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
+INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp' for cell 'mmcm_sys_clk'
+INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-243849-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lck_rst'
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.340 ; gain = 0.000 ; free physical = 9996 ; free virtual = 15496
 INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
 INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
+WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
 Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
+WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
+INFO: [Chipscope 16-324] Core: vio_mmcm_lck_rst UUID: b0383a7e-0143-5f21-9d63-d1cdd7b6ed38 
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
+INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
+INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
+get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.781 ; gain = 631.914 ; free physical = 9399 ; free virtual = 14899
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.781 ; gain = 0.000 ; free physical = 9399 ; free virtual = 14899
 INFO: [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.
 
 13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
 link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
+link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2600.781 ; gain = 1192.074 ; free physical = 9399 ; free virtual = 14899
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:Msg-0] All done
@@ -61,13 +63,13 @@ INFO: [DRC 23-27] Running DRC with 20 threads
 INFO: [Project 1-461] DRC finished with 0 Errors
 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
 
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2768.863 ; gain = 160.078 ; free physical = 9385 ; free virtual = 14885
 
 Starting Cache Timing Information Task
 INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
+Ending Cache Timing Information Task | Checksum: 1722f30d6
 
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
+Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.863 ; gain = 0.000 ; free physical = 9377 ; free virtual = 14877
 
 Starting Logic Optimization Task
 
@@ -78,109 +80,110 @@ Phase 1.1 Core Generation And Design Setup
 Phase 1.1.1 Generate And Synthesize Debug Cores
 INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
 INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
+INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 37158d9ed405d4a7.
+Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.371 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.402 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
+Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
+Phase 1.1 Core Generation And Design Setup | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
+Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
+Phase 1 Initialization | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 2 Timer Update And Timing Data Collection
 
 Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
+Phase 2.1 Timer Update | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
 
 Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
+Phase 2.2 Timing Data Collection | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Phase 2 Timer Update And Timing Data Collection | Checksum: e03bc67d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
 
 Phase 3 Retarget
 INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
+Phase 3 Retarget | Checksum: a84d135e
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Retarget | Checksum: a84d135e
 INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
 INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 4 Constant propagation
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
+Phase 4 Constant propagation | Checksum: a84d135e
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Constant propagation | Checksum: a84d135e
 INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
+Phase 5 Sweep | Checksum: 11c00c0fe
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
+Sweep | Checksum: 11c00c0fe
+INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
 INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
+INFO: [Opt 31-194] Inserted BUFG clk_sys_gl_BUFG_inst to drive 529 load(s) on clock net clk_sys_gl_BUFG
 INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
+Phase 6 BUFG optimization | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+BUFG optimization | Checksum: 131dd1a4d
 INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
 
 Phase 7 Shift Register Optimization
 INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
+Phase 7 Shift Register Optimization | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Shift Register Optimization | Checksum: 131dd1a4d
 INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
 
 Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
+Phase 8 Post Processing Netlist | Checksum: 131dd1a4d
 
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Post Processing Netlist | Checksum: 131dd1a4d
 INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
 INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
 
 Phase 9 Finalization
 
 Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
+Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 
 Phase 9.2 Verifying Netlist Connectivity
 
 Starting Connectivity Check Task
 
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
+Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
+Phase 9.2 Verifying Netlist Connectivity | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
+Phase 9 Finalization | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 Opt_design Change Summary
 =========================
 
@@ -190,37 +193,37 @@ Opt_design Change Summary
 -------------------------------------------------------------------------------------------------------------------------
 |  Retarget                     |               0  |               6  |                                             48  |
 |  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
+|  Sweep                        |               0  |               2  |                                            821  |
 |  BUFG optimization            |               1  |               0  |                                              0  |
 |  Shift Register Optimization  |               0  |               0  |                                              0  |
 |  Post Processing Netlist      |               0  |               0  |                                             55  |
 -------------------------------------------------------------------------------------------------------------------------
 
 
-Ending Logic Optimization Task | Checksum: 2812e397d
+Ending Logic Optimization Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
 
 Starting Power Optimization Task
 INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
+Ending Power Optimization Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 
 Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
+Ending Final Cleanup Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 
 Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
+Ending Netlist Obfuscation Task | Checksum: 220becbc0
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
 INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+45 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
+opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3180.418 ; gain = 579.637 ; free physical = 9040 ; free virtual = 14543
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -229,16 +232,16 @@ INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/document
 report_drc completed successfully
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
+Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
+Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
+Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
 INFO: [Chipscope 16-240] Debug cores have already been implemented
 Command: place_design
@@ -259,53 +262,53 @@ Starting Placer Task
 Phase 1 Placer Initialization
 
 Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
+Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c7d509c
 
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
 
 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7e5e4bb9
 
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9001 ; free virtual = 14505
 
 Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
+Phase 1.3 Build Placer Netlist Model | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
 
 Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
+Phase 1.4 Constrain Clocks/Macros | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
+Phase 1 Placer Initialization | Checksum: a17079c5
 
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
+Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
 
 Phase 2 Global Placement
 
 Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
+Phase 2.1 Floorplanning | Checksum: 9eea1018
 
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8990 ; free virtual = 14494
 
 Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
+Phase 2.2 Update Timing before SLR Path Opt | Checksum: c589b427
 
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501
 
 Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
+Phase 2.3 Post-Processing in Floorplanning | Checksum: c589b427
 
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501
 
 Phase 2.4 Global Placement Core
 
 Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
+Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 101c55d75
 
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 2.4.2 Physical Synthesis In Placer
 INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
@@ -321,7 +324,7 @@ INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was
 INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
 INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
 INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Summary of Physical Synthesis Optimizations
 ============================================
@@ -343,55 +346,55 @@ Summary of Physical Synthesis Optimizations
 -----------------------------------------------------------------------------------------------------------------------------------------------------------
 
 
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
+Phase 2.4.2 Physical Synthesis In Placer | Checksum: 180e8e547
 
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
+Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 2.4 Global Placement Core | Checksum: 1ebe120a7
 
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 2 Global Placement | Checksum: 1ebe120a7
 
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3 Detail Placement
 
 Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
+Phase 3.1 Commit Multi Column Macros | Checksum: 1c40b6798
 
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8969 ; free virtual = 14473
 
 Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
+Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 217a7c49e
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
+Phase 3.3 Area Swap Optimization | Checksum: 18d7efaaa
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
+Phase 3.4 Pipeline Register Optimization | Checksum: 1aea3b497
 
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475
 
 Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
+Phase 3.5 Small Shape Detail Placement | Checksum: 121340b28
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
+Phase 3.6 Re-assign LUT pins | Checksum: 1aec969bc
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
+Phase 3.7 Pipeline Register Optimization | Checksum: 18d6e23e7
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
+Phase 3 Detail Placement | Checksum: 18d6e23e7
 
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
+Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
 
 Phase 4 Post Placement Optimization and Clean-Up
 
@@ -399,7 +402,7 @@ Phase 4.1 Post Commit Optimization
 INFO: [Timing 38-35] Done setting XDC timing constraints.
 
 Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
+Post Placement Optimization Initialization | Checksum: 1d48b171b
 
 Phase 4.1.1.1 BUFG Insertion
 
@@ -408,32 +411,32 @@ Starting Physical Synthesis Task
 Phase 1 Physical Synthesis Initialization
 INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
 INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
+Phase 1 Physical Synthesis Initialization | Checksum: 1da38fbdf
 
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
+Ending Physical Synthesis Task | Checksum: 2511c6161
 
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
+Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.1.1.1 BUFG Insertion | Checksum: 1d48b171b
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.1.1.2 Post Placement Timing Optimization
 INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
+Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.1 Post Commit Optimization | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
+Phase 4.2 Post Placement Cleanup | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.3 Placer Reporting
 
@@ -452,44 +455,44 @@ INFO: [Place 30-612] Post-Placement Estimated Congestion
 |       West|                1x1|                1x1|
 |___________|___________________|___________________|
 
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
+Phase 4.3.1 Print Estimated Congestion | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4.3 Placer Reporting | Checksum: 2086824c2
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
 Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28b53f75f
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+Ending Placer Task | Checksum: 1dfc6b8da
 
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
+81 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
+place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
 INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
 Running report generation with 3 threads.
 INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
+report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8936 ; free virtual = 14440
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
 INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
+report_io: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
+Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
+Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
+Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
 Command: phys_opt_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -497,24 +500,24 @@ INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc
 
 Starting Initial Update Timing Task
 
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
+Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
 INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
 INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
 INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
 INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+92 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 phys_opt_design completed successfully
 INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
+Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
+Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
 Writing XDEF routing.
 Writing XDEF routing logical nets.
 Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
+Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
+Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
+Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
 Command: route_design
 Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
@@ -529,43 +532,43 @@ Starting Routing Task
 INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
 
 Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
+Checksum: PlaceDB: c6181c10 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
 Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
 Phase 1 Build RT Design | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
 
 Phase 2 Router Initialization
 
 Phase 2.1 Fix Topology Constraints
 Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
 
 Phase 2.2 Pre Route Cleanup
 Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
 
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
+Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
  Number of Nodes with overlaps = 0
 
 Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
+Phase 2.3 Update Timing | Checksum: 24deb5201
 
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
+Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
 INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
 
 
 Phase 2.4 Update Timing for Bus Skew
 
 Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
+Phase 2.4.1 Update Timing | Checksum: 2479266a2
 
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
+Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-5.936 |
 
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
+Phase 2.4 Update Timing for Bus Skew | Checksum: 207a13088
 
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
+Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8423 ; free virtual = 13929
 
 Router Utilization Summary
   Global Vertical Routing Utilization    = 0 %
@@ -579,72 +582,71 @@ Router Utilization Summary
   Number of Partially Routed Nets     = 0
   Number of Node Overlaps             = 0
 
-Phase 2 Router Initialization | Checksum: 2977fdd5f
+Phase 2 Router Initialization | Checksum: 25854c16b
 
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
+Phase 3 Global Routing | Checksum: 25854c16b
 
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 4 Initial Routing
 
 Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
+Phase 4.1 Initial Net Routing Pass | Checksum: 1d44df6bb
 
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
+Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 4 Initial Routing | Checksum: 1d44df6bb
 
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 5 Rip-up And Reroute
 
 Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
+ Number of Nodes with overlaps = 67
  Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.137  | TNS=0.000  | WHS=N/A    | THS=N/A    |
 
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
+Phase 5.1 Global Iteration 0 | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 5 Rip-up And Reroute | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 6 Delay and Skew Optimization
 
 Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
+Phase 6.1 Delay CleanUp | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
+Phase 6.2 Clock Skew Optimization | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 6 Delay and Skew Optimization | Checksum: 287bbfcb6
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 7 Post Hold Fix
 
 Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
+INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |
 
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
+Phase 7.1 Hold Fix Iter | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Phase 7 Post Hold Fix | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 8 Route finalize
 
 Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
+  Global Vertical Routing Utilization    = 0.0347308 %
+  Global Horizontal Routing Utilization  = 0.0464799 %
   Routable Net Status*
   *Does not include unroutable nets such as driverless and loadless.
   Run report_route_status for detailed report.
@@ -654,50 +656,50 @@ Router Utilization Summary
   Number of Partially Routed Nets     = 0
   Number of Node Overlaps             = 0
 
-Phase 8 Route finalize | Checksum: 29740018f
+Phase 8 Route finalize | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 9 Verifying routed nets
 
  Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
+Phase 9 Verifying routed nets | Checksum: 1f87dbc91
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
+Phase 10 Depositing Routes | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
+Phase 11 Post Process Routing | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
+INFO: [Route 35-57] Estimated Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |
 
 INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
+Phase 12 Post Router Timing | Checksum: 1ab135b33
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
+Total Elapsed time in route_design: 28.54 secs
 
 Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
+Phase 13 Post-Route Event Processing | Checksum: 2024e74e2
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
+Ending Routing Task | Checksum: 2024e74e2
 
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
+Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
 
 Routing Is Done.
 INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
+107 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
 route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
+route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3758.695 ; gain = 387.332 ; free physical = 8411 ; free virtual = 13917
 INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
 INFO: [IP_Flow 19-1839] IP Catalog is up to date.
@@ -733,144 +735,29 @@ Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summa
 Running Vector-less Activity Propagation...
 
 Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
+131 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
 report_power completed successfully
 INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
 WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
 WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
+generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4038.832 ; gain = 280.137 ; free physical = 8418 ; free virtual = 13928
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
 INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
 CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
+CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
 INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:34:25 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.637 ; gain = 0.000 ; free physical = 12436 ; free virtual = 17968
-INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1858.324 ; gain = 1.000 ; free physical = 12355 ; free virtual = 17887
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read Physdb Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Restored from archive | CPU: 0.130000 secs | Memory: 2.675194 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2524.020 ; gain = 7.938 ; free physical = 11772 ; free virtual = 17303
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 6 instances were transformed.
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.988 ; gain = 1167.891 ; free physical = 11768 ; free virtual = 17299
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3123.746 ; gain = 595.758 ; free physical = 11202 ; free virtual = 16744
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:35:18 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
index afb6ebf..b253b97 100755
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
@@ -38,7 +38,7 @@ EAStep()
 }
 
 # pre-commands:
-/bin/touch .write_bitstream.begin.rst
+/bin/touch .init_design.begin.rst
 EAStep vivado -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
 
 
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
index 39ba9bc..d6c4356 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:34:25 2024
-# Process ID: 117970
+# Start of session at: Thu Dec 12 15:37:49 2024
+# Process ID: 243849
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
 # Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
@@ -13,12 +13,12 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19663 MB
+# Available Virtual :17121 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb
index 5d2b4aa..e69de29 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou
deleted file mode 100644
index c20fafa..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19642 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb
deleted file mode 100644
index 8f92db7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc b/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
index 53296ba..70b65dc 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
@@ -1,7 +1,7 @@
-set_property SRC_FILE_INFO {cfile:/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc rfile:../../../../../sources/constraints/KC705_constraints.xdc id:1} [current_design]
-set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD12       [get_ports clk_sys_in_diff[0]]
-set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD11       [get_ports clk_sys_in_diff[1]]
-set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN Y23        [get_ports clk_sys_out]
+set_property SRC_FILE_INFO {cfile:/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc rfile:../../../../../sources/constraints/KC705_physical.xdc id:1} [current_design]
+set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN AD12 [get_ports {clk_sys_in_diff[0]}]
+set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN AD11 [get_ports {clk_sys_in_diff[1]}]
+set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN Y23 [get_ports clk_sys_out]
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
index c0c7b98..dcffd1a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="85581" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="243172" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp
index 8af5a05..af55187 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp and b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
index 2228c8d..404e2df 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
@@ -56,6 +56,8 @@ if {$::dispatch::connected} {
 }
 
 OPTRACE "synth_1" START { ROLLUP_AUTO }
+set_param chipscope.maxJobs 5
+set_msg_config -id {Common 17-41} -limit 10000000
 set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
 set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
 OPTRACE "Creating in-memory project" START { }
@@ -90,10 +92,10 @@ read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/
 set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc]
 set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm_ooc.xdc]
 
-read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc]
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc]
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_ooc.xdc]
+read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc]
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc]
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc]
 
 OPTRACE "Adding files" END { }
 # Mark all dcp files as not used in implementation to prevent them from being
@@ -104,12 +106,17 @@ OPTRACE "Adding files" END { }
 foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
   set_property used_in_implementation false $dcp
 }
-read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc
-set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
+read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+
+read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
+set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 
 read_xdc dont_touch.xdc
 set_property used_in_implementation false [get_files dont_touch.xdc]
 set_param ips.enableIPCacheLiteLoad 1
+
+read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
 close [open __synthesis_is_running__ w]
 
 OPTRACE "synth_design" START { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
index 0532b10..3fb0a51 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:30:27 2024
-# Process ID: 85625
+# Start of session at: Thu Dec 12 15:36:48 2024
+# Process ID: 243216
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -13,21 +13,22 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19656 MB
+# Available Virtual :17013 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.566 ; gain = 0.023 ; free physical = 12845 ; free virtual = 18363
+create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.840 ; gain = 22.836 ; free physical = 10369 ; free virtual = 15869
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -36,30 +37,133 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci was found in project but not in list files or .hog/extra.files
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
 WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
+CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (d2569bf) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
 WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 85 +++++++++++-----------
- 2 files changed, 43 insertions(+), 44 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (021a59a) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.1-021A59A-dirty
+ .../KC705_testing.cache/wt/project.wpc             |    3 +-
+ .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
+ .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
+ .../KC705_testing.hw/KC705_testing.lpr             |    4 +-
+ .../impl_1/.init_design.begin.rst                  |    5 -
+ .../KC705_testing.runs/impl_1/.init_design.end.rst |    0
+ .../impl_1/.opt_design.begin.rst                   |    5 -
+ .../KC705_testing.runs/impl_1/.opt_design.end.rst  |    0
+ .../impl_1/.phys_opt_design.begin.rst              |    5 -
+ .../impl_1/.phys_opt_design.end.rst                |    0
+ .../impl_1/.place_design.begin.rst                 |    5 -
+ .../impl_1/.place_design.end.rst                   |    0
+ .../impl_1/.route_design.begin.rst                 |    5 -
+ .../impl_1/.route_design.end.rst                   |    0
+ .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   19 +-
+ .../impl_1/.write_bitstream.begin.rst              |    5 -
+ .../impl_1/.write_bitstream.end.rst                |    0
+ .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top.ltx        |   66 -
+ .../KC705_testing.runs/impl_1/KC705_top.tcl        |  225 +-
+ .../KC705_testing.runs/impl_1/KC705_top.vdi        |  900 --
+ .../impl_1/KC705_top_85959.backup.vdi              |  786 --
+ .../impl_1/KC705_top_bus_skew_routed.pb            |    2 -
+ .../impl_1/KC705_top_bus_skew_routed.rpt           |  429 -
+ .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 107167 -> 0 bytes
+ .../impl_1/KC705_top_clock_utilization_routed.rpt  |  309 -
+ .../impl_1/KC705_top_control_sets_placed.rpt       |  155 -
+ .../impl_1/KC705_top_drc_opted.pb                  |  Bin 37 -> 0 bytes
+ .../impl_1/KC705_top_drc_opted.rpt                 |   49 -
+ .../impl_1/KC705_top_drc_opted.rpx                 |  Bin 1630 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.pb                 |  Bin 75 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.rpt                |   86 -
+ .../impl_1/KC705_top_drc_routed.rpx                |  Bin 10777 -> 0 bytes
+ .../impl_1/KC705_top_io_placed.rpt                 |  942 ---
+ .../impl_1/KC705_top_methodology_drc_routed.pb     |  Bin 52 -> 0 bytes
+ .../impl_1/KC705_top_methodology_drc_routed.rpt    |   75 -
+ .../impl_1/KC705_top_methodology_drc_routed.rpx    |  Bin 11079 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 674646 -> 0 bytes
+ .../impl_1/KC705_top_physopt.dcp                   |  Bin 813822 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 813492 -> 0 bytes
+ .../impl_1/KC705_top_power_routed.rpt              |  161 -
+ .../impl_1/KC705_top_power_routed.rpx              |  Bin 929189 -> 0 bytes
+ .../impl_1/KC705_top_power_summary_routed.pb       |  Bin 855 -> 0 bytes
+ .../impl_1/KC705_top_route_status.pb               |  Bin 44 -> 0 bytes
+ .../impl_1/KC705_top_route_status.rpt              |   12 -
+ .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 884040 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.pb      |  Bin 109 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.rpt     | 8701 --------------------
+ .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 815059 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.pb    |  Bin 109 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 8701 --------------------
+ .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 815071 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.pb         |  Bin 291 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.rpt        |  232 -
+ .../KC705_testing.runs/impl_1/clockInfo.txt        |   10 -
+ .../KC705_testing.runs/impl_1/debug_nets.ltx       |   66 -
+ .../KC705_testing.runs/impl_1/gen_run.xml          |  186 +-
+ .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 5664 -> 0 bytes
+ .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 17535 -> 0 bytes
+ .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 3471 -> 0 bytes
+ .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 23119 -> 0 bytes
+ .../KC705_testing.runs/impl_1/project.wdf          |   24 +-
+ .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 20739 -> 0 bytes
+ .../impl_1/route_report_utilization_0.pb           |  Bin 291 -> 0 bytes
+ .../impl_1/route_report_utilization_0.rpt          |  232 -
+ .../KC705_testing.runs/impl_1/rundef.js            |    2 +-
+ .../KC705_testing.runs/impl_1/runme.log            |  876 --
+ .../KC705_testing.runs/impl_1/runme.sh             |    2 +-
+ .../KC705_testing.runs/impl_1/vivado.jou           |   24 -
+ .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
+ .../impl_1/vivado_85959.backup.jou                 |   24 -
+ .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 17226 -> 0 bytes
+ .../synth_1/.Xil/KC705_top_propImpl.xdc            |    7 -
+ .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
+ .../KC705_testing.runs/synth_1/.vivado.end.rst     |    0
+ .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11379 -> 0 bytes
+ .../KC705_testing.runs/synth_1/KC705_top.tcl       |   19 +-
+ .../KC705_testing.runs/synth_1/KC705_top.vds       |  279 +-
+ .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 0 bytes
+ .../synth_1/KC705_top_utilization_synth.rpt        |  180 -
+ .../synth_1/__synthesis_is_complete__              |    0
+ .../KC705_testing.runs/synth_1/dont_touch.xdc      |    7 +-
+ .../KC705_testing.runs/synth_1/gen_run.xml         |   44 +-
+ .../KC705_testing.runs/synth_1/project.wdf         |   33 -
+ .../KC705_testing.runs/synth_1/runme.log           |  273 +-
+ .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
+ .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 32016 -> 3026 bytes
+ .../KC705_testing/KC705_testing.runs/timing_ok.txt |    2 +-
+ .../KC705_testing/KC705_testing.runs/versions.txt  |    2 +-
+ Projects/KC705_testing/KC705_testing.xpr           |  139 +-
+ Top/KC705_testing/list/sources.con                 |    3 +-
+ sources/constraints/KC705_constraints.xdc          |   12 -
+ sources/hdl/KC705_top.vhd                          |   46 +-
+ sources/ip/.Xil/.mmcm_sys_clk.xcix.lock            |    0
+ sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock            |    0
+ sources/ip/mmcm_sys_clk.xcix                       |  Bin 103034 -> 0 bytes
+ 96 files changed, 511 insertions(+), 23890 deletions(-)
+CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (d2569bf) and create a dirty bitfile...
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../..//sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc is not in the git repository. Please add it with:
+ git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
+CRITICAL WARNING: [Hog:Msg-0] sources/constraints/KC705_clocking.xdc is not in the git repository. Will use current SHA (d2569bf) and version will be set to 0.
+CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc is not in the git repository. Please add it with:
+ git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+CRITICAL WARNING: [Hog:Msg-0] sources/constraints/KC705_physical.xdc is not in the git repository. Will use current SHA (d2569bf) and version will be set to 0.
+INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-D2569BF-dirty
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
 INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
 INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
  ------------------------- PRE SYNTHESIS -------------------------
- 11/12/2024 at 12:30:40
- Firmware date and time: 11122024, 00122855
- Global SHA: 021a59a, VER: 0.0.0
+ 12/12/2024 at 15:37:02
+ Firmware date and time: 11122024, 00123946
+ Global SHA: d2569bf, VER: 0.0.0
  Constraints SHA: ab3d196, VER: 0.0.0
  Top SHA: ab3d196, VER: 0.0.0
  Hog SHA: 219f277, VER: 8.15.4
@@ -69,23 +173,28 @@ INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/V
  -----------------------------------------------------------------
 INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
 INFO: [Hog:Msg-0] All done.
+Command: read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
+INFO: [Vivado 12-5825] Read reference checkpoint from /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp for incremental synthesis
+INFO: [Vivado 12-7989] Please ensure there are no constraint changes
 Command: synth_design -top KC705_top -part xc7k325tffg900-2
 Starting synth_design
 Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
 INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
 INFO: [Device 21-403] Loading part xc7k325tffg900-2
 INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
+INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
+INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
 INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 85694
+INFO: [Synth 8-7075] Helper process launched with PID 243419
 ---------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.941 ; gain = 404.625 ; free physical = 11696 ; free virtual = 17214
+Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.891 ; gain = 405.711 ; free physical = 9209 ; free virtual = 14709
 ---------------------------------------------------------------------------------
 INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
 	Parameter GLOBAL_DATE bound to: 32'b00010001000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000100100010100001010101 
+	Parameter GLOBAL_TIME bound to: 32'b00000000000100100011100101000110 
 	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000000001000011010010110011010 
+	Parameter GLOBAL_SHA bound to: 32'b00001101001001010110100110111111 
 	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter CON_VER bound to: 32'b00000000000000000000000000000000 
@@ -96,70 +205,75 @@ INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/U
 	Parameter IPS_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00001010101100111101000110010110 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clc' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:81]
-INFO: [Synth 8-3491] module 'mmcm_sys_clk' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:6' bound to instance 'mmcm_sys_clk_wiz' of component 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:88]
-INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lock_reset' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:97]
-INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
-INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:104]
+INFO: [Synth 8-113] binding component instance 'IBUFGDS_sys_clc' to cell 'IBUFGDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:82]
+INFO: [Synth 8-3491] module 'mmcm_sys_clk_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/mmcm_sys_clk_wiz_stub.vhdl:6' bound to instance 'mmcm_sys_clk' of component 'mmcm_sys_clk_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:89]
+INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/mmcm_sys_clk_wiz_stub.vhdl:18]
+INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lck_rst' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:99]
+INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
+INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:106]
 INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
 ---------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.910 ; gain = 490.594 ; free physical = 11604 ; free virtual = 17122
+Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2322.828 ; gain = 491.648 ; free physical = 9116 ; free virtual = 14617
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.641 ; gain = 509.461 ; free physical = 9104 ; free virtual = 14605
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.641 ; gain = 509.461 ; free physical = 9104 ; free virtual = 14605
 ---------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.660 ; gain = 0.000 ; free physical = 11587 ; free virtual = 17106
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.578 ; gain = 0.000 ; free physical = 9092 ; free virtual = 14593
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 
 Processing XDC Constraints
 Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lck_rst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lck_rst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_in_context.xdc] for cell 'mmcm_sys_clk'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_in_context.xdc] for cell 'mmcm_sys_clk'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
 Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
 Completed Processing XDC Constraints
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9090 ; free virtual = 14591
 INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
+  A total of 1 instances were transformed.
+  IBUFGDS => IBUFDS: 1 instance 
 
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lock_reset' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9090 ; free virtual = 14591
+WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lck_rst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
+INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
+INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 ---------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Loading Part and Timing Information
 ---------------------------------------------------------------------------------
 Loading part: xc7k325tffg900-2
 ---------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying 'set_property' XDC Constraints
 ---------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lock_reset. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk_wiz. (constraint file  auto generated constraint).
+Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lck_rst. (constraint file  auto generated constraint).
+Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk. (constraint file  auto generated constraint).
 ---------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17091
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9086 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start RTL Component Statistics 
@@ -182,25 +296,25 @@ Start Cross Boundary and Area Optimization
 ---------------------------------------------------------------------------------
 WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
 ---------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11569 ; free virtual = 17092
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9084 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying XDC Timing Constraints
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Timing Optimization
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Technology Mapping
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start IO Insertion
@@ -218,91 +332,93 @@ Start Final Netlist Cleanup
 Finished Final Netlist Cleanup
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Instances
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Rebuilding User Hierarchy
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Ports
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Nets
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Writing Synthesis Report
 ---------------------------------------------------------------------------------
 
 Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |mmcm_sys_clk  |         1|
-|2     |vio_mmcm      |         1|
-+------+--------------+----------+
++------+-----------------+----------+
+|      |BlackBox name    |Instances |
++------+-----------------+----------+
+|1     |mmcm_sys_clk_wiz |         1|
+|2     |vio_mmcm         |         1|
++------+-----------------+----------+
 
 Report Cell Usage: 
-+------+------------------+------+
-|      |Cell              |Count |
-+------+------------------+------+
-|1     |mmcm_sys_clk_bbox |     1|
-|2     |vio_mmcm_bbox     |     1|
-|3     |IBUFDS            |     1|
-|4     |OBUF              |     1|
-+------+------------------+------+
++------+----------------------+------+
+|      |Cell                  |Count |
++------+----------------------+------+
+|1     |mmcm_sys_clk_wiz_bbox |     1|
+|2     |vio_mmcm_bbox         |     1|
+|3     |IBUFGDS               |     1|
+|4     |OBUF                  |     1|
++------+----------------------+------+
 ---------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2558.730 ; gain = 508.406 ; free physical = 11571 ; free virtual = 17094
-Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2565.652 ; gain = 509.461 ; free physical = 9083 ; free virtual = 14588
+Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11571 ; free virtual = 17094
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14588
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9379 ; free virtual = 14884
 INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
+  A total of 1 instances were transformed.
+  IBUFGDS => IBUFDS: 1 instance 
 
-Synth Design complete | Checksum: aaf1922a
+Synth Design complete | Checksum: 9e64b35e
 INFO: [Common 17-83] Releasing license: Synthesis
-50 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
+54 Infos, 4 Warnings, 13 Critical Warnings and 0 Errors encountered.
 synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2558.730 ; gain = 1113.148 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.021; main = 1637.941; forked = 398.912
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3548.879; main = 2526.715; forked = 1022.164
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
+synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2565.652 ; gain = 1118.176 ; free physical = 9379 ; free virtual = 14884
+INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.518; main = 1642.688; forked = 395.043
+INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3554.797; main = 2533.637; forked = 1021.160
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9379 ; free virtual = 14884
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:31:11 2024...
+INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 15:37:37 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
index 9916333..8842c38 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 ---------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:31:10 2024
+| Date         : Thu Dec 12 15:37:36 2024
 | Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
 | Command      : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 | Design       : KC705_top
@@ -162,12 +162,12 @@ Warning! For any ECO changes, please run place_design if there are unplaced inst
 8. Black Boxes
 --------------
 
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-+--------------+------+
++------------------+------+
+|     Ref Name     | Used |
++------------------+------+
+| vio_mmcm         |    1 |
+| mmcm_sys_clk_wiz |    1 |
++------------------+------+
 
 
 9. Instantiated Netlists
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc b/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
index ff703f4..aa1d56a 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
@@ -1,10 +1,9 @@
 # This file is automatically generated.
 # It contains project source information necessary for synthesis and implementation.
 
-# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc
+# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+
+# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
 
 # IP: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci
 set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vio_mmcm || ORIG_REF_NAME==vio_mmcm} -quiet] -quiet
-
-# IP: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci
-set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==mmcm_sys_clk || ORIG_REF_NAME==mmcm_sys_clk} -quiet] -quiet
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
index 1855e7d..a2ea4d8 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
@@ -1,14 +1,14 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1733916625">
+<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734014205" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
   <File Type="VDS-TIMING-PB" Name="KC705_top_timing_summary_synth.pb"/>
   <File Type="VDS-TIMINGSUMMARY" Name="KC705_top_timing_summary_synth.rpt"/>
-  <File Type="PA-TCL" Name="KC705_top.tcl"/>
   <File Type="RDS-DCP" Name="KC705_top.dcp"/>
-  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
-  <File Type="RDS-RDS" Name="KC705_top.vds"/>
-  <File Type="RDS-PROPCONSTRS" Name="KC705_top_drc_synth.rpt"/>
-  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
   <File Type="RDS-UTIL-PB" Name="KC705_top_utilization_synth.pb"/>
+  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
+  <File Type="RDS-PROPCONSTRS" Name="KC705_top_drc_synth.rpt"/>
+  <File Type="RDS-RDS" Name="KC705_top.vds"/>
+  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
+  <File Type="PA-TCL" Name="KC705_top.tcl"/>
   <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
     <Filter Type="Srcs"/>
     <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
@@ -18,13 +18,6 @@
         <Attr Name="UsedIn" Val="simulation"/>
       </FileInfo>
     </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
     <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
       <FileInfo SFType="VHDL2008">
         <Attr Name="Library" Val="xil_defaultlib"/>
@@ -32,13 +25,6 @@
         <Attr Name="UsedIn" Val="simulation"/>
       </FileInfo>
     </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
     <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
@@ -53,13 +39,20 @@
   </FileSet>
   <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
     <Filter Type="Constrs"/>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
+    <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
         <Attr Name="UsedIn" Val="implementation"/>
       </FileInfo>
     </File>
     <Config>
+      <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
       <Option Name="ConstrsType" Val="XDC"/>
     </Config>
   </FileSet>
@@ -113,6 +106,14 @@
         <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
       </FileInfo>
     </File>
+    <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedInSteps" Val="synth_1"/>
+        <Attr Name="AutoDcp" Val="1"/>
+      </FileInfo>
+    </File>
     <Config>
       <Option Name="TopAutoSet" Val="TRUE"/>
     </Config>
@@ -121,4 +122,5 @@
     <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
     <Step Id="synth_design" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl"/>
   </Strategy>
+  <BlockFileSet Type="BlockSrcs" Name="mmcm_sys_clk_wiz"/>
 </GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf b/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf
deleted file mode 100644
index be09b34..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf
+++ /dev/null
@@ -1,33 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:35:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f6d6d636d:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
-5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:6532336335326265333939663436613262313637316131636538643262313835:506172656e742050412070726f6a656374204944:00
-eof:1677514430
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
index d34f7dd..c055c29 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
@@ -7,17 +7,18 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:30:27 2024
+  **** Start of session at: Thu Dec 12 15:36:48 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.566 ; gain = 0.023 ; free physical = 12845 ; free virtual = 18363
+create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.840 ; gain = 22.836 ; free physical = 10369 ; free virtual = 15869
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -26,30 +27,133 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci was found in project but not in list files or .hog/extra.files
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
 WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
+CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (d2569bf) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
 WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 85 +++++++++++-----------
- 2 files changed, 43 insertions(+), 44 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (021a59a) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.1-021A59A-dirty
+ .../KC705_testing.cache/wt/project.wpc             |    3 +-
+ .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
+ .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
+ .../KC705_testing.hw/KC705_testing.lpr             |    4 +-
+ .../impl_1/.init_design.begin.rst                  |    5 -
+ .../KC705_testing.runs/impl_1/.init_design.end.rst |    0
+ .../impl_1/.opt_design.begin.rst                   |    5 -
+ .../KC705_testing.runs/impl_1/.opt_design.end.rst  |    0
+ .../impl_1/.phys_opt_design.begin.rst              |    5 -
+ .../impl_1/.phys_opt_design.end.rst                |    0
+ .../impl_1/.place_design.begin.rst                 |    5 -
+ .../impl_1/.place_design.end.rst                   |    0
+ .../impl_1/.route_design.begin.rst                 |    5 -
+ .../impl_1/.route_design.end.rst                   |    0
+ .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   19 +-
+ .../impl_1/.write_bitstream.begin.rst              |    5 -
+ .../impl_1/.write_bitstream.end.rst                |    0
+ .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top.ltx        |   66 -
+ .../KC705_testing.runs/impl_1/KC705_top.tcl        |  225 +-
+ .../KC705_testing.runs/impl_1/KC705_top.vdi        |  900 --
+ .../impl_1/KC705_top_85959.backup.vdi              |  786 --
+ .../impl_1/KC705_top_bus_skew_routed.pb            |    2 -
+ .../impl_1/KC705_top_bus_skew_routed.rpt           |  429 -
+ .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 107167 -> 0 bytes
+ .../impl_1/KC705_top_clock_utilization_routed.rpt  |  309 -
+ .../impl_1/KC705_top_control_sets_placed.rpt       |  155 -
+ .../impl_1/KC705_top_drc_opted.pb                  |  Bin 37 -> 0 bytes
+ .../impl_1/KC705_top_drc_opted.rpt                 |   49 -
+ .../impl_1/KC705_top_drc_opted.rpx                 |  Bin 1630 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.pb                 |  Bin 75 -> 0 bytes
+ .../impl_1/KC705_top_drc_routed.rpt                |   86 -
+ .../impl_1/KC705_top_drc_routed.rpx                |  Bin 10777 -> 0 bytes
+ .../impl_1/KC705_top_io_placed.rpt                 |  942 ---
+ .../impl_1/KC705_top_methodology_drc_routed.pb     |  Bin 52 -> 0 bytes
+ .../impl_1/KC705_top_methodology_drc_routed.rpt    |   75 -
+ .../impl_1/KC705_top_methodology_drc_routed.rpx    |  Bin 11079 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 674646 -> 0 bytes
+ .../impl_1/KC705_top_physopt.dcp                   |  Bin 813822 -> 0 bytes
+ .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 813492 -> 0 bytes
+ .../impl_1/KC705_top_power_routed.rpt              |  161 -
+ .../impl_1/KC705_top_power_routed.rpx              |  Bin 929189 -> 0 bytes
+ .../impl_1/KC705_top_power_summary_routed.pb       |  Bin 855 -> 0 bytes
+ .../impl_1/KC705_top_route_status.pb               |  Bin 44 -> 0 bytes
+ .../impl_1/KC705_top_route_status.rpt              |   12 -
+ .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 884040 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.pb      |  Bin 109 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed.rpt     | 8701 --------------------
+ .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 815059 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.pb    |  Bin 109 -> 0 bytes
+ .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 8701 --------------------
+ .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 815071 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.pb         |  Bin 291 -> 0 bytes
+ .../impl_1/KC705_top_utilization_placed.rpt        |  232 -
+ .../KC705_testing.runs/impl_1/clockInfo.txt        |   10 -
+ .../KC705_testing.runs/impl_1/debug_nets.ltx       |   66 -
+ .../KC705_testing.runs/impl_1/gen_run.xml          |  186 +-
+ .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 5664 -> 0 bytes
+ .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 17535 -> 0 bytes
+ .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 3471 -> 0 bytes
+ .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 23119 -> 0 bytes
+ .../KC705_testing.runs/impl_1/project.wdf          |   24 +-
+ .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 20739 -> 0 bytes
+ .../impl_1/route_report_utilization_0.pb           |  Bin 291 -> 0 bytes
+ .../impl_1/route_report_utilization_0.rpt          |  232 -
+ .../KC705_testing.runs/impl_1/rundef.js            |    2 +-
+ .../KC705_testing.runs/impl_1/runme.log            |  876 --
+ .../KC705_testing.runs/impl_1/runme.sh             |    2 +-
+ .../KC705_testing.runs/impl_1/vivado.jou           |   24 -
+ .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
+ .../impl_1/vivado_85959.backup.jou                 |   24 -
+ .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 17226 -> 0 bytes
+ .../synth_1/.Xil/KC705_top_propImpl.xdc            |    7 -
+ .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
+ .../KC705_testing.runs/synth_1/.vivado.end.rst     |    0
+ .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11379 -> 0 bytes
+ .../KC705_testing.runs/synth_1/KC705_top.tcl       |   19 +-
+ .../KC705_testing.runs/synth_1/KC705_top.vds       |  279 +-
+ .../synth_1/KC705_top_utilization_synth.pb         |  Bin 291 -> 0 bytes
+ .../synth_1/KC705_top_utilization_synth.rpt        |  180 -
+ .../synth_1/__synthesis_is_complete__              |    0
+ .../KC705_testing.runs/synth_1/dont_touch.xdc      |    7 +-
+ .../KC705_testing.runs/synth_1/gen_run.xml         |   44 +-
+ .../KC705_testing.runs/synth_1/project.wdf         |   33 -
+ .../KC705_testing.runs/synth_1/runme.log           |  273 +-
+ .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
+ .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 32016 -> 3026 bytes
+ .../KC705_testing/KC705_testing.runs/timing_ok.txt |    2 +-
+ .../KC705_testing/KC705_testing.runs/versions.txt  |    2 +-
+ Projects/KC705_testing/KC705_testing.xpr           |  139 +-
+ Top/KC705_testing/list/sources.con                 |    3 +-
+ sources/constraints/KC705_constraints.xdc          |   12 -
+ sources/hdl/KC705_top.vhd                          |   46 +-
+ sources/ip/.Xil/.mmcm_sys_clk.xcix.lock            |    0
+ sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock            |    0
+ sources/ip/mmcm_sys_clk.xcix                       |  Bin 103034 -> 0 bytes
+ 96 files changed, 511 insertions(+), 23890 deletions(-)
+CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (d2569bf) and create a dirty bitfile...
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../..//sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc is not in the git repository. Please add it with:
+ git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
+CRITICAL WARNING: [Hog:Msg-0] sources/constraints/KC705_clocking.xdc is not in the git repository. Will use current SHA (d2569bf) and version will be set to 0.
+CRITICAL WARNING: [Hog:FileCommitted-0] File /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc is not in the git repository. Please add it with:
+ git add /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+CRITICAL WARNING: [Hog:Msg-0] sources/constraints/KC705_physical.xdc is not in the git repository. Will use current SHA (d2569bf) and version will be set to 0.
+INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.2-D2569BF-dirty
 CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
 INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
 INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
 INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
  ------------------------- PRE SYNTHESIS -------------------------
- 11/12/2024 at 12:30:40
- Firmware date and time: 11122024, 00122855
- Global SHA: 021a59a, VER: 0.0.0
+ 12/12/2024 at 15:37:02
+ Firmware date and time: 11122024, 00123946
+ Global SHA: d2569bf, VER: 0.0.0
  Constraints SHA: ab3d196, VER: 0.0.0
  Top SHA: ab3d196, VER: 0.0.0
  Hog SHA: 219f277, VER: 8.15.4
@@ -59,23 +163,28 @@ INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/V
  -----------------------------------------------------------------
 INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
 INFO: [Hog:Msg-0] All done.
+Command: read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
+INFO: [Vivado 12-5825] Read reference checkpoint from /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp for incremental synthesis
+INFO: [Vivado 12-7989] Please ensure there are no constraint changes
 Command: synth_design -top KC705_top -part xc7k325tffg900-2
 Starting synth_design
 Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
 INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
 INFO: [Device 21-403] Loading part xc7k325tffg900-2
 INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
+INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
+INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
 INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 85694
+INFO: [Synth 8-7075] Helper process launched with PID 243419
 ---------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.941 ; gain = 404.625 ; free physical = 11696 ; free virtual = 17214
+Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.891 ; gain = 405.711 ; free physical = 9209 ; free virtual = 14709
 ---------------------------------------------------------------------------------
 INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
 	Parameter GLOBAL_DATE bound to: 32'b00010001000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000100100010100001010101 
+	Parameter GLOBAL_TIME bound to: 32'b00000000000100100011100101000110 
 	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000000001000011010010110011010 
+	Parameter GLOBAL_SHA bound to: 32'b00001101001001010110100110111111 
 	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter CON_VER bound to: 32'b00000000000000000000000000000000 
@@ -86,70 +195,75 @@ INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/U
 	Parameter IPS_SHA bound to: 32'b00001010101100111101000110010110 
 	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000000 
 	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00001010101100111101000110010110 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clc' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:81]
-INFO: [Synth 8-3491] module 'mmcm_sys_clk' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:6' bound to instance 'mmcm_sys_clk_wiz' of component 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:88]
-INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lock_reset' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:97]
-INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
-INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:104]
+INFO: [Synth 8-113] binding component instance 'IBUFGDS_sys_clc' to cell 'IBUFGDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:82]
+INFO: [Synth 8-3491] module 'mmcm_sys_clk_wiz' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/mmcm_sys_clk_wiz_stub.vhdl:6' bound to instance 'mmcm_sys_clk' of component 'mmcm_sys_clk_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:89]
+INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk_wiz' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/mmcm_sys_clk_wiz_stub.vhdl:18]
+INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lck_rst' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:99]
+INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
+INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:106]
 INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
 ---------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.910 ; gain = 490.594 ; free physical = 11604 ; free virtual = 17122
+Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2322.828 ; gain = 491.648 ; free physical = 9116 ; free virtual = 14617
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.641 ; gain = 509.461 ; free physical = 9104 ; free virtual = 14605
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.641 ; gain = 509.461 ; free physical = 9104 ; free virtual = 14605
 ---------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.660 ; gain = 0.000 ; free physical = 11587 ; free virtual = 17106
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.578 ; gain = 0.000 ; free physical = 9092 ; free virtual = 14593
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 
 Processing XDC Constraints
 Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lck_rst'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-243216-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lck_rst'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_in_context.xdc] for cell 'mmcm_sys_clk'
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_in_context.xdc] for cell 'mmcm_sys_clk'
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
 Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
+Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
+Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
 Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
 Completed Processing XDC Constraints
 
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9090 ; free virtual = 14591
 INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
+  A total of 1 instances were transformed.
+  IBUFGDS => IBUFDS: 1 instance 
 
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lock_reset' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9090 ; free virtual = 14591
+WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lck_rst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
+INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
+INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
 ---------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Loading Part and Timing Information
 ---------------------------------------------------------------------------------
 Loading part: xc7k325tffg900-2
 ---------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying 'set_property' XDC Constraints
 ---------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lock_reset. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk_wiz. (constraint file  auto generated constraint).
+Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lck_rst. (constraint file  auto generated constraint).
+Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk. (constraint file  auto generated constraint).
 ---------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9088 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17091
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9086 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start RTL Component Statistics 
@@ -172,25 +286,25 @@ Start Cross Boundary and Area Optimization
 ---------------------------------------------------------------------------------
 WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
 ---------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11569 ; free virtual = 17092
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9084 ; free virtual = 14589
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Applying XDC Timing Constraints
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Timing Optimization
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Technology Mapping
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start IO Insertion
@@ -208,91 +322,93 @@ Start Final Netlist Cleanup
 Finished Final Netlist Cleanup
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Instances
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Rebuilding User Hierarchy
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Ports
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Handling Custom Attributes
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Renaming Generated Nets
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 ---------------------------------------------------------------------------------
 Start Writing Synthesis Report
 ---------------------------------------------------------------------------------
 
 Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |mmcm_sys_clk  |         1|
-|2     |vio_mmcm      |         1|
-+------+--------------+----------+
++------+-----------------+----------+
+|      |BlackBox name    |Instances |
++------+-----------------+----------+
+|1     |mmcm_sys_clk_wiz |         1|
+|2     |vio_mmcm         |         1|
++------+-----------------+----------+
 
 Report Cell Usage: 
-+------+------------------+------+
-|      |Cell              |Count |
-+------+------------------+------+
-|1     |mmcm_sys_clk_bbox |     1|
-|2     |vio_mmcm_bbox     |     1|
-|3     |IBUFDS            |     1|
-|4     |OBUF              |     1|
-+------+------------------+------+
++------+----------------------+------+
+|      |Cell                  |Count |
++------+----------------------+------+
+|1     |mmcm_sys_clk_wiz_bbox |     1|
+|2     |vio_mmcm_bbox         |     1|
+|3     |IBUFGDS               |     1|
+|4     |OBUF                  |     1|
++------+----------------------+------+
 ---------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 ---------------------------------------------------------------------------------
 Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2558.730 ; gain = 508.406 ; free physical = 11571 ; free virtual = 17094
-Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2565.652 ; gain = 509.461 ; free physical = 9083 ; free virtual = 14588
+Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2565.652 ; gain = 734.473 ; free physical = 9083 ; free virtual = 14588
 INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11571 ; free virtual = 17094
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9083 ; free virtual = 14588
 INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 INFO: [Project 1-570] Preparing netlist for logic optimization
 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9379 ; free virtual = 14884
 INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
+  A total of 1 instances were transformed.
+  IBUFGDS => IBUFDS: 1 instance 
 
-Synth Design complete | Checksum: aaf1922a
+Synth Design complete | Checksum: 9e64b35e
 INFO: [Common 17-83] Releasing license: Synthesis
-50 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
+54 Infos, 4 Warnings, 13 Critical Warnings and 0 Errors encountered.
 synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2558.730 ; gain = 1113.148 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.021; main = 1637.941; forked = 398.912
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3548.879; main = 2526.715; forked = 1022.164
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
+synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2565.652 ; gain = 1118.176 ; free physical = 9379 ; free virtual = 14884
+INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.518; main = 1642.688; forked = 395.043
+INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3554.797; main = 2533.637; forked = 1021.160
+Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.652 ; gain = 0.000 ; free physical = 9379 ; free virtual = 14884
 INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
 INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
 INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:31:11 2024...
+INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 15:37:37 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
index ee4e3f5..9eb11d0 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:30:27 2024
-# Process ID: 85625
+# Start of session at: Thu Dec 12 15:36:48 2024
+# Process ID: 243216
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -13,12 +13,12 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19656 MB
+# Available Virtual :17013 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb
index 55c827d..1b86abb 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt b/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
index f34200d..b438b6d 100644
--- a/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
@@ -2,7 +2,7 @@
                                   
 | **Parameter** | **value (ns)** |
 | ---           | ---            |
-| WNS:          | 2.170503       |
+| WNS:          | 2.156947       |
 | TNS:          | 0.000000       |
 | WHS:          | 0.054029       |
 | THS:          | 0.000000       |
diff --git a/Projects/KC705_testing/KC705_testing.runs/versions.txt b/Projects/KC705_testing/KC705_testing.runs/versions.txt
index d15c81e..17be3e5 100644
--- a/Projects/KC705_testing/KC705_testing.runs/versions.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/versions.txt
@@ -2,7 +2,7 @@
 
 | **File set**            | **Commit SHA** | **Version** |
 | ---                     | ---            | ---         |
-| Global                  | 021a59a        | 0.0.0       |
+| Global                  | d2569bf        | 0.0.0       |
 | Constraints             | ab3d196        | 0.0.0       |
 | Top Directory           | ab3d196        | 0.0.0       |
 | Hog                     | 219f277        | 8.15.4      |
diff --git a/Projects/KC705_testing/KC705_testing.xpr b/Projects/KC705_testing/KC705_testing.xpr
index e7fade3..5d0511b 100644
--- a/Projects/KC705_testing/KC705_testing.xpr
+++ b/Projects/KC705_testing/KC705_testing.xpr
@@ -67,13 +67,13 @@
     <Option Name="WTVcsLaunchSim" Val="0"/>
     <Option Name="WTRivieraLaunchSim" Val="0"/>
     <Option Name="WTActivehdlLaunchSim" Val="0"/>
-    <Option Name="WTXSimExportSim" Val="0"/>
-    <Option Name="WTModelSimExportSim" Val="0"/>
-    <Option Name="WTQuestaExportSim" Val="0"/>
+    <Option Name="WTXSimExportSim" Val="10"/>
+    <Option Name="WTModelSimExportSim" Val="9"/>
+    <Option Name="WTQuestaExportSim" Val="9"/>
     <Option Name="WTIesExportSim" Val="0"/>
-    <Option Name="WTVcsExportSim" Val="0"/>
-    <Option Name="WTRivieraExportSim" Val="0"/>
-    <Option Name="WTActivehdlExportSim" Val="0"/>
+    <Option Name="WTVcsExportSim" Val="9"/>
+    <Option Name="WTRivieraExportSim" Val="9"/>
+    <Option Name="WTActivehdlExportSim" Val="9"/>
     <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
     <Option Name="XSimRadix" Val="hex"/>
     <Option Name="XSimTimeUnit" Val="ns"/>
@@ -105,20 +105,6 @@
           <Attr Name="UsedIn" Val="simulation"/>
         </FileInfo>
       </File>
-      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
-      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
       <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
         <FileInfo SFType="VHDL2008">
           <Attr Name="Library" Val="xil_defaultlib"/>
@@ -147,13 +133,20 @@
     </FileSet>
     <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
       <Filter Type="Constrs"/>
-      <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
+      <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+        </FileInfo>
+      </File>
+      <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
         <FileInfo>
           <Attr Name="UsedIn" Val="synthesis"/>
           <Attr Name="UsedIn" Val="implementation"/>
         </FileInfo>
       </File>
       <Config>
+        <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
         <Option Name="ConstrsType" Val="XDC"/>
       </Config>
     </FileSet>
@@ -161,6 +154,8 @@
       <Filter Type="Srcs"/>
       <Config>
         <Option Name="DesignMode" Val="RTL"/>
+        <Option Name="TopModule" Val="KC705_top"/>
+        <Option Name="TopLib" Val="xil_defaultlib"/>
         <Option Name="TopAutoSet" Val="TRUE"/>
         <Option Name="TransportPathDelay" Val="0"/>
         <Option Name="TransportIntDelay" Val="0"/>
@@ -222,10 +217,45 @@
           <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
         </FileInfo>
       </File>
+      <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedInSteps" Val="synth_1"/>
+          <Attr Name="AutoDcp" Val="1"/>
+        </FileInfo>
+      </File>
       <Config>
         <Option Name="TopAutoSet" Val="TRUE"/>
       </Config>
     </FileSet>
+    <FileSet Name="mmcm_sys_clk_wiz" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mmcm_sys_clk_wiz" RelGenDir="$PGENDIR/mmcm_sys_clk_wiz">
+      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <Config>
+        <Option Name="TopModule" Val="mmcm_sys_clk_wiz"/>
+        <Option Name="UseBlackboxStub" Val="1"/>
+        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
+        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
+        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
+        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
+        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
+        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
+        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
+        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
+        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
+        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
+        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
+      </Config>
+    </FileSet>
   </FileSets>
   <Simulators>
     <Simulator Name="XSim">
@@ -249,7 +279,7 @@
     </Simulator>
   </Simulators>
   <Runs Version="1" Minor="22">
-    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
+    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
         <Step Id="synth_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl"/>
@@ -259,7 +289,17 @@
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
-    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 1 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
+    <Run Id="mmcm_sys_clk_wiz_synth_1" Type="Ft3:Synth" SrcSet="mmcm_sys_clk_wiz" Part="xc7k325tffg900-2" ConstrsSet="mmcm_sys_clk_wiz" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/mmcm_sys_clk_wiz_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/mmcm_sys_clk_wiz_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/mmcm_sys_clk_wiz_synth_1" ParallelReportGen="true">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
+        <Step Id="synth_design"/>
+      </Strategy>
+      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
+      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
+    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
         <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
@@ -333,28 +373,28 @@
         </ReportConfig>
         <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" ReportFile="KC705_top_drc_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" ReportFile="KC705_top_methodology_drc_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_methodology_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_methodology_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" ReportFile="KC705_top_power_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_power_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_power_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" ReportFile="KC705_top_route_status.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_route_status.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
@@ -364,8 +404,8 @@
         </ReportConfig>
         <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" ReportFile="KC705_top_bus_skew_routed.rpt" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_bus_skew_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_bus_skew_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="KC705_top.vdi">
           <ReportConfigOption Name="dummy_option" Type="string"/>
@@ -373,12 +413,12 @@
         <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed_1.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed_1.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed_1.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" ReportFile="route_report_utilization_0.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="route_report_utilization_0.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
@@ -392,13 +432,30 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="KC705_top.vdi">
+        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
       </ReportStrategy>
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
+    <Run Id="mmcm_sys_clk_wiz_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="mmcm_sys_clk_wiz" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="mmcm_sys_clk_wiz_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/mmcm_sys_clk_wiz_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/mmcm_sys_clk_wiz_impl_1" ParallelReportGen="true">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
+        <Step Id="init_design"/>
+        <Step Id="opt_design"/>
+        <Step Id="power_opt_design"/>
+        <Step Id="place_design"/>
+        <Step Id="post_place_power_opt_design"/>
+        <Step Id="phys_opt_design"/>
+        <Step Id="route_design"/>
+        <Step Id="post_route_phys_opt_design"/>
+        <Step Id="write_bitstream"/>
+      </Strategy>
+      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
   </Runs>
   <MsgRule>
     <MsgAttr Name="RuleType" Val="0"/>
diff --git a/Top/KC705_testing/list/sources.con b/Top/KC705_testing/list/sources.con
index 0754ce1..2cb6d6e 100644
--- a/Top/KC705_testing/list/sources.con
+++ b/Top/KC705_testing/list/sources.con
@@ -1 +1,2 @@
-sources/constraints/KC705_constraints.xdc
\ No newline at end of file
+sources/constraints/KC705_clocking.xdc
+sources/constraints/KC705_physical.xdc
\ No newline at end of file
diff --git a/sources/constraints/KC705_constraints.xdc b/sources/constraints/KC705_constraints.xdc
deleted file mode 100644
index f491205..0000000
--- a/sources/constraints/KC705_constraints.xdc
+++ /dev/null
@@ -1,12 +0,0 @@
-#######################   Clocking   ##########################
-create_clock -period 5 [get_ports clk_sys_in_diff[0]]
-
-#####################   Package pins    #######################
-set_property PACKAGE_PIN AD12       [get_ports clk_sys_in_diff[0]]
-set_property PACKAGE_PIN AD11       [get_ports clk_sys_in_diff[1]]
-set_property PACKAGE_PIN Y23        [get_ports clk_sys_out]
-
-#####################   I/O standards   #######################
-set_property IOSTANDARD LVDS        [get_ports clk_sys_in_diff[0]]
-set_property IOSTANDARD LVDS        [get_ports clk_sys_in_diff[1]]
-set_property IOSTANDARD LVCMOS25    [get_ports clk_sys_out]
diff --git a/sources/hdl/KC705_top.vhd b/sources/hdl/KC705_top.vhd
index 848057e..bb0d3fa 100644
--- a/sources/hdl/KC705_top.vhd
+++ b/sources/hdl/KC705_top.vhd
@@ -46,23 +46,26 @@ architecture Behavioral of KC705_top is
     --            Signals           --
     ----------------------------------
     signal clk_sys_in       : std_logic;
+    signal clk_sys_gl       : std_logic;
     signal mmcm_lck_ind     : std_logic;
     signal mmcm_rst         : std_logic;
-    signal clk_6MHz         : std_logic;
-    signal clk_12MHz        : std_logic;
+    signal clk_lf           : std_logic;
+    signal clk_lf_div2      : std_logic;
+    signal clk_trans        : std_logic;
     
     
     ----------------------------------
     --           Components         --
     ----------------------------------
-    component mmcm_sys_clk
+    component mmcm_sys_clk_wiz
     port
     (
-        clk_sys           : in     std_logic;
-        clk_out_lf1       : out    std_logic;
-        clk_out_lf2       : out    std_logic;
-        reset             : in     std_logic;
-        locked            : out    std_logic
+        clk_in          : in     std_logic;
+        clk_out_lf      : out    std_logic;
+        clk_out_lfdiv2  : out    std_logic;
+        clk_out_trans   : out    std_logic;
+        reset           : in     std_logic;
+        locked          : out    std_logic
     );
     end component;
     
@@ -73,37 +76,36 @@ architecture Behavioral of KC705_top is
         probe_out0  : out   std_logic 
     );
     end component;
-    
-    
-    
+ 
 begin
 
-    IBUFDS_sys_clc : IBUFDS
+    IBUFGDS_sys_clc : IBUFGDS
     port map (
         I   => clk_sys_in_diff(0),     
         IB  => clk_sys_in_diff(1),   
-        O   => clk_sys_in     
+        O   => clk_sys_gl     
     );
     
-    mmcm_sys_clk_wiz : mmcm_sys_clk
+    mmcm_sys_clk : mmcm_sys_clk_wiz
     port map ( 
-       clk_sys      => clk_sys_in,
-       clk_out_lf1  => clk_6MHz,
-       clk_out_lf2  => clk_12MHz,     
-       reset        => mmcm_rst,
-       locked       => mmcm_lck_ind
+       clk_in           => clk_sys_gl,
+       clk_out_lf       => clk_lf,          --6.25  MHz clock signal
+       clk_out_lfdiv2   => clk_lf_div2,     --12.50 MHz clock signal
+       clk_out_trans    => clk_trans,       --160   MHz clock signal
+       reset            => mmcm_rst, 
+       locked           => mmcm_lck_ind
     );
     
-    vio_mmcm_lock_reset : vio_mmcm
+    vio_mmcm_lck_rst : vio_mmcm
     port map (
-        clk         => clk_sys_in,
+        clk         => clk_sys_gl,
         probe_in0   => mmcm_lck_ind,
         probe_out0  => mmcm_rst
     );
     
     OBUF_sys_clk : OBUF
     port map (
-        I => clk_6MHz,
+        I => clk_lf,
         O => clk_sys_out
     );
     
diff --git a/sources/ip/.Xil/.mmcm_sys_clk.xcix.lock b/sources/ip/.Xil/.mmcm_sys_clk.xcix.lock
deleted file mode 100644
index e69de29..0000000
diff --git a/sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock b/sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock
deleted file mode 100644
index e69de29..0000000
diff --git a/sources/ip/mmcm_sys_clk.xcix b/sources/ip/mmcm_sys_clk.xcix
deleted file mode 100755
index 0af2cc4..0000000
Binary files a/sources/ip/mmcm_sys_clk.xcix and /dev/null differ
