
while_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b9c  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000034  10001000  0000fb9c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001d8  10001034  0000fbd0  00011034  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011034  2**0
                  CONTENTS, READONLY
  5 .debug_info   0001ccb6  00000000  00000000  0001106b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00002f51  00000000  00000000  0002dd21  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000608  00000000  00000000  00030c72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00001718  00000000  00000000  0003127a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005ca8  00000000  00000000  00032992  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00009d5b  00000000  00000000  0003863a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  00042395  2**0
                  CONTENTS, READONLY
 12 .debug_frame  0000106c  00000000  00000000  00042414  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000098cb  00000000  00000000  00043480  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 cd c2 00 00 c5 c2 00 00 35 c3 00 00     ............5...
    c010:	35 c3 00 00 35 c3 00 00 35 c3 00 00 00 00 00 00     5...5...5.......
	...
    c02c:	c9 c2 00 00 c9 c2 00 00 00 00 00 00 c9 c2 00 00     ................
    c03c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c04c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c05c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c06c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c07c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c08c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c09c:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c0ac:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c0bc:	c9 c2 00 00 c9 c2 00 00 c9 c2 00 00 c9 c2 00 00     ................
    c0cc:	c9 c2 00 00                                         ....

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <set_for_min_power>:
// Minimize power
//
//*****************************************************************************
void
set_for_min_power(void)
{
    c1a0:	b530      	push	{r4, r5, lr}
    //
    // Set the default cache configuration
    //
#if AM_APOLLO3_CACHECTRL
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c1a2:	4814      	ldr	r0, [pc, #80]	; (c1f4 <set_for_min_power+0x54>)
    CLKGEN->OCTRL_b.OSEL = 1;

    //
    // Turn off the voltage comparator.
    //
    VCOMP->PWDKEY = _VAL2FLD(VCOMP_PWDKEY_PWDKEY, VCOMP_PWDKEY_PWDKEY_Key);
    c1a4:	4c14      	ldr	r4, [pc, #80]	; (c1f8 <set_for_min_power+0x58>)
{
    c1a6:	b083      	sub	sp, #12
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c1a8:	f001 fbe8 	bl	d97c <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c1ac:	f001 fc10 	bl	d9d0 <am_hal_cachectrl_enable>
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEM_FLASH_512K);
    c1b0:	200e      	movs	r0, #14
    c1b2:	f002 f8e5 	bl	e380 <am_hal_pwrctrl_memory_enable>
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEM_SRAM_8K_DTCM);
    c1b6:	2001      	movs	r0, #1
    c1b8:	f002 f8e2 	bl	e380 <am_hal_pwrctrl_memory_enable>
    CLKGEN->OCTRL_b.OSEL = 1;
    c1bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
#if AM_PART_APOLLO3
    //
    // Enable LPMMODE.
    //
#if AM_CMSIS_REGS
    uint32_t ui32LPMMode = CACHECTRL_FLASHCFG_LPMMODE_STANDBY;
    c1c0:	a902      	add	r1, sp, #8
    CLKGEN->OCTRL_b.OSEL = 1;
    c1c2:	8993      	ldrh	r3, [r2, #12]
    uint32_t ui32LPMMode = CACHECTRL_FLASHCFG_LPMMODE_STANDBY;
    c1c4:	2001      	movs	r0, #1
    CLKGEN->OCTRL_b.OSEL = 1;
    c1c6:	f043 0c80 	orr.w	ip, r3, #128	; 0x80
    VCOMP->PWDKEY = _VAL2FLD(VCOMP_PWDKEY_PWDKEY, VCOMP_PWDKEY_PWDKEY_Key);
    c1ca:	2537      	movs	r5, #55	; 0x37
    CLKGEN->OCTRL_b.OSEL = 1;
    c1cc:	f8a2 c00c 	strh.w	ip, [r2, #12]
    VCOMP->PWDKEY = _VAL2FLD(VCOMP_PWDKEY_PWDKEY, VCOMP_PWDKEY_PWDKEY_Key);
    c1d0:	60a5      	str	r5, [r4, #8]
    uint32_t ui32LPMMode = CACHECTRL_FLASHCFG_LPMMODE_STANDBY;
    c1d2:	f841 0d04 	str.w	r0, [r1, #-4]!
#else // AM_CMSIS_REGS
    uint32_t ui32LPMMode = AM_REG_CACHECTRL_FLASHCFG_LPMMODE_STANDBY;
#endif // AM_CMSIS_REGS
    if ( am_hal_cachectrl_control(AM_HAL_CACHECTRL_CONTROL_LPMMODE_SET, &ui32LPMMode) )
    c1d6:	200b      	movs	r0, #11
    c1d8:	f001 fc04 	bl	d9e4 <am_hal_cachectrl_control>
    c1dc:	b908      	cbnz	r0, c1e2 <set_for_min_power+0x42>
        am_bsp_uart_printf_disable();
#endif // (PRINT_UART == 1)
        while(1);
    }
#endif // AM_PART_APOLLO3
} // set_for_min_power()
    c1de:	b003      	add	sp, #12
    c1e0:	bd30      	pop	{r4, r5, pc}
        am_bsp_uart_printf_enable();
    c1e2:	f001 fb7d 	bl	d8e0 <am_bsp_uart_printf_enable>
        am_util_stdio_printf("ERROR: The setting of LPMMODE failed! Halting program...\n");
    c1e6:	4805      	ldr	r0, [pc, #20]	; (c1fc <set_for_min_power+0x5c>)
    c1e8:	f001 fb04 	bl	d7f4 <am_util_stdio_printf>
        am_bsp_uart_printf_disable();
    c1ec:	f001 fba6 	bl	d93c <am_bsp_uart_printf_disable>
    c1f0:	e7fe      	b.n	c1f0 <set_for_min_power+0x50>
    c1f2:	bf00      	nop
    c1f4:	0000f744 	.word	0x0000f744
    c1f8:	4000c000 	.word	0x4000c000
    c1fc:	0000f6c4 	.word	0x0000f6c4

0000c200 <main>:
{
    //
    // Set the clock frequency.
    //
#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c200:	2100      	movs	r1, #0
{
    c202:	b508      	push	{r3, lr}
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c204:	4608      	mov	r0, r1
    c206:	f001 fc55 	bl	dab4 <am_hal_clkgen_control>

    //
    // Set the default cache configuration
    //
#if AM_APOLLO3_CACHECTRL
    am_hal_cachectrl_config(&am_hal_cachectrl_benchmark);
    c20a:	4820      	ldr	r0, [pc, #128]	; (c28c <main+0x8c>)
    am_util_stdio_printf("App Compiler:    %s\n", COMPILER_VERSION);
    am_util_stdio_printf("HAL Compiler:    %s\n", g_ui8HALcompiler);
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
                         g_ui32HALversion.s.Major,
                         g_ui32HALversion.s.Minor,
                         g_ui32HALversion.s.Revision);
    c20c:	4c20      	ldr	r4, [pc, #128]	; (c290 <main+0x90>)
    am_hal_cachectrl_config(&am_hal_cachectrl_benchmark);
    c20e:	f001 fbb5 	bl	d97c <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c212:	f001 fbdd 	bl	d9d0 <am_hal_cachectrl_enable>
    am_bsp_low_power_init();
    c216:	f001 fb31 	bl	d87c <am_bsp_low_power_init>
    am_bsp_uart_printf_enable();
    c21a:	f001 fb61 	bl	d8e0 <am_bsp_uart_printf_enable>
    am_util_stdio_terminal_clear();
    c21e:	f001 fb03 	bl	d828 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Ambiq Micro 'while' example.\n\n");
    c222:	481c      	ldr	r0, [pc, #112]	; (c294 <main+0x94>)
    c224:	f001 fae6 	bl	d7f4 <am_util_stdio_printf>
    am_util_stdio_printf("Used for measuring power in an infinite while loop.\n");
    c228:	481b      	ldr	r0, [pc, #108]	; (c298 <main+0x98>)
    c22a:	f001 fae3 	bl	d7f4 <am_util_stdio_printf>
    am_util_stdio_printf("App Compiler:    %s\n", COMPILER_VERSION);
    c22e:	491b      	ldr	r1, [pc, #108]	; (c29c <main+0x9c>)
    c230:	481b      	ldr	r0, [pc, #108]	; (c2a0 <main+0xa0>)
    c232:	f001 fadf 	bl	d7f4 <am_util_stdio_printf>
    am_util_stdio_printf("HAL Compiler:    %s\n", g_ui8HALcompiler);
    c236:	491b      	ldr	r1, [pc, #108]	; (c2a4 <main+0xa4>)
    c238:	481b      	ldr	r0, [pc, #108]	; (c2a8 <main+0xa8>)
    c23a:	f001 fadb 	bl	d7f4 <am_util_stdio_printf>
    am_util_stdio_printf("HAL SDK version: %d.%d.%d\n",
    c23e:	7863      	ldrb	r3, [r4, #1]
    c240:	78a2      	ldrb	r2, [r4, #2]
    c242:	78e1      	ldrb	r1, [r4, #3]
    c244:	4819      	ldr	r0, [pc, #100]	; (c2ac <main+0xac>)
    c246:	f001 fad5 	bl	d7f4 <am_util_stdio_printf>
    am_util_stdio_printf("HAL compiled with %s-style registers\n",
    c24a:	4a19      	ldr	r2, [pc, #100]	; (c2b0 <main+0xb0>)
    c24c:	4b19      	ldr	r3, [pc, #100]	; (c2b4 <main+0xb4>)
    c24e:	f994 1000 	ldrsb.w	r1, [r4]
    c252:	4819      	ldr	r0, [pc, #100]	; (c2b8 <main+0xb8>)
    c254:	ea12 0121 	ands.w	r1, r2, r1, asr #32
    c258:	bf38      	it	cc
    c25a:	4619      	movcc	r1, r3
    c25c:	f001 faca 	bl	d7f4 <am_util_stdio_printf>
                         g_ui32HALversion.s.bAMREGS ? "AM_REG" : "CMSIS");

    am_util_stdio_printf("\nEntering while loop...\n");
    c260:	4816      	ldr	r0, [pc, #88]	; (c2bc <main+0xbc>)
    c262:	f001 fac7 	bl	d7f4 <am_util_stdio_printf>

    //
    // To minimize power during the run, disable the UART.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(10000));
    c266:	4816      	ldr	r0, [pc, #88]	; (c2c0 <main+0xc0>)
    c268:	f001 fc80 	bl	db6c <am_hal_flash_delay>
    am_bsp_uart_printf_disable();
    c26c:	f001 fb66 	bl	d93c <am_bsp_uart_printf_disable>
#endif // PRINT_UART

    //
    // Set MCU for minimal power
    //
    set_for_min_power();
    c270:	f7ff ff96 	bl	c1a0 <set_for_min_power>
    // Enter the while loop
    //
    while(1)
    {
#if AM_CMSIS_REGS
        __NOP();
    c274:	bf00      	nop
        __NOP();
    c276:	bf00      	nop
        __NOP();
    c278:	bf00      	nop
        __NOP();
    c27a:	bf00      	nop
        __NOP();
    c27c:	bf00      	nop
        __NOP();
    c27e:	bf00      	nop
        __NOP();
    c280:	bf00      	nop
        __NOP();
    c282:	bf00      	nop
        __NOP();
    c284:	bf00      	nop
        __NOP();
    c286:	bf00      	nop
    c288:	e7f4      	b.n	c274 <main+0x74>
    c28a:	bf00      	nop
    c28c:	0000f580 	.word	0x0000f580
    c290:	0000f748 	.word	0x0000f748
    c294:	0000f594 	.word	0x0000f594
    c298:	0000f5b4 	.word	0x0000f5b4
    c29c:	0000f5ec 	.word	0x0000f5ec
    c2a0:	0000f634 	.word	0x0000f634
    c2a4:	0000f74c 	.word	0x0000f74c
    c2a8:	0000f64c 	.word	0x0000f64c
    c2ac:	0000f664 	.word	0x0000f664
    c2b0:	0000f584 	.word	0x0000f584
    c2b4:	0000f58c 	.word	0x0000f58c
    c2b8:	0000f680 	.word	0x0000f680
    c2bc:	0000f6a8 	.word	0x0000f6a8
    c2c0:	000270d7 	.word	0x000270d7

0000c2c4 <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c2c4:	e7fe      	b.n	c2c4 <NMI_Handler>
    c2c6:	bf00      	nop

0000c2c8 <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c2c8:	e7fe      	b.n	c2c8 <DebugMon_Handler>
    c2ca:	bf00      	nop

0000c2cc <Reset_Handler>:
    __asm("    ldr    r0, =0xE000ED08\n"
    c2cc:	4811      	ldr	r0, [pc, #68]	; (c314 <zero_loop+0x12>)
    c2ce:	4912      	ldr	r1, [pc, #72]	; (c318 <zero_loop+0x16>)
    c2d0:	6001      	str	r1, [r0, #0]
    __asm("    ldr    sp, [r1]");
    c2d2:	f8d1 d000 	ldr.w	sp, [r1]
    __asm("ldr  r0, =0xE000ED88\n"
    c2d6:	4811      	ldr	r0, [pc, #68]	; (c31c <zero_loop+0x1a>)
    c2d8:	6801      	ldr	r1, [r0, #0]
    c2da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c2de:	6001      	str	r1, [r0, #0]
    c2e0:	f3bf 8f4f 	dsb	sy
    c2e4:	f3bf 8f6f 	isb	sy
    __asm("    ldr     r0, =_init_data\n"
    c2e8:	480d      	ldr	r0, [pc, #52]	; (c320 <zero_loop+0x1e>)
    c2ea:	490e      	ldr	r1, [pc, #56]	; (c324 <zero_loop+0x22>)
    c2ec:	4a0e      	ldr	r2, [pc, #56]	; (c328 <zero_loop+0x26>)

0000c2ee <copy_loop>:
    c2ee:	f850 3b04 	ldr.w	r3, [r0], #4
    c2f2:	f841 3b04 	str.w	r3, [r1], #4
    c2f6:	4291      	cmp	r1, r2
    c2f8:	dbf9      	blt.n	c2ee <copy_loop>
    __asm("    ldr     r0, =_sbss\n"
    c2fa:	480c      	ldr	r0, [pc, #48]	; (c32c <zero_loop+0x2a>)
    c2fc:	490c      	ldr	r1, [pc, #48]	; (c330 <zero_loop+0x2e>)
    c2fe:	f04f 0200 	mov.w	r2, #0

0000c302 <zero_loop>:
    c302:	4288      	cmp	r0, r1
    c304:	bfb8      	it	lt
    c306:	f840 2b04 	strlt.w	r2, [r0], #4
    c30a:	dbfa      	blt.n	c302 <zero_loop>
    main();
    c30c:	f7ff ff78 	bl	c200 <main>
    __asm("    bkpt     ");
    c310:	be00      	bkpt	0x0000
    c312:	0000      	.short	0x0000
    c314:	e000ed08 	.word	0xe000ed08
    c318:	0000c000 	.word	0x0000c000
    c31c:	e000ed88 	.word	0xe000ed88
    c320:	0000fb9c 	.word	0x0000fb9c
    c324:	10001000 	.word	0x10001000
    c328:	10001034 	.word	0x10001034
    c32c:	10001034 	.word	0x10001034
    c330:	1000120c 	.word	0x1000120c

0000c334 <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c334:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c336:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c338:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c33a:	f000 f805 	bl	c348 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c33e:	bd01      	pop	{r0, pc}

0000c340 <getStackedReg>:
}

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c340:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c342:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c344:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c346:	4770      	bx	lr

0000c348 <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c348:	b500      	push	{lr}
    c34a:	b093      	sub	sp, #76	; 0x4c
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c34c:	2300      	movs	r3, #0
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c34e:	4a2e      	ldr	r2, [pc, #184]	; (c408 <am_util_faultisr_collect_data+0xc0>)
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c350:	9310      	str	r3, [sp, #64]	; 0x40
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c352:	9301      	str	r3, [sp, #4]
    c354:	9300      	str	r3, [sp, #0]
    c356:	9302      	str	r3, [sp, #8]
    c358:	9303      	str	r3, [sp, #12]
    c35a:	9304      	str	r3, [sp, #16]
    c35c:	9305      	str	r3, [sp, #20]
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c35e:	6811      	ldr	r1, [r2, #0]
    c360:	9110      	str	r1, [sp, #64]	; 0x40
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c362:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c364:	b2d9      	uxtb	r1, r3
    c366:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c36a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c36c:	f3c3 2107 	ubfx	r1, r3, #8, #8
    c370:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c374:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c376:	0c19      	lsrs	r1, r3, #16
    c378:	f8ad 1046 	strh.w	r1, [sp, #70]	; 0x46

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c37c:	6912      	ldr	r2, [r2, #16]
    c37e:	920f      	str	r2, [sp, #60]	; 0x3c

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c380:	f89d 1045 	ldrb.w	r1, [sp, #69]	; 0x45
    c384:	078a      	lsls	r2, r1, #30
{
    c386:	4603      	mov	r3, r0
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c388:	d437      	bmi.n	c3fa <am_util_faultisr_collect_data+0xb2>
    c38a:	f04f 32ff 	mov.w	r2, #4294967295

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c38e:	4619      	mov	r1, r3
    c390:	2000      	movs	r0, #0
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c392:	920e      	str	r2, [sp, #56]	; 0x38
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c394:	f7ff ffd4 	bl	c340 <getStackedReg>
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c398:	4619      	mov	r1, r3
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c39a:	4602      	mov	r2, r0
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c39c:	2001      	movs	r0, #1
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c39e:	9206      	str	r2, [sp, #24]
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c3a0:	f7ff ffce 	bl	c340 <getStackedReg>
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3a4:	4619      	mov	r1, r3
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c3a6:	4602      	mov	r2, r0
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3a8:	2002      	movs	r0, #2
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c3aa:	9207      	str	r2, [sp, #28]
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3ac:	f7ff ffc8 	bl	c340 <getStackedReg>
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c3b0:	4619      	mov	r1, r3
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3b2:	4602      	mov	r2, r0
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c3b4:	2003      	movs	r0, #3
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3b6:	9208      	str	r2, [sp, #32]
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c3b8:	f7ff ffc2 	bl	c340 <getStackedReg>
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c3bc:	4619      	mov	r1, r3
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c3be:	4602      	mov	r2, r0
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c3c0:	2004      	movs	r0, #4
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c3c2:	9209      	str	r2, [sp, #36]	; 0x24
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c3c4:	f7ff ffbc 	bl	c340 <getStackedReg>
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c3c8:	4619      	mov	r1, r3
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c3ca:	4602      	mov	r2, r0
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c3cc:	2005      	movs	r0, #5
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c3ce:	920a      	str	r2, [sp, #40]	; 0x28
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c3d0:	f7ff ffb6 	bl	c340 <getStackedReg>
    c3d4:	4602      	mov	r2, r0
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c3d6:	4619      	mov	r1, r3
    c3d8:	2006      	movs	r0, #6
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c3da:	920b      	str	r2, [sp, #44]	; 0x2c
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c3dc:	f7ff ffb0 	bl	c340 <getStackedReg>
    c3e0:	4602      	mov	r2, r0
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c3e2:	4619      	mov	r1, r3
    c3e4:	2007      	movs	r0, #7
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c3e6:	920c      	str	r2, [sp, #48]	; 0x30
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c3e8:	f7ff ffaa 	bl	c340 <getStackedReg>

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c3ec:	4669      	mov	r1, sp
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c3ee:	4603      	mov	r3, r0
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c3f0:	2002      	movs	r0, #2
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c3f2:	930d      	str	r3, [sp, #52]	; 0x34
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c3f4:	f001 fed6 	bl	e1a4 <am_hal_mcuctrl_info_get>
    c3f8:	e7fe      	b.n	c3f8 <am_util_faultisr_collect_data+0xb0>
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c3fa:	4601      	mov	r1, r0
    c3fc:	2006      	movs	r0, #6
    c3fe:	f7ff ff9f 	bl	c340 <getStackedReg>
    c402:	4602      	mov	r2, r0
    c404:	e7c3      	b.n	c38e <am_util_faultisr_collect_data+0x46>
    c406:	bf00      	nop
    c408:	e000ed28 	.word	0xe000ed28

0000c40c <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    c40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c410:	b095      	sub	sp, #84	; 0x54
    c412:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
    c416:	4604      	mov	r4, r0
        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);

        tbuf[ix++] = uMod + '0';
    c418:	2001      	movs	r0, #1
{
    c41a:	460d      	mov	r5, r1
    c41c:	920b      	str	r2, [sp, #44]	; 0x2c
    c41e:	46f4      	mov	ip, lr
    c420:	900a      	str	r0, [sp, #40]	; 0x28
    c422:	e00b      	b.n	c43c <uint64_to_str+0x30>
        tbuf[ix++] = uMod + '0';
    c424:	f88c 3000 	strb.w	r3, [ip]
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c428:	4604      	mov	r4, r0
    c42a:	2500      	movs	r5, #0
        ui64Val = u64Tmp;
    } while ( ui64Val );
    c42c:	2800      	cmp	r0, #0
    c42e:	f000 8083 	beq.w	c538 <uint64_to_str+0x12c>
    c432:	990a      	ldr	r1, [sp, #40]	; 0x28
    c434:	3101      	adds	r1, #1
    c436:	910a      	str	r1, [sp, #40]	; 0x28
    c438:	f10c 0c01 	add.w	ip, ip, #1
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c43c:	08a3      	lsrs	r3, r4, #2
    c43e:	eb03 0154 	add.w	r1, r3, r4, lsr #1
        q32 += (q32 >> 4);
    c442:	eb01 1211 	add.w	r2, r1, r1, lsr #4
        q32 += (q32 >> 8);
    c446:	eb02 2612 	add.w	r6, r2, r2, lsr #8
        q32 += (q32 >> 16);
    c44a:	eb06 4716 	add.w	r7, r6, r6, lsr #16
        q32 >>= 3;
    c44e:	08f8      	lsrs	r0, r7, #3
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c450:	1da3      	adds	r3, r4, #6
        r32 = ui32Val - q32*10;
    c452:	eb00 0880 	add.w	r8, r0, r0, lsl #2
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c456:	eba3 0148 	sub.w	r1, r3, r8, lsl #1
    c45a:	eb00 1011 	add.w	r0, r0, r1, lsr #4
    if ( ui64Val >> 32 )
    c45e:	462e      	mov	r6, r5
        uMod = ui64Val - (u64Tmp * 10);
    c460:	eb00 0280 	add.w	r2, r0, r0, lsl #2
    if ( ui64Val >> 32 )
    c464:	2700      	movs	r7, #0
        uMod = ui64Val - (u64Tmp * 10);
    c466:	eba4 0342 	sub.w	r3, r4, r2, lsl #1
    if ( ui64Val >> 32 )
    c46a:	ea56 0107 	orrs.w	r1, r6, r7
        tbuf[ix++] = uMod + '0';
    c46e:	f103 0330 	add.w	r3, r3, #48	; 0x30
    if ( ui64Val >> 32 )
    c472:	d0d7      	beq.n	c424 <uint64_to_str+0x18>
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c474:	08a0      	lsrs	r0, r4, #2
    c476:	ea40 7385 	orr.w	r3, r0, r5, lsl #30
    c47a:	08ae      	lsrs	r6, r5, #2
    c47c:	9304      	str	r3, [sp, #16]
    c47e:	9605      	str	r6, [sp, #20]
    c480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c484:	086b      	lsrs	r3, r5, #1
    c486:	ea4f 0234 	mov.w	r2, r4, rrx
    c48a:	1882      	adds	r2, r0, r2
    c48c:	eb41 0303 	adc.w	r3, r1, r3
        q64 += (q64 >> 4);
    c490:	0911      	lsrs	r1, r2, #4
    c492:	ea41 7003 	orr.w	r0, r1, r3, lsl #28
    c496:	1812      	adds	r2, r2, r0
    c498:	ea4f 1613 	mov.w	r6, r3, lsr #4
    c49c:	4173      	adcs	r3, r6
        q64 += (q64 >> 8);
    c49e:	0a11      	lsrs	r1, r2, #8
    c4a0:	ea41 6003 	orr.w	r0, r1, r3, lsl #24
    c4a4:	0a1e      	lsrs	r6, r3, #8
    c4a6:	9601      	str	r6, [sp, #4]
    c4a8:	9000      	str	r0, [sp, #0]
    c4aa:	e9dd 0100 	ldrd	r0, r1, [sp]
    c4ae:	1882      	adds	r2, r0, r2
    c4b0:	4616      	mov	r6, r2
    c4b2:	eb41 0303 	adc.w	r3, r1, r3
        q64 += (q64 >> 16);
    c4b6:	0c31      	lsrs	r1, r6, #16
        q64 += (q64 >> 8);
    c4b8:	461a      	mov	r2, r3
        q64 += (q64 >> 16);
    c4ba:	ea41 4003 	orr.w	r0, r1, r3, lsl #16
    c4be:	0c1b      	lsrs	r3, r3, #16
    c4c0:	9303      	str	r3, [sp, #12]
    c4c2:	9002      	str	r0, [sp, #8]
    c4c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    c4c8:	eb10 0806 	adds.w	r8, r0, r6
    c4cc:	eb41 0302 	adc.w	r3, r1, r2
        q64 += (q64 >> 32);
    c4d0:	9308      	str	r3, [sp, #32]
    c4d2:	9709      	str	r7, [sp, #36]	; 0x24
    c4d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c4d8:	eb10 0208 	adds.w	r2, r0, r8
    c4dc:	eb41 0303 	adc.w	r3, r1, r3
        q64 >>= 3;
    c4e0:	08d1      	lsrs	r1, r2, #3
    c4e2:	ea41 7643 	orr.w	r6, r1, r3, lsl #29
    c4e6:	08df      	lsrs	r7, r3, #3
        r64 = ui64Val - q64*10;
    c4e8:	00b8      	lsls	r0, r7, #2
    c4ea:	ea4f 0a86 	mov.w	sl, r6, lsl #2
    c4ee:	eb1a 0906 	adds.w	r9, sl, r6
    c4f2:	ea40 7896 	orr.w	r8, r0, r6, lsr #30
    c4f6:	eb48 0307 	adc.w	r3, r8, r7
    c4fa:	eb19 0209 	adds.w	r2, r9, r9
    c4fe:	415b      	adcs	r3, r3
        return q64 + ((r64 + 6) >> 4);
    c500:	f114 0b06 	adds.w	fp, r4, #6
    c504:	f145 0500 	adc.w	r5, r5, #0
    c508:	ebbb 0202 	subs.w	r2, fp, r2
    c50c:	eb65 0303 	sbc.w	r3, r5, r3
    c510:	0915      	lsrs	r5, r2, #4
    c512:	ea45 7203 	orr.w	r2, r5, r3, lsl #28
    c516:	091b      	lsrs	r3, r3, #4
    c518:	9206      	str	r2, [sp, #24]
    c51a:	9307      	str	r3, [sp, #28]
    c51c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c520:	1996      	adds	r6, r2, r6
    c522:	eb43 0507 	adc.w	r5, r3, r7
        uMod = ui64Val - (u64Tmp * 10);
    c526:	eb06 0786 	add.w	r7, r6, r6, lsl #2
    c52a:	eba4 0447 	sub.w	r4, r4, r7, lsl #1
        tbuf[ix++] = uMod + '0';
    c52e:	3430      	adds	r4, #48	; 0x30
    c530:	f88c 4000 	strb.w	r4, [ip]
    c534:	4634      	mov	r4, r6
    c536:	e77c      	b.n	c432 <uint64_to_str+0x26>
    iNumDig = ix;

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    c538:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    c53a:	980a      	ldr	r0, [sp, #40]	; 0x28
    c53c:	2e00      	cmp	r6, #0
    c53e:	d059      	beq.n	c5f4 <uint64_to_str+0x1e8>
    c540:	eb0e 0a00 	add.w	sl, lr, r0
    c544:	46d3      	mov	fp, sl
    c546:	ea6f 0c0e 	mvn.w	ip, lr
    {
        while ( ix-- )
        {
            *pcBuf++ = tbuf[ix];
    c54a:	f81b 7d01 	ldrb.w	r7, [fp, #-1]!
    c54e:	7037      	strb	r7, [r6, #0]
    c550:	44d4      	add	ip, sl
        while ( ix-- )
    c552:	45de      	cmp	lr, fp
    c554:	4632      	mov	r2, r6
    c556:	f00c 0107 	and.w	r1, ip, #7
    c55a:	bf08      	it	eq
    c55c:	4632      	moveq	r2, r6
    c55e:	d047      	beq.n	c5f0 <uint64_to_str+0x1e4>
    c560:	b349      	cbz	r1, c5b6 <uint64_to_str+0x1aa>
    c562:	2901      	cmp	r1, #1
    c564:	d021      	beq.n	c5aa <uint64_to_str+0x19e>
    c566:	2902      	cmp	r1, #2
    c568:	d01b      	beq.n	c5a2 <uint64_to_str+0x196>
    c56a:	2903      	cmp	r1, #3
    c56c:	d015      	beq.n	c59a <uint64_to_str+0x18e>
    c56e:	2904      	cmp	r1, #4
    c570:	d00f      	beq.n	c592 <uint64_to_str+0x186>
    c572:	2905      	cmp	r1, #5
    c574:	d009      	beq.n	c58a <uint64_to_str+0x17e>
    c576:	2906      	cmp	r1, #6
            *pcBuf++ = tbuf[ix];
    c578:	bf1c      	itt	ne
    c57a:	f81b 1d01 	ldrbne.w	r1, [fp, #-1]!
    c57e:	f802 1f01 	strbne.w	r1, [r2, #1]!
    c582:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
    c586:	f802 3f01 	strb.w	r3, [r2, #1]!
    c58a:	f81b 6d01 	ldrb.w	r6, [fp, #-1]!
    c58e:	f802 6f01 	strb.w	r6, [r2, #1]!
    c592:	f81b 4d01 	ldrb.w	r4, [fp, #-1]!
    c596:	f802 4f01 	strb.w	r4, [r2, #1]!
    c59a:	f81b 7d01 	ldrb.w	r7, [fp, #-1]!
    c59e:	f802 7f01 	strb.w	r7, [r2, #1]!
    c5a2:	f81b 5d01 	ldrb.w	r5, [fp, #-1]!
    c5a6:	f802 5f01 	strb.w	r5, [r2, #1]!
    c5aa:	f81b 8d01 	ldrb.w	r8, [fp, #-1]!
    c5ae:	f802 8f01 	strb.w	r8, [r2, #1]!
        while ( ix-- )
    c5b2:	45de      	cmp	lr, fp
    c5b4:	d01b      	beq.n	c5ee <uint64_to_str+0x1e2>
            *pcBuf++ = tbuf[ix];
    c5b6:	f81b 1c01 	ldrb.w	r1, [fp, #-1]
    c5ba:	f81b 3c02 	ldrb.w	r3, [fp, #-2]
    c5be:	f81b 9c03 	ldrb.w	r9, [fp, #-3]
    c5c2:	f81b 7c04 	ldrb.w	r7, [fp, #-4]
    c5c6:	f81b 6c05 	ldrb.w	r6, [fp, #-5]
    c5ca:	f81b 5c06 	ldrb.w	r5, [fp, #-6]
    c5ce:	f81b 4c07 	ldrb.w	r4, [fp, #-7]
    c5d2:	f81b ad08 	ldrb.w	sl, [fp, #-8]!
    c5d6:	7051      	strb	r1, [r2, #1]
        while ( ix-- )
    c5d8:	45de      	cmp	lr, fp
            *pcBuf++ = tbuf[ix];
    c5da:	7093      	strb	r3, [r2, #2]
    c5dc:	f882 9003 	strb.w	r9, [r2, #3]
    c5e0:	7117      	strb	r7, [r2, #4]
    c5e2:	7156      	strb	r6, [r2, #5]
    c5e4:	7195      	strb	r5, [r2, #6]
    c5e6:	71d4      	strb	r4, [r2, #7]
    c5e8:	f802 af08 	strb.w	sl, [r2, #8]!
        while ( ix-- )
    c5ec:	d1e3      	bne.n	c5b6 <uint64_to_str+0x1aa>
    c5ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    c5f0:	2100      	movs	r1, #0
    c5f2:	5411      	strb	r1, [r2, r0]
    }

    return iNumDig;
}
    c5f4:	b015      	add	sp, #84	; 0x54
    c5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c5fa:	bf00      	nop

0000c5fc <am_util_stdio_printf_init>:
    g_pfnCharPrint = pfnCharPrint;
    c5fc:	4b01      	ldr	r3, [pc, #4]	; (c604 <am_util_stdio_printf_init+0x8>)
    c5fe:	6018      	str	r0, [r3, #0]
    c600:	4770      	bx	lr
    c602:	bf00      	nop
    c604:	10001140 	.word	0x10001140

0000c608 <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    c608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c60c:	4680      	mov	r8, r0
    c60e:	b0b1      	sub	sp, #196	; 0xc4
    c610:	4693      	mov	fp, r2
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    c612:	f04f 0900 	mov.w	r9, #0
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;

    while ( *pcFmt != 0x0 )
    c616:	780b      	ldrb	r3, [r1, #0]
    c618:	b183      	cbz	r3, c63c <am_util_stdio_vsprintf+0x34>
    {
        iPrecision = 6;             // printf() default precision for %f is 6

        if ( *pcFmt != '%' )
    c61a:	2b25      	cmp	r3, #37	; 0x25
    c61c:	d017      	beq.n	c64e <am_util_stdio_vsprintf+0x46>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    c61e:	f1b8 0f00 	cmp.w	r8, #0
    c622:	d005      	beq.n	c630 <am_util_stdio_vsprintf+0x28>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    c624:	2b0a      	cmp	r3, #10
    c626:	d038      	beq.n	c69a <am_util_stdio_vsprintf+0x92>
                {
                    *pcBuf++ = '\r';
                    ++ui32CharCnt;
                }
                *pcBuf++ = *pcFmt;
    c628:	f888 3000 	strb.w	r3, [r8]
    c62c:	f108 0801 	add.w	r8, r8, #1
            }

            ++pcFmt;
    c630:	3101      	adds	r1, #1
    while ( *pcFmt != 0x0 )
    c632:	780b      	ldrb	r3, [r1, #0]
            ++ui32CharCnt;
    c634:	f109 0901 	add.w	r9, r9, #1
    while ( *pcFmt != 0x0 )
    c638:	2b00      	cmp	r3, #0
    c63a:	d1ee      	bne.n	c61a <am_util_stdio_vsprintf+0x12>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    c63c:	f1b8 0f00 	cmp.w	r8, #0
    c640:	d001      	beq.n	c646 <am_util_stdio_vsprintf+0x3e>
    {
        *pcBuf = 0x0;
    c642:	f888 3000 	strb.w	r3, [r8]
    }

    return (ui32CharCnt);
}
    c646:	4648      	mov	r0, r9
    c648:	b031      	add	sp, #196	; 0xc4
    c64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( *pcFmt == '0' )
    c64e:	784a      	ldrb	r2, [r1, #1]
    c650:	2a30      	cmp	r2, #48	; 0x30
    c652:	d03b      	beq.n	c6cc <am_util_stdio_vsprintf+0xc4>
        ++pcFmt;
    c654:	1c4e      	adds	r6, r1, #1
        ui8PadChar = ' ';
    c656:	2520      	movs	r5, #32
    if ( *pcStr == '-')
    c658:	2a2d      	cmp	r2, #45	; 0x2d
    c65a:	d02c      	beq.n	c6b6 <am_util_stdio_vsprintf+0xae>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c65c:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
    c660:	2809      	cmp	r0, #9
    c662:	d837      	bhi.n	c6d4 <am_util_stdio_vsprintf+0xcc>
    uint32_t ui32Val = 0, uCnt = 0;
    c664:	2100      	movs	r1, #0
    bool bNeg = false;
    c666:	468e      	mov	lr, r1
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c668:	4630      	mov	r0, r6
        bNeg = true;
    c66a:	f04f 0c00 	mov.w	ip, #0
        ui32Val *= 10;
    c66e:	eb0c 078c 	add.w	r7, ip, ip, lsl #2
        ui32Val += (*pcStr - '0');
    c672:	eb02 0a47 	add.w	sl, r2, r7, lsl #1
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c676:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    c67a:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
    c67e:	2c09      	cmp	r4, #9
        ++uCnt;
    c680:	f101 0101 	add.w	r1, r1, #1
        ui32Val += (*pcStr - '0');
    c684:	f1aa 0c30 	sub.w	ip, sl, #48	; 0x30
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c688:	d9f1      	bls.n	c66e <am_util_stdio_vsprintf+0x66>
    c68a:	440e      	add	r6, r1
    return bNeg ? -ui32Val : ui32Val;
    c68c:	f1be 0f00 	cmp.w	lr, #0
    c690:	f041 80a1 	bne.w	d7d6 <am_util_stdio_vsprintf+0x11ce>
    c694:	4664      	mov	r4, ip
    c696:	7832      	ldrb	r2, [r6, #0]
    c698:	e01e      	b.n	c6d8 <am_util_stdio_vsprintf+0xd0>
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    c69a:	4ebd      	ldr	r6, [pc, #756]	; (c990 <am_util_stdio_vsprintf+0x388>)
    c69c:	7837      	ldrb	r7, [r6, #0]
    c69e:	2f00      	cmp	r7, #0
    c6a0:	d0c2      	beq.n	c628 <am_util_stdio_vsprintf+0x20>
                    *pcBuf++ = '\r';
    c6a2:	f04f 0c0d 	mov.w	ip, #13
    c6a6:	f888 c000 	strb.w	ip, [r8]
    c6aa:	780b      	ldrb	r3, [r1, #0]
                    ++ui32CharCnt;
    c6ac:	f109 0901 	add.w	r9, r9, #1
                    *pcBuf++ = '\r';
    c6b0:	f108 0801 	add.w	r8, r8, #1
    c6b4:	e7b8      	b.n	c628 <am_util_stdio_vsprintf+0x20>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c6b6:	7872      	ldrb	r2, [r6, #1]
    c6b8:	f1a2 0430 	sub.w	r4, r2, #48	; 0x30
    c6bc:	2c09      	cmp	r4, #9
        pcStr++;
    c6be:	f106 0001 	add.w	r0, r6, #1
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c6c2:	f200 8611 	bhi.w	d2e8 <am_util_stdio_vsprintf+0xce0>
        uCnt++;
    c6c6:	2101      	movs	r1, #1
        bNeg = true;
    c6c8:	468e      	mov	lr, r1
    c6ca:	e7ce      	b.n	c66a <am_util_stdio_vsprintf+0x62>
    c6cc:	788a      	ldrb	r2, [r1, #2]
            ++pcFmt;
    c6ce:	1c8e      	adds	r6, r1, #2
            ui8PadChar = '0';
    c6d0:	2530      	movs	r5, #48	; 0x30
    c6d2:	e7c1      	b.n	c658 <am_util_stdio_vsprintf+0x50>
    c6d4:	7832      	ldrb	r2, [r6, #0]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c6d6:	2400      	movs	r4, #0
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    c6d8:	2a73      	cmp	r2, #115	; 0x73
    c6da:	f000 8304 	beq.w	cce6 <am_util_stdio_vsprintf+0x6de>
    c6de:	ea84 73e4 	eor.w	r3, r4, r4, asr #31
        if (*pcFmt == '.')
    c6e2:	2a2e      	cmp	r2, #46	; 0x2e
    c6e4:	eba3 77e4 	sub.w	r7, r3, r4, asr #31
    c6e8:	f000 82ae 	beq.w	cc48 <am_util_stdio_vsprintf+0x640>
        iPrecision = 6;             // printf() default precision for %f is 6
    c6ec:	f04f 0a06 	mov.w	sl, #6
        if ( *pcFmt == 'l' )
    c6f0:	2a6c      	cmp	r2, #108	; 0x6c
    c6f2:	f000 82a3 	beq.w	cc3c <am_util_stdio_vsprintf+0x634>
        switch ( *pcFmt )
    c6f6:	f1a2 0046 	sub.w	r0, r2, #70	; 0x46
    c6fa:	2832      	cmp	r0, #50	; 0x32
    c6fc:	f200 8294 	bhi.w	cc28 <am_util_stdio_vsprintf+0x620>
    c700:	e8df f010 	tbh	[pc, r0, lsl #1]
    c704:	02920115 	.word	0x02920115
    c708:	02920292 	.word	0x02920292
    c70c:	02920292 	.word	0x02920292
    c710:	02920292 	.word	0x02920292
    c714:	02920292 	.word	0x02920292
    c718:	02920292 	.word	0x02920292
    c71c:	02920292 	.word	0x02920292
    c720:	02920292 	.word	0x02920292
    c724:	02920292 	.word	0x02920292
    c728:	02920033 	.word	0x02920033
    c72c:	02920292 	.word	0x02920292
    c730:	02920292 	.word	0x02920292
    c734:	02920292 	.word	0x02920292
    c738:	02920292 	.word	0x02920292
    c73c:	01360292 	.word	0x01360292
    c740:	0292014a 	.word	0x0292014a
    c744:	02920115 	.word	0x02920115
    c748:	014a0292 	.word	0x014a0292
    c74c:	02920292 	.word	0x02920292
    c750:	02920292 	.word	0x02920292
    c754:	02920292 	.word	0x02920292
    c758:	02920292 	.word	0x02920292
    c75c:	02f00292 	.word	0x02f00292
    c760:	01f20292 	.word	0x01f20292
    c764:	02920292 	.word	0x02920292
    c768:	01ef      	.short	0x01ef
        bLower = bLongLong = false;
    c76a:	f04f 0c00 	mov.w	ip, #0
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    c76e:	f8db 2000 	ldr.w	r2, [fp]
    c772:	2300      	movs	r3, #0
                                      va_arg(pArgs, uint32_t);
    c774:	f10b 0b04 	add.w	fp, fp, #4
                if ( iWidth )
    c778:	2c00      	cmp	r4, #0
    c77a:	d06d      	beq.n	c858 <am_util_stdio_vsprintf+0x250>
    int iDigits = ui64Val ? 0 : 1;
    c77c:	ea52 0103 	orrs.w	r1, r2, r3
    c780:	bf0c      	ite	eq
    c782:	f04f 0e01 	moveq.w	lr, #1
    c786:	f04f 0e00 	movne.w	lr, #0
    while ( ui64Val )
    c78a:	ea52 0103 	orrs.w	r1, r2, r3
    c78e:	d00b      	beq.n	c7a8 <am_util_stdio_vsprintf+0x1a0>
    c790:	4610      	mov	r0, r2
    c792:	4619      	mov	r1, r3
        ui64Val >>= 4;
    c794:	090c      	lsrs	r4, r1, #4
    c796:	0900      	lsrs	r0, r0, #4
    c798:	ea40 7001 	orr.w	r0, r0, r1, lsl #28
    c79c:	4621      	mov	r1, r4
    while ( ui64Val )
    c79e:	ea50 0401 	orrs.w	r4, r0, r1
        ++iDigits;
    c7a2:	f10e 0e01 	add.w	lr, lr, #1
    while ( ui64Val )
    c7a6:	d1f5      	bne.n	c794 <am_util_stdio_vsprintf+0x18c>
                    iWidth -= ndigits_in_hex(ui64Val);
    c7a8:	eba7 070e 	sub.w	r7, r7, lr
    if ( i32NumChars <= 0 )
    c7ac:	2f00      	cmp	r7, #0
    c7ae:	f340 855f 	ble.w	d270 <am_util_stdio_vsprintf+0xc68>
    while ( i32NumChars-- )
    c7b2:	f107 3aff 	add.w	sl, r7, #4294967295
        if ( pcBuf )
    c7b6:	f1b8 0f00 	cmp.w	r8, #0
    c7ba:	f000 855a 	beq.w	d272 <am_util_stdio_vsprintf+0xc6a>
            *pcBuf++ = cPadChar;
    c7be:	4641      	mov	r1, r8
    c7c0:	f00a 0707 	and.w	r7, sl, #7
    c7c4:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c7c8:	f10a 30ff 	add.w	r0, sl, #4294967295
    c7cc:	eba1 0408 	sub.w	r4, r1, r8
    c7d0:	f1ba 0f00 	cmp.w	sl, #0
    c7d4:	d03d      	beq.n	c852 <am_util_stdio_vsprintf+0x24a>
    c7d6:	b32f      	cbz	r7, c824 <am_util_stdio_vsprintf+0x21c>
    c7d8:	2f01      	cmp	r7, #1
    c7da:	d01c      	beq.n	c816 <am_util_stdio_vsprintf+0x20e>
    c7dc:	2f02      	cmp	r7, #2
    c7de:	d017      	beq.n	c810 <am_util_stdio_vsprintf+0x208>
    c7e0:	2f03      	cmp	r7, #3
    c7e2:	d012      	beq.n	c80a <am_util_stdio_vsprintf+0x202>
    c7e4:	2f04      	cmp	r7, #4
    c7e6:	d00d      	beq.n	c804 <am_util_stdio_vsprintf+0x1fc>
    c7e8:	2f05      	cmp	r7, #5
    c7ea:	d008      	beq.n	c7fe <am_util_stdio_vsprintf+0x1f6>
    c7ec:	2f06      	cmp	r7, #6
            *pcBuf++ = cPadChar;
    c7ee:	bf1c      	itt	ne
    c7f0:	f801 5b01 	strbne.w	r5, [r1], #1
    while ( i32NumChars-- )
    c7f4:	f100 30ff 	addne.w	r0, r0, #4294967295
            *pcBuf++ = cPadChar;
    c7f8:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c7fc:	3801      	subs	r0, #1
            *pcBuf++ = cPadChar;
    c7fe:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c802:	3801      	subs	r0, #1
            *pcBuf++ = cPadChar;
    c804:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c808:	3801      	subs	r0, #1
            *pcBuf++ = cPadChar;
    c80a:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c80e:	3801      	subs	r0, #1
            *pcBuf++ = cPadChar;
    c810:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c814:	3801      	subs	r0, #1
            *pcBuf++ = cPadChar;
    c816:	f801 5b01 	strb.w	r5, [r1], #1
    while ( i32NumChars-- )
    c81a:	3801      	subs	r0, #1
    c81c:	1c47      	adds	r7, r0, #1
    c81e:	eba1 0408 	sub.w	r4, r1, r8
    c822:	d016      	beq.n	c852 <am_util_stdio_vsprintf+0x24a>
            *pcBuf++ = cPadChar;
    c824:	468a      	mov	sl, r1
    while ( i32NumChars-- )
    c826:	3808      	subs	r0, #8
            *pcBuf++ = cPadChar;
    c828:	f80a 5b01 	strb.w	r5, [sl], #1
    c82c:	3108      	adds	r1, #8
    c82e:	f88a 5000 	strb.w	r5, [sl]
    c832:	f801 5c06 	strb.w	r5, [r1, #-6]
    c836:	f801 5c05 	strb.w	r5, [r1, #-5]
    c83a:	f801 5c04 	strb.w	r5, [r1, #-4]
    c83e:	f801 5c03 	strb.w	r5, [r1, #-3]
    c842:	f801 5c02 	strb.w	r5, [r1, #-2]
    while ( i32NumChars-- )
    c846:	1c47      	adds	r7, r0, #1
    c848:	eba1 0408 	sub.w	r4, r1, r8
            *pcBuf++ = cPadChar;
    c84c:	f801 5c01 	strb.w	r5, [r1, #-1]
    while ( i32NumChars-- )
    c850:	d1e8      	bne.n	c824 <am_util_stdio_vsprintf+0x21c>
    c852:	4627      	mov	r7, r4
                    pcBuf += pcBuf ? iWidth : 0;
    c854:	44a0      	add	r8, r4
                    ui32CharCnt += iWidth;
    c856:	44b9      	add	r9, r7
    if ( ui64Val == 0 )
    c858:	ea52 0103 	orrs.w	r1, r2, r3
    c85c:	f040 821a 	bne.w	cc94 <am_util_stdio_vsprintf+0x68c>
        tbuf[ix++] = '0';   // Print a '0'
    c860:	f04f 0530 	mov.w	r5, #48	; 0x30
    c864:	f88d 50ac 	strb.w	r5, [sp, #172]	; 0xac
    if (pcBuf)
    c868:	2701      	movs	r7, #1
    c86a:	f1b8 0f00 	cmp.w	r8, #0
    c86e:	f000 8235 	beq.w	ccdc <am_util_stdio_vsprintf+0x6d4>
    c872:	4639      	mov	r1, r7
        while (ix--)
    c874:	2000      	movs	r0, #0
    c876:	ac2b      	add	r4, sp, #172	; 0xac
    c878:	1863      	adds	r3, r4, r1
    c87a:	f103 3aff 	add.w	sl, r3, #4294967295
            *pcBuf++ = tbuf[ix];
    c87e:	f813 cc01 	ldrb.w	ip, [r3, #-1]
    c882:	f888 c000 	strb.w	ip, [r8]
    c886:	1e4d      	subs	r5, r1, #1
        while (ix--)
    c888:	45a2      	cmp	sl, r4
    c88a:	f005 0107 	and.w	r1, r5, #7
    c88e:	4643      	mov	r3, r8
    c890:	d047      	beq.n	c922 <am_util_stdio_vsprintf+0x31a>
    c892:	b359      	cbz	r1, c8ec <am_util_stdio_vsprintf+0x2e4>
    c894:	2901      	cmp	r1, #1
    c896:	d023      	beq.n	c8e0 <am_util_stdio_vsprintf+0x2d8>
    c898:	2902      	cmp	r1, #2
    c89a:	d01d      	beq.n	c8d8 <am_util_stdio_vsprintf+0x2d0>
    c89c:	2903      	cmp	r1, #3
    c89e:	d017      	beq.n	c8d0 <am_util_stdio_vsprintf+0x2c8>
    c8a0:	2904      	cmp	r1, #4
    c8a2:	d011      	beq.n	c8c8 <am_util_stdio_vsprintf+0x2c0>
    c8a4:	2905      	cmp	r1, #5
    c8a6:	d00b      	beq.n	c8c0 <am_util_stdio_vsprintf+0x2b8>
    c8a8:	2906      	cmp	r1, #6
    c8aa:	d005      	beq.n	c8b8 <am_util_stdio_vsprintf+0x2b0>
            *pcBuf++ = tbuf[ix];
    c8ac:	f81a 2d01 	ldrb.w	r2, [sl, #-1]!
    c8b0:	f888 2001 	strb.w	r2, [r8, #1]
    c8b4:	f108 0301 	add.w	r3, r8, #1
    c8b8:	f81a 5d01 	ldrb.w	r5, [sl, #-1]!
    c8bc:	f803 5f01 	strb.w	r5, [r3, #1]!
    c8c0:	f81a cd01 	ldrb.w	ip, [sl, #-1]!
    c8c4:	f803 cf01 	strb.w	ip, [r3, #1]!
    c8c8:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
    c8cc:	f803 1f01 	strb.w	r1, [r3, #1]!
    c8d0:	f81a 2d01 	ldrb.w	r2, [sl, #-1]!
    c8d4:	f803 2f01 	strb.w	r2, [r3, #1]!
    c8d8:	f81a 5d01 	ldrb.w	r5, [sl, #-1]!
    c8dc:	f803 5f01 	strb.w	r5, [r3, #1]!
    c8e0:	f81a cd01 	ldrb.w	ip, [sl, #-1]!
    c8e4:	f803 cf01 	strb.w	ip, [r3, #1]!
        while (ix--)
    c8e8:	45a2      	cmp	sl, r4
    c8ea:	d01a      	beq.n	c922 <am_util_stdio_vsprintf+0x31a>
            *pcBuf++ = tbuf[ix];
    c8ec:	f81a 2c01 	ldrb.w	r2, [sl, #-1]
    c8f0:	f81a 5c03 	ldrb.w	r5, [sl, #-3]
    c8f4:	f81a 1c02 	ldrb.w	r1, [sl, #-2]
    c8f8:	705a      	strb	r2, [r3, #1]
    c8fa:	70dd      	strb	r5, [r3, #3]
    c8fc:	f81a 2c04 	ldrb.w	r2, [sl, #-4]
    c900:	f81a 5c05 	ldrb.w	r5, [sl, #-5]
    c904:	7099      	strb	r1, [r3, #2]
    c906:	711a      	strb	r2, [r3, #4]
    c908:	f81a 1c06 	ldrb.w	r1, [sl, #-6]
    c90c:	715d      	strb	r5, [r3, #5]
    c90e:	f81a 2c07 	ldrb.w	r2, [sl, #-7]
    c912:	f81a 5d08 	ldrb.w	r5, [sl, #-8]!
    c916:	7199      	strb	r1, [r3, #6]
        while (ix--)
    c918:	45a2      	cmp	sl, r4
            *pcBuf++ = tbuf[ix];
    c91a:	71da      	strb	r2, [r3, #7]
    c91c:	f803 5f08 	strb.w	r5, [r3, #8]!
        while (ix--)
    c920:	d1e4      	bne.n	c8ec <am_util_stdio_vsprintf+0x2e4>
        *pcBuf = 0;
    c922:	4440      	add	r0, r8
    c924:	2400      	movs	r4, #0
                    pcBuf += iVal;
    c926:	44b8      	add	r8, r7
        *pcBuf = 0;
    c928:	7044      	strb	r4, [r0, #1]
                ui32CharCnt += iVal;
    c92a:	44b9      	add	r9, r7
                break;
    c92c:	e01e      	b.n	c96c <am_util_stdio_vsprintf+0x364>
                if ( pcBuf )
    c92e:	f1b8 0f00 	cmp.w	r8, #0
    c932:	d01b      	beq.n	c96c <am_util_stdio_vsprintf+0x364>
                    float fValue = va_arg(pArgs, double);
    c934:	f10b 0307 	add.w	r3, fp, #7
    c938:	f023 0b07 	bic.w	fp, r3, #7
    c93c:	e9db 0100 	ldrd	r0, r1, [fp]
    c940:	f7ff fbde 	bl	c100 <__aeabi_d2f>
    c944:	ee07 0a90 	vmov	s15, r0
    if (fValue == 0.0f)
    c948:	eef5 7a40 	vcmp.f32	s15, #0.0
                    *(uint32_t*)pcBuf = 20;
    c94c:	2014      	movs	r0, #20
    if (fValue == 0.0f)
    c94e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                    float fValue = va_arg(pArgs, double);
    c952:	f10b 0b08 	add.w	fp, fp, #8
                    *(uint32_t*)pcBuf = 20;
    c956:	f8c8 0000 	str.w	r0, [r8]
    if (fValue == 0.0f)
    c95a:	f040 848d 	bne.w	d278 <am_util_stdio_vsprintf+0xc70>
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    c95e:	490d      	ldr	r1, [pc, #52]	; (c994 <am_util_stdio_vsprintf+0x38c>)
    c960:	f8c8 1000 	str.w	r1, [r8]
    c964:	f04f 0a03 	mov.w	sl, #3
                    ui32CharCnt += iVal;
    c968:	44d1      	add	r9, sl
                    pcBuf += iVal;
    c96a:	44d0      	add	r8, sl
        ++pcFmt;
    c96c:	1c71      	adds	r1, r6, #1
    c96e:	e652      	b.n	c616 <am_util_stdio_vsprintf+0xe>
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    c970:	f10b 0404 	add.w	r4, fp, #4
    c974:	f89b 1000 	ldrb.w	r1, [fp]
                if ( pcBuf )
    c978:	f1b8 0f00 	cmp.w	r8, #0
    c97c:	d003      	beq.n	c986 <am_util_stdio_vsprintf+0x37e>
                    *pcBuf++ = ui8CharSpecifier;
    c97e:	f888 1000 	strb.w	r1, [r8]
    c982:	f108 0801 	add.w	r8, r8, #1
                ++ui32CharCnt;
    c986:	f109 0901 	add.w	r9, r9, #1
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    c98a:	46a3      	mov	fp, r4
                break;
    c98c:	e7ee      	b.n	c96c <am_util_stdio_vsprintf+0x364>
    c98e:	bf00      	nop
    c990:	10001034 	.word	0x10001034
    c994:	00302e30 	.word	0x00302e30
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    c998:	f8db 0000 	ldr.w	r0, [fp]
                                     va_arg(pArgs, int32_t);
    c99c:	f10b 0b04 	add.w	fp, fp, #4
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    c9a0:	17c1      	asrs	r1, r0, #31
                if ( i64Val < 0 )
    c9a2:	2800      	cmp	r0, #0
    c9a4:	f171 0300 	sbcs.w	r3, r1, #0
    c9a8:	f2c0 83ac 	blt.w	d104 <am_util_stdio_vsprintf+0xafc>
                    ui64Val = i64Val;
    c9ac:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
                if ( iWidth )
    c9b0:	2c00      	cmp	r4, #0
    c9b2:	f000 83ba 	beq.w	d12a <am_util_stdio_vsprintf+0xb22>
    int iNDigits = ui64Val ? 0 : 1;
    c9b6:	ea50 0301 	orrs.w	r3, r0, r1
    return ndigits_in_u64((uint64_t) i64Val);
    c9ba:	4602      	mov	r2, r0
    int iNDigits = ui64Val ? 0 : 1;
    c9bc:	bf0c      	ite	eq
    c9be:	2401      	moveq	r4, #1
    c9c0:	2400      	movne	r4, #0
    while ( ui64Val )
    c9c2:	4308      	orrs	r0, r1
    return ndigits_in_u64((uint64_t) i64Val);
    c9c4:	460b      	mov	r3, r1
                    bNeg = false;
    c9c6:	bf18      	it	ne
    c9c8:	2000      	movne	r0, #0
    while ( ui64Val )
    c9ca:	f000 86ba 	beq.w	d742 <am_util_stdio_vsprintf+0x113a>
                    bNeg = false;
    c9ce:	901b      	str	r0, [sp, #108]	; 0x6c
    c9d0:	9620      	str	r6, [sp, #128]	; 0x80
    c9d2:	9521      	str	r5, [sp, #132]	; 0x84
    c9d4:	9722      	str	r7, [sp, #136]	; 0x88
    c9d6:	941a      	str	r4, [sp, #104]	; 0x68
    c9d8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
    c9dc:	f8cd 9090 	str.w	r9, [sp, #144]	; 0x90
    c9e0:	f8cd 8094 	str.w	r8, [sp, #148]	; 0x94
    c9e4:	e009      	b.n	c9fa <am_util_stdio_vsprintf+0x3f2>
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c9e6:	464a      	mov	r2, r9
    c9e8:	2300      	movs	r3, #0
        ++iNDigits;
    c9ea:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    while ( ui64Val )
    c9ec:	ea52 0103 	orrs.w	r1, r2, r3
        ++iNDigits;
    c9f0:	f105 0501 	add.w	r5, r5, #1
    c9f4:	951a      	str	r5, [sp, #104]	; 0x68
    while ( ui64Val )
    c9f6:	f000 83a5 	beq.w	d144 <am_util_stdio_vsprintf+0xb3c>
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c9fa:	0896      	lsrs	r6, r2, #2
    c9fc:	ea46 7583 	orr.w	r5, r6, r3, lsl #30
    ca00:	089f      	lsrs	r7, r3, #2
    ca02:	970b      	str	r7, [sp, #44]	; 0x2c
    ca04:	950a      	str	r5, [sp, #40]	; 0x28
    ca06:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
    ca0a:	0859      	lsrs	r1, r3, #1
    ca0c:	ea4f 0032 	mov.w	r0, r2, rrx
    ca10:	1820      	adds	r0, r4, r0
    ca12:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 4);
    ca16:	0904      	lsrs	r4, r0, #4
        q64 = (ui64Val>>1) + (ui64Val>>2);
    ca18:	4606      	mov	r6, r0
        q64 += (q64 >> 4);
    ca1a:	ea44 7501 	orr.w	r5, r4, r1, lsl #28
    ca1e:	0908      	lsrs	r0, r1, #4
    ca20:	9005      	str	r0, [sp, #20]
    ca22:	9504      	str	r5, [sp, #16]
    ca24:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    ca28:	19a0      	adds	r0, r4, r6
    ca2a:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 8);
    ca2e:	0a04      	lsrs	r4, r0, #8
        q64 += (q64 >> 4);
    ca30:	4606      	mov	r6, r0
        q64 += (q64 >> 8);
    ca32:	ea44 6501 	orr.w	r5, r4, r1, lsl #24
    ca36:	0a08      	lsrs	r0, r1, #8
    ca38:	9007      	str	r0, [sp, #28]
    ca3a:	9506      	str	r5, [sp, #24]
    ca3c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    ca40:	19a0      	adds	r0, r4, r6
    ca42:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 16);
    ca46:	0c06      	lsrs	r6, r0, #16
    ca48:	ea46 4a01 	orr.w	sl, r6, r1, lsl #16
    ca4c:	eb10 070a 	adds.w	r7, r0, sl
    ca50:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    ca54:	eb41 000b 	adc.w	r0, r1, fp
        q64 += (q64 >> 32);
    ca58:	2400      	movs	r4, #0
    ca5a:	900e      	str	r0, [sp, #56]	; 0x38
    ca5c:	940f      	str	r4, [sp, #60]	; 0x3c
    ca5e:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
        q32 = (ui32Val>>1) + (ui32Val>>2);
    ca62:	0895      	lsrs	r5, r2, #2
        q64 += (q64 >> 32);
    ca64:	eb18 0807 	adds.w	r8, r8, r7
    ca68:	eb49 0100 	adc.w	r1, r9, r0
        q32 = (ui32Val>>1) + (ui32Val>>2);
    ca6c:	eb05 0c52 	add.w	ip, r5, r2, lsr #1
        q64 += (q64 >> 32);
    ca70:	4646      	mov	r6, r8
        q32 += (q32 >> 4);
    ca72:	eb0c 101c 	add.w	r0, ip, ip, lsr #4
        q64 += (q64 >> 32);
    ca76:	460f      	mov	r7, r1
        q32 += (q32 >> 8);
    ca78:	eb00 2510 	add.w	r5, r0, r0, lsr #8
        q64 >>= 3;
    ca7c:	08f4      	lsrs	r4, r6, #3
    if ( ui64Val >> 32 )
    ca7e:	9312      	str	r3, [sp, #72]	; 0x48
    ca80:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
        q64 >>= 3;
    ca84:	08ff      	lsrs	r7, r7, #3
    ca86:	ea44 7641 	orr.w	r6, r4, r1, lsl #29
    ca8a:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
        q32 += (q32 >> 16);
    ca8e:	eb05 4415 	add.w	r4, r5, r5, lsr #16
        r64 = ui64Val - q64*10;
    ca92:	00bd      	lsls	r5, r7, #2
    ca94:	ea45 7196 	orr.w	r1, r5, r6, lsr #30
        q32 >>= 3;
    ca98:	08e5      	lsrs	r5, r4, #3
        r32 = ui32Val - q32*10;
    ca9a:	eb05 0485 	add.w	r4, r5, r5, lsl #2
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    ca9e:	f102 0e06 	add.w	lr, r2, #6
    caa2:	ebae 0c44 	sub.w	ip, lr, r4, lsl #1
    caa6:	ea58 0409 	orrs.w	r4, r8, r9
        r64 = ui64Val - q64*10;
    caaa:	ea4f 0086 	mov.w	r0, r6, lsl #2
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    caae:	eb05 191c 	add.w	r9, r5, ip, lsr #4
    cab2:	d098      	beq.n	c9e6 <am_util_stdio_vsprintf+0x3de>
        r64 = ui64Val - q64*10;
    cab4:	eb10 0e06 	adds.w	lr, r0, r6
    cab8:	4179      	adcs	r1, r7
    caba:	eb1e 000e 	adds.w	r0, lr, lr
    cabe:	4149      	adcs	r1, r1
        return q64 + ((r64 + 6) >> 4);
    cac0:	3206      	adds	r2, #6
    cac2:	f143 0300 	adc.w	r3, r3, #0
    cac6:	1a15      	subs	r5, r2, r0
    cac8:	eb63 0401 	sbc.w	r4, r3, r1
    cacc:	0929      	lsrs	r1, r5, #4
    cace:	0922      	lsrs	r2, r4, #4
    cad0:	ea41 7004 	orr.w	r0, r1, r4, lsl #28
    cad4:	9016      	str	r0, [sp, #88]	; 0x58
    cad6:	9217      	str	r2, [sp, #92]	; 0x5c
    cad8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
    cadc:	1992      	adds	r2, r2, r6
    cade:	417b      	adcs	r3, r7
    cae0:	e783      	b.n	c9ea <am_util_stdio_vsprintf+0x3e2>
        switch ( *pcFmt )
    cae2:	f04f 0c01 	mov.w	ip, #1
    cae6:	e642      	b.n	c76e <am_util_stdio_vsprintf+0x166>
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cae8:	f8db 1000 	ldr.w	r1, [fp]
    caec:	2200      	movs	r2, #0
    caee:	e9cd 1218 	strd	r1, r2, [sp, #96]	; 0x60
                                      va_arg(pArgs, uint32_t);
    caf2:	f10b 0b04 	add.w	fp, fp, #4
                if ( iWidth )
    caf6:	2c00      	cmp	r4, #0
    caf8:	f000 8269 	beq.w	cfce <am_util_stdio_vsprintf+0x9c6>
    int iNDigits = ui64Val ? 0 : 1;
    cafc:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    cb00:	ea50 0301 	orrs.w	r3, r0, r1
    while ( ui64Val )
    cb04:	4602      	mov	r2, r0
    cb06:	460b      	mov	r3, r1
    int iNDigits = ui64Val ? 0 : 1;
    cb08:	bf0c      	ite	eq
    cb0a:	2401      	moveq	r4, #1
    cb0c:	2400      	movne	r4, #0
    while ( ui64Val )
    cb0e:	ea52 0103 	orrs.w	r1, r2, r3
    cb12:	f000 81fe 	beq.w	cf12 <am_util_stdio_vsprintf+0x90a>
    cb16:	961b      	str	r6, [sp, #108]	; 0x6c
    cb18:	9520      	str	r5, [sp, #128]	; 0x80
    cb1a:	9721      	str	r7, [sp, #132]	; 0x84
    cb1c:	941a      	str	r4, [sp, #104]	; 0x68
    cb1e:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
    cb22:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    cb26:	f8cd 8090 	str.w	r8, [sp, #144]	; 0x90
    cb2a:	e009      	b.n	cb40 <am_util_stdio_vsprintf+0x538>
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    cb2c:	464a      	mov	r2, r9
    cb2e:	2300      	movs	r3, #0
        ++iNDigits;
    cb30:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    while ( ui64Val )
    cb32:	ea52 0103 	orrs.w	r1, r2, r3
        ++iNDigits;
    cb36:	f105 0501 	add.w	r5, r5, #1
    cb3a:	951a      	str	r5, [sp, #104]	; 0x68
    while ( ui64Val )
    cb3c:	f000 81db 	beq.w	cef6 <am_util_stdio_vsprintf+0x8ee>
        q64 = (ui64Val>>1) + (ui64Val>>2);
    cb40:	0895      	lsrs	r5, r2, #2
    cb42:	ea45 7783 	orr.w	r7, r5, r3, lsl #30
    cb46:	089c      	lsrs	r4, r3, #2
    cb48:	9708      	str	r7, [sp, #32]
    cb4a:	9409      	str	r4, [sp, #36]	; 0x24
    cb4c:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
    cb50:	0859      	lsrs	r1, r3, #1
    cb52:	ea4f 0032 	mov.w	r0, r2, rrx
    cb56:	1820      	adds	r0, r4, r0
    cb58:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 4);
    cb5c:	0905      	lsrs	r5, r0, #4
        q64 = (ui64Val>>1) + (ui64Val>>2);
    cb5e:	4606      	mov	r6, r0
        q64 += (q64 >> 4);
    cb60:	ea45 7401 	orr.w	r4, r5, r1, lsl #28
    cb64:	0908      	lsrs	r0, r1, #4
    cb66:	9001      	str	r0, [sp, #4]
    cb68:	9400      	str	r4, [sp, #0]
    cb6a:	e9dd 4500 	ldrd	r4, r5, [sp]
    cb6e:	19a0      	adds	r0, r4, r6
    cb70:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 8);
    cb74:	0a05      	lsrs	r5, r0, #8
        q64 += (q64 >> 4);
    cb76:	4606      	mov	r6, r0
        q64 += (q64 >> 8);
    cb78:	ea45 6401 	orr.w	r4, r5, r1, lsl #24
    cb7c:	0a08      	lsrs	r0, r1, #8
    cb7e:	9003      	str	r0, [sp, #12]
    cb80:	9402      	str	r4, [sp, #8]
    cb82:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
    cb86:	19a0      	adds	r0, r4, r6
    cb88:	eb45 0101 	adc.w	r1, r5, r1
        q64 += (q64 >> 16);
    cb8c:	0c06      	lsrs	r6, r0, #16
    cb8e:	ea46 4a01 	orr.w	sl, r6, r1, lsl #16
    cb92:	eb10 070a 	adds.w	r7, r0, sl
    cb96:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    cb9a:	eb41 000b 	adc.w	r0, r1, fp
        q64 += (q64 >> 32);
    cb9e:	2400      	movs	r4, #0
    cba0:	900c      	str	r0, [sp, #48]	; 0x30
    cba2:	940d      	str	r4, [sp, #52]	; 0x34
    cba4:	e9dd 890c 	ldrd	r8, r9, [sp, #48]	; 0x30
        q32 = (ui32Val>>1) + (ui32Val>>2);
    cba8:	0895      	lsrs	r5, r2, #2
        q64 += (q64 >> 32);
    cbaa:	eb18 0807 	adds.w	r8, r8, r7
    cbae:	eb49 0100 	adc.w	r1, r9, r0
        q32 = (ui32Val>>1) + (ui32Val>>2);
    cbb2:	eb05 0c52 	add.w	ip, r5, r2, lsr #1
        q64 += (q64 >> 32);
    cbb6:	4646      	mov	r6, r8
        q32 += (q32 >> 4);
    cbb8:	eb0c 101c 	add.w	r0, ip, ip, lsr #4
        q64 += (q64 >> 32);
    cbbc:	460f      	mov	r7, r1
        q32 += (q32 >> 8);
    cbbe:	eb00 2510 	add.w	r5, r0, r0, lsr #8
        q64 >>= 3;
    cbc2:	08f4      	lsrs	r4, r6, #3
    if ( ui64Val >> 32 )
    cbc4:	9310      	str	r3, [sp, #64]	; 0x40
    cbc6:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
        q64 >>= 3;
    cbca:	08ff      	lsrs	r7, r7, #3
    cbcc:	ea44 7641 	orr.w	r6, r4, r1, lsl #29
    cbd0:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
        q32 += (q32 >> 16);
    cbd4:	eb05 4415 	add.w	r4, r5, r5, lsr #16
        r64 = ui64Val - q64*10;
    cbd8:	00bd      	lsls	r5, r7, #2
    cbda:	ea45 7196 	orr.w	r1, r5, r6, lsr #30
        q32 >>= 3;
    cbde:	08e5      	lsrs	r5, r4, #3
        r32 = ui32Val - q32*10;
    cbe0:	eb05 0485 	add.w	r4, r5, r5, lsl #2
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    cbe4:	f102 0e06 	add.w	lr, r2, #6
    cbe8:	ebae 0c44 	sub.w	ip, lr, r4, lsl #1
    cbec:	ea58 0409 	orrs.w	r4, r8, r9
        r64 = ui64Val - q64*10;
    cbf0:	ea4f 0086 	mov.w	r0, r6, lsl #2
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    cbf4:	eb05 191c 	add.w	r9, r5, ip, lsr #4
    cbf8:	d098      	beq.n	cb2c <am_util_stdio_vsprintf+0x524>
        r64 = ui64Val - q64*10;
    cbfa:	eb10 0e06 	adds.w	lr, r0, r6
    cbfe:	4179      	adcs	r1, r7
    cc00:	eb1e 000e 	adds.w	r0, lr, lr
    cc04:	4149      	adcs	r1, r1
        return q64 + ((r64 + 6) >> 4);
    cc06:	3206      	adds	r2, #6
    cc08:	f143 0300 	adc.w	r3, r3, #0
    cc0c:	1a15      	subs	r5, r2, r0
    cc0e:	eb63 0401 	sbc.w	r4, r3, r1
    cc12:	0929      	lsrs	r1, r5, #4
    cc14:	0922      	lsrs	r2, r4, #4
    cc16:	ea41 7004 	orr.w	r0, r1, r4, lsl #28
    cc1a:	9014      	str	r0, [sp, #80]	; 0x50
    cc1c:	9215      	str	r2, [sp, #84]	; 0x54
    cc1e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
    cc22:	1992      	adds	r2, r2, r6
    cc24:	417b      	adcs	r3, r7
    cc26:	e783      	b.n	cb30 <am_util_stdio_vsprintf+0x528>
                if ( pcBuf )
    cc28:	f1b8 0f00 	cmp.w	r8, #0
    cc2c:	d003      	beq.n	cc36 <am_util_stdio_vsprintf+0x62e>
                    *pcBuf++ = *pcFmt;
    cc2e:	f888 2000 	strb.w	r2, [r8]
    cc32:	f108 0801 	add.w	r8, r8, #1
                ++ui32CharCnt;
    cc36:	f109 0901 	add.w	r9, r9, #1
                break;
    cc3a:	e697      	b.n	c96c <am_util_stdio_vsprintf+0x364>
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cc3c:	7872      	ldrb	r2, [r6, #1]
    cc3e:	2a6c      	cmp	r2, #108	; 0x6c
    cc40:	f000 81db 	beq.w	cffa <am_util_stdio_vsprintf+0x9f2>
            pcFmt++;
    cc44:	3601      	adds	r6, #1
    cc46:	e556      	b.n	c6f6 <am_util_stdio_vsprintf+0xee>
    if ( *pcStr == '-')
    cc48:	7873      	ldrb	r3, [r6, #1]
    cc4a:	2b2d      	cmp	r3, #45	; 0x2d
            ++pcFmt;
    cc4c:	f106 0001 	add.w	r0, r6, #1
    if ( *pcStr == '-')
    cc50:	f000 81c8 	beq.w	cfe4 <am_util_stdio_vsprintf+0x9dc>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cc54:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
    cc58:	2e09      	cmp	r6, #9
    cc5a:	f200 8349 	bhi.w	d2f0 <am_util_stdio_vsprintf+0xce8>
    uint32_t ui32Val = 0, uCnt = 0;
    cc5e:	2200      	movs	r2, #0
    bool bNeg = false;
    cc60:	4694      	mov	ip, r2
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cc62:	4606      	mov	r6, r0
    bool bNeg = false;
    cc64:	f04f 0a00 	mov.w	sl, #0
        ui32Val *= 10;
    cc68:	eb0a 018a 	add.w	r1, sl, sl, lsl #2
        ui32Val += (*pcStr - '0');
    cc6c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cc70:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    cc74:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
    cc78:	f1be 0f09 	cmp.w	lr, #9
        ++uCnt;
    cc7c:	f102 0201 	add.w	r2, r2, #1
        ui32Val += (*pcStr - '0');
    cc80:	f1a1 0a30 	sub.w	sl, r1, #48	; 0x30
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cc84:	d9f0      	bls.n	cc68 <am_util_stdio_vsprintf+0x660>
    return bNeg ? -ui32Val : ui32Val;
    cc86:	f1bc 0f00 	cmp.w	ip, #0
    cc8a:	f000 8334 	beq.w	d2f6 <am_util_stdio_vsprintf+0xcee>
    cc8e:	f1c1 0a30 	rsb	sl, r1, #48	; 0x30
    cc92:	e330      	b.n	d2f6 <am_util_stdio_vsprintf+0xcee>
    cc94:	f1bc 0f00 	cmp.w	ip, #0
    cc98:	bf14      	ite	ne
    cc9a:	2727      	movne	r7, #39	; 0x27
    cc9c:	2707      	moveq	r7, #7
    cc9e:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
    if ( ui64Val == 0 )
    cca2:	2000      	movs	r0, #0
    cca4:	e000      	b.n	cca8 <am_util_stdio_vsprintf+0x6a0>
        tbuf[ix++] = cCh + '0';
    cca6:	4608      	mov	r0, r1
        cCh = ui64Val & 0xf;
    cca8:	f002 010f 	and.w	r1, r2, #15
            cCh += bLower ? 0x27 : 0x7;
    ccac:	eb01 0e07 	add.w	lr, r1, r7
        tbuf[ix++] = cCh + '0';
    ccb0:	2909      	cmp	r1, #9
    ccb2:	bf88      	it	hi
    ccb4:	4671      	movhi	r1, lr
        ui64Val >>= 4;
    ccb6:	0912      	lsrs	r2, r2, #4
    ccb8:	ea4f 1e13 	mov.w	lr, r3, lsr #4
    ccbc:	ea42 7203 	orr.w	r2, r2, r3, lsl #28
    ccc0:	4673      	mov	r3, lr
        tbuf[ix++] = cCh + '0';
    ccc2:	3130      	adds	r1, #48	; 0x30
    while ( ui64Val )
    ccc4:	ea52 0503 	orrs.w	r5, r2, r3
        tbuf[ix++] = cCh + '0';
    ccc8:	f804 1f01 	strb.w	r1, [r4, #1]!
    cccc:	f100 0101 	add.w	r1, r0, #1
    while ( ui64Val )
    ccd0:	d1e9      	bne.n	cca6 <am_util_stdio_vsprintf+0x69e>
    ccd2:	460f      	mov	r7, r1
    if (pcBuf)
    ccd4:	f1b8 0f00 	cmp.w	r8, #0
    ccd8:	f47f adcd 	bne.w	c876 <am_util_stdio_vsprintf+0x26e>
    ccdc:	f04f 0800 	mov.w	r8, #0
                ui32CharCnt += iVal;
    cce0:	44b9      	add	r9, r7
    cce2:	e643      	b.n	c96c <am_util_stdio_vsprintf+0x364>
        switch ( *pcFmt )
    cce4:	463c      	mov	r4, r7
                pcStr = va_arg(pArgs, char *);
    cce6:	f8db 0000 	ldr.w	r0, [fp]
    ccea:	f10b 0b04 	add.w	fp, fp, #4
    if ( !pcBuf )
    ccee:	2800      	cmp	r0, #0
    ccf0:	f000 8085 	beq.w	cdfe <am_util_stdio_vsprintf+0x7f6>
    while ( *pcBuf++ )
    ccf4:	7801      	ldrb	r1, [r0, #0]
    ccf6:	1c42      	adds	r2, r0, #1
    ccf8:	4613      	mov	r3, r2
    ccfa:	2900      	cmp	r1, #0
    ccfc:	f000 84f3 	beq.w	d6e6 <am_util_stdio_vsprintf+0x10de>
    cd00:	eba3 0e00 	sub.w	lr, r3, r0
    cd04:	f813 7b01 	ldrb.w	r7, [r3], #1
    cd08:	2f00      	cmp	r7, #0
    cd0a:	d1f9      	bne.n	cd00 <am_util_stdio_vsprintf+0x6f8>
                if ( iWidth > 0 )
    cd0c:	2c00      	cmp	r4, #0
    cd0e:	4677      	mov	r7, lr
    cd10:	dd01      	ble.n	cd16 <am_util_stdio_vsprintf+0x70e>
                    if ( ui32strlen < iWidth )
    cd12:	4574      	cmp	r4, lr
    cd14:	d877      	bhi.n	ce06 <am_util_stdio_vsprintf+0x7fe>
                    if ( pcBuf )
    cd16:	f1b8 0f00 	cmp.w	r8, #0
    cd1a:	f000 80e1 	beq.w	cee0 <am_util_stdio_vsprintf+0x8d8>
    cd1e:	eba9 0a00 	sub.w	sl, r9, r0
                        *pcBuf++ = *pcStr;
    cd22:	f808 1b01 	strb.w	r1, [r8], #1
    cd26:	eb0a 0902 	add.w	r9, sl, r2
                while (*pcStr != 0x0)
    cd2a:	f812 1b01 	ldrb.w	r1, [r2], #1
    cd2e:	2900      	cmp	r1, #0
    cd30:	d1f7      	bne.n	cd22 <am_util_stdio_vsprintf+0x71a>
                if ( iWidth )
    cd32:	2c00      	cmp	r4, #0
    cd34:	f43f ae1a 	beq.w	c96c <am_util_stdio_vsprintf+0x364>
                    iWidth = -iWidth;
    cd38:	4263      	negs	r3, r4
                    if ( ui32strlen < iWidth )
    cd3a:	42bb      	cmp	r3, r7
    cd3c:	f67f ae16 	bls.w	c96c <am_util_stdio_vsprintf+0x364>
                        iWidth -= ui32strlen;
    cd40:	1bda      	subs	r2, r3, r7
    if ( i32NumChars <= 0 )
    cd42:	2a00      	cmp	r2, #0
    cd44:	f340 84c3 	ble.w	d6ce <am_util_stdio_vsprintf+0x10c6>
    while ( i32NumChars-- )
    cd48:	1e57      	subs	r7, r2, #1
        if ( pcBuf )
    cd4a:	f1b8 0f00 	cmp.w	r8, #0
    cd4e:	f000 84bf 	beq.w	d6d0 <am_util_stdio_vsprintf+0x10c8>
            *pcBuf++ = cPadChar;
    cd52:	4643      	mov	r3, r8
    cd54:	f007 0407 	and.w	r4, r7, #7
    cd58:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cd5c:	f107 3cff 	add.w	ip, r7, #4294967295
    cd60:	eba3 0108 	sub.w	r1, r3, r8
    cd64:	2f00      	cmp	r7, #0
    cd66:	d045      	beq.n	cdf4 <am_util_stdio_vsprintf+0x7ec>
    cd68:	b364      	cbz	r4, cdc4 <am_util_stdio_vsprintf+0x7bc>
    cd6a:	2c01      	cmp	r4, #1
    cd6c:	d021      	beq.n	cdb2 <am_util_stdio_vsprintf+0x7aa>
    cd6e:	2c02      	cmp	r4, #2
    cd70:	d01b      	beq.n	cdaa <am_util_stdio_vsprintf+0x7a2>
    cd72:	2c03      	cmp	r4, #3
    cd74:	d015      	beq.n	cda2 <am_util_stdio_vsprintf+0x79a>
    cd76:	2c04      	cmp	r4, #4
    cd78:	d00f      	beq.n	cd9a <am_util_stdio_vsprintf+0x792>
    cd7a:	2c05      	cmp	r4, #5
    cd7c:	d009      	beq.n	cd92 <am_util_stdio_vsprintf+0x78a>
    cd7e:	2c06      	cmp	r4, #6
            *pcBuf++ = cPadChar;
    cd80:	bf1c      	itt	ne
    cd82:	f803 5b01 	strbne.w	r5, [r3], #1
    while ( i32NumChars-- )
    cd86:	f10c 3cff 	addne.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cd8a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cd8e:	f10c 3cff 	add.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cd92:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cd96:	f10c 3cff 	add.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cd9a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cd9e:	f10c 3cff 	add.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cda2:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cda6:	f10c 3cff 	add.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cdaa:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cdae:	f10c 3cff 	add.w	ip, ip, #4294967295
            *pcBuf++ = cPadChar;
    cdb2:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cdb6:	f10c 3cff 	add.w	ip, ip, #4294967295
    cdba:	f11c 0701 	adds.w	r7, ip, #1
    cdbe:	eba3 0108 	sub.w	r1, r3, r8
    cdc2:	d017      	beq.n	cdf4 <am_util_stdio_vsprintf+0x7ec>
            *pcBuf++ = cPadChar;
    cdc4:	4618      	mov	r0, r3
    while ( i32NumChars-- )
    cdc6:	f1ac 0c08 	sub.w	ip, ip, #8
            *pcBuf++ = cPadChar;
    cdca:	f800 5b01 	strb.w	r5, [r0], #1
    cdce:	3308      	adds	r3, #8
    cdd0:	7005      	strb	r5, [r0, #0]
    cdd2:	f803 5c06 	strb.w	r5, [r3, #-6]
    cdd6:	f803 5c05 	strb.w	r5, [r3, #-5]
    cdda:	f803 5c04 	strb.w	r5, [r3, #-4]
    cdde:	f803 5c03 	strb.w	r5, [r3, #-3]
    cde2:	f803 5c02 	strb.w	r5, [r3, #-2]
    while ( i32NumChars-- )
    cde6:	f11c 0001 	adds.w	r0, ip, #1
    cdea:	eba3 0108 	sub.w	r1, r3, r8
            *pcBuf++ = cPadChar;
    cdee:	f803 5c01 	strb.w	r5, [r3, #-1]
    while ( i32NumChars-- )
    cdf2:	d1e7      	bne.n	cdc4 <am_util_stdio_vsprintf+0x7bc>
    cdf4:	460d      	mov	r5, r1
    cdf6:	460a      	mov	r2, r1
                        pcBuf += pcBuf ? iWidth : 0;
    cdf8:	44a8      	add	r8, r5
                        ui32CharCnt += iWidth;
    cdfa:	4491      	add	r9, r2
    cdfc:	e5b6      	b.n	c96c <am_util_stdio_vsprintf+0x364>
                if ( iWidth > 0 )
    cdfe:	2c00      	cmp	r4, #0
    ce00:	f340 8443 	ble.w	d68a <am_util_stdio_vsprintf+0x1082>
        return ui32RetVal;
    ce04:	4607      	mov	r7, r0
                        iWidth -= ui32strlen;
    ce06:	1be2      	subs	r2, r4, r7
    if ( i32NumChars <= 0 )
    ce08:	2a00      	cmp	r2, #0
    ce0a:	f340 8464 	ble.w	d6d6 <am_util_stdio_vsprintf+0x10ce>
    while ( i32NumChars-- )
    ce0e:	f102 3eff 	add.w	lr, r2, #4294967295
        if ( pcBuf )
    ce12:	f1b8 0f00 	cmp.w	r8, #0
    ce16:	d05c      	beq.n	ced2 <am_util_stdio_vsprintf+0x8ca>
            *pcBuf++ = cPadChar;
    ce18:	4643      	mov	r3, r8
    ce1a:	f00e 0407 	and.w	r4, lr, #7
    ce1e:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce22:	f10e 3aff 	add.w	sl, lr, #4294967295
    ce26:	eba3 0c08 	sub.w	ip, r3, r8
    ce2a:	f1be 0f00 	cmp.w	lr, #0
    ce2e:	d045      	beq.n	cebc <am_util_stdio_vsprintf+0x8b4>
    ce30:	b364      	cbz	r4, ce8c <am_util_stdio_vsprintf+0x884>
    ce32:	2c01      	cmp	r4, #1
    ce34:	d021      	beq.n	ce7a <am_util_stdio_vsprintf+0x872>
    ce36:	2c02      	cmp	r4, #2
    ce38:	d01b      	beq.n	ce72 <am_util_stdio_vsprintf+0x86a>
    ce3a:	2c03      	cmp	r4, #3
    ce3c:	d015      	beq.n	ce6a <am_util_stdio_vsprintf+0x862>
    ce3e:	2c04      	cmp	r4, #4
    ce40:	d00f      	beq.n	ce62 <am_util_stdio_vsprintf+0x85a>
    ce42:	2c05      	cmp	r4, #5
    ce44:	d009      	beq.n	ce5a <am_util_stdio_vsprintf+0x852>
    ce46:	2c06      	cmp	r4, #6
            *pcBuf++ = cPadChar;
    ce48:	bf1c      	itt	ne
    ce4a:	f803 5b01 	strbne.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce4e:	f10a 3aff 	addne.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce52:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce56:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce5a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce5e:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce62:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce66:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce6a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce6e:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce72:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce76:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    ce7a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    ce7e:	f10a 3aff 	add.w	sl, sl, #4294967295
    ce82:	f11a 0401 	adds.w	r4, sl, #1
    ce86:	eba3 0c08 	sub.w	ip, r3, r8
    ce8a:	d017      	beq.n	cebc <am_util_stdio_vsprintf+0x8b4>
            *pcBuf++ = cPadChar;
    ce8c:	4619      	mov	r1, r3
    while ( i32NumChars-- )
    ce8e:	f1aa 0a08 	sub.w	sl, sl, #8
            *pcBuf++ = cPadChar;
    ce92:	f801 5b01 	strb.w	r5, [r1], #1
    ce96:	3308      	adds	r3, #8
    ce98:	700d      	strb	r5, [r1, #0]
    ce9a:	f803 5c06 	strb.w	r5, [r3, #-6]
    ce9e:	f803 5c05 	strb.w	r5, [r3, #-5]
    cea2:	f803 5c04 	strb.w	r5, [r3, #-4]
    cea6:	f803 5c03 	strb.w	r5, [r3, #-3]
    ceaa:	f803 5c02 	strb.w	r5, [r3, #-2]
    while ( i32NumChars-- )
    ceae:	f11a 0401 	adds.w	r4, sl, #1
    ceb2:	eba3 0c08 	sub.w	ip, r3, r8
            *pcBuf++ = cPadChar;
    ceb6:	f803 5c01 	strb.w	r5, [r3, #-1]
    while ( i32NumChars-- )
    ceba:	d1e7      	bne.n	ce8c <am_util_stdio_vsprintf+0x884>
    cebc:	4664      	mov	r4, ip
    cebe:	4662      	mov	r2, ip
                while (*pcStr != 0x0)
    cec0:	7801      	ldrb	r1, [r0, #0]
                        pcBuf += pcBuf ? iWidth : 0;
    cec2:	44a0      	add	r8, r4
                        ui32CharCnt += iWidth;
    cec4:	4491      	add	r9, r2
                while (*pcStr != 0x0)
    cec6:	2900      	cmp	r1, #0
    cec8:	f43f ad50 	beq.w	c96c <am_util_stdio_vsprintf+0x364>
                        iWidth = 0;
    cecc:	2400      	movs	r4, #0
    cece:	1c42      	adds	r2, r0, #1
    ced0:	e721      	b.n	cd16 <am_util_stdio_vsprintf+0x70e>
                while (*pcStr != 0x0)
    ced2:	7803      	ldrb	r3, [r0, #0]
                        ui32CharCnt += iWidth;
    ced4:	4491      	add	r9, r2
                while (*pcStr != 0x0)
    ced6:	2b00      	cmp	r3, #0
    ced8:	f43f ad48 	beq.w	c96c <am_util_stdio_vsprintf+0x364>
                        iWidth = 0;
    cedc:	2400      	movs	r4, #0
    cede:	1c42      	adds	r2, r0, #1
    cee0:	4690      	mov	r8, r2
    cee2:	eba9 0000 	sub.w	r0, r9, r0
    cee6:	eb00 0908 	add.w	r9, r0, r8
                while (*pcStr != 0x0)
    ceea:	f818 1b01 	ldrb.w	r1, [r8], #1
    ceee:	2900      	cmp	r1, #0
    cef0:	d1f9      	bne.n	cee6 <am_util_stdio_vsprintf+0x8de>
    cef2:	4688      	mov	r8, r1
    cef4:	e71d      	b.n	cd32 <am_util_stdio_vsprintf+0x72a>
    cef6:	e9cd 6728 	strd	r6, r7, [sp, #160]	; 0xa0
    cefa:	e9cd ab26 	strd	sl, fp, [sp, #152]	; 0x98
    cefe:	9d20      	ldr	r5, [sp, #128]	; 0x80
    cf00:	9c1a      	ldr	r4, [sp, #104]	; 0x68
    cf02:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
    cf04:	9f21      	ldr	r7, [sp, #132]	; 0x84
    cf06:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
    cf0a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    cf0e:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
                    iWidth -= ndigits_in_u64(ui64Val);
    cf12:	1b3c      	subs	r4, r7, r4
    if ( i32NumChars <= 0 )
    cf14:	2c00      	cmp	r4, #0
    cf16:	f340 81e3 	ble.w	d2e0 <am_util_stdio_vsprintf+0xcd8>
    while ( i32NumChars-- )
    cf1a:	1e67      	subs	r7, r4, #1
        if ( pcBuf )
    cf1c:	f1b8 0f00 	cmp.w	r8, #0
    cf20:	f000 81df 	beq.w	d2e2 <am_util_stdio_vsprintf+0xcda>
            *pcBuf++ = cPadChar;
    cf24:	4643      	mov	r3, r8
    cf26:	f007 0007 	and.w	r0, r7, #7
    cf2a:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf2e:	f1a4 0a02 	sub.w	sl, r4, #2
    cf32:	eba3 0c08 	sub.w	ip, r3, r8
    cf36:	2f00      	cmp	r7, #0
    cf38:	d046      	beq.n	cfc8 <am_util_stdio_vsprintf+0x9c0>
    cf3a:	b360      	cbz	r0, cf96 <am_util_stdio_vsprintf+0x98e>
    cf3c:	2801      	cmp	r0, #1
    cf3e:	d021      	beq.n	cf84 <am_util_stdio_vsprintf+0x97c>
    cf40:	2802      	cmp	r0, #2
    cf42:	d01b      	beq.n	cf7c <am_util_stdio_vsprintf+0x974>
    cf44:	2803      	cmp	r0, #3
    cf46:	d015      	beq.n	cf74 <am_util_stdio_vsprintf+0x96c>
    cf48:	2804      	cmp	r0, #4
    cf4a:	d00f      	beq.n	cf6c <am_util_stdio_vsprintf+0x964>
    cf4c:	2805      	cmp	r0, #5
    cf4e:	d009      	beq.n	cf64 <am_util_stdio_vsprintf+0x95c>
    cf50:	2806      	cmp	r0, #6
            *pcBuf++ = cPadChar;
    cf52:	bf1c      	itt	ne
    cf54:	f803 5b01 	strbne.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf58:	f10a 3aff 	addne.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf5c:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf60:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf64:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf68:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf6c:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf70:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf74:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf78:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf7c:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf80:	f10a 3aff 	add.w	sl, sl, #4294967295
            *pcBuf++ = cPadChar;
    cf84:	f803 5b01 	strb.w	r5, [r3], #1
    while ( i32NumChars-- )
    cf88:	f10a 3aff 	add.w	sl, sl, #4294967295
    cf8c:	f11a 0001 	adds.w	r0, sl, #1
    cf90:	eba3 0c08 	sub.w	ip, r3, r8
    cf94:	d018      	beq.n	cfc8 <am_util_stdio_vsprintf+0x9c0>
            *pcBuf++ = cPadChar;
    cf96:	469e      	mov	lr, r3
    while ( i32NumChars-- )
    cf98:	f1aa 0a08 	sub.w	sl, sl, #8
            *pcBuf++ = cPadChar;
    cf9c:	f80e 5b01 	strb.w	r5, [lr], #1
    cfa0:	3308      	adds	r3, #8
    cfa2:	f88e 5000 	strb.w	r5, [lr]
    cfa6:	f803 5c06 	strb.w	r5, [r3, #-6]
    cfaa:	f803 5c05 	strb.w	r5, [r3, #-5]
    cfae:	f803 5c04 	strb.w	r5, [r3, #-4]
    cfb2:	f803 5c03 	strb.w	r5, [r3, #-3]
    cfb6:	f803 5c02 	strb.w	r5, [r3, #-2]
    while ( i32NumChars-- )
    cfba:	f11a 0701 	adds.w	r7, sl, #1
    cfbe:	eba3 0c08 	sub.w	ip, r3, r8
            *pcBuf++ = cPadChar;
    cfc2:	f803 5c01 	strb.w	r5, [r3, #-1]
    while ( i32NumChars-- )
    cfc6:	d1e6      	bne.n	cf96 <am_util_stdio_vsprintf+0x98e>
    cfc8:	4664      	mov	r4, ip
                    pcBuf += pcBuf ? iWidth : 0;
    cfca:	44e0      	add	r8, ip
                    ui32CharCnt += iWidth;
    cfcc:	44a1      	add	r9, r4
                iVal = uint64_to_str(ui64Val, pcBuf);
    cfce:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    cfd2:	4642      	mov	r2, r8
    cfd4:	f7ff fa1a 	bl	c40c <uint64_to_str>
                if ( pcBuf )
    cfd8:	f1b8 0f00 	cmp.w	r8, #0
    cfdc:	d000      	beq.n	cfe0 <am_util_stdio_vsprintf+0x9d8>
                    pcBuf += iVal;
    cfde:	4480      	add	r8, r0
                ui32CharCnt += iVal;
    cfe0:	4481      	add	r9, r0
                break;
    cfe2:	e4c3      	b.n	c96c <am_util_stdio_vsprintf+0x364>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cfe4:	78b3      	ldrb	r3, [r6, #2]
    cfe6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    cfea:	2909      	cmp	r1, #9
        pcStr++;
    cfec:	f106 0602 	add.w	r6, r6, #2
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    cff0:	f200 8391 	bhi.w	d716 <am_util_stdio_vsprintf+0x110e>
        uCnt++;
    cff4:	2201      	movs	r2, #1
        bNeg = true;
    cff6:	4694      	mov	ip, r2
    cff8:	e634      	b.n	cc64 <am_util_stdio_vsprintf+0x65c>
        switch ( *pcFmt )
    cffa:	78b2      	ldrb	r2, [r6, #2]
    cffc:	f1a2 0c46 	sub.w	ip, r2, #70	; 0x46
                pcFmt++;
    d000:	3602      	adds	r6, #2
        switch ( *pcFmt )
    d002:	f1bc 0f32 	cmp.w	ip, #50	; 0x32
    d006:	f63f ae0f 	bhi.w	cc28 <am_util_stdio_vsprintf+0x620>
    d00a:	a101      	add	r1, pc, #4	; (adr r1, d010 <am_util_stdio_vsprintf+0xa08>)
    d00c:	f851 f02c 	ldr.w	pc, [r1, ip, lsl #2]
    d010:	0000c92f 	.word	0x0000c92f
    d014:	0000cc29 	.word	0x0000cc29
    d018:	0000cc29 	.word	0x0000cc29
    d01c:	0000cc29 	.word	0x0000cc29
    d020:	0000cc29 	.word	0x0000cc29
    d024:	0000cc29 	.word	0x0000cc29
    d028:	0000cc29 	.word	0x0000cc29
    d02c:	0000cc29 	.word	0x0000cc29
    d030:	0000cc29 	.word	0x0000cc29
    d034:	0000cc29 	.word	0x0000cc29
    d038:	0000cc29 	.word	0x0000cc29
    d03c:	0000cc29 	.word	0x0000cc29
    d040:	0000cc29 	.word	0x0000cc29
    d044:	0000cc29 	.word	0x0000cc29
    d048:	0000cc29 	.word	0x0000cc29
    d04c:	0000cc29 	.word	0x0000cc29
    d050:	0000cc29 	.word	0x0000cc29
    d054:	0000cc29 	.word	0x0000cc29
    d058:	0000d7e1 	.word	0x0000d7e1
    d05c:	0000cc29 	.word	0x0000cc29
    d060:	0000cc29 	.word	0x0000cc29
    d064:	0000cc29 	.word	0x0000cc29
    d068:	0000cc29 	.word	0x0000cc29
    d06c:	0000cc29 	.word	0x0000cc29
    d070:	0000cc29 	.word	0x0000cc29
    d074:	0000cc29 	.word	0x0000cc29
    d078:	0000cc29 	.word	0x0000cc29
    d07c:	0000cc29 	.word	0x0000cc29
    d080:	0000cc29 	.word	0x0000cc29
    d084:	0000c971 	.word	0x0000c971
    d088:	0000d0f3 	.word	0x0000d0f3
    d08c:	0000cc29 	.word	0x0000cc29
    d090:	0000c92f 	.word	0x0000c92f
    d094:	0000cc29 	.word	0x0000cc29
    d098:	0000cc29 	.word	0x0000cc29
    d09c:	0000d0f3 	.word	0x0000d0f3
    d0a0:	0000cc29 	.word	0x0000cc29
    d0a4:	0000cc29 	.word	0x0000cc29
    d0a8:	0000cc29 	.word	0x0000cc29
    d0ac:	0000cc29 	.word	0x0000cc29
    d0b0:	0000cc29 	.word	0x0000cc29
    d0b4:	0000cc29 	.word	0x0000cc29
    d0b8:	0000cc29 	.word	0x0000cc29
    d0bc:	0000cc29 	.word	0x0000cc29
    d0c0:	0000cc29 	.word	0x0000cc29
    d0c4:	0000cce5 	.word	0x0000cce5
    d0c8:	0000cc29 	.word	0x0000cc29
    d0cc:	0000d0dd 	.word	0x0000d0dd
    d0d0:	0000cc29 	.word	0x0000cc29
    d0d4:	0000cc29 	.word	0x0000cc29
    d0d8:	0000d673 	.word	0x0000d673
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d0dc:	f10b 0207 	add.w	r2, fp, #7
    d0e0:	f022 0b07 	bic.w	fp, r2, #7
    d0e4:	e9db 0100 	ldrd	r0, r1, [fp]
    d0e8:	f10b 0b08 	add.w	fp, fp, #8
    d0ec:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    d0f0:	e501      	b.n	caf6 <am_util_stdio_vsprintf+0x4ee>
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    d0f2:	f10b 0307 	add.w	r3, fp, #7
    d0f6:	f023 0b07 	bic.w	fp, r3, #7
    d0fa:	e9db 0100 	ldrd	r0, r1, [fp]
    d0fe:	f10b 0b08 	add.w	fp, fp, #8
    d102:	e44e      	b.n	c9a2 <am_util_stdio_vsprintf+0x39a>
                    ui64Val = -i64Val;          // Get absolute value
    d104:	4240      	negs	r0, r0
    d106:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    d10a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
                if ( iWidth )
    d10e:	2c00      	cmp	r4, #0
    d110:	f040 834e 	bne.w	d7b0 <am_util_stdio_vsprintf+0x11a8>
                        if ( pcBuf )
    d114:	f1b8 0f00 	cmp.w	r8, #0
    d118:	f000 82d1 	beq.w	d6be <am_util_stdio_vsprintf+0x10b6>
                            *pcBuf++ = '-';
    d11c:	252d      	movs	r5, #45	; 0x2d
    d11e:	f888 5000 	strb.w	r5, [r8]
                        ++ui32CharCnt;
    d122:	f109 0901 	add.w	r9, r9, #1
                            *pcBuf++ = '-';
    d126:	f108 0801 	add.w	r8, r8, #1
                iVal = uint64_to_str(ui64Val, pcBuf);
    d12a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    d12e:	4642      	mov	r2, r8
    d130:	f7ff f96c 	bl	c40c <uint64_to_str>
                if ( pcBuf )
    d134:	f1b8 0f00 	cmp.w	r8, #0
    d138:	f47f af51 	bne.w	cfde <am_util_stdio_vsprintf+0x9d6>
                    pcBuf += iVal;
    d13c:	f04f 0800 	mov.w	r8, #0
                ui32CharCnt += iVal;
    d140:	4481      	add	r9, r0
    d142:	e413      	b.n	c96c <am_util_stdio_vsprintf+0x364>
    d144:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
    d148:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    d14a:	9f22      	ldr	r7, [sp, #136]	; 0x88
                    if ( bNeg )
    d14c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    d14e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    d150:	9e20      	ldr	r6, [sp, #128]	; 0x80
    d152:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
    d156:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    d15a:	e9cd ab1c 	strd	sl, fp, [sp, #112]	; 0x70
                    iWidth -= ndigits_in_i64(ui64Val);
    d15e:	1aff      	subs	r7, r7, r3
    d160:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
                    if ( bNeg )
    d164:	b13c      	cbz	r4, d176 <am_util_stdio_vsprintf+0xb6e>
                        if ( ui8PadChar == '0' )
    d166:	2d30      	cmp	r5, #48	; 0x30
                        --iWidth;
    d168:	f107 31ff 	add.w	r1, r7, #4294967295
                        if ( ui8PadChar == '0' )
    d16c:	f000 82c3 	beq.w	d6f6 <am_util_stdio_vsprintf+0x10ee>
    d170:	2001      	movs	r0, #1
                        --iWidth;
    d172:	460f      	mov	r7, r1
    d174:	901b      	str	r0, [sp, #108]	; 0x6c
    if ( i32NumChars <= 0 )
    d176:	2f00      	cmp	r7, #0
    d178:	f340 82d3 	ble.w	d722 <am_util_stdio_vsprintf+0x111a>
    while ( i32NumChars-- )
    d17c:	1e78      	subs	r0, r7, #1
        if ( pcBuf )
    d17e:	f1b8 0f00 	cmp.w	r8, #0
    d182:	d067      	beq.n	d254 <am_util_stdio_vsprintf+0xc4c>
    d184:	f010 0107 	ands.w	r1, r0, #7
    d188:	f1a7 0a02 	sub.w	sl, r7, #2
    d18c:	4643      	mov	r3, r8
    d18e:	d03a      	beq.n	d206 <am_util_stdio_vsprintf+0xbfe>
            *pcBuf++ = cPadChar;
    d190:	4643      	mov	r3, r8
    d192:	2901      	cmp	r1, #1
    d194:	f1a7 0a03 	sub.w	sl, r7, #3
    d198:	f803 5b01 	strb.w	r5, [r3], #1
    d19c:	d033      	beq.n	d206 <am_util_stdio_vsprintf+0xbfe>
    d19e:	2902      	cmp	r1, #2
    d1a0:	d01b      	beq.n	d1da <am_util_stdio_vsprintf+0xbd2>
    d1a2:	2903      	cmp	r1, #3
    d1a4:	d015      	beq.n	d1d2 <am_util_stdio_vsprintf+0xbca>
    d1a6:	2904      	cmp	r1, #4
    d1a8:	d00f      	beq.n	d1ca <am_util_stdio_vsprintf+0xbc2>
    d1aa:	2905      	cmp	r1, #5
    d1ac:	d009      	beq.n	d1c2 <am_util_stdio_vsprintf+0xbba>
    d1ae:	2906      	cmp	r1, #6
    d1b0:	bf1c      	itt	ne
    d1b2:	f803 5b01 	strbne.w	r5, [r3], #1
    d1b6:	f1a7 0a04 	subne.w	sl, r7, #4
    d1ba:	f803 5b01 	strb.w	r5, [r3], #1
    d1be:	f10a 3aff 	add.w	sl, sl, #4294967295
    d1c2:	f803 5b01 	strb.w	r5, [r3], #1
    d1c6:	f10a 3aff 	add.w	sl, sl, #4294967295
    d1ca:	f803 5b01 	strb.w	r5, [r3], #1
    d1ce:	f10a 3aff 	add.w	sl, sl, #4294967295
    d1d2:	f803 5b01 	strb.w	r5, [r3], #1
    d1d6:	f10a 3aff 	add.w	sl, sl, #4294967295
    d1da:	f803 5b01 	strb.w	r5, [r3], #1
    d1de:	f10a 3aff 	add.w	sl, sl, #4294967295
    d1e2:	e010      	b.n	d206 <am_util_stdio_vsprintf+0xbfe>
    d1e4:	f88c 5000 	strb.w	r5, [ip]
    d1e8:	3308      	adds	r3, #8
    d1ea:	f803 5c06 	strb.w	r5, [r3, #-6]
    d1ee:	f803 5c05 	strb.w	r5, [r3, #-5]
    d1f2:	f803 5c04 	strb.w	r5, [r3, #-4]
    d1f6:	f803 5c03 	strb.w	r5, [r3, #-3]
    d1fa:	f803 5c02 	strb.w	r5, [r3, #-2]
    d1fe:	f1aa 0a08 	sub.w	sl, sl, #8
    d202:	f803 5c01 	strb.w	r5, [r3, #-1]
    d206:	469c      	mov	ip, r3
    while ( i32NumChars-- )
    d208:	f11a 0401 	adds.w	r4, sl, #1
            *pcBuf++ = cPadChar;
    d20c:	f80c 5b01 	strb.w	r5, [ip], #1
    d210:	ebac 0e08 	sub.w	lr, ip, r8
    while ( i32NumChars-- )
    d214:	d1e6      	bne.n	d1e4 <am_util_stdio_vsprintf+0xbdc>
                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d216:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    d218:	44f0      	add	r8, lr
                    ui32CharCnt += iWidth;
    d21a:	44f1      	add	r9, lr
                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d21c:	2a00      	cmp	r2, #0
    d21e:	d084      	beq.n	d12a <am_util_stdio_vsprintf+0xb22>
    d220:	2d20      	cmp	r5, #32
    d222:	d182      	bne.n	d12a <am_util_stdio_vsprintf+0xb22>
                        if ( pcBuf )
    d224:	f1b8 0f00 	cmp.w	r8, #0
    d228:	f47f af78 	bne.w	d11c <am_util_stdio_vsprintf+0xb14>
                iVal = uint64_to_str(ui64Val, pcBuf);
    d22c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    d230:	2200      	movs	r2, #0
    d232:	f7ff f8eb 	bl	c40c <uint64_to_str>
                        ++ui32CharCnt;
    d236:	f109 0901 	add.w	r9, r9, #1
                iVal = uint64_to_str(ui64Val, pcBuf);
    d23a:	f04f 0800 	mov.w	r8, #0
                ui32CharCnt += iVal;
    d23e:	4481      	add	r9, r0
    d240:	f7ff bb94 	b.w	c96c <am_util_stdio_vsprintf+0x364>
    if ( i32NumChars <= 0 )
    d244:	2900      	cmp	r1, #0
                            ++ui32CharCnt;
    d246:	f109 0901 	add.w	r9, r9, #1
    if ( i32NumChars <= 0 )
    d24a:	f340 82bc 	ble.w	d7c6 <am_util_stdio_vsprintf+0x11be>
    while ( i32NumChars-- )
    d24e:	2201      	movs	r2, #1
    d250:	1eb8      	subs	r0, r7, #2
    d252:	921b      	str	r2, [sp, #108]	; 0x6c
    d254:	3001      	adds	r0, #1
                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d256:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
                    ui32CharCnt += iWidth;
    d258:	4481      	add	r9, r0
                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d25a:	2f00      	cmp	r7, #0
    d25c:	f000 821b 	beq.w	d696 <am_util_stdio_vsprintf+0x108e>
    d260:	2d20      	cmp	r5, #32
    d262:	d0e3      	beq.n	d22c <am_util_stdio_vsprintf+0xc24>
                iVal = uint64_to_str(ui64Val, pcBuf);
    d264:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    d268:	2200      	movs	r2, #0
    d26a:	f7ff f8cf 	bl	c40c <uint64_to_str>
    d26e:	e765      	b.n	d13c <am_util_stdio_vsprintf+0xb34>
    if ( i32NumChars <= 0 )
    d270:	2700      	movs	r7, #0
    d272:	2400      	movs	r4, #0
    d274:	f7ff baee 	b.w	c854 <am_util_stdio_vsprintf+0x24c>
    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    d278:	ee17 7a90 	vmov	r7, s15
    d27c:	f3c7 5ec7 	ubfx	lr, r7, #23, #8
    d280:	f1ae 017f 	sub.w	r1, lr, #127	; 0x7f
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    d284:	f3c7 0216 	ubfx	r2, r7, #0, #23
    if (iExp2 >= 31)
    d288:	291e      	cmp	r1, #30
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    d28a:	f442 0000 	orr.w	r0, r2, #8388608	; 0x800000
    if (iExp2 >= 31)
    d28e:	f300 8246 	bgt.w	d71e <am_util_stdio_vsprintf+0x1116>
    else if (iExp2 < -23)
    d292:	f111 0f17 	cmn.w	r1, #23
    d296:	f2c0 823c 	blt.w	d712 <am_util_stdio_vsprintf+0x110a>
    else if (iExp2 >= 23)
    d29a:	2916      	cmp	r1, #22
    d29c:	dd2f      	ble.n	d2fe <am_util_stdio_vsprintf+0xcf6>
        i32IntPart = i32Significand << (iExp2 - 23);
    d29e:	f1ae 0296 	sub.w	r2, lr, #150	; 0x96
    if (unFloatValue.I32 < 0)
    d2a2:	2f00      	cmp	r7, #0
        i32IntPart = i32Significand << (iExp2 - 23);
    d2a4:	fa00 f002 	lsl.w	r0, r0, r2
    if (unFloatValue.I32 < 0)
    d2a8:	f2c0 825c 	blt.w	d764 <am_util_stdio_vsprintf+0x115c>
    if (i32IntPart == 0)
    d2ac:	2800      	cmp	r0, #0
    d2ae:	f040 824c 	bne.w	d74a <am_util_stdio_vsprintf+0x1142>
    *pcBuf++ = '.';
    d2b2:	252e      	movs	r5, #46	; 0x2e
        *pcBuf++ = '0';
    d2b4:	f04f 0430 	mov.w	r4, #48	; 0x30
    *pcBuf++ = '.';
    d2b8:	f888 5001 	strb.w	r5, [r8, #1]
        *pcBuf++ = '0';
    d2bc:	f888 4000 	strb.w	r4, [r8]
    d2c0:	f108 0501 	add.w	r5, r8, #1
        *pcBuf++ = '0';
    d2c4:	1caa      	adds	r2, r5, #2
    d2c6:	f04f 0430 	mov.w	r4, #48	; 0x30
    d2ca:	706c      	strb	r4, [r5, #1]
    d2cc:	eba2 0008 	sub.w	r0, r2, r8
    *pcBuf = 0x00;
    d2d0:	2500      	movs	r5, #0
                    if ( iVal < 0 )
    d2d2:	42a8      	cmp	r0, r5
    *pcBuf = 0x00;
    d2d4:	7015      	strb	r5, [r2, #0]
                    if ( iVal < 0 )
    d2d6:	f2c0 81e7 	blt.w	d6a8 <am_util_stdio_vsprintf+0x10a0>
    d2da:	4682      	mov	sl, r0
    d2dc:	f7ff bb44 	b.w	c968 <am_util_stdio_vsprintf+0x360>
    if ( i32NumChars <= 0 )
    d2e0:	2400      	movs	r4, #0
    d2e2:	f04f 0c00 	mov.w	ip, #0
    d2e6:	e670      	b.n	cfca <am_util_stdio_vsprintf+0x9c2>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    d2e8:	4606      	mov	r6, r0
    d2ea:	2400      	movs	r4, #0
    d2ec:	f7ff b9f4 	b.w	c6d8 <am_util_stdio_vsprintf+0xd0>
    d2f0:	f04f 0a00 	mov.w	sl, #0
    uint32_t ui32Val = 0, uCnt = 0;
    d2f4:	4652      	mov	r2, sl
            pcFmt += ui32NumChars;
    d2f6:	1886      	adds	r6, r0, r2
    d2f8:	5c82      	ldrb	r2, [r0, r2]
    d2fa:	f7ff b9f9 	b.w	c6f0 <am_util_stdio_vsprintf+0xe8>
    else if (iExp2 >= 0)
    d2fe:	2900      	cmp	r1, #0
    d300:	f2c0 8214 	blt.w	d72c <am_util_stdio_vsprintf+0x1124>
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    d304:	f1ae 047e 	sub.w	r4, lr, #126	; 0x7e
    d308:	fa00 f304 	lsl.w	r3, r0, r4
        i32IntPart = i32Significand >> (23 - iExp2);
    d30c:	f1c1 0117 	rsb	r1, r1, #23
    if (unFloatValue.I32 < 0)
    d310:	2f00      	cmp	r7, #0
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    d312:	f023 447f 	bic.w	r4, r3, #4278190080	; 0xff000000
        i32IntPart = i32Significand >> (23 - iExp2);
    d316:	fa40 f001 	asr.w	r0, r0, r1
    if (unFloatValue.I32 < 0)
    d31a:	f2c0 823b 	blt.w	d794 <am_util_stdio_vsprintf+0x118c>
    d31e:	4645      	mov	r5, r8
            uint64_to_str(i32IntPart, pcBuf);
    d320:	462a      	mov	r2, r5
    d322:	17c1      	asrs	r1, r0, #31
    d324:	f7ff f872 	bl	c40c <uint64_to_str>
        while (*pcBuf)    // Get to end of new string
    d328:	7829      	ldrb	r1, [r5, #0]
    d32a:	b119      	cbz	r1, d334 <am_util_stdio_vsprintf+0xd2c>
    d32c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    d330:	2800      	cmp	r0, #0
    d332:	d1fb      	bne.n	d32c <am_util_stdio_vsprintf+0xd24>
    *pcBuf++ = '.';
    d334:	222e      	movs	r2, #46	; 0x2e
    d336:	702a      	strb	r2, [r5, #0]
    if (i32FracPart == 0)
    d338:	2c00      	cmp	r4, #0
    d33a:	d0c3      	beq.n	d2c4 <am_util_stdio_vsprintf+0xcbc>
    *pcBuf++ = '.';
    d33c:	1c6a      	adds	r2, r5, #1
        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    d33e:	eba2 0008 	sub.w	r0, r2, r8
    d342:	f1c0 0c13 	rsb	ip, r0, #19
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    d346:	45e2      	cmp	sl, ip
    d348:	bfa8      	it	ge
    d34a:	46e2      	movge	sl, ip
        for (jx = 0; jx < iMax; jx++)
    d34c:	f1ba 0f00 	cmp.w	sl, #0
    d350:	f340 80b2 	ble.w	d4b8 <am_util_stdio_vsprintf+0xeb0>
            i32FracPart *= 10;
    d354:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    d358:	0067      	lsls	r7, r4, #1
    d35a:	eb05 000a 	add.w	r0, r5, sl
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d35e:	1639      	asrs	r1, r7, #24
    d360:	3130      	adds	r1, #48	; 0x30
    d362:	f10a 3eff 	add.w	lr, sl, #4294967295
        for (jx = 0; jx < iMax; jx++)
    d366:	4290      	cmp	r0, r2
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d368:	7069      	strb	r1, [r5, #1]
    d36a:	901a      	str	r0, [sp, #104]	; 0x68
            i32FracPart &= 0x00FFFFFF;
    d36c:	f027 447f 	bic.w	r4, r7, #4278190080	; 0xff000000
    d370:	f00e 0507 	and.w	r5, lr, #7
    d374:	4613      	mov	r3, r2
        for (jx = 0; jx < iMax; jx++)
    d376:	f000 809c 	beq.w	d4b2 <am_util_stdio_vsprintf+0xeaa>
    d37a:	2d00      	cmp	r5, #0
    d37c:	d04d      	beq.n	d41a <am_util_stdio_vsprintf+0xe12>
    d37e:	2d01      	cmp	r5, #1
    d380:	d03f      	beq.n	d402 <am_util_stdio_vsprintf+0xdfa>
    d382:	2d02      	cmp	r5, #2
    d384:	d034      	beq.n	d3f0 <am_util_stdio_vsprintf+0xde8>
    d386:	2d03      	cmp	r5, #3
    d388:	d029      	beq.n	d3de <am_util_stdio_vsprintf+0xdd6>
    d38a:	2d04      	cmp	r5, #4
    d38c:	d01e      	beq.n	d3cc <am_util_stdio_vsprintf+0xdc4>
    d38e:	2d05      	cmp	r5, #5
    d390:	d013      	beq.n	d3ba <am_util_stdio_vsprintf+0xdb2>
    d392:	2d06      	cmp	r5, #6
    d394:	d008      	beq.n	d3a8 <am_util_stdio_vsprintf+0xda0>
            i32FracPart *= 10;
    d396:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    d39a:	0067      	lsls	r7, r4, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d39c:	1639      	asrs	r1, r7, #24
    d39e:	3130      	adds	r1, #48	; 0x30
    d3a0:	f803 1f01 	strb.w	r1, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3a4:	f027 447f 	bic.w	r4, r7, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d3a8:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    d3ac:	0045      	lsls	r5, r0, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d3ae:	162c      	asrs	r4, r5, #24
    d3b0:	3430      	adds	r4, #48	; 0x30
    d3b2:	f803 4f01 	strb.w	r4, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3b6:	f025 447f 	bic.w	r4, r5, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d3ba:	eb04 0784 	add.w	r7, r4, r4, lsl #2
    d3be:	0078      	lsls	r0, r7, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d3c0:	1601      	asrs	r1, r0, #24
    d3c2:	3130      	adds	r1, #48	; 0x30
    d3c4:	f803 1f01 	strb.w	r1, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3c8:	f020 447f 	bic.w	r4, r0, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d3cc:	eb04 0584 	add.w	r5, r4, r4, lsl #2
    d3d0:	006c      	lsls	r4, r5, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d3d2:	1627      	asrs	r7, r4, #24
    d3d4:	3730      	adds	r7, #48	; 0x30
    d3d6:	f803 7f01 	strb.w	r7, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3da:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d3de:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    d3e2:	0045      	lsls	r5, r0, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d3e4:	1629      	asrs	r1, r5, #24
    d3e6:	3130      	adds	r1, #48	; 0x30
    d3e8:	f803 1f01 	strb.w	r1, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3ec:	f025 447f 	bic.w	r4, r5, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d3f0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    d3f4:	0067      	lsls	r7, r4, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d3f6:	1638      	asrs	r0, r7, #24
    d3f8:	3030      	adds	r0, #48	; 0x30
    d3fa:	f803 0f01 	strb.w	r0, [r3, #1]!
            i32FracPart &= 0x00FFFFFF;
    d3fe:	f027 447f 	bic.w	r4, r7, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d402:	eb04 0584 	add.w	r5, r4, r4, lsl #2
    d406:	006c      	lsls	r4, r5, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d408:	1621      	asrs	r1, r4, #24
    d40a:	3130      	adds	r1, #48	; 0x30
    d40c:	f803 1f01 	strb.w	r1, [r3, #1]!
        for (jx = 0; jx < iMax; jx++)
    d410:	9f1a      	ldr	r7, [sp, #104]	; 0x68
    d412:	429f      	cmp	r7, r3
            i32FracPart &= 0x00FFFFFF;
    d414:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
        for (jx = 0; jx < iMax; jx++)
    d418:	d04b      	beq.n	d4b2 <am_util_stdio_vsprintf+0xeaa>
            i32FracPart *= 10;
    d41a:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    d41e:	0041      	lsls	r1, r0, #1
            i32FracPart &= 0x00FFFFFF;
    d420:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d424:	eb0c 058c 	add.w	r5, ip, ip, lsl #2
    d428:	006c      	lsls	r4, r5, #1
            i32FracPart &= 0x00FFFFFF;
    d42a:	f024 4e7f 	bic.w	lr, r4, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d42e:	eb0e 078e 	add.w	r7, lr, lr, lsl #2
    d432:	ea4f 0c47 	mov.w	ip, r7, lsl #1
            i32FracPart &= 0x00FFFFFF;
    d436:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d43a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
    d43e:	ea4f 0e45 	mov.w	lr, r5, lsl #1
            i32FracPart &= 0x00FFFFFF;
    d442:	f02e 477f 	bic.w	r7, lr, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d446:	eb07 0087 	add.w	r0, r7, r7, lsl #2
    d44a:	0047      	lsls	r7, r0, #1
            i32FracPart &= 0x00FFFFFF;
    d44c:	f027 457f 	bic.w	r5, r7, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d450:	eb05 0085 	add.w	r0, r5, r5, lsl #2
    d454:	0045      	lsls	r5, r0, #1
            i32FracPart &= 0x00FFFFFF;
    d456:	f025 407f 	bic.w	r0, r5, #4278190080	; 0xff000000
            i32FracPart *= 10;
    d45a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d45e:	1609      	asrs	r1, r1, #24
            i32FracPart *= 10;
    d460:	0040      	lsls	r0, r0, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d462:	3130      	adds	r1, #48	; 0x30
    d464:	1624      	asrs	r4, r4, #24
    d466:	3430      	adds	r4, #48	; 0x30
    d468:	7059      	strb	r1, [r3, #1]
            i32FracPart &= 0x00FFFFFF;
    d46a:	f020 417f 	bic.w	r1, r0, #4278190080	; 0xff000000
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d46e:	709c      	strb	r4, [r3, #2]
            i32FracPart *= 10;
    d470:	eb01 0481 	add.w	r4, r1, r1, lsl #2
    d474:	0064      	lsls	r4, r4, #1
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d476:	1601      	asrs	r1, r0, #24
    d478:	ea4f 6c2c 	mov.w	ip, ip, asr #24
    d47c:	1620      	asrs	r0, r4, #24
    d47e:	ea4f 6e2e 	mov.w	lr, lr, asr #24
    d482:	163f      	asrs	r7, r7, #24
    d484:	162d      	asrs	r5, r5, #24
    d486:	3730      	adds	r7, #48	; 0x30
    d488:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
    d48c:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
    d490:	3530      	adds	r5, #48	; 0x30
    d492:	3130      	adds	r1, #48	; 0x30
    d494:	3030      	adds	r0, #48	; 0x30
    d496:	715f      	strb	r7, [r3, #5]
    d498:	f883 c003 	strb.w	ip, [r3, #3]
    d49c:	f883 e004 	strb.w	lr, [r3, #4]
    d4a0:	719d      	strb	r5, [r3, #6]
    d4a2:	71d9      	strb	r1, [r3, #7]
        for (jx = 0; jx < iMax; jx++)
    d4a4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
            *pcBuf++ = (i32FracPart >> 24) + '0';
    d4a6:	f803 0f08 	strb.w	r0, [r3, #8]!
        for (jx = 0; jx < iMax; jx++)
    d4aa:	429f      	cmp	r7, r3
            i32FracPart &= 0x00FFFFFF;
    d4ac:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
        for (jx = 0; jx < iMax; jx++)
    d4b0:	d1b3      	bne.n	d41a <am_util_stdio_vsprintf+0xe12>
    d4b2:	4452      	add	r2, sl
    d4b4:	eba2 0008 	sub.w	r0, r2, r8
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    d4b8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    d4bc:	f343 55c7 	sbfx	r5, r3, #23, #8
    d4c0:	2d04      	cmp	r5, #4
    d4c2:	f77f af05 	ble.w	d2d0 <am_util_stdio_vsprintf+0xcc8>
            pcBuftmp = pcBuf - 1;
    d4c6:	1e53      	subs	r3, r2, #1
            while ( pcBuftmp >= pcBufInitial )
    d4c8:	4598      	cmp	r8, r3
    d4ca:	f63f af01 	bhi.w	d2d0 <am_util_stdio_vsprintf+0xcc8>
    d4ce:	f108 37ff 	add.w	r7, r8, #4294967295
                if ( *pcBuftmp == '.' )
    d4d2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
    d4d6:	1afc      	subs	r4, r7, r3
    d4d8:	43e5      	mvns	r5, r4
    d4da:	292e      	cmp	r1, #46	; 0x2e
    d4dc:	f005 0407 	and.w	r4, r5, #7
    d4e0:	d005      	beq.n	d4ee <am_util_stdio_vsprintf+0xee6>
                else if ( *pcBuftmp == '9' )
    d4e2:	2939      	cmp	r1, #57	; 0x39
    d4e4:	f040 8161 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d4e8:	f04f 0130 	mov.w	r1, #48	; 0x30
    d4ec:	7019      	strb	r1, [r3, #0]
                pcBuftmp--;
    d4ee:	3b01      	subs	r3, #1
            while ( pcBuftmp >= pcBufInitial )
    d4f0:	42bb      	cmp	r3, r7
    d4f2:	f43f aeed 	beq.w	d2d0 <am_util_stdio_vsprintf+0xcc8>
    d4f6:	2c00      	cmp	r4, #0
    d4f8:	d054      	beq.n	d5a4 <am_util_stdio_vsprintf+0xf9c>
    d4fa:	2c01      	cmp	r4, #1
    d4fc:	d045      	beq.n	d58a <am_util_stdio_vsprintf+0xf82>
    d4fe:	2c02      	cmp	r4, #2
    d500:	d039      	beq.n	d576 <am_util_stdio_vsprintf+0xf6e>
    d502:	2c03      	cmp	r4, #3
    d504:	d02d      	beq.n	d562 <am_util_stdio_vsprintf+0xf5a>
    d506:	2c04      	cmp	r4, #4
    d508:	d021      	beq.n	d54e <am_util_stdio_vsprintf+0xf46>
    d50a:	2c05      	cmp	r4, #5
    d50c:	d015      	beq.n	d53a <am_util_stdio_vsprintf+0xf32>
    d50e:	2c06      	cmp	r4, #6
    d510:	d009      	beq.n	d526 <am_util_stdio_vsprintf+0xf1e>
                if ( *pcBuftmp == '.' )
    d512:	7819      	ldrb	r1, [r3, #0]
    d514:	292e      	cmp	r1, #46	; 0x2e
    d516:	d005      	beq.n	d524 <am_util_stdio_vsprintf+0xf1c>
                else if ( *pcBuftmp == '9' )
    d518:	2939      	cmp	r1, #57	; 0x39
    d51a:	f040 8146 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d51e:	f04f 0530 	mov.w	r5, #48	; 0x30
    d522:	701d      	strb	r5, [r3, #0]
                pcBuftmp--;
    d524:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d526:	7819      	ldrb	r1, [r3, #0]
    d528:	292e      	cmp	r1, #46	; 0x2e
    d52a:	d005      	beq.n	d538 <am_util_stdio_vsprintf+0xf30>
                else if ( *pcBuftmp == '9' )
    d52c:	2939      	cmp	r1, #57	; 0x39
    d52e:	f040 813c 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d532:	f04f 0430 	mov.w	r4, #48	; 0x30
    d536:	701c      	strb	r4, [r3, #0]
                pcBuftmp--;
    d538:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d53a:	7819      	ldrb	r1, [r3, #0]
    d53c:	292e      	cmp	r1, #46	; 0x2e
    d53e:	d005      	beq.n	d54c <am_util_stdio_vsprintf+0xf44>
                else if ( *pcBuftmp == '9' )
    d540:	2939      	cmp	r1, #57	; 0x39
    d542:	f040 8132 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d546:	f04f 0130 	mov.w	r1, #48	; 0x30
    d54a:	7019      	strb	r1, [r3, #0]
                pcBuftmp--;
    d54c:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d54e:	7819      	ldrb	r1, [r3, #0]
    d550:	292e      	cmp	r1, #46	; 0x2e
    d552:	d005      	beq.n	d560 <am_util_stdio_vsprintf+0xf58>
                else if ( *pcBuftmp == '9' )
    d554:	2939      	cmp	r1, #57	; 0x39
    d556:	f040 8128 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d55a:	f04f 0530 	mov.w	r5, #48	; 0x30
    d55e:	701d      	strb	r5, [r3, #0]
                pcBuftmp--;
    d560:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d562:	7819      	ldrb	r1, [r3, #0]
    d564:	292e      	cmp	r1, #46	; 0x2e
    d566:	d005      	beq.n	d574 <am_util_stdio_vsprintf+0xf6c>
                else if ( *pcBuftmp == '9' )
    d568:	2939      	cmp	r1, #57	; 0x39
    d56a:	f040 811e 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d56e:	f04f 0430 	mov.w	r4, #48	; 0x30
    d572:	701c      	strb	r4, [r3, #0]
                pcBuftmp--;
    d574:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d576:	7819      	ldrb	r1, [r3, #0]
    d578:	292e      	cmp	r1, #46	; 0x2e
    d57a:	d005      	beq.n	d588 <am_util_stdio_vsprintf+0xf80>
                else if ( *pcBuftmp == '9' )
    d57c:	2939      	cmp	r1, #57	; 0x39
    d57e:	f040 8114 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d582:	f04f 0130 	mov.w	r1, #48	; 0x30
    d586:	7019      	strb	r1, [r3, #0]
                pcBuftmp--;
    d588:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d58a:	7819      	ldrb	r1, [r3, #0]
    d58c:	292e      	cmp	r1, #46	; 0x2e
    d58e:	d005      	beq.n	d59c <am_util_stdio_vsprintf+0xf94>
                else if ( *pcBuftmp == '9' )
    d590:	2939      	cmp	r1, #57	; 0x39
    d592:	f040 810a 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d596:	f04f 0530 	mov.w	r5, #48	; 0x30
    d59a:	701d      	strb	r5, [r3, #0]
                pcBuftmp--;
    d59c:	3b01      	subs	r3, #1
            while ( pcBuftmp >= pcBufInitial )
    d59e:	42bb      	cmp	r3, r7
    d5a0:	f43f ae96 	beq.w	d2d0 <am_util_stdio_vsprintf+0xcc8>
                if ( *pcBuftmp == '.' )
    d5a4:	7819      	ldrb	r1, [r3, #0]
    d5a6:	292e      	cmp	r1, #46	; 0x2e
    d5a8:	d005      	beq.n	d5b6 <am_util_stdio_vsprintf+0xfae>
                else if ( *pcBuftmp == '9' )
    d5aa:	2939      	cmp	r1, #57	; 0x39
    d5ac:	f040 80fd 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d5b0:	f04f 0430 	mov.w	r4, #48	; 0x30
    d5b4:	701c      	strb	r4, [r3, #0]
                pcBuftmp--;
    d5b6:	3b01      	subs	r3, #1
                if ( *pcBuftmp == '.' )
    d5b8:	7819      	ldrb	r1, [r3, #0]
    d5ba:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d5bc:	469a      	mov	sl, r3
                if ( *pcBuftmp == '.' )
    d5be:	d005      	beq.n	d5cc <am_util_stdio_vsprintf+0xfc4>
                else if ( *pcBuftmp == '9' )
    d5c0:	2939      	cmp	r1, #57	; 0x39
    d5c2:	f040 80f2 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d5c6:	f04f 0130 	mov.w	r1, #48	; 0x30
    d5ca:	7019      	strb	r1, [r3, #0]
                if ( *pcBuftmp == '.' )
    d5cc:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
    d5d0:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d5d2:	f10a 33ff 	add.w	r3, sl, #4294967295
                if ( *pcBuftmp == '.' )
    d5d6:	d006      	beq.n	d5e6 <am_util_stdio_vsprintf+0xfde>
                else if ( *pcBuftmp == '9' )
    d5d8:	2939      	cmp	r1, #57	; 0x39
    d5da:	f040 80e6 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d5de:	f04f 0c30 	mov.w	ip, #48	; 0x30
    d5e2:	f80a cc01 	strb.w	ip, [sl, #-1]
                if ( *pcBuftmp == '.' )
    d5e6:	f81a 1c02 	ldrb.w	r1, [sl, #-2]
    d5ea:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d5ec:	f1aa 0302 	sub.w	r3, sl, #2
                if ( *pcBuftmp == '.' )
    d5f0:	d006      	beq.n	d600 <am_util_stdio_vsprintf+0xff8>
                else if ( *pcBuftmp == '9' )
    d5f2:	2939      	cmp	r1, #57	; 0x39
    d5f4:	f040 80d9 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d5f8:	f04f 0330 	mov.w	r3, #48	; 0x30
    d5fc:	f80a 3c02 	strb.w	r3, [sl, #-2]
                if ( *pcBuftmp == '.' )
    d600:	f81a 1c03 	ldrb.w	r1, [sl, #-3]
    d604:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d606:	f1aa 0303 	sub.w	r3, sl, #3
                if ( *pcBuftmp == '.' )
    d60a:	d006      	beq.n	d61a <am_util_stdio_vsprintf+0x1012>
                else if ( *pcBuftmp == '9' )
    d60c:	2939      	cmp	r1, #57	; 0x39
    d60e:	f040 80cc 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d612:	f04f 0530 	mov.w	r5, #48	; 0x30
    d616:	f80a 5c03 	strb.w	r5, [sl, #-3]
                if ( *pcBuftmp == '.' )
    d61a:	f81a 1c04 	ldrb.w	r1, [sl, #-4]
    d61e:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d620:	f1aa 0304 	sub.w	r3, sl, #4
                if ( *pcBuftmp == '.' )
    d624:	d006      	beq.n	d634 <am_util_stdio_vsprintf+0x102c>
                else if ( *pcBuftmp == '9' )
    d626:	2939      	cmp	r1, #57	; 0x39
    d628:	f040 80bf 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d62c:	f04f 0430 	mov.w	r4, #48	; 0x30
    d630:	f80a 4c04 	strb.w	r4, [sl, #-4]
                if ( *pcBuftmp == '.' )
    d634:	f81a 1c05 	ldrb.w	r1, [sl, #-5]
    d638:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d63a:	f1aa 0305 	sub.w	r3, sl, #5
                if ( *pcBuftmp == '.' )
    d63e:	d006      	beq.n	d64e <am_util_stdio_vsprintf+0x1046>
                else if ( *pcBuftmp == '9' )
    d640:	2939      	cmp	r1, #57	; 0x39
    d642:	f040 80b2 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d646:	f04f 0130 	mov.w	r1, #48	; 0x30
    d64a:	f80a 1c05 	strb.w	r1, [sl, #-5]
                if ( *pcBuftmp == '.' )
    d64e:	f81a 1c06 	ldrb.w	r1, [sl, #-6]
    d652:	292e      	cmp	r1, #46	; 0x2e
                pcBuftmp--;
    d654:	f1aa 0306 	sub.w	r3, sl, #6
                if ( *pcBuftmp == '.' )
    d658:	d006      	beq.n	d668 <am_util_stdio_vsprintf+0x1060>
                else if ( *pcBuftmp == '9' )
    d65a:	2939      	cmp	r1, #57	; 0x39
    d65c:	f040 80a5 	bne.w	d7aa <am_util_stdio_vsprintf+0x11a2>
                    *pcBuftmp = '0';
    d660:	f04f 0c30 	mov.w	ip, #48	; 0x30
    d664:	f80a cc06 	strb.w	ip, [sl, #-6]
                pcBuftmp--;
    d668:	f1aa 0307 	sub.w	r3, sl, #7
            while ( pcBuftmp >= pcBufInitial )
    d66c:	42bb      	cmp	r3, r7
    d66e:	d199      	bne.n	d5a4 <am_util_stdio_vsprintf+0xf9c>
    d670:	e62e      	b.n	d2d0 <am_util_stdio_vsprintf+0xcc8>
        switch ( *pcFmt )
    d672:	f04f 0c01 	mov.w	ip, #1
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    d676:	f10b 0307 	add.w	r3, fp, #7
    d67a:	f023 0a07 	bic.w	sl, r3, #7
    d67e:	f10a 0b08 	add.w	fp, sl, #8
    d682:	e9da 2300 	ldrd	r2, r3, [sl]
    d686:	f7ff b877 	b.w	c778 <am_util_stdio_vsprintf+0x170>
                while (*pcStr != 0x0)
    d68a:	7801      	ldrb	r1, [r0, #0]
    d68c:	b369      	cbz	r1, d6ea <am_util_stdio_vsprintf+0x10e2>
        return ui32RetVal;
    d68e:	4607      	mov	r7, r0
    d690:	2201      	movs	r2, #1
    d692:	f7ff bb40 	b.w	cd16 <am_util_stdio_vsprintf+0x70e>
                iVal = uint64_to_str(ui64Val, pcBuf);
    d696:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    d69a:	463a      	mov	r2, r7
    d69c:	f7fe feb6 	bl	c40c <uint64_to_str>
    d6a0:	46b8      	mov	r8, r7
                ui32CharCnt += iVal;
    d6a2:	4481      	add	r9, r0
    d6a4:	f7ff b962 	b.w	c96c <am_util_stdio_vsprintf+0x364>
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d6a8:	1c43      	adds	r3, r0, #1
    d6aa:	d032      	beq.n	d712 <am_util_stdio_vsprintf+0x110a>
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d6ac:	3002      	adds	r0, #2
    d6ae:	d036      	beq.n	d71e <am_util_stdio_vsprintf+0x1116>
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d6b0:	4a4d      	ldr	r2, [pc, #308]	; (d7e8 <am_util_stdio_vsprintf+0x11e0>)
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d6b2:	f8c8 2000 	str.w	r2, [r8]
    d6b6:	f04f 0a03 	mov.w	sl, #3
    d6ba:	f7ff b955 	b.w	c968 <am_util_stdio_vsprintf+0x360>
                iVal = uint64_to_str(ui64Val, pcBuf);
    d6be:	4642      	mov	r2, r8
    d6c0:	f7fe fea4 	bl	c40c <uint64_to_str>
                        ++ui32CharCnt;
    d6c4:	f109 0901 	add.w	r9, r9, #1
                ui32CharCnt += iVal;
    d6c8:	4481      	add	r9, r0
    d6ca:	f7ff b94f 	b.w	c96c <am_util_stdio_vsprintf+0x364>
    if ( i32NumChars <= 0 )
    d6ce:	2200      	movs	r2, #0
    d6d0:	2500      	movs	r5, #0
    d6d2:	f7ff bb91 	b.w	cdf8 <am_util_stdio_vsprintf+0x7f0>
    d6d6:	2200      	movs	r2, #0
                        pcBuf += pcBuf ? iWidth : 0;
    d6d8:	f1b8 0f00 	cmp.w	r8, #0
    d6dc:	f43f abf9 	beq.w	ced2 <am_util_stdio_vsprintf+0x8ca>
    d6e0:	4614      	mov	r4, r2
    d6e2:	f7ff bbed 	b.w	cec0 <am_util_stdio_vsprintf+0x8b8>
                if ( iWidth > 0 )
    d6e6:	2c00      	cmp	r4, #0
    d6e8:	dc02      	bgt.n	d6f0 <am_util_stdio_vsprintf+0x10e8>
        return ui32RetVal;
    d6ea:	460f      	mov	r7, r1
    d6ec:	f7ff bb21 	b.w	cd32 <am_util_stdio_vsprintf+0x72a>
                    if ( ui32strlen < iWidth )
    d6f0:	460f      	mov	r7, r1
    d6f2:	f7ff bb88 	b.w	ce06 <am_util_stdio_vsprintf+0x7fe>
                            if ( pcBuf )
    d6f6:	f1b8 0f00 	cmp.w	r8, #0
    d6fa:	f43f ada3 	beq.w	d244 <am_util_stdio_vsprintf+0xc3c>
                            ++ui32CharCnt;
    d6fe:	2401      	movs	r4, #1
                                *pcBuf++ = '-';
    d700:	232d      	movs	r3, #45	; 0x2d
    d702:	f888 3000 	strb.w	r3, [r8]
                            ++ui32CharCnt;
    d706:	f109 0901 	add.w	r9, r9, #1
                        --iWidth;
    d70a:	460f      	mov	r7, r1
                            ++ui32CharCnt;
    d70c:	941b      	str	r4, [sp, #108]	; 0x6c
                                *pcBuf++ = '-';
    d70e:	44a0      	add	r8, r4
    d710:	e531      	b.n	d176 <am_util_stdio_vsprintf+0xb6e>
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d712:	4a36      	ldr	r2, [pc, #216]	; (d7ec <am_util_stdio_vsprintf+0x11e4>)
    d714:	e7cd      	b.n	d6b2 <am_util_stdio_vsprintf+0x10aa>
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    d716:	f04f 0a00 	mov.w	sl, #0
        uCnt++;
    d71a:	2201      	movs	r2, #1
    d71c:	e5eb      	b.n	d2f6 <am_util_stdio_vsprintf+0xcee>
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d71e:	4a34      	ldr	r2, [pc, #208]	; (d7f0 <am_util_stdio_vsprintf+0x11e8>)
    d720:	e7c7      	b.n	d6b2 <am_util_stdio_vsprintf+0x10aa>
                    pcBuf += pcBuf ? iWidth : 0;
    d722:	f1b8 0f00 	cmp.w	r8, #0
    d726:	d13d      	bne.n	d7a4 <am_util_stdio_vsprintf+0x119c>
    d728:	4640      	mov	r0, r8
    d72a:	e594      	b.n	d256 <am_util_stdio_vsprintf+0xc4e>
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    d72c:	43cd      	mvns	r5, r1
    if (unFloatValue.I32 < 0)
    d72e:	2f00      	cmp	r7, #0
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    d730:	fa40 f405 	asr.w	r4, r0, r5
    if (unFloatValue.I32 < 0)
    d734:	db27      	blt.n	d786 <am_util_stdio_vsprintf+0x117e>
    d736:	4643      	mov	r3, r8
        *pcBuf++ = '0';
    d738:	f04f 0030 	mov.w	r0, #48	; 0x30
    d73c:	7018      	strb	r0, [r3, #0]
    d73e:	1c5d      	adds	r5, r3, #1
    d740:	e5f8      	b.n	d334 <am_util_stdio_vsprintf+0xd2c>
                    iWidth -= ndigits_in_i64(ui64Val);
    d742:	1b3f      	subs	r7, r7, r4
                    bNeg = false;
    d744:	2400      	movs	r4, #0
    d746:	941b      	str	r4, [sp, #108]	; 0x6c
    d748:	e515      	b.n	d176 <am_util_stdio_vsprintf+0xb6e>
    if (i32IntPart == 0)
    d74a:	4643      	mov	r3, r8
    i32FracPart = 0;
    d74c:	2400      	movs	r4, #0
        if (i32IntPart > 0)
    d74e:	2800      	cmp	r0, #0
    d750:	dc37      	bgt.n	d7c2 <am_util_stdio_vsprintf+0x11ba>
            *pcBuf++ = '-';
    d752:	1c5d      	adds	r5, r3, #1
    d754:	272d      	movs	r7, #45	; 0x2d
            uint64_to_str(-i32IntPart, pcBuf);
    d756:	4240      	negs	r0, r0
    d758:	17c1      	asrs	r1, r0, #31
    d75a:	462a      	mov	r2, r5
            *pcBuf++ = '-';
    d75c:	701f      	strb	r7, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    d75e:	f7fe fe55 	bl	c40c <uint64_to_str>
    d762:	e5e1      	b.n	d328 <am_util_stdio_vsprintf+0xd20>
        *pcBuf++ = '-';
    d764:	f04f 0e2d 	mov.w	lr, #45	; 0x2d
    d768:	f888 e000 	strb.w	lr, [r8]
    d76c:	f108 0301 	add.w	r3, r8, #1
    if (i32IntPart == 0)
    d770:	bb78      	cbnz	r0, d7d2 <am_util_stdio_vsprintf+0x11ca>
    *pcBuf++ = '.';
    d772:	272e      	movs	r7, #46	; 0x2e
        *pcBuf++ = '0';
    d774:	f04f 0030 	mov.w	r0, #48	; 0x30
    d778:	f888 0001 	strb.w	r0, [r8, #1]
    *pcBuf++ = '.';
    d77c:	f888 7002 	strb.w	r7, [r8, #2]
        *pcBuf++ = '0';
    d780:	f108 0502 	add.w	r5, r8, #2
    d784:	e59e      	b.n	d2c4 <am_util_stdio_vsprintf+0xcbc>
        *pcBuf++ = '-';
    d786:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
    d78a:	f888 c000 	strb.w	ip, [r8]
    d78e:	f108 0301 	add.w	r3, r8, #1
    d792:	e7d1      	b.n	d738 <am_util_stdio_vsprintf+0x1130>
    d794:	272d      	movs	r7, #45	; 0x2d
    d796:	f888 7000 	strb.w	r7, [r8]
    d79a:	f108 0301 	add.w	r3, r8, #1
    if (i32IntPart == 0)
    d79e:	2800      	cmp	r0, #0
    d7a0:	d0ca      	beq.n	d738 <am_util_stdio_vsprintf+0x1130>
    d7a2:	e7d4      	b.n	d74e <am_util_stdio_vsprintf+0x1146>
    d7a4:	f04f 0e00 	mov.w	lr, #0
    d7a8:	e535      	b.n	d216 <am_util_stdio_vsprintf+0xc0e>
                    *pcBuftmp += 1;
    d7aa:	3101      	adds	r1, #1
    d7ac:	7019      	strb	r1, [r3, #0]
    d7ae:	e58f      	b.n	d2d0 <am_util_stdio_vsprintf+0xcc8>
    int iNDigits = ui64Val ? 0 : 1;
    d7b0:	460b      	mov	r3, r1
    d7b2:	4301      	orrs	r1, r0
    d7b4:	4602      	mov	r2, r0
    d7b6:	bf0c      	ite	eq
    d7b8:	2401      	moveq	r4, #1
    d7ba:	2400      	movne	r4, #0
                    bNeg = true;
    d7bc:	2001      	movs	r0, #1
    d7be:	f7ff b906 	b.w	c9ce <am_util_stdio_vsprintf+0x3c6>
        if (i32IntPart > 0)
    d7c2:	461d      	mov	r5, r3
    d7c4:	e5ac      	b.n	d320 <am_util_stdio_vsprintf+0xd18>
                iVal = uint64_to_str(ui64Val, pcBuf);
    d7c6:	4642      	mov	r2, r8
    d7c8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    d7cc:	f7fe fe1e 	bl	c40c <uint64_to_str>
    d7d0:	e4b4      	b.n	d13c <am_util_stdio_vsprintf+0xb34>
    i32FracPart = 0;
    d7d2:	2400      	movs	r4, #0
    d7d4:	e7bb      	b.n	d74e <am_util_stdio_vsprintf+0x1146>
    d7d6:	f1ca 0430 	rsb	r4, sl, #48	; 0x30
    d7da:	7832      	ldrb	r2, [r6, #0]
    d7dc:	f7fe bf7c 	b.w	c6d8 <am_util_stdio_vsprintf+0xd0>
        bLower = bLongLong = false;
    d7e0:	f04f 0c00 	mov.w	ip, #0
    d7e4:	e747      	b.n	d676 <am_util_stdio_vsprintf+0x106e>
    d7e6:	bf00      	nop
    d7e8:	003f2e3f 	.word	0x003f2e3f
    d7ec:	00302e30 	.word	0x00302e30
    d7f0:	00232e23 	.word	0x00232e23

0000d7f4 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d7f4:	b40f      	push	{r0, r1, r2, r3}
    d7f6:	b530      	push	{r4, r5, lr}
    d7f8:	b083      	sub	sp, #12
    d7fa:	aa06      	add	r2, sp, #24
    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d7fc:	4c08      	ldr	r4, [pc, #32]	; (d820 <am_util_stdio_printf+0x2c>)
{
    d7fe:	f852 1b04 	ldr.w	r1, [r2], #4
    va_start(pArgs, pcFmt);
    d802:	9201      	str	r2, [sp, #4]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d804:	4620      	mov	r0, r4
    d806:	f7fe feff 	bl	c608 <am_util_stdio_vsprintf>
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d80a:	4b06      	ldr	r3, [pc, #24]	; (d824 <am_util_stdio_printf+0x30>)
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d80c:	4605      	mov	r5, r0
    g_pfnCharPrint(g_prfbuf);
    d80e:	6819      	ldr	r1, [r3, #0]
    d810:	4620      	mov	r0, r4
    d812:	4788      	blx	r1

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
}
    d814:	4628      	mov	r0, r5
    d816:	b003      	add	sp, #12
    d818:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    d81c:	b004      	add	sp, #16
    d81e:	4770      	bx	lr
    d820:	10001038 	.word	0x10001038
    d824:	10001140 	.word	0x10001140

0000d828 <am_util_stdio_terminal_clear>:
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d828:	4801      	ldr	r0, [pc, #4]	; (d830 <am_util_stdio_terminal_clear+0x8>)
    d82a:	f7ff bfe3 	b.w	d7f4 <am_util_stdio_printf>
    d82e:	bf00      	nop
    d830:	0000f700 	.word	0x0000f700

0000d834 <am_bsp_uart_string_print>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    d834:	b510      	push	{r4, lr}
    d836:	b086      	sub	sp, #24
    uint32_t ui32BytesWritten = 0;

    //
    // Measure the length of the string.
    //
    while (pcString[ui32StrLen] != 0)
    d838:	7804      	ldrb	r4, [r0, #0]
    uint32_t ui32BytesWritten = 0;
    d83a:	2300      	movs	r3, #0
    d83c:	9300      	str	r3, [sp, #0]
    while (pcString[ui32StrLen] != 0)
    d83e:	b134      	cbz	r4, d84e <am_bsp_uart_string_print+0x1a>
    d840:	461c      	mov	r4, r3
    d842:	4601      	mov	r1, r0
    d844:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    {
        ui32StrLen++;
    d848:	3401      	adds	r4, #1
    while (pcString[ui32StrLen] != 0)
    d84a:	2a00      	cmp	r2, #0
    d84c:	d1fa      	bne.n	d844 <am_bsp_uart_string_print+0x10>
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = AM_HAL_UART_WAIT_FOREVER,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d84e:	4b0a      	ldr	r3, [pc, #40]	; (d878 <am_bsp_uart_string_print+0x44>)
    const am_hal_uart_transfer_t sUartWrite =
    d850:	9002      	str	r0, [sp, #8]
    d852:	2200      	movs	r2, #0
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d854:	6818      	ldr	r0, [r3, #0]
    const am_hal_uart_transfer_t sUartWrite =
    d856:	9403      	str	r4, [sp, #12]
    d858:	f04f 33ff 	mov.w	r3, #4294967295
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d85c:	a901      	add	r1, sp, #4
    const am_hal_uart_transfer_t sUartWrite =
    d85e:	9201      	str	r2, [sp, #4]
    d860:	9304      	str	r3, [sp, #16]
    d862:	f8cd d014 	str.w	sp, [sp, #20]
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d866:	f000 ffbf 	bl	e7e8 <am_hal_uart_transfer>

    if (ui32BytesWritten != ui32StrLen)
    d86a:	9800      	ldr	r0, [sp, #0]
    d86c:	42a0      	cmp	r0, r4
    d86e:	d000      	beq.n	d872 <am_bsp_uart_string_print+0x3e>
    d870:	e7fe      	b.n	d870 <am_bsp_uart_string_print+0x3c>
        //
        // Couldn't send the whole string!!
        //
        while(1);
    }
} // am_bsp_uart_string_print()
    d872:	b006      	add	sp, #24
    d874:	bd10      	pop	{r4, pc}
    d876:	bf00      	nop
    d878:	10001138 	.word	0x10001138

0000d87c <am_bsp_low_power_init>:
{
    d87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    am_hal_itm_disable();
    d87e:	f000 fc3d 	bl	e0fc <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d882:	2000      	movs	r0, #0
    d884:	f7fe feba 	bl	c5fc <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d888:	4b12      	ldr	r3, [pc, #72]	; (d8d4 <am_bsp_low_power_init+0x58>)
    d88a:	4f13      	ldr	r7, [pc, #76]	; (d8d8 <am_bsp_low_power_init+0x5c>)
    d88c:	6819      	ldr	r1, [r3, #0]
    d88e:	2029      	movs	r0, #41	; 0x29
    d890:	f000 faa6 	bl	dde0 <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d894:	f000 fdbc 	bl	e410 <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d898:	2001      	movs	r0, #1
    d89a:	f000 fdf7 	bl	e48c <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d89e:	2100      	movs	r1, #0
    d8a0:	2003      	movs	r0, #3
    d8a2:	f000 f907 	bl	dab4 <am_hal_clkgen_control>
    am_hal_rtc_osc_disable();
    d8a6:	f000 fdfd 	bl	e4a4 <am_hal_rtc_osc_disable>
    d8aa:	480c      	ldr	r0, [pc, #48]	; (d8dc <am_bsp_low_power_init+0x60>)
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d8ac:	6806      	ldr	r6, [r0, #0]
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d8ae:	2400      	movs	r4, #0
        ui32GPIONumber = am_bsp_psLEDs[ux].ui32GPIONumber;
    d8b0:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
        am_hal_gpio_pinconfig(ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    d8b4:	4631      	mov	r1, r6
    d8b6:	4628      	mov	r0, r5
    d8b8:	f000 fa92 	bl	dde0 <am_hal_gpio_pinconfig>
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    d8bc:	2103      	movs	r1, #3
    d8be:	4628      	mov	r0, r5
    d8c0:	f000 fbd0 	bl	e064 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d8c4:	3401      	adds	r4, #1
        am_hal_gpio_state_write(ui32GPIONumber, AM_HAL_GPIO_OUTPUT_CLEAR);
    d8c6:	4628      	mov	r0, r5
    d8c8:	2100      	movs	r1, #0
    d8ca:	f000 fbcb 	bl	e064 <am_hal_gpio_state_write>
    for (ux = 0; ux < AM_BSP_NUM_LEDS; ux++)
    d8ce:	2c05      	cmp	r4, #5
    d8d0:	d1ee      	bne.n	d8b0 <am_bsp_low_power_init+0x34>
} // am_bsp_low_power_init()
    d8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d8d4:	0000f794 	.word	0x0000f794
    d8d8:	10001000 	.word	0x10001000
    d8dc:	0000f798 	.word	0x0000f798

0000d8e0 <am_bsp_uart_printf_enable>:
// Initialize and configure the UART
//
//*****************************************************************************
void
am_bsp_uart_printf_enable(void)
{
    d8e0:	b510      	push	{r4, lr}
    //
    // Initialize, power up, and configure the communication UART. Use the
    // custom configuration if it was provided. Otherwise, just use the default
    // configuration.
    //
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d8e2:	4c10      	ldr	r4, [pc, #64]	; (d924 <am_bsp_uart_printf_enable+0x44>)
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d8e4:	4b10      	ldr	r3, [pc, #64]	; (d928 <am_bsp_uart_printf_enable+0x48>)
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d8e6:	4621      	mov	r1, r4
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d8e8:	2202      	movs	r2, #2
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d8ea:	2000      	movs	r0, #0
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d8ec:	601a      	str	r2, [r3, #0]
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d8ee:	f000 fde3 	bl	e4b8 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d8f2:	2200      	movs	r2, #0
    d8f4:	4611      	mov	r1, r2
    d8f6:	6820      	ldr	r0, [r4, #0]
    d8f8:	f000 fe1a 	bl	e530 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartConfig);
    d8fc:	6820      	ldr	r0, [r4, #0]
    d8fe:	490b      	ldr	r1, [pc, #44]	; (d92c <am_bsp_uart_printf_enable+0x4c>)

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d900:	4c0b      	ldr	r4, [pc, #44]	; (d930 <am_bsp_uart_printf_enable+0x50>)
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartConfig);
    d902:	f000 fe87 	bl	e614 <am_hal_uart_configure>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d906:	490b      	ldr	r1, [pc, #44]	; (d934 <am_bsp_uart_printf_enable+0x54>)
    d908:	2016      	movs	r0, #22
    d90a:	6809      	ldr	r1, [r1, #0]
    d90c:	f000 fa68 	bl	dde0 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d910:	6821      	ldr	r1, [r4, #0]
    d912:	2017      	movs	r0, #23
    d914:	f000 fa64 	bl	dde0 <am_hal_gpio_pinconfig>

    //
    // Register the BSP print function to the STDIO driver.
    //
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d918:	4807      	ldr	r0, [pc, #28]	; (d938 <am_bsp_uart_printf_enable+0x58>)
} // am_bsp_uart_printf_enable()
    d91a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d91e:	f7fe be6d 	b.w	c5fc <am_util_stdio_printf_init>
    d922:	bf00      	nop
    d924:	10001138 	.word	0x10001138
    d928:	1000113c 	.word	0x1000113c
    d92c:	0000f714 	.word	0x0000f714
    d930:	0000f73c 	.word	0x0000f73c
    d934:	0000f740 	.word	0x0000f740
    d938:	0000d835 	.word	0x0000d835

0000d93c <am_bsp_uart_printf_disable>:
// Disable the UART
//
//*****************************************************************************
void
am_bsp_uart_printf_disable(void)
{
    d93c:	b510      	push	{r4, lr}
    //
    // Make sure the UART has finished sending everything it's going to send.
    //
    am_hal_uart_tx_flush(g_sCOMUART);
    d93e:	4c0d      	ldr	r4, [pc, #52]	; (d974 <am_bsp_uart_printf_disable+0x38>)
    d940:	6820      	ldr	r0, [r4, #0]
    d942:	f001 fbd5 	bl	f0f0 <am_hal_uart_tx_flush>

    //
    // Detach the UART from the stdio driver.
    //
    am_util_stdio_printf_init(0);
    d946:	2000      	movs	r0, #0
    d948:	f7fe fe58 	bl	c5fc <am_util_stdio_printf_init>

    //
    // Power down the UART, and surrender the handle.
    //
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_DEEPSLEEP, false);
    d94c:	2200      	movs	r2, #0
    d94e:	2102      	movs	r1, #2
    d950:	6820      	ldr	r0, [r4, #0]
    d952:	f000 fded 	bl	e530 <am_hal_uart_power_control>
    am_hal_uart_deinitialize(g_sCOMUART);
    d956:	6820      	ldr	r0, [r4, #0]
    d958:	f000 fdd6 	bl	e508 <am_hal_uart_deinitialize>

    //
    // Disable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_HAL_GPIO_DISABLE);
    d95c:	4b06      	ldr	r3, [pc, #24]	; (d978 <am_bsp_uart_printf_disable+0x3c>)
    d95e:	681c      	ldr	r4, [r3, #0]
    d960:	2016      	movs	r0, #22
    d962:	4621      	mov	r1, r4
    d964:	f000 fa3c 	bl	dde0 <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d968:	4621      	mov	r1, r4
    d96a:	2017      	movs	r0, #23

} // am_bsp_uart_printf_disable()
    d96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d970:	f000 ba36 	b.w	dde0 <am_hal_gpio_pinconfig>
    d974:	10001138 	.word	0x10001138
    d978:	0000f794 	.word	0x0000f794

0000d97c <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d97c:	b530      	push	{r4, r5, lr}
    d97e:	b083      	sub	sp, #12
    d980:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d982:	f000 fbb3 	bl	e0ec <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d986:	4c11      	ldr	r4, [pc, #68]	; (d9cc <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d988:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d98a:	6823      	ldr	r3, [r4, #0]
    d98c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d990:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d992:	9801      	ldr	r0, [sp, #4]
    d994:	f000 fbae 	bl	e0f4 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d998:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d99a:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d99c:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d99e:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d9a0:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d9a2:	005d      	lsls	r5, r3, #1
    d9a4:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d9a8:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d9aa:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d9ac:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d9b0:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d9b2:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d9b6:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d9ba:	0212      	lsls	r2, r2, #8
    d9bc:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d9c0:	432b      	orrs	r3, r5
    d9c2:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d9c4:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d9c6:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d9c8:	b003      	add	sp, #12
    d9ca:	bd30      	pop	{r4, r5, pc}
    d9cc:	40018000 	.word	0x40018000

0000d9d0 <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d9d0:	4a03      	ldr	r2, [pc, #12]	; (d9e0 <am_hal_cachectrl_enable+0x10>)
    d9d2:	6813      	ldr	r3, [r2, #0]
    d9d4:	f043 0001 	orr.w	r0, r3, #1
    d9d8:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d9da:	2000      	movs	r0, #0
    d9dc:	4770      	bx	lr
    d9de:	bf00      	nop
    d9e0:	40018000 	.word	0x40018000

0000d9e4 <am_hal_cachectrl_control>:
//  Select the cache configuration type.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_control(am_hal_cachectrl_control_e eControl, void *pArgs)
{
    d9e4:	b500      	push	{lr}
    uint32_t ui32Val;
    uint32_t ui32SetMask = 0;

#if AM_CMSIS_REGS
    switch ( eControl )
    d9e6:	3801      	subs	r0, #1
{
    d9e8:	b087      	sub	sp, #28
    switch ( eControl )
    d9ea:	280a      	cmp	r0, #10
    d9ec:	d836      	bhi.n	da5c <am_hal_cachectrl_control+0x78>
    d9ee:	e8df f000 	tbb	[pc, r0]
    d9f2:	3937      	.short	0x3937
    d9f4:	100e063f 	.word	0x100e063f
    d9f8:	25181512 	.word	0x25181512
    d9fc:	32          	.byte	0x32
    d9fd:	00          	.byte	0x00
        case AM_HAL_CACHECTRL_CONTROL_FLASH_ALL_SLEEP_ENABLE:
            ui32SetMask = CACHECTRL_CTRL_FLASH0_SLM_ENABLE_Msk      |
                          CACHECTRL_CTRL_FLASH1_SLM_ENABLE_Msk;
            break;
        case AM_HAL_CACHECTRL_CONTROL_FLASH_ALL_SLEEP_DISABLE:
            ui32SetMask = CACHECTRL_CTRL_FLASH0_SLM_DISABLE_Msk     |
    d9fe:	f44f 7108 	mov.w	r1, #544	; 0x220
    // Important note - setting of an enable and disable simultanously has
    // unpredicable results.
    //
    if ( ui32SetMask )
    {
        CACHECTRL->CTRL = ui32SetMask;
    da02:	4b2a      	ldr	r3, [pc, #168]	; (daac <am_hal_cachectrl_control+0xc8>)
    {
        AM_REG(CACHECTRL, CTRL) = ui32SetMask;
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    da04:	2000      	movs	r0, #0
        CACHECTRL->CTRL = ui32SetMask;
    da06:	6099      	str	r1, [r3, #8]

} // am_hal_cachectrl_control()
    da08:	b007      	add	sp, #28
    da0a:	f85d fb04 	ldr.w	pc, [sp], #4
            ui32SetMask = CACHECTRL_CTRL_FLASH0_SLM_ENABLE_Msk;
    da0e:	2140      	movs	r1, #64	; 0x40
            break;
    da10:	e7f7      	b.n	da02 <am_hal_cachectrl_control+0x1e>
            ui32SetMask = CACHECTRL_CTRL_FLASH0_SLM_DISABLE_Msk;
    da12:	2120      	movs	r1, #32
            break;
    da14:	e7f5      	b.n	da02 <am_hal_cachectrl_control+0x1e>
            ui32SetMask = CACHECTRL_CTRL_FLASH1_SLM_ENABLE_Msk;
    da16:	f44f 6180 	mov.w	r1, #1024	; 0x400
            break;
    da1a:	e7f2      	b.n	da02 <am_hal_cachectrl_control+0x1e>
            ui32SetMask = CACHECTRL_CTRL_FLASH1_SLM_DISABLE_Msk;
    da1c:	f44f 7100 	mov.w	r1, #512	; 0x200
            break;
    da20:	e7ef      	b.n	da02 <am_hal_cachectrl_control+0x1e>
            AM_CRITICAL_BEGIN
    da22:	f000 fb63 	bl	e0ec <am_hal_interrupt_master_disable>
            CACHECTRL->CACHECFG |= CACHECTRL_CACHECFG_ENABLE_MONITOR_Msk;
    da26:	4921      	ldr	r1, [pc, #132]	; (daac <am_hal_cachectrl_control+0xc8>)
            AM_CRITICAL_BEGIN
    da28:	9003      	str	r0, [sp, #12]
            CACHECTRL->CACHECFG |= CACHECTRL_CACHECFG_ENABLE_MONITOR_Msk;
    da2a:	6808      	ldr	r0, [r1, #0]
    da2c:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    da30:	600b      	str	r3, [r1, #0]
            AM_CRITICAL_END
    da32:	9803      	ldr	r0, [sp, #12]
    da34:	f000 fb5e 	bl	e0f4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    da38:	2000      	movs	r0, #0
    da3a:	e7e5      	b.n	da08 <am_hal_cachectrl_control+0x24>
            AM_CRITICAL_BEGIN
    da3c:	f000 fb56 	bl	e0ec <am_hal_interrupt_master_disable>
            CACHECTRL->CACHECFG &= ~CACHECTRL_CACHECFG_ENABLE_MONITOR_Msk;
    da40:	491a      	ldr	r1, [pc, #104]	; (daac <am_hal_cachectrl_control+0xc8>)
            AM_CRITICAL_BEGIN
    da42:	9004      	str	r0, [sp, #16]
            CACHECTRL->CACHECFG &= ~CACHECTRL_CACHECFG_ENABLE_MONITOR_Msk;
    da44:	680b      	ldr	r3, [r1, #0]
    da46:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
    da4a:	600a      	str	r2, [r1, #0]
            AM_CRITICAL_END
    da4c:	9804      	ldr	r0, [sp, #16]
    da4e:	f000 fb51 	bl	e0f4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    da52:	2000      	movs	r0, #0
    da54:	e7d8      	b.n	da08 <am_hal_cachectrl_control+0x24>
            if ( ui32Val > CACHECTRL_FLASHCFG_LPMMODE_ALWAYS )
    da56:	680b      	ldr	r3, [r1, #0]
    da58:	2b02      	cmp	r3, #2
    da5a:	d90e      	bls.n	da7a <am_hal_cachectrl_control+0x96>
                return AM_HAL_STATUS_INVALID_ARG;
    da5c:	2006      	movs	r0, #6
    da5e:	e7d3      	b.n	da08 <am_hal_cachectrl_control+0x24>
            ui32SetMask = CACHECTRL_CTRL_INVALIDATE_Msk;
    da60:	2101      	movs	r1, #1
    da62:	e7ce      	b.n	da02 <am_hal_cachectrl_control+0x1e>
            if ( !_FLD2VAL(CACHECTRL_CACHECFG_ENABLE_MONITOR, CACHECTRL->CACHECFG) )
    da64:	4a11      	ldr	r2, [pc, #68]	; (daac <am_hal_cachectrl_control+0xc8>)
    da66:	6810      	ldr	r0, [r2, #0]
    da68:	01c3      	lsls	r3, r0, #7
    da6a:	d404      	bmi.n	da76 <am_hal_cachectrl_control+0x92>
                return AM_HAL_STATUS_INVALID_OPERATION;
    da6c:	2007      	movs	r0, #7
    da6e:	e7cb      	b.n	da08 <am_hal_cachectrl_control+0x24>
            ui32SetMask = CACHECTRL_CTRL_FLASH0_SLM_ENABLE_Msk      |
    da70:	f44f 6188 	mov.w	r1, #1088	; 0x440
    da74:	e7c5      	b.n	da02 <am_hal_cachectrl_control+0x1e>
                ui32SetMask = CACHECTRL_CTRL_RESET_STAT_Msk;
    da76:	2102      	movs	r1, #2
    da78:	e7c3      	b.n	da02 <am_hal_cachectrl_control+0x1e>
    da7a:	9101      	str	r1, [sp, #4]
            AM_CRITICAL_BEGIN
    da7c:	f000 fb36 	bl	e0ec <am_hal_interrupt_master_disable>
    da80:	4601      	mov	r1, r0
            ui32Val = am_hal_flash_load_ui32((uint32_t*)&CACHECTRL->FLASHCFG);
    da82:	480b      	ldr	r0, [pc, #44]	; (dab0 <am_hal_cachectrl_control+0xcc>)
            AM_CRITICAL_BEGIN
    da84:	9105      	str	r1, [sp, #20]
            ui32Val = am_hal_flash_load_ui32((uint32_t*)&CACHECTRL->FLASHCFG);
    da86:	f000 f9a1 	bl	ddcc <am_hal_flash_load_ui32>
            ui32Val |= _VAL2FLD(CACHECTRL_FLASHCFG_LPMMODE, *((uint32_t*)pArgs));
    da8a:	9a01      	ldr	r2, [sp, #4]
    da8c:	6813      	ldr	r3, [r2, #0]
    da8e:	031a      	lsls	r2, r3, #12
            ui32Val &= ~CACHECTRL_FLASHCFG_LPMMODE_Msk;
    da90:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000
            ui32Val |= _VAL2FLD(CACHECTRL_FLASHCFG_LPMMODE, *((uint32_t*)pArgs));
    da94:	f402 5040 	and.w	r0, r2, #12288	; 0x3000
            am_hal_flash_store_ui32((uint32_t*)&CACHECTRL->FLASHCFG, ui32Val);
    da98:	4301      	orrs	r1, r0
    da9a:	4805      	ldr	r0, [pc, #20]	; (dab0 <am_hal_cachectrl_control+0xcc>)
    da9c:	f000 f99a 	bl	ddd4 <am_hal_flash_store_ui32>
            AM_CRITICAL_END
    daa0:	9805      	ldr	r0, [sp, #20]
    daa2:	f000 fb27 	bl	e0f4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    daa6:	2000      	movs	r0, #0
            break;
    daa8:	e7ae      	b.n	da08 <am_hal_cachectrl_control+0x24>
    daaa:	bf00      	nop
    daac:	40018000 	.word	0x40018000
    dab0:	40018004 	.word	0x40018004

0000dab4 <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    dab4:	2809      	cmp	r0, #9
    dab6:	d852      	bhi.n	db5e <am_hal_clkgen_control+0xaa>
    dab8:	e8df f000 	tbb	[pc, r0]
    dabc:	2b21190d 	.word	0x2b21190d
    dac0:	51513d33 	.word	0x51513d33
    dac4:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    dac6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    daca:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    dacc:	6a1a      	ldr	r2, [r3, #32]
    dace:	f36f 0200 	bfc	r2, #0, #1
    dad2:	621a      	str	r2, [r3, #32]
            break;
    dad4:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    dad6:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    dada:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    dadc:	2047      	movs	r0, #71	; 0x47
    dade:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    dae2:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    dae6:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    dae8:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    daec:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    daee:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    daf2:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    daf4:	68ca      	ldr	r2, [r1, #12]
    daf6:	f022 0301 	bic.w	r3, r2, #1
    dafa:	60cb      	str	r3, [r1, #12]
            break;
    dafc:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    dafe:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    db02:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    db04:	f8dc 200c 	ldr.w	r2, [ip, #12]
    db08:	f022 0302 	bic.w	r3, r2, #2
    db0c:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    db10:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    db12:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    db16:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    db18:	68d3      	ldr	r3, [r2, #12]
    db1a:	f043 0101 	orr.w	r1, r3, #1
    db1e:	60d1      	str	r1, [r2, #12]
            break;
    db20:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    db22:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    db26:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    db28:	f8dc 300c 	ldr.w	r3, [ip, #12]
    db2c:	f043 0102 	orr.w	r1, r3, #2
    db30:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    db34:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    db36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    db3a:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    db3c:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    db3e:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    db40:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    db42:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    db44:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    db46:	615a      	str	r2, [r3, #20]
            break;
    db48:	4770      	bx	lr
            if ( pArgs == 0 )
    db4a:	b151      	cbz	r1, db62 <am_hal_clkgen_control+0xae>
    db4c:	6808      	ldr	r0, [r1, #0]
    db4e:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    db52:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    db56:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    db58:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    db5c:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    db5e:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    db60:	4770      	bx	lr
    db62:	4901      	ldr	r1, [pc, #4]	; (db68 <am_hal_clkgen_control+0xb4>)
    db64:	e7f5      	b.n	db52 <am_hal_clkgen_control+0x9e>
    db66:	bf00      	nop
    db68:	0025b801 	.word	0x0025b801

0000db6c <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    db6c:	4b00      	ldr	r3, [pc, #0]	; (db70 <am_hal_flash_delay+0x4>)
    db6e:	4718      	bx	r3
    db70:	0800009d 	.word	0x0800009d

0000db74 <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    db74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    db78:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    db7c:	f8df 8248 	ldr.w	r8, [pc, #584]	; ddc8 <am_hal_flash_delay_status_check+0x254>
{
    db80:	4607      	mov	r7, r0
    db82:	460c      	mov	r4, r1
    db84:	4615      	mov	r5, r2
    db86:	461e      	mov	r6, r3
    db88:	f1be 0f00 	cmp.w	lr, #0
    db8c:	f000 808e 	beq.w	dcac <am_hal_flash_delay_status_check+0x138>
    db90:	f010 0907 	ands.w	r9, r0, #7
    db94:	d044      	beq.n	dc20 <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    db96:	680b      	ldr	r3, [r1, #0]
    db98:	4013      	ands	r3, r2
    db9a:	429e      	cmp	r6, r3
    db9c:	f000 8083 	beq.w	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dba0:	2001      	movs	r0, #1
    dba2:	47c0      	blx	r8
    dba4:	f1b9 0f01 	cmp.w	r9, #1
    dba8:	f107 37ff 	add.w	r7, r7, #4294967295
    dbac:	d038      	beq.n	dc20 <am_hal_flash_delay_status_check+0xac>
    dbae:	f1b9 0f02 	cmp.w	r9, #2
    dbb2:	d02e      	beq.n	dc12 <am_hal_flash_delay_status_check+0x9e>
    dbb4:	f1b9 0f03 	cmp.w	r9, #3
    dbb8:	d024      	beq.n	dc04 <am_hal_flash_delay_status_check+0x90>
    dbba:	f1b9 0f04 	cmp.w	r9, #4
    dbbe:	d01a      	beq.n	dbf6 <am_hal_flash_delay_status_check+0x82>
    dbc0:	f1b9 0f05 	cmp.w	r9, #5
    dbc4:	d010      	beq.n	dbe8 <am_hal_flash_delay_status_check+0x74>
    dbc6:	f1b9 0f06 	cmp.w	r9, #6
    dbca:	d006      	beq.n	dbda <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dbcc:	6820      	ldr	r0, [r4, #0]
    dbce:	4028      	ands	r0, r5
    dbd0:	4286      	cmp	r6, r0
    dbd2:	d068      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbd4:	2001      	movs	r0, #1
    dbd6:	47c0      	blx	r8
    dbd8:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dbda:	6821      	ldr	r1, [r4, #0]
    dbdc:	4029      	ands	r1, r5
    dbde:	428e      	cmp	r6, r1
    dbe0:	d061      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbe2:	2001      	movs	r0, #1
    dbe4:	47c0      	blx	r8
    dbe6:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dbe8:	6822      	ldr	r2, [r4, #0]
    dbea:	402a      	ands	r2, r5
    dbec:	4296      	cmp	r6, r2
    dbee:	d05a      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbf0:	2001      	movs	r0, #1
    dbf2:	47c0      	blx	r8
    dbf4:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dbf6:	6823      	ldr	r3, [r4, #0]
    dbf8:	402b      	ands	r3, r5
    dbfa:	429e      	cmp	r6, r3
    dbfc:	d053      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dbfe:	2001      	movs	r0, #1
    dc00:	47c0      	blx	r8
    dc02:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc04:	6820      	ldr	r0, [r4, #0]
    dc06:	4028      	ands	r0, r5
    dc08:	4286      	cmp	r6, r0
    dc0a:	d04c      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc0c:	2001      	movs	r0, #1
    dc0e:	47c0      	blx	r8
    dc10:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc12:	6821      	ldr	r1, [r4, #0]
    dc14:	4029      	ands	r1, r5
    dc16:	428e      	cmp	r6, r1
    dc18:	d045      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc1a:	2001      	movs	r0, #1
    dc1c:	3f01      	subs	r7, #1
    dc1e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc20:	6822      	ldr	r2, [r4, #0]
    dc22:	402a      	ands	r2, r5
    dc24:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc26:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc2a:	d03c      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    dc2c:	2f00      	cmp	r7, #0
    dc2e:	f000 80c8 	beq.w	ddc2 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc32:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc34:	6823      	ldr	r3, [r4, #0]
    dc36:	402b      	ands	r3, r5
    dc38:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc3a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc3e:	d032      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc40:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc42:	6821      	ldr	r1, [r4, #0]
    dc44:	4029      	ands	r1, r5
    dc46:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc48:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc4c:	d02b      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc4e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc50:	6822      	ldr	r2, [r4, #0]
    dc52:	402a      	ands	r2, r5
    dc54:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc56:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc5a:	d024      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc5c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc5e:	6823      	ldr	r3, [r4, #0]
    dc60:	402b      	ands	r3, r5
    dc62:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc64:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc68:	d01d      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc6a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc6c:	6821      	ldr	r1, [r4, #0]
    dc6e:	4029      	ands	r1, r5
    dc70:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc72:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc76:	d016      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc78:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc7a:	6822      	ldr	r2, [r4, #0]
    dc7c:	402a      	ands	r2, r5
    dc7e:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc80:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc84:	d00f      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc86:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc88:	6820      	ldr	r0, [r4, #0]
    dc8a:	4028      	ands	r0, r5
    dc8c:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc8e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc92:	d008      	beq.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dc94:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dc96:	6822      	ldr	r2, [r4, #0]
    dc98:	402a      	ands	r2, r5
    dc9a:	4296      	cmp	r6, r2
    dc9c:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dca0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    dca4:	d1c2      	bne.n	dc2c <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    dca6:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    dca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dcac:	f010 0907 	ands.w	r9, r0, #7
    dcb0:	d043      	beq.n	dd3a <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dcb2:	680b      	ldr	r3, [r1, #0]
    dcb4:	4013      	ands	r3, r2
    dcb6:	429e      	cmp	r6, r3
    dcb8:	d1f5      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcba:	2001      	movs	r0, #1
    dcbc:	47c0      	blx	r8
    dcbe:	f1b9 0f01 	cmp.w	r9, #1
    dcc2:	f107 37ff 	add.w	r7, r7, #4294967295
    dcc6:	d038      	beq.n	dd3a <am_hal_flash_delay_status_check+0x1c6>
    dcc8:	f1b9 0f02 	cmp.w	r9, #2
    dccc:	d02e      	beq.n	dd2c <am_hal_flash_delay_status_check+0x1b8>
    dcce:	f1b9 0f03 	cmp.w	r9, #3
    dcd2:	d024      	beq.n	dd1e <am_hal_flash_delay_status_check+0x1aa>
    dcd4:	f1b9 0f04 	cmp.w	r9, #4
    dcd8:	d01a      	beq.n	dd10 <am_hal_flash_delay_status_check+0x19c>
    dcda:	f1b9 0f05 	cmp.w	r9, #5
    dcde:	d010      	beq.n	dd02 <am_hal_flash_delay_status_check+0x18e>
    dce0:	f1b9 0f06 	cmp.w	r9, #6
    dce4:	d006      	beq.n	dcf4 <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dce6:	6821      	ldr	r1, [r4, #0]
    dce8:	4029      	ands	r1, r5
    dcea:	428e      	cmp	r6, r1
    dcec:	d1db      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcee:	2001      	movs	r0, #1
    dcf0:	47c0      	blx	r8
    dcf2:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dcf4:	6822      	ldr	r2, [r4, #0]
    dcf6:	402a      	ands	r2, r5
    dcf8:	4296      	cmp	r6, r2
    dcfa:	d1d4      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dcfc:	2001      	movs	r0, #1
    dcfe:	47c0      	blx	r8
    dd00:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd02:	6820      	ldr	r0, [r4, #0]
    dd04:	4028      	ands	r0, r5
    dd06:	4286      	cmp	r6, r0
    dd08:	d1cd      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd0a:	2001      	movs	r0, #1
    dd0c:	47c0      	blx	r8
    dd0e:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd10:	6823      	ldr	r3, [r4, #0]
    dd12:	402b      	ands	r3, r5
    dd14:	429e      	cmp	r6, r3
    dd16:	d1c6      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd18:	2001      	movs	r0, #1
    dd1a:	47c0      	blx	r8
    dd1c:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd1e:	6821      	ldr	r1, [r4, #0]
    dd20:	4029      	ands	r1, r5
    dd22:	428e      	cmp	r6, r1
    dd24:	d1bf      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd26:	2001      	movs	r0, #1
    dd28:	47c0      	blx	r8
    dd2a:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd2c:	6822      	ldr	r2, [r4, #0]
    dd2e:	402a      	ands	r2, r5
    dd30:	4296      	cmp	r6, r2
    dd32:	d1b8      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd34:	2001      	movs	r0, #1
    dd36:	3f01      	subs	r7, #1
    dd38:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd3a:	6823      	ldr	r3, [r4, #0]
    dd3c:	402b      	ands	r3, r5
    dd3e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd40:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd44:	d1af      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    dd46:	2f00      	cmp	r7, #0
    dd48:	d03b      	beq.n	ddc2 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd4a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd4c:	6821      	ldr	r1, [r4, #0]
    dd4e:	4029      	ands	r1, r5
    dd50:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd52:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd56:	d1a6      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd58:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd5a:	6822      	ldr	r2, [r4, #0]
    dd5c:	402a      	ands	r2, r5
    dd5e:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd60:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd64:	d19f      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd66:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd68:	6823      	ldr	r3, [r4, #0]
    dd6a:	402b      	ands	r3, r5
    dd6c:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd6e:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd72:	d198      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd74:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd76:	6821      	ldr	r1, [r4, #0]
    dd78:	4029      	ands	r1, r5
    dd7a:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd7c:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd80:	d191      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd82:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd84:	6822      	ldr	r2, [r4, #0]
    dd86:	402a      	ands	r2, r5
    dd88:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd8a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd8e:	d18a      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd90:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd92:	6823      	ldr	r3, [r4, #0]
    dd94:	402b      	ands	r3, r5
    dd96:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd98:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dd9c:	d183      	bne.n	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dd9e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    dda0:	6820      	ldr	r0, [r4, #0]
    dda2:	4028      	ands	r0, r5
    dda4:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    dda6:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddaa:	f47f af7c 	bne.w	dca6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddae:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddb0:	6823      	ldr	r3, [r4, #0]
    ddb2:	402b      	ands	r3, r5
    ddb4:	429e      	cmp	r6, r3
    ddb6:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    ddba:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    ddbe:	d0c2      	beq.n	dd46 <am_hal_flash_delay_status_check+0x1d2>
    ddc0:	e771      	b.n	dca6 <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    ddc2:	2004      	movs	r0, #4
    ddc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ddc8:	0800009d 	.word	0x0800009d

0000ddcc <am_hal_flash_load_ui32>:
//
//*****************************************************************************
uint32_t
am_hal_flash_load_ui32(uint32_t *pui32Address)
{
    return g_am_hal_flash.flash_util_read_word(pui32Address);
    ddcc:	4b00      	ldr	r3, [pc, #0]	; (ddd0 <am_hal_flash_load_ui32+0x4>)
    ddce:	4718      	bx	r3
    ddd0:	08000075 	.word	0x08000075

0000ddd4 <am_hal_flash_store_ui32>:
    // Call the simple routine that has been coded in SRAM.
    // First set up a function pointer to the array, being sure to set the
    //  .T bit (Thumb bit, bit0) in the branch address, then use that
    //  function ptr to call the SRAM function.
    //
    uint32_t SRAMCode = (uint32_t)SRAM_write_ui32 | 0x1;
    ddd4:	4b01      	ldr	r3, [pc, #4]	; (dddc <am_hal_flash_store_ui32+0x8>)
    ddd6:	f043 0201 	orr.w	r2, r3, #1
    uint32_t (*pFunc)(uint32_t*,uint32_t) = (uint32_t (*)(uint32_t*,uint32_t))SRAMCode;
    (*pFunc)(pui32Address, ui32Value);
    ddda:	4710      	bx	r2
    dddc:	10001028 	.word	0x10001028

0000dde0 <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    dde0:	2831      	cmp	r0, #49	; 0x31
    dde2:	d901      	bls.n	dde8 <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    dde4:	2006      	movs	r0, #6
    dde6:	4770      	bx	lr
{
    dde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    ddec:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    ddf0:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    ddf4:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    ddf6:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    ddfa:	d014      	beq.n	de26 <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    ddfc:	f3c1 1642 	ubfx	r6, r1, #5, #3
    de00:	1db2      	adds	r2, r6, #6
    de02:	f002 0707 	and.w	r7, r2, #7
    de06:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    de08:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    de0c:	f200 80ab 	bhi.w	df66 <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    de10:	4a85      	ldr	r2, [pc, #532]	; (e028 <am_hal_gpio_pinconfig+0x248>)
    de12:	5c17      	ldrb	r7, [r2, r0]
    de14:	07ff      	lsls	r7, r7, #31
    de16:	d403      	bmi.n	de20 <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    de18:	4884      	ldr	r0, [pc, #528]	; (e02c <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    de1a:	b007      	add	sp, #28
    de1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    de20:	1eb4      	subs	r4, r6, #2
    de22:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    de26:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    de2a:	2e00      	cmp	r6, #0
    de2c:	f040 8095 	bne.w	df5a <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de30:	4a7f      	ldr	r2, [pc, #508]	; (e030 <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de32:	4f80      	ldr	r7, [pc, #512]	; (e034 <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de34:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de36:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de3a:	411e      	asrs	r6, r3
    de3c:	f016 0f01 	tst.w	r6, #1
    de40:	bf0c      	ite	eq
    de42:	2600      	moveq	r6, #0
    de44:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de46:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    de48:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    de4c:	f000 8097 	beq.w	df7e <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de50:	f3c1 3341 	ubfx	r3, r1, #13, #2
    de54:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de56:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de5a:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    de5e:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    de60:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de64:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de68:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    de6c:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de70:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    de72:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    de76:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de7a:	f000 808d 	beq.w	df98 <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    de7e:	4a6e      	ldr	r2, [pc, #440]	; (e038 <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    de80:	6816      	ldr	r6, [r2, #0]
    de82:	1b8c      	subs	r4, r1, r6
    de84:	fab4 f384 	clz	r3, r4
    de88:	095f      	lsrs	r7, r3, #5
    de8a:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    de8c:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    de90:	bf04      	itt	eq
    de92:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    de96:	f367 0800 	bfieq	r8, r7, #0, #1
    de9a:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    de9c:	f3c1 2101 	ubfx	r1, r1, #8, #2
    dea0:	2902      	cmp	r1, #2
    dea2:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    dea6:	d07a      	beq.n	df9e <am_hal_gpio_pinconfig+0x1be>
    dea8:	d87f      	bhi.n	dfaa <am_hal_gpio_pinconfig+0x1ca>
    deaa:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    deac:	bf08      	it	eq
    deae:	f045 0504 	orreq.w	r5, r5, #4
    deb2:	f004 0a18 	and.w	sl, r4, #24
            break;
    deb6:	2200      	movs	r2, #0
    deb8:	4604      	mov	r4, r0
    deba:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    debc:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    dec0:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    dec4:	485d      	ldr	r0, [pc, #372]	; (e03c <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    dec6:	495e      	ldr	r1, [pc, #376]	; (e040 <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    dec8:	4f5e      	ldr	r7, [pc, #376]	; (e044 <am_hal_gpio_pinconfig+0x264>)
    deca:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    decc:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    ded0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    ded4:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    ded8:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    deda:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    dede:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    dee0:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    dee4:	f000 f902 	bl	e0ec <am_hal_interrupt_master_disable>
    dee8:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    deea:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    deee:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    def2:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    def6:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    defa:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    defc:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    df00:	9902      	ldr	r1, [sp, #8]
    df02:	9a03      	ldr	r2, [sp, #12]
    df04:	b150      	cbz	r0, df1c <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    df06:	f004 001f 	and.w	r0, r4, #31
    df0a:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    df0e:	f04f 0c01 	mov.w	ip, #1
    df12:	4c4d      	ldr	r4, [pc, #308]	; (e048 <am_hal_gpio_pinconfig+0x268>)
    df14:	fa0c f000 	lsl.w	r0, ip, r0
    df18:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    df1c:	484b      	ldr	r0, [pc, #300]	; (e04c <am_hal_gpio_pinconfig+0x26c>)
    df1e:	2473      	movs	r4, #115	; 0x73
    df20:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    df22:	f8da 4000 	ldr.w	r4, [sl]
    df26:	4034      	ands	r4, r6
    df28:	4325      	orrs	r5, r4
    df2a:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    df2e:	f859 5001 	ldr.w	r5, [r9, r1]
    df32:	402f      	ands	r7, r5
    df34:	ea47 0708 	orr.w	r7, r7, r8
    df38:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    df3c:	f85b 1003 	ldr.w	r1, [fp, r3]
    df40:	400e      	ands	r6, r1
    df42:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    df44:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    df46:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    df4a:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    df4c:	9805      	ldr	r0, [sp, #20]
    df4e:	f000 f8d1 	bl	e0f4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    df52:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    df54:	b007      	add	sp, #28
    df56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    df5a:	2e01      	cmp	r6, #1
    df5c:	d015      	beq.n	df8a <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    df5e:	2e02      	cmp	r6, #2
    df60:	d030      	beq.n	dfc4 <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    df62:	483b      	ldr	r0, [pc, #236]	; (e050 <am_hal_gpio_pinconfig+0x270>)
    df64:	e759      	b.n	de1a <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    df66:	2cc0      	cmp	r4, #192	; 0xc0
    df68:	d027      	beq.n	dfba <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    df6a:	2c20      	cmp	r4, #32
    df6c:	f47f af5b 	bne.w	de26 <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    df70:	4c2d      	ldr	r4, [pc, #180]	; (e028 <am_hal_gpio_pinconfig+0x248>)
    df72:	5c26      	ldrb	r6, [r4, r0]
    df74:	f016 0f09 	tst.w	r6, #9
    df78:	f47f af4e 	bne.w	de18 <am_hal_gpio_pinconfig+0x38>
    df7c:	e753      	b.n	de26 <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    df7e:	f3c1 4202 	ubfx	r2, r1, #16, #3
    df82:	2a07      	cmp	r2, #7
    df84:	d125      	bne.n	dfd2 <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    df86:	4833      	ldr	r0, [pc, #204]	; (e054 <am_hal_gpio_pinconfig+0x274>)
    df88:	e747      	b.n	de1a <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    df8a:	4c27      	ldr	r4, [pc, #156]	; (e028 <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    df8c:	5c26      	ldrb	r6, [r4, r0]
    df8e:	07b4      	lsls	r4, r6, #30
    df90:	d5e7      	bpl.n	df62 <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    df92:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    df96:	e74b      	b.n	de30 <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    df98:	2701      	movs	r7, #1
    df9a:	9700      	str	r7, [sp, #0]
    df9c:	e776      	b.n	de8c <am_hal_gpio_pinconfig+0xac>
    df9e:	f004 0a18 	and.w	sl, r4, #24
    dfa2:	2301      	movs	r3, #1
    dfa4:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    dfa8:	e786      	b.n	deb8 <am_hal_gpio_pinconfig+0xd8>
    dfaa:	f004 0a18 	and.w	sl, r4, #24
    dfae:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    dfb0:	f045 0504 	orr.w	r5, r5, #4
    dfb4:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    dfb8:	e77e      	b.n	deb8 <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    dfba:	2814      	cmp	r0, #20
    dfbc:	f43f af33 	beq.w	de26 <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    dfc0:	4825      	ldr	r0, [pc, #148]	; (e058 <am_hal_gpio_pinconfig+0x278>)
    dfc2:	e72a      	b.n	de1a <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    dfc4:	4a18      	ldr	r2, [pc, #96]	; (e028 <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    dfc6:	5c17      	ldrb	r7, [r2, r0]
    dfc8:	077a      	lsls	r2, r7, #29
    dfca:	d5ca      	bpl.n	df62 <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    dfcc:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    dfd0:	e72e      	b.n	de30 <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dfd2:	4c22      	ldr	r4, [pc, #136]	; (e05c <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dfd4:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dfd8:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    dfdc:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dfe0:	45b0      	cmp	r8, r6
    dfe2:	d010      	beq.n	e006 <am_hal_gpio_pinconfig+0x226>
    dfe4:	0087      	lsls	r7, r0, #2
    dfe6:	eb04 0907 	add.w	r9, r4, r7
    dfea:	f899 3001 	ldrb.w	r3, [r9, #1]
    dfee:	42b3      	cmp	r3, r6
    dff0:	d015      	beq.n	e01e <am_hal_gpio_pinconfig+0x23e>
    dff2:	f899 2002 	ldrb.w	r2, [r9, #2]
    dff6:	42b2      	cmp	r2, r6
    dff8:	d00f      	beq.n	e01a <am_hal_gpio_pinconfig+0x23a>
    dffa:	f899 4003 	ldrb.w	r4, [r9, #3]
    dffe:	42b4      	cmp	r4, r6
    e000:	d00f      	beq.n	e022 <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    e002:	4817      	ldr	r0, [pc, #92]	; (e060 <am_hal_gpio_pinconfig+0x280>)
    e004:	e709      	b.n	de1a <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    e006:	2600      	movs	r6, #0
    e008:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    e00a:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    e00c:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    e010:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    e012:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    e016:	9300      	str	r3, [sp, #0]
    e018:	e740      	b.n	de9c <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    e01a:	2602      	movs	r6, #2
    e01c:	e7f5      	b.n	e00a <am_hal_gpio_pinconfig+0x22a>
    e01e:	2601      	movs	r6, #1
    e020:	e7f3      	b.n	e00a <am_hal_gpio_pinconfig+0x22a>
    e022:	2603      	movs	r6, #3
    e024:	e7f1      	b.n	e00a <am_hal_gpio_pinconfig+0x22a>
    e026:	bf00      	nop
    e028:	0000f79c 	.word	0x0000f79c
    e02c:	08000100 	.word	0x08000100
    e030:	0000f7d0 	.word	0x0000f7d0
    e034:	0000f8cc 	.word	0x0000f8cc
    e038:	0000f794 	.word	0x0000f794
    e03c:	7ffffffc 	.word	0x7ffffffc
    e040:	400100e0 	.word	0x400100e0
    e044:	40010040 	.word	0x40010040
    e048:	400100b4 	.word	0x400100b4
    e04c:	40010000 	.word	0x40010000
    e050:	08000102 	.word	0x08000102
    e054:	08000103 	.word	0x08000103
    e058:	08000101 	.word	0x08000101
    e05c:	0000f804 	.word	0x0000f804
    e060:	08000104 	.word	0x08000104

0000e064 <am_hal_gpio_state_write>:
{
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    e064:	2831      	cmp	r0, #49	; 0x31
    e066:	d901      	bls.n	e06c <am_hal_gpio_state_write+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e068:	2005      	movs	r0, #5
    e06a:	4770      	bx	lr
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
    e06c:	2905      	cmp	r1, #5
    e06e:	d901      	bls.n	e074 <am_hal_gpio_state_write+0x10>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    e070:	2006      	movs	r0, #6
    e072:	4770      	bx	lr
{
    e074:	b570      	push	{r4, r5, r6, lr}
    }
#endif // AM_HAL_ENABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e076:	f000 031f 	and.w	r3, r0, #31
{
    e07a:	b082      	sub	sp, #8
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    e07c:	08c0      	lsrs	r0, r0, #3
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e07e:	2201      	movs	r2, #1
    e080:	460d      	mov	r5, r1
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    e082:	f000 0404 	and.w	r4, r0, #4
    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    e086:	fa02 f603 	lsl.w	r6, r2, r3

    AM_CRITICAL_BEGIN;
    e08a:	f000 f82f 	bl	e0ec <am_hal_interrupt_master_disable>

#if AM_CMSIS_REGS
    ui32Off /= 4;   // 0 or 1 for ptr arithmetic
    switch ( eWriteType )
    e08e:	1e69      	subs	r1, r5, #1
    AM_CRITICAL_BEGIN;
    e090:	9001      	str	r0, [sp, #4]
    switch ( eWriteType )
    e092:	2904      	cmp	r1, #4
    e094:	d817      	bhi.n	e0c6 <am_hal_gpio_state_write+0x62>
    e096:	e8df f001 	tbb	[pc, r1]
    e09a:	0e13      	.short	0x0e13
    e09c:	030b      	.short	0x030b
    e09e:	19          	.byte	0x19
    e09f:	00          	.byte	0x00
            break;
        case AM_HAL_GPIO_OUTPUT_TOGGLE:             // Toggle the GPIO value.
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
            break;
        case AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE:    // Enable  a tri-state GPIO.
            AM_REGVAL(&GPIO->ENSA + ui32Off) = ui32Mask;
    e0a0:	4d0d      	ldr	r5, [pc, #52]	; (e0d8 <am_hal_gpio_state_write+0x74>)
    e0a2:	5166      	str	r6, [r4, r5]
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
            break;
    }
#endif // AM_CMSIS_REGS

    AM_CRITICAL_END;
    e0a4:	9801      	ldr	r0, [sp, #4]
    e0a6:	f000 f825 	bl	e0f4 <am_hal_interrupt_master_set>

    return ui32Return;
    e0aa:	2000      	movs	r0, #0
} // am_hal_gpio_state_write()
    e0ac:	b002      	add	sp, #8
    e0ae:	bd70      	pop	{r4, r5, r6, pc}
            AM_REGVAL(&GPIO->ENCA + ui32Off) = ui32Mask;
    e0b0:	4b0a      	ldr	r3, [pc, #40]	; (e0dc <am_hal_gpio_state_write+0x78>)
    e0b2:	50e6      	str	r6, [r4, r3]
            break;
    e0b4:	e7f6      	b.n	e0a4 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
    e0b6:	480a      	ldr	r0, [pc, #40]	; (e0e0 <am_hal_gpio_state_write+0x7c>)
    e0b8:	5822      	ldr	r2, [r4, r0]
    e0ba:	4072      	eors	r2, r6
    e0bc:	5022      	str	r2, [r4, r0]
            break;
    e0be:	e7f1      	b.n	e0a4 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTSA + ui32Off) = ui32Mask;
    e0c0:	4908      	ldr	r1, [pc, #32]	; (e0e4 <am_hal_gpio_state_write+0x80>)
    e0c2:	5066      	str	r6, [r4, r1]
            break;
    e0c4:	e7ee      	b.n	e0a4 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->WTCA + ui32Off) = ui32Mask;
    e0c6:	4d08      	ldr	r5, [pc, #32]	; (e0e8 <am_hal_gpio_state_write+0x84>)
    e0c8:	5166      	str	r6, [r4, r5]
            break;
    e0ca:	e7eb      	b.n	e0a4 <am_hal_gpio_state_write+0x40>
            AM_REGVAL(&GPIO->ENCA + ui32Off) ^= ui32Mask;
    e0cc:	4803      	ldr	r0, [pc, #12]	; (e0dc <am_hal_gpio_state_write+0x78>)
    e0ce:	5823      	ldr	r3, [r4, r0]
    e0d0:	4073      	eors	r3, r6
    e0d2:	5023      	str	r3, [r4, r0]
            break;
    e0d4:	e7e6      	b.n	e0a4 <am_hal_gpio_state_write+0x40>
    e0d6:	bf00      	nop
    e0d8:	400100a8 	.word	0x400100a8
    e0dc:	400100b4 	.word	0x400100b4
    e0e0:	40010088 	.word	0x40010088
    e0e4:	40010090 	.word	0x40010090
    e0e8:	40010098 	.word	0x40010098

0000e0ec <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    e0ec:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    e0f0:	b672      	cpsid	i
    __asm("    bx lr");
    e0f2:	4770      	bx	lr

0000e0f4 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    e0f4:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    e0f8:	4770      	bx	lr
    e0fa:	bf00      	nop

0000e0fc <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    e0fc:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    e0fe:	4b24      	ldr	r3, [pc, #144]	; (e190 <am_hal_itm_disable+0x94>)
    e100:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    e104:	b9b0      	cbnz	r0, e134 <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    e106:	4923      	ldr	r1, [pc, #140]	; (e194 <am_hal_itm_disable+0x98>)
    e108:	68ca      	ldr	r2, [r1, #12]
    e10a:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    e10e:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    e110:	68cb      	ldr	r3, [r1, #12]
    e112:	01da      	lsls	r2, r3, #7
    e114:	d5fc      	bpl.n	e110 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    e116:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    e11a:	481f      	ldr	r0, [pc, #124]	; (e198 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    e11c:	4a1f      	ldr	r2, [pc, #124]	; (e19c <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    e11e:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    e122:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    e124:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    e128:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    e12c:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    e130:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    e134:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    e138:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    e13c:	021b      	lsls	r3, r3, #8
    e13e:	d4fb      	bmi.n	e138 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e140:	f240 20f7 	movw	r0, #759	; 0x2f7
    e144:	f7ff fd12 	bl	db6c <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    e148:	4813      	ldr	r0, [pc, #76]	; (e198 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    e14a:	4915      	ldr	r1, [pc, #84]	; (e1a0 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    e14c:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    e150:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    e154:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    e156:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    e15a:	f022 0401 	bic.w	r4, r2, #1
    e15e:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    e162:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    e166:	420b      	tst	r3, r1
    e168:	d1fb      	bne.n	e162 <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    e16a:	3801      	subs	r0, #1
    e16c:	d1f3      	bne.n	e156 <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    e16e:	4909      	ldr	r1, [pc, #36]	; (e194 <am_hal_itm_disable+0x98>)
    e170:	68ca      	ldr	r2, [r1, #12]
    e172:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    e176:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    e178:	68cb      	ldr	r3, [r1, #12]
    e17a:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    e17e:	d1fb      	bne.n	e178 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    e180:	4903      	ldr	r1, [pc, #12]	; (e190 <am_hal_itm_disable+0x94>)
    e182:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    e186:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    e18a:	2a00      	cmp	r2, #0
    e18c:	d1fb      	bne.n	e186 <am_hal_itm_disable+0x8a>
}
    e18e:	bd10      	pop	{r4, pc}
    e190:	40020000 	.word	0x40020000
    e194:	e000edf0 	.word	0xe000edf0
    e198:	c5acce55 	.word	0xc5acce55
    e19c:	00150511 	.word	0x00150511
    e1a0:	00800001 	.word	0x00800001

0000e1a4 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    e1a4:	b141      	cbz	r1, e1b8 <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    e1a6:	2801      	cmp	r0, #1
{
    e1a8:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    e1aa:	d03a      	beq.n	e222 <am_hal_mcuctrl_info_get+0x7e>
    e1ac:	d322      	bcc.n	e1f4 <am_hal_mcuctrl_info_get+0x50>
    e1ae:	2802      	cmp	r0, #2
    e1b0:	d004      	beq.n	e1bc <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    e1b2:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    e1b4:	bcf0      	pop	{r4, r5, r6, r7}
    e1b6:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    e1b8:	2006      	movs	r0, #6
    e1ba:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    e1bc:	4a41      	ldr	r2, [pc, #260]	; (e2c4 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    e1be:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    e1c0:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    e1c4:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    e1c6:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    e1ca:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    e1ce:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    e1d2:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    e1d4:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    e1d6:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    e1d8:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    e1dc:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    e1de:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    e1e2:	4334      	orrs	r4, r6
    e1e4:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    e1e6:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    e1ea:	4310      	orrs	r0, r2
    e1ec:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    e1ee:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    e1f0:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    e1f2:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    e1f4:	4c33      	ldr	r4, [pc, #204]	; (e2c4 <am_hal_mcuctrl_info_get+0x120>)
    e1f6:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    e1f8:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    e1fc:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    e200:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    e202:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    e204:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    e208:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    e20c:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    e20e:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    e210:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    e214:	f004 0501 	and.w	r5, r4, #1
    e218:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    e21a:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    e21c:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    e21e:	bcf0      	pop	{r4, r5, r6, r7}
    e220:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    e222:	4a28      	ldr	r2, [pc, #160]	; (e2c4 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    e224:	4c28      	ldr	r4, [pc, #160]	; (e2c8 <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    e226:	6813      	ldr	r3, [r2, #0]
    e228:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    e22a:	6850      	ldr	r0, [r2, #4]
    e22c:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    e22e:	6897      	ldr	r7, [r2, #8]
    e230:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    e232:	68d6      	ldr	r6, [r2, #12]
    e234:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    e236:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    e238:	4824      	ldr	r0, [pc, #144]	; (e2cc <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    e23a:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    e23c:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    e240:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    e244:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    e246:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e24a:	4a21      	ldr	r2, [pc, #132]	; (e2d0 <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    e24c:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    e250:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    e252:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    e256:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    e258:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    e25a:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e25c:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    e260:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    e264:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    e266:	f000 040f 	and.w	r4, r0, #15
    e26a:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    e26e:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    e270:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    e274:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    e278:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    e27c:	f007 0c0f 	and.w	ip, r7, #15
    e280:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    e284:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    e286:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    e28a:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    e28e:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    e292:	f3c5 1703 	ubfx	r7, r5, #4, #4
    e296:	433b      	orrs	r3, r7
    e298:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    e29a:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    e29e:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    e2a2:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e2a6:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    e2aa:	b2e5      	uxtb	r5, r4
    e2ac:	042b      	lsls	r3, r5, #16
    e2ae:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e2b2:	b2d6      	uxtb	r6, r2
    e2b4:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    e2b6:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    e2b8:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    e2bc:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    e2be:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    e2c0:	bcf0      	pop	{r4, r5, r6, r7}
    e2c2:	4770      	bx	lr
    e2c4:	40020000 	.word	0x40020000
    e2c8:	0000f900 	.word	0x0000f900
    e2cc:	0000f940 	.word	0x0000f940
    e2d0:	f0000f00 	.word	0xf0000f00

0000e2d4 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e2d4:	b570      	push	{r4, r5, r6, lr}
    e2d6:	b082      	sub	sp, #8
    e2d8:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    e2da:	f7ff ff07 	bl	e0ec <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e2de:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e2e2:	008c      	lsls	r4, r1, #2
    e2e4:	4e0e      	ldr	r6, [pc, #56]	; (e320 <am_hal_pwrctrl_periph_enable+0x4c>)
    e2e6:	4d0f      	ldr	r5, [pc, #60]	; (e324 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    e2e8:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e2ea:	592a      	ldr	r2, [r5, r4]
    e2ec:	68b3      	ldr	r3, [r6, #8]
    e2ee:	4313      	orrs	r3, r2
    e2f0:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    e2f2:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e2f4:	442c      	add	r4, r5
    AM_CRITICAL_END
    e2f6:	f7ff fefd 	bl	e0f4 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e2fa:	2077      	movs	r0, #119	; 0x77
    e2fc:	f7ff fc36 	bl	db6c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e300:	69b0      	ldr	r0, [r6, #24]
    e302:	6864      	ldr	r4, [r4, #4]
    e304:	4220      	tst	r0, r4
    e306:	d103      	bne.n	e310 <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e308:	2077      	movs	r0, #119	; 0x77
    e30a:	f7ff fc2f 	bl	db6c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    e30e:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    e310:	4903      	ldr	r1, [pc, #12]	; (e320 <am_hal_pwrctrl_periph_enable+0x4c>)
    e312:	698d      	ldr	r5, [r1, #24]
    e314:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    e316:	bf0c      	ite	eq
    e318:	2001      	moveq	r0, #1
    e31a:	2000      	movne	r0, #0
    e31c:	b002      	add	sp, #8
    e31e:	bd70      	pop	{r4, r5, r6, pc}
    e320:	40021000 	.word	0x40021000
    e324:	0000fae8 	.word	0x0000fae8

0000e328 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    e328:	b570      	push	{r4, r5, r6, lr}
    e32a:	b082      	sub	sp, #8
    e32c:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    e32e:	f7ff fedd 	bl	e0ec <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e332:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    e336:	008c      	lsls	r4, r1, #2
    e338:	4e0f      	ldr	r6, [pc, #60]	; (e378 <am_hal_pwrctrl_periph_disable+0x50>)
    e33a:	4d10      	ldr	r5, [pc, #64]	; (e37c <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    e33c:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    e33e:	68b3      	ldr	r3, [r6, #8]
    e340:	592a      	ldr	r2, [r5, r4]
    e342:	ea23 0002 	bic.w	r0, r3, r2
    e346:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    e348:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e34a:	442c      	add	r4, r5
    AM_CRITICAL_END
    e34c:	f7ff fed2 	bl	e0f4 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e350:	2077      	movs	r0, #119	; 0x77
    e352:	f7ff fc0b 	bl	db6c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e356:	69b1      	ldr	r1, [r6, #24]
    e358:	6864      	ldr	r4, [r4, #4]
    e35a:	4221      	tst	r1, r4
    e35c:	d003      	beq.n	e366 <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    e35e:	2077      	movs	r0, #119	; 0x77
    e360:	f7ff fc04 	bl	db6c <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e364:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    e366:	4d04      	ldr	r5, [pc, #16]	; (e378 <am_hal_pwrctrl_periph_disable+0x50>)
    e368:	69ae      	ldr	r6, [r5, #24]
    e36a:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    e36c:	bf14      	ite	ne
    e36e:	2001      	movne	r0, #1
    e370:	2000      	moveq	r0, #0
    e372:	b002      	add	sp, #8
    e374:	bd70      	pop	{r4, r5, r6, pc}
    e376:	bf00      	nop
    e378:	40021000 	.word	0x40021000
    e37c:	0000fae8 	.word	0x0000fae8

0000e380 <am_hal_pwrctrl_memory_enable>:
//  Enable a configuration of memory.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_memory_enable(am_hal_pwrctrl_mem_e eMemConfig)
{
    e380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if 0
    uint32_t ui32MemEventMask;
#endif
// #### INTERNAL END ####

    ui32MemEnMask     =  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEnable;
    e384:	ea4f 0980 	mov.w	r9, r0, lsl #2
    e388:	eb09 0300 	add.w	r3, r9, r0
    e38c:	4f1e      	ldr	r7, [pc, #120]	; (e408 <am_hal_pwrctrl_memory_enable+0x88>)
{
    e38e:	4604      	mov	r4, r0
    ui32MemEnMask     =  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEnable;
    e390:	0098      	lsls	r0, r3, #2
    e392:	183a      	adds	r2, r7, r0
    e394:	583d      	ldr	r5, [r7, r0]
#if 0
    ui32MemEventMask  = am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryEvent;
#endif
// #### INTERNAL END ####
    ui32MemRegionMask = am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryMask;
    ui32MemStatusMask = am_hal_pwrctrl_memory_control[eMemConfig].ui32StatusMask;
    e396:	6916      	ldr	r6, [r2, #16]
    //
    // Note that a deliberate disable step using a disable mask is taken here
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    e398:	43eb      	mvns	r3, r5
    e39a:	d126      	bne.n	e3ea <am_hal_pwrctrl_memory_enable+0x6a>
// #### INTERNAL END ####

    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    e39c:	b965      	cbnz	r5, e3b8 <am_hal_pwrctrl_memory_enable+0x38>
    e39e:	444c      	add	r4, r9
    e3a0:	eb07 0c84 	add.w	ip, r7, r4, lsl #2
    e3a4:	f8dc 5004 	ldr.w	r5, [ip, #4]

    //
    // Return status based on whether the power control memory status has reached the desired state.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e3a8:	4918      	ldr	r1, [pc, #96]	; (e40c <am_hal_pwrctrl_memory_enable+0x8c>)
    e3aa:	694a      	ldr	r2, [r1, #20]
    e3ac:	4032      	ands	r2, r6
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    e3ae:	1b50      	subs	r0, r2, r5
    e3b0:	bf18      	it	ne
    e3b2:	2001      	movne	r0, #1
    e3b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        PWRCTRL->MEMPWREN |= ui32MemEnMask;
    e3b8:	f8df 8050 	ldr.w	r8, [pc, #80]	; e40c <am_hal_pwrctrl_memory_enable+0x8c>
    e3bc:	f8d8 0010 	ldr.w	r0, [r8, #16]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e3c0:	444c      	add	r4, r9
        PWRCTRL->MEMPWREN |= ui32MemEnMask;
    e3c2:	4305      	orrs	r5, r0
    e3c4:	f8c8 5010 	str.w	r5, [r8, #16]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e3c8:	eb07 0484 	add.w	r4, r7, r4, lsl #2
            am_hal_flash_delay(FLASH_CYCLES_US(10));
    e3cc:	2077      	movs	r0, #119	; 0x77
    e3ce:	f7ff fbcd 	bl	db6c <am_hal_flash_delay>
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e3d2:	f8d8 7014 	ldr.w	r7, [r8, #20]
                  am_hal_pwrctrl_memory_control[eMemConfig].ui32MemoryStatus )
    e3d6:	6865      	ldr	r5, [r4, #4]
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e3d8:	4037      	ands	r7, r6
    e3da:	42af      	cmp	r7, r5
    e3dc:	d0e4      	beq.n	e3a8 <am_hal_pwrctrl_memory_enable+0x28>
            am_hal_flash_delay(FLASH_CYCLES_US(10));
    e3de:	2077      	movs	r0, #119	; 0x77
    e3e0:	f7ff fbc4 	bl	db6c <am_hal_flash_delay>
            if ( (PWRCTRL->MEMPWRSTATUS & ui32MemStatusMask) ==
    e3e4:	f8d8 3014 	ldr.w	r3, [r8, #20]
    e3e8:	e7de      	b.n	e3a8 <am_hal_pwrctrl_memory_enable+0x28>
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e3ea:	68d0      	ldr	r0, [r2, #12]
        PWRCTRL->MEMPWREN &=
    e3ec:	4907      	ldr	r1, [pc, #28]	; (e40c <am_hal_pwrctrl_memory_enable+0x8c>)
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e3ee:	4003      	ands	r3, r0
        PWRCTRL->MEMPWREN &=
    e3f0:	690a      	ldr	r2, [r1, #16]
            ~(ui32MemDisMask & ui32MemRegionMask)                                   |
    e3f2:	f242 0801 	movw	r8, #8193	; 0x2001
    e3f6:	ea68 0303 	orn	r3, r8, r3
        PWRCTRL->MEMPWREN &=
    e3fa:	4013      	ands	r3, r2
    e3fc:	610b      	str	r3, [r1, #16]
        am_hal_flash_delay(FLASH_CYCLES_US(1));
    e3fe:	2001      	movs	r0, #1
    e400:	f7ff fbb4 	bl	db6c <am_hal_flash_delay>
    e404:	e7ca      	b.n	e39c <am_hal_pwrctrl_memory_enable+0x1c>
    e406:	bf00      	nop
    e408:	0000f980 	.word	0x0000f980
    e40c:	40021000 	.word	0x40021000

0000e410 <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    e410:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e412:	4c1b      	ldr	r4, [pc, #108]	; (e480 <am_hal_pwrctrl_low_power_init+0x70>)
    e414:	69a3      	ldr	r3, [r4, #24]
    e416:	05db      	lsls	r3, r3, #23
{
    e418:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    e41a:	d502      	bpl.n	e422 <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    e41c:	2000      	movs	r0, #0
}
    e41e:	b003      	add	sp, #12
    e420:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e422:	4d18      	ldr	r5, [pc, #96]	; (e484 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    e424:	4918      	ldr	r1, [pc, #96]	; (e488 <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e426:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    e428:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    e42a:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    e42c:	461a      	mov	r2, r3
    e42e:	9000      	str	r0, [sp, #0]
    e430:	f242 7010 	movw	r0, #10000	; 0x2710
    e434:	f7ff fb9e 	bl	db74 <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    e438:	b110      	cbz	r0, e440 <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    e43a:	2004      	movs	r0, #4
}
    e43c:	b003      	add	sp, #12
    e43e:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    e440:	6821      	ldr	r1, [r4, #0]
    e442:	f041 0201 	orr.w	r2, r1, #1
    e446:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    e448:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e44a:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    e44e:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    e450:	68ec      	ldr	r4, [r5, #12]
    e452:	b2e2      	uxtb	r2, r4
    e454:	2a11      	cmp	r2, #17
    e456:	d1e1      	bne.n	e41c <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    e458:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    e45c:	f360 5356 	bfi	r3, r0, #21, #2
    e460:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    e464:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    e468:	240f      	movs	r4, #15
    e46a:	f364 118b 	bfi	r1, r4, #6, #6
    e46e:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    e472:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    e476:	f364 0205 	bfi	r2, r4, #0, #6
    e47a:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    e47e:	e7ce      	b.n	e41e <am_hal_pwrctrl_low_power_init+0xe>
    e480:	40021000 	.word	0x40021000
    e484:	40020000 	.word	0x40020000
    e488:	40020018 	.word	0x40020018

0000e48c <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e48c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    e490:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    e492:	68d3      	ldr	r3, [r2, #12]
    e494:	bf0c      	ite	eq
    e496:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    e49a:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    e49e:	60d3      	str	r3, [r2, #12]
    e4a0:	4770      	bx	lr
    e4a2:	bf00      	nop

0000e4a4 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    e4a4:	4a03      	ldr	r2, [pc, #12]	; (e4b4 <am_hal_rtc_osc_disable+0x10>)
    e4a6:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    e4aa:	f043 0010 	orr.w	r0, r3, #16
    e4ae:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    e4b2:	4770      	bx	lr
    e4b4:	40004200 	.word	0x40004200

0000e4b8 <am_hal_uart_initialize>:
am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle)
{
    //
    // Check that the request module is in range.
    //
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    e4b8:	2801      	cmp	r0, #1
    e4ba:	d901      	bls.n	e4c0 <am_hal_uart_initialize+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e4bc:	2005      	movs	r0, #5
    e4be:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    e4c0:	b169      	cbz	r1, e4de <am_hal_uart_initialize+0x26>
{
    e4c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    e4c4:	2264      	movs	r2, #100	; 0x64
    e4c6:	4e0e      	ldr	r6, [pc, #56]	; (e500 <am_hal_uart_initialize+0x48>)
    e4c8:	fb02 f200 	mul.w	r2, r2, r0
    e4cc:	18b4      	adds	r4, r6, r2
    e4ce:	4603      	mov	r3, r0
    e4d0:	78e0      	ldrb	r0, [r4, #3]
    e4d2:	f3c0 0700 	ubfx	r7, r0, #0, #1
    e4d6:	b2fd      	uxtb	r5, r7
    e4d8:	b11d      	cbz	r5, e4e2 <am_hal_uart_initialize+0x2a>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    e4da:	2007      	movs	r0, #7

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_initialize()
    e4dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return AM_HAL_STATUS_INVALID_ARG;
    e4de:	2006      	movs	r0, #6
    e4e0:	4770      	bx	lr
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    e4e2:	f040 0001 	orr.w	r0, r0, #1
    e4e6:	70e0      	strb	r0, [r4, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    e4e8:	58b0      	ldr	r0, [r6, r2]
    e4ea:	f8df e018 	ldr.w	lr, [pc, #24]	; e504 <am_hal_uart_initialize+0x4c>
    e4ee:	f36e 0017 	bfi	r0, lr, #0, #24
    e4f2:	50b0      	str	r0, [r6, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    e4f4:	6263      	str	r3, [r4, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    e4f6:	7127      	strb	r7, [r4, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    e4f8:	6625      	str	r5, [r4, #96]	; 0x60
    return AM_HAL_STATUS_SUCCESS;
    e4fa:	4628      	mov	r0, r5
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    e4fc:	600c      	str	r4, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    e4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e500:	10001144 	.word	0x10001144
    e504:	00ea9e06 	.word	0x00ea9e06

0000e508 <am_hal_uart_deinitialize>:
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *)pHandle;

    //
    // Check the handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e508:	b128      	cbz	r0, e516 <am_hal_uart_deinitialize+0xe>
    e50a:	6803      	ldr	r3, [r0, #0]
    e50c:	4a07      	ldr	r2, [pc, #28]	; (e52c <am_hal_uart_deinitialize+0x24>)
    e50e:	f023 417e 	bic.w	r1, r3, #4261412864	; 0xfe000000
    e512:	4291      	cmp	r1, r2
    e514:	d001      	beq.n	e51a <am_hal_uart_deinitialize+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e516:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_deinitialize()
    e518:	4770      	bx	lr
    pState->prefix.s.bInit = false;
    e51a:	78c2      	ldrb	r2, [r0, #3]
    pState->ui32Module = 0;
    e51c:	2300      	movs	r3, #0
    pState->prefix.s.bInit = false;
    e51e:	f36f 0200 	bfc	r2, #0, #1
    e522:	70c2      	strb	r2, [r0, #3]
    pState->ui32Module = 0;
    e524:	6243      	str	r3, [r0, #36]	; 0x24
    pState->sRegState.bValid = false;
    e526:	7103      	strb	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    e528:	4618      	mov	r0, r3
    e52a:	4770      	bx	lr
    e52c:	01ea9e06 	.word	0x01ea9e06

0000e530 <am_hal_uart_power_control>:
//*****************************************************************************
uint32_t
am_hal_uart_power_control(void *pHandle,
                          am_hal_sysctrl_power_state_e ePowerState,
                          bool bRetainState)
{
    e530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                                 ui32Module));

    //
    // Check to make sure this is a valid handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e534:	6804      	ldr	r4, [r0, #0]
    e536:	4b36      	ldr	r3, [pc, #216]	; (e610 <am_hal_uart_power_control+0xe0>)
    e538:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    e53c:	429c      	cmp	r4, r3
{
    e53e:	b084      	sub	sp, #16
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e540:	d003      	beq.n	e54a <am_hal_uart_power_control+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e542:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_power_control()
    e544:	b004      	add	sp, #16
    e546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t ui32Module = pState->ui32Module;
    e54a:	6a47      	ldr	r7, [r0, #36]	; 0x24
    e54c:	4605      	mov	r5, r0
    am_hal_pwrctrl_periph_e eUARTPowerModule = ((am_hal_pwrctrl_periph_e)
    e54e:	f107 0008 	add.w	r0, r7, #8
    e552:	460e      	mov	r6, r1
    e554:	fa5f f880 	uxtb.w	r8, r0
    switch (ePowerState)
    e558:	b181      	cbz	r1, e57c <am_hal_uart_power_control+0x4c>
    e55a:	2902      	cmp	r1, #2
    e55c:	d80c      	bhi.n	e578 <am_hal_uart_power_control+0x48>
            if (bRetainState)
    e55e:	b992      	cbnz	r2, e586 <am_hal_uart_power_control+0x56>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

#if AM_CMSIS_REGS
    UARTn(ui32Module)->IEC = ui32IntMask;
    e560:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    e564:	341c      	adds	r4, #28
    e566:	0325      	lsls	r5, r4, #12
    e568:	f04f 31ff 	mov.w	r1, #4294967295
    e56c:	6469      	str	r1, [r5, #68]	; 0x44
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
    e56e:	4640      	mov	r0, r8
    e570:	f7ff feda 	bl	e328 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    e574:	2000      	movs	r0, #0
            break;
    e576:	e7e5      	b.n	e544 <am_hal_uart_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    e578:	2006      	movs	r0, #6
    e57a:	e7e3      	b.n	e544 <am_hal_uart_power_control+0x14>
            if (bRetainState && !pState->sRegState.bValid)
    e57c:	b322      	cbz	r2, e5c8 <am_hal_uart_power_control+0x98>
    e57e:	792a      	ldrb	r2, [r5, #4]
    e580:	bb42      	cbnz	r2, e5d4 <am_hal_uart_power_control+0xa4>
                return AM_HAL_STATUS_INVALID_OPERATION;
    e582:	2007      	movs	r0, #7
    e584:	e7de      	b.n	e544 <am_hal_uart_power_control+0x14>
                AM_CRITICAL_BEGIN
    e586:	f7ff fdb1 	bl	e0ec <am_hal_interrupt_master_disable>
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e58a:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e58e:	311c      	adds	r1, #28
    e590:	030f      	lsls	r7, r1, #12
                AM_CRITICAL_BEGIN
    e592:	9003      	str	r0, [sp, #12]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e594:	6a3a      	ldr	r2, [r7, #32]
    e596:	60aa      	str	r2, [r5, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
    e598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e59a:	60eb      	str	r3, [r5, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
    e59c:	6abe      	ldr	r6, [r7, #40]	; 0x28
    e59e:	612e      	str	r6, [r5, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
    e5a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e5a2:	6168      	str	r0, [r5, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
    e5a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e5a6:	61a9      	str	r1, [r5, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
    e5a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e5aa:	61ea      	str	r2, [r5, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
    e5ac:	6bbf      	ldr	r7, [r7, #56]	; 0x38
    e5ae:	622f      	str	r7, [r5, #32]
                pState->sRegState.bValid = true;
    e5b0:	2301      	movs	r3, #1
                AM_CRITICAL_END
    e5b2:	9803      	ldr	r0, [sp, #12]
                pState->sRegState.bValid = true;
    e5b4:	712b      	strb	r3, [r5, #4]
                AM_CRITICAL_END
    e5b6:	f7ff fd9d 	bl	e0f4 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5ba:	682e      	ldr	r6, [r5, #0]
    e5bc:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e5c0:	42a0      	cmp	r0, r4
    e5c2:	d1d4      	bne.n	e56e <am_hal_uart_power_control+0x3e>
    uint32_t ui32Module = pState->ui32Module;
    e5c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    e5c6:	e7cb      	b.n	e560 <am_hal_uart_power_control+0x30>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e5c8:	4640      	mov	r0, r8
    e5ca:	9201      	str	r2, [sp, #4]
    e5cc:	f7ff fe82 	bl	e2d4 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    e5d0:	9801      	ldr	r0, [sp, #4]
    e5d2:	e7b7      	b.n	e544 <am_hal_uart_power_control+0x14>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e5d4:	4640      	mov	r0, r8
    e5d6:	f7ff fe7d 	bl	e2d4 <am_hal_pwrctrl_periph_enable>
                AM_CRITICAL_BEGIN
    e5da:	f7ff fd87 	bl	e0ec <am_hal_interrupt_master_disable>
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e5de:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    e5e2:	331c      	adds	r3, #28
    e5e4:	031f      	lsls	r7, r3, #12
    e5e6:	68ac      	ldr	r4, [r5, #8]
                AM_CRITICAL_BEGIN
    e5e8:	9002      	str	r0, [sp, #8]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e5ea:	623c      	str	r4, [r7, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
    e5ec:	68e9      	ldr	r1, [r5, #12]
    e5ee:	6279      	str	r1, [r7, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
    e5f0:	6928      	ldr	r0, [r5, #16]
    e5f2:	62b8      	str	r0, [r7, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
    e5f4:	696a      	ldr	r2, [r5, #20]
    e5f6:	62fa      	str	r2, [r7, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
    e5f8:	69ab      	ldr	r3, [r5, #24]
    e5fa:	633b      	str	r3, [r7, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
    e5fc:	69ec      	ldr	r4, [r5, #28]
    e5fe:	637c      	str	r4, [r7, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
    e600:	6a29      	ldr	r1, [r5, #32]
    e602:	63b9      	str	r1, [r7, #56]	; 0x38
                AM_CRITICAL_END
    e604:	9802      	ldr	r0, [sp, #8]
                pState->sRegState.bValid = false;
    e606:	712e      	strb	r6, [r5, #4]
                AM_CRITICAL_END
    e608:	f7ff fd74 	bl	e0f4 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    e60c:	4630      	mov	r0, r6
    e60e:	e799      	b.n	e544 <am_hal_uart_power_control+0x14>
    e610:	01ea9e06 	.word	0x01ea9e06

0000e614 <am_hal_uart_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e614:	6803      	ldr	r3, [r0, #0]
    e616:	4a69      	ldr	r2, [pc, #420]	; (e7bc <am_hal_uart_configure+0x1a8>)
    e618:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    e61c:	4594      	cmp	ip, r2
    e61e:	d001      	beq.n	e624 <am_hal_uart_configure+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e620:	2002      	movs	r0, #2
    e622:	4770      	bx	lr
{
    e624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t ui32Module = pState->ui32Module;
    e628:	6a46      	ldr	r6, [r0, #36]	; 0x24
{
    e62a:	b084      	sub	sp, #16
    e62c:	460d      	mov	r5, r1
    e62e:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    e630:	f7ff fd5c 	bl	e0ec <am_hal_interrupt_master_disable>
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e634:	f506 2180 	add.w	r1, r6, #262144	; 0x40000
    e638:	311c      	adds	r1, #28
    e63a:	030f      	lsls	r7, r1, #12
    AM_CRITICAL_BEGIN
    e63c:	9001      	str	r0, [sp, #4]
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e63e:	6b38      	ldr	r0, [r7, #48]	; 0x30
    e640:	f040 0208 	orr.w	r2, r0, #8
    e644:	633a      	str	r2, [r7, #48]	; 0x30
    UARTn(ui32Module)->CR |= _VAL2FLD(UART0_CR_CLKSEL, UART0_CR_CLKSEL_24MHZ);
    e646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e648:	f043 0610 	orr.w	r6, r3, #16
    e64c:	633e      	str	r6, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e64e:	9801      	ldr	r0, [sp, #4]
    e650:	f7ff fd50 	bl	e0f4 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    e654:	f7ff fd4a 	bl	e0ec <am_hal_interrupt_master_disable>
    e658:	9002      	str	r0, [sp, #8]
    UARTn(ui32Module)->CR &=
    e65a:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e65c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
    e660:	f020 0201 	bic.w	r2, r0, #1
    e664:	633a      	str	r2, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e666:	9802      	ldr	r0, [sp, #8]
    e668:	f7ff fd44 	bl	e0f4 <am_hal_interrupt_master_set>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e66e:	f3c3 1802 	ubfx	r8, r3, #4, #3
    e672:	f108 36ff 	add.w	r6, r8, #4294967295
    e676:	2e03      	cmp	r6, #3
    e678:	d846      	bhi.n	e708 <am_hal_uart_configure+0xf4>
    e67a:	e8df f006 	tbb	[pc, r6]
    e67e:	020e      	.short	0x020e
    e680:	1114      	.short	0x1114
    e682:	494f      	ldr	r1, [pc, #316]	; (e7c0 <am_hal_uart_configure+0x1ac>)
            ui32UartClkFreq = 12000000;
    e684:	484f      	ldr	r0, [pc, #316]	; (e7c4 <am_hal_uart_configure+0x1b0>)
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    e686:	682a      	ldr	r2, [r5, #0]
    e688:	0116      	lsls	r6, r2, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    e68a:	fbb0 f3f6 	udiv	r3, r0, r6
    if (ui32IntegerDivisor == 0)
    e68e:	b96b      	cbnz	r3, e6ac <am_hal_uart_configure+0x98>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    e690:	484d      	ldr	r0, [pc, #308]	; (e7c8 <am_hal_uart_configure+0x1b4>)
        *pui32ActualBaud = 0;
    e692:	6623      	str	r3, [r4, #96]	; 0x60
} // am_hal_uart_configure()
    e694:	b004      	add	sp, #16
    e696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e69a:	494c      	ldr	r1, [pc, #304]	; (e7cc <am_hal_uart_configure+0x1b8>)
            ui32UartClkFreq = 24000000;
    e69c:	484c      	ldr	r0, [pc, #304]	; (e7d0 <am_hal_uart_configure+0x1bc>)
    e69e:	e7f2      	b.n	e686 <am_hal_uart_configure+0x72>
    e6a0:	494c      	ldr	r1, [pc, #304]	; (e7d4 <am_hal_uart_configure+0x1c0>)
            ui32UartClkFreq = 3000000;
    e6a2:	484d      	ldr	r0, [pc, #308]	; (e7d8 <am_hal_uart_configure+0x1c4>)
    e6a4:	e7ef      	b.n	e686 <am_hal_uart_configure+0x72>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e6a6:	494d      	ldr	r1, [pc, #308]	; (e7dc <am_hal_uart_configure+0x1c8>)
            ui32UartClkFreq = 6000000;
    e6a8:	484d      	ldr	r0, [pc, #308]	; (e7e0 <am_hal_uart_configure+0x1cc>)
    e6aa:	e7ec      	b.n	e686 <am_hal_uart_configure+0x72>
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    e6ac:	fbb1 f1f6 	udiv	r1, r1, r6
    e6b0:	eba1 1283 	sub.w	r2, r1, r3, lsl #6
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e6b4:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e6b6:	eb02 1603 	add.w	r6, r2, r3, lsl #4
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e6ba:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e6bc:	fbb0 f0f6 	udiv	r0, r0, r6
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    e6c0:	62ba      	str	r2, [r7, #40]	; 0x28
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e6c2:	6620      	str	r0, [r4, #96]	; 0x60
    UARTn(ui32Module)->CR   |= psConfig->ui32FlowControl;
    e6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e6c6:	6929      	ldr	r1, [r5, #16]
    e6c8:	430b      	orrs	r3, r1
    e6ca:	633b      	str	r3, [r7, #48]	; 0x30
    UARTn(ui32Module)->IFLS  = psConfig->ui32FifoLevels;
    e6cc:	696a      	ldr	r2, [r5, #20]
    e6ce:	637a      	str	r2, [r7, #52]	; 0x34
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e6d0:	686e      	ldr	r6, [r5, #4]
    e6d2:	68a8      	ldr	r0, [r5, #8]
                                psConfig->ui32StopBits   |
    e6d4:	68e9      	ldr	r1, [r5, #12]
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e6d6:	4306      	orrs	r6, r0
                                psConfig->ui32StopBits   |
    e6d8:	f046 0310 	orr.w	r3, r6, #16
    e6dc:	430b      	orrs	r3, r1
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e6de:	62fb      	str	r3, [r7, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    e6e0:	f7ff fd04 	bl	e0ec <am_hal_interrupt_master_disable>
    e6e4:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR   |=
    e6e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e6e8:	f442 7640 	orr.w	r6, r2, #768	; 0x300
    e6ec:	f046 0001 	orr.w	r0, r6, #1
    e6f0:	6338      	str	r0, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e6f2:	9803      	ldr	r0, [sp, #12]
    e6f4:	f7ff fcfe 	bl	e0f4 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e6f8:	6827      	ldr	r7, [r4, #0]
    e6fa:	4930      	ldr	r1, [pc, #192]	; (e7bc <am_hal_uart_configure+0x1a8>)
    e6fc:	f027 467e 	bic.w	r6, r7, #4261412864	; 0xfe000000
    e700:	428e      	cmp	r6, r1
    e702:	d005      	beq.n	e710 <am_hal_uart_configure+0xfc>
    return AM_HAL_STATUS_SUCCESS;
    e704:	2000      	movs	r0, #0
    e706:	e7c5      	b.n	e694 <am_hal_uart_configure+0x80>
            *pui32ActualBaud = 0;
    e708:	2600      	movs	r6, #0
    e70a:	6626      	str	r6, [r4, #96]	; 0x60
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    e70c:	4835      	ldr	r0, [pc, #212]	; (e7e4 <am_hal_uart_configure+0x1d0>)
    e70e:	e7c1      	b.n	e694 <am_hal_uart_configure+0x80>
    buffer_configure(pHandle,
    e710:	69a9      	ldr	r1, [r5, #24]
    e712:	6a2f      	ldr	r7, [r5, #32]
    e714:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
    if (pui8TxBuffer && ui32TxBufferSize)
    e718:	b109      	cbz	r1, e71e <am_hal_uart_configure+0x10a>
    buffer_configure(pHandle,
    e71a:	69eb      	ldr	r3, [r5, #28]
    if (pui8TxBuffer && ui32TxBufferSize)
    e71c:	b9f3      	cbnz	r3, e75c <am_hal_uart_configure+0x148>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e71e:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e720:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
    e724:	331c      	adds	r3, #28
    e726:	031e      	lsls	r6, r3, #12
        pState->bEnableTxQueue = false;
    e728:	f04f 0e00 	mov.w	lr, #0
    e72c:	f884 e028 	strb.w	lr, [r4, #40]	; 0x28
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e730:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e732:	f022 0020 	bic.w	r0, r2, #32
    e736:	63b0      	str	r0, [r6, #56]	; 0x38
    if (pui8RxBuffer && ui32RxBufferSize)
    e738:	b117      	cbz	r7, e740 <am_hal_uart_configure+0x12c>
    e73a:	f1b8 0f00 	cmp.w	r8, #0
    e73e:	d123      	bne.n	e788 <am_hal_uart_configure+0x174>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e740:	6827      	ldr	r7, [r4, #0]
    e742:	491e      	ldr	r1, [pc, #120]	; (e7bc <am_hal_uart_configure+0x1a8>)
    e744:	f027 457e 	bic.w	r5, r7, #4261412864	; 0xfe000000
        pState->bEnableRxQueue = false;
    e748:	2000      	movs	r0, #0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e74a:	428d      	cmp	r5, r1
        pState->bEnableRxQueue = false;
    e74c:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e750:	d1d8      	bne.n	e704 <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e752:	6bb4      	ldr	r4, [r6, #56]	; 0x38
    e754:	f024 0350 	bic.w	r3, r4, #80	; 0x50
    e758:	63b3      	str	r3, [r6, #56]	; 0x38
    e75a:	e79b      	b.n	e694 <am_hal_uart_configure+0x80>
        pState->bEnableTxQueue = true;
    e75c:	2201      	movs	r2, #1
    e75e:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    e762:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    e766:	f000 fcf5 	bl	f154 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e76a:	6821      	ldr	r1, [r4, #0]
    e76c:	f021 457e 	bic.w	r5, r1, #4261412864	; 0xfe000000
    e770:	42b5      	cmp	r5, r6
    e772:	d1c7      	bne.n	e704 <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e774:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e776:	f503 2680 	add.w	r6, r3, #262144	; 0x40000
    e77a:	361c      	adds	r6, #28
    e77c:	0336      	lsls	r6, r6, #12
    e77e:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e780:	f042 0020 	orr.w	r0, r2, #32
    e784:	63b0      	str	r0, [r6, #56]	; 0x38
    e786:	e7d7      	b.n	e738 <am_hal_uart_configure+0x124>
        pState->bEnableRxQueue = true;
    e788:	2201      	movs	r2, #1
    e78a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    e78e:	f104 0048 	add.w	r0, r4, #72	; 0x48
    e792:	4643      	mov	r3, r8
    e794:	4639      	mov	r1, r7
    e796:	f000 fcdd 	bl	f154 <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e79a:	6826      	ldr	r6, [r4, #0]
    e79c:	4a07      	ldr	r2, [pc, #28]	; (e7bc <am_hal_uart_configure+0x1a8>)
    e79e:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e7a2:	4290      	cmp	r0, r2
    e7a4:	d1ae      	bne.n	e704 <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e7a6:	6a67      	ldr	r7, [r4, #36]	; 0x24
    e7a8:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e7ac:	311c      	adds	r1, #28
    e7ae:	030d      	lsls	r5, r1, #12
    return AM_HAL_STATUS_SUCCESS;
    e7b0:	2000      	movs	r0, #0
    UARTn(ui32Module)->IER |= ui32IntMask;
    e7b2:	6bac      	ldr	r4, [r5, #56]	; 0x38
    e7b4:	f044 0350 	orr.w	r3, r4, #80	; 0x50
    e7b8:	63ab      	str	r3, [r5, #56]	; 0x38
    e7ba:	e76b      	b.n	e694 <am_hal_uart_configure+0x80>
    e7bc:	01ea9e06 	.word	0x01ea9e06
    e7c0:	2dc6c000 	.word	0x2dc6c000
    e7c4:	00b71b00 	.word	0x00b71b00
    e7c8:	08000003 	.word	0x08000003
    e7cc:	5b8d8000 	.word	0x5b8d8000
    e7d0:	016e3600 	.word	0x016e3600
    e7d4:	0b71b000 	.word	0x0b71b000
    e7d8:	002dc6c0 	.word	0x002dc6c0
    e7dc:	16e36000 	.word	0x16e36000
    e7e0:	005b8d80 	.word	0x005b8d80
    e7e4:	08000002 	.word	0x08000002

0000e7e8 <am_hal_uart_transfer>:
{
    e7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e7ec:	680e      	ldr	r6, [r1, #0]
{
    e7ee:	b091      	sub	sp, #68	; 0x44
    e7f0:	4680      	mov	r8, r0
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e7f2:	b14e      	cbz	r6, e808 <am_hal_uart_transfer+0x20>
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e7f4:	2e01      	cmp	r6, #1
    return AM_HAL_STATUS_INVALID_OPERATION;
    e7f6:	bf18      	it	ne
    e7f8:	f04f 0b07 	movne.w	fp, #7
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e7fc:	f000 80f6 	beq.w	e9ec <am_hal_uart_transfer+0x204>
} // am_hal_uart_transfer()
    e800:	4658      	mov	r0, fp
    e802:	b011      	add	sp, #68	; 0x44
    e804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return write_timeout(pHandle,
    e808:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e80c:	684c      	ldr	r4, [r1, #4]
    e80e:	9401      	str	r4, [sp, #4]
    e810:	688d      	ldr	r5, [r1, #8]
    e812:	f8d1 a010 	ldr.w	sl, [r1, #16]
    if (ui32TimeoutMs == 0)
    e816:	f1bb 0f00 	cmp.w	fp, #0
    e81a:	f000 8107 	beq.w	ea2c <am_hal_uart_transfer+0x244>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e81e:	2d00      	cmp	r5, #0
    e820:	f000 8393 	beq.w	ef4a <am_hal_uart_transfer+0x762>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e824:	2800      	cmp	r0, #0
    e826:	f000 80df 	beq.w	e9e8 <am_hal_uart_transfer+0x200>
    e82a:	6807      	ldr	r7, [r0, #0]
    e82c:	497e      	ldr	r1, [pc, #504]	; (ea28 <am_hal_uart_transfer+0x240>)
    e82e:	f027 497e 	bic.w	r9, r7, #4261412864	; 0xfe000000
    e832:	4589      	cmp	r9, r1
    e834:	d00a      	beq.n	e84c <am_hal_uart_transfer+0x64>
            if (pui32NumBytesWritten)
    e836:	f1ba 0f00 	cmp.w	sl, #0
    e83a:	d001      	beq.n	e840 <am_hal_uart_transfer+0x58>
                *pui32NumBytesWritten = i;
    e83c:	f8ca 6000 	str.w	r6, [sl]
    e840:	f04f 0b02 	mov.w	fp, #2
} // am_hal_uart_transfer()
    e844:	4658      	mov	r0, fp
    e846:	b011      	add	sp, #68	; 0x44
    e848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e84c:	302c      	adds	r0, #44	; 0x2c
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e84e:	4637      	mov	r7, r6
    e850:	4621      	mov	r1, r4
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e852:	9002      	str	r0, [sp, #8]
    if (pState->bEnableTxQueue)
    e854:	f898 2028 	ldrb.w	r2, [r8, #40]	; 0x28
    e858:	2a00      	cmp	r2, #0
    e85a:	f040 822c 	bne.w	ecb6 <am_hal_uart_transfer+0x4ce>
    uint32_t ui32Module = pState->ui32Module;
    e85e:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e862:	2d00      	cmp	r5, #0
    e864:	f000 80a1 	beq.w	e9aa <am_hal_uart_transfer+0x1c2>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e868:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
    e86c:	341c      	adds	r4, #28
    e86e:	0322      	lsls	r2, r4, #12
    e870:	6990      	ldr	r0, [r2, #24]
    e872:	f3c0 1440 	ubfx	r4, r0, #5, #1
    e876:	2c00      	cmp	r4, #0
    e878:	f040 80a3 	bne.w	e9c2 <am_hal_uart_transfer+0x1da>
    e87c:	1e6b      	subs	r3, r5, #1
    e87e:	f013 0e07 	ands.w	lr, r3, #7
    e882:	f101 3cff 	add.w	ip, r1, #4294967295
    e886:	d048      	beq.n	e91a <am_hal_uart_transfer+0x132>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e888:	780c      	ldrb	r4, [r1, #0]
    e88a:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e88c:	6993      	ldr	r3, [r2, #24]
    e88e:	069b      	lsls	r3, r3, #26
    e890:	468c      	mov	ip, r1
            UARTn(ui32Module)->DR = pui8Data[i++];
    e892:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e896:	f100 8085 	bmi.w	e9a4 <am_hal_uart_transfer+0x1bc>
    e89a:	45a6      	cmp	lr, r4
    e89c:	d03d      	beq.n	e91a <am_hal_uart_transfer+0x132>
    e89e:	f1be 0f02 	cmp.w	lr, #2
    e8a2:	d032      	beq.n	e90a <am_hal_uart_transfer+0x122>
    e8a4:	f1be 0f03 	cmp.w	lr, #3
    e8a8:	d027      	beq.n	e8fa <am_hal_uart_transfer+0x112>
    e8aa:	f1be 0f04 	cmp.w	lr, #4
    e8ae:	d01c      	beq.n	e8ea <am_hal_uart_transfer+0x102>
    e8b0:	f1be 0f05 	cmp.w	lr, #5
    e8b4:	d011      	beq.n	e8da <am_hal_uart_transfer+0xf2>
    e8b6:	f1be 0f06 	cmp.w	lr, #6
    e8ba:	d006      	beq.n	e8ca <am_hal_uart_transfer+0xe2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8bc:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e8c0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8c2:	6990      	ldr	r0, [r2, #24]
    e8c4:	0681      	lsls	r1, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8c6:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8c8:	d46c      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8ca:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e8ce:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8d0:	6991      	ldr	r1, [r2, #24]
    e8d2:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8d4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8d8:	d464      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8da:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e8de:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8e0:	6993      	ldr	r3, [r2, #24]
    e8e2:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8e4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8e8:	d45c      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8ea:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e8ee:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8f0:	6990      	ldr	r0, [r2, #24]
    e8f2:	0683      	lsls	r3, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8f4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e8f8:	d454      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e8fa:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e8fe:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e900:	6991      	ldr	r1, [r2, #24]
    e902:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e904:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e908:	d44c      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e90a:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e90e:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e910:	6993      	ldr	r3, [r2, #24]
    e912:	069b      	lsls	r3, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e914:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e918:	d444      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e91a:	3401      	adds	r4, #1
    e91c:	f89c 1001 	ldrb.w	r1, [ip, #1]
    e920:	6011      	str	r1, [r2, #0]
    while (i < ui32NumBytes)
    e922:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e924:	4620      	mov	r0, r4
    e926:	f10c 0e01 	add.w	lr, ip, #1
    while (i < ui32NumBytes)
    e92a:	f000 81c2 	beq.w	ecb2 <am_hal_uart_transfer+0x4ca>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e92e:	6993      	ldr	r3, [r2, #24]
    e930:	0699      	lsls	r1, r3, #26
    e932:	d437      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e934:	f89e 1001 	ldrb.w	r1, [lr, #1]
    e938:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e93a:	6993      	ldr	r3, [r2, #24]
    e93c:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e93e:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e942:	d42f      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e944:	f89c 4003 	ldrb.w	r4, [ip, #3]
    e948:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e94a:	6991      	ldr	r1, [r2, #24]
    e94c:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e94e:	f100 0402 	add.w	r4, r0, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e952:	d427      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e954:	f89c 3004 	ldrb.w	r3, [ip, #4]
    e958:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e95a:	6991      	ldr	r1, [r2, #24]
    e95c:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e95e:	f100 0403 	add.w	r4, r0, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e962:	d41f      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e964:	f89c 4005 	ldrb.w	r4, [ip, #5]
    e968:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e96a:	6993      	ldr	r3, [r2, #24]
    e96c:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e96e:	f100 0404 	add.w	r4, r0, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e972:	d417      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e974:	f89c 1006 	ldrb.w	r1, [ip, #6]
    e978:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e97a:	6993      	ldr	r3, [r2, #24]
    e97c:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e97e:	f100 0405 	add.w	r4, r0, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e982:	d40f      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e984:	f89c 4007 	ldrb.w	r4, [ip, #7]
    e988:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e98a:	6991      	ldr	r1, [r2, #24]
    e98c:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e98e:	f100 0406 	add.w	r4, r0, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e992:	d407      	bmi.n	e9a4 <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e994:	f81c 3f08 	ldrb.w	r3, [ip, #8]!
    e998:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e99a:	6991      	ldr	r1, [r2, #24]
    e99c:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e99e:	f100 0407 	add.w	r4, r0, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e9a2:	d5ba      	bpl.n	e91a <am_hal_uart_transfer+0x132>
        if (ui32RemainingBytes)
    e9a4:	1b2d      	subs	r5, r5, r4
        i += ui32BytesWritten;
    e9a6:	4426      	add	r6, r4
        if (ui32RemainingBytes)
    e9a8:	d10b      	bne.n	e9c2 <am_hal_uart_transfer+0x1da>
    if (pui32NumBytesWritten)
    e9aa:	f1ba 0f00 	cmp.w	sl, #0
    e9ae:	f000 817d 	beq.w	ecac <am_hal_uart_transfer+0x4c4>
    return AM_HAL_STATUS_SUCCESS;
    e9b2:	f04f 0b00 	mov.w	fp, #0
} // am_hal_uart_transfer()
    e9b6:	4658      	mov	r0, fp
        *pui32NumBytesWritten = i;
    e9b8:	f8ca 6000 	str.w	r6, [sl]
} // am_hal_uart_transfer()
    e9bc:	b011      	add	sp, #68	; 0x44
    e9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e9c2:	2001      	movs	r0, #1
    e9c4:	f7ff f8d2 	bl	db6c <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e9c8:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e9cc:	bf18      	it	ne
    e9ce:	3701      	addne	r7, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e9d0:	45bb      	cmp	fp, r7
    e9d2:	d9ea      	bls.n	e9aa <am_hal_uart_transfer+0x1c2>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9d4:	f8d8 4000 	ldr.w	r4, [r8]
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e9d8:	9901      	ldr	r1, [sp, #4]
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9da:	f024 407e 	bic.w	r0, r4, #4261412864	; 0xfe000000
    e9de:	4548      	cmp	r0, r9
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e9e0:	4431      	add	r1, r6
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9e2:	f47f af28 	bne.w	e836 <am_hal_uart_transfer+0x4e>
    e9e6:	e735      	b.n	e854 <am_hal_uart_transfer+0x6c>
    e9e8:	4606      	mov	r6, r0
    e9ea:	e724      	b.n	e836 <am_hal_uart_transfer+0x4e>
        return read_timeout(pHandle,
    e9ec:	684b      	ldr	r3, [r1, #4]
    e9ee:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e9f2:	688c      	ldr	r4, [r1, #8]
    e9f4:	690f      	ldr	r7, [r1, #16]
    e9f6:	4699      	mov	r9, r3
    if (ui32TimeoutMs == 0)
    e9f8:	f1bb 0f00 	cmp.w	fp, #0
    e9fc:	f000 80c9 	beq.w	eb92 <am_hal_uart_transfer+0x3aa>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    ea00:	2c00      	cmp	r4, #0
    ea02:	f000 8150 	beq.w	eca6 <am_hal_uart_transfer+0x4be>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ea06:	b130      	cbz	r0, ea16 <am_hal_uart_transfer+0x22e>
    ea08:	6800      	ldr	r0, [r0, #0]
    ea0a:	4a07      	ldr	r2, [pc, #28]	; (ea28 <am_hal_uart_transfer+0x240>)
    ea0c:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    ea10:	4291      	cmp	r1, r2
    ea12:	f000 8186 	beq.w	ed22 <am_hal_uart_transfer+0x53a>
    ea16:	2500      	movs	r5, #0
        return AM_HAL_STATUS_INVALID_HANDLE;
    ea18:	f04f 0b02 	mov.w	fp, #2
            if (pui32NumBytesRead)
    ea1c:	2f00      	cmp	r7, #0
    ea1e:	f43f aeef 	beq.w	e800 <am_hal_uart_transfer+0x18>
                *pui32NumBytesRead = i;
    ea22:	603d      	str	r5, [r7, #0]
    ea24:	e6ec      	b.n	e800 <am_hal_uart_transfer+0x18>
    ea26:	bf00      	nop
    ea28:	01ea9e06 	.word	0x01ea9e06
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ea2c:	2800      	cmp	r0, #0
    ea2e:	f43f af07 	beq.w	e840 <am_hal_uart_transfer+0x58>
    ea32:	6807      	ldr	r7, [r0, #0]
    ea34:	4cac      	ldr	r4, [pc, #688]	; (ece8 <am_hal_uart_transfer+0x500>)
    ea36:	f027 437e 	bic.w	r3, r7, #4261412864	; 0xfe000000
    ea3a:	42a3      	cmp	r3, r4
    ea3c:	f47f af00 	bne.w	e840 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesWritten)
    ea40:	f1ba 0f00 	cmp.w	sl, #0
    ea44:	d001      	beq.n	ea4a <am_hal_uart_transfer+0x262>
        *pui32NumBytesWritten = 0;
    ea46:	f8ca b000 	str.w	fp, [sl]
    if (ui32NumBytes == 0)
    ea4a:	2d00      	cmp	r5, #0
    ea4c:	f000 812e 	beq.w	ecac <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableTxQueue)
    ea50:	f898 4028 	ldrb.w	r4, [r8, #40]	; 0x28
    ea54:	2c00      	cmp	r4, #0
    ea56:	f040 8290 	bne.w	ef7a <am_hal_uart_transfer+0x792>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ea5a:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    ea5e:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    ea62:	311c      	adds	r1, #28
    ea64:	030a      	lsls	r2, r1, #12
    ea66:	6996      	ldr	r6, [r2, #24]
    ea68:	f3c6 1740 	ubfx	r7, r6, #5, #1
    ea6c:	2f00      	cmp	r7, #0
    ea6e:	f040 8089 	bne.w	eb84 <am_hal_uart_transfer+0x39c>
    ea72:	f105 38ff 	add.w	r8, r5, #4294967295
    ea76:	9b01      	ldr	r3, [sp, #4]
    ea78:	f018 0007 	ands.w	r0, r8, #7
    ea7c:	463c      	mov	r4, r7
    ea7e:	f103 31ff 	add.w	r1, r3, #4294967295
    ea82:	d042      	beq.n	eb0a <am_hal_uart_transfer+0x322>
            UARTn(ui32Module)->DR = pui8Data[i++];
    ea84:	781e      	ldrb	r6, [r3, #0]
    ea86:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ea88:	6997      	ldr	r7, [r2, #24]
    ea8a:	4619      	mov	r1, r3
    ea8c:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    ea8e:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ea92:	d477      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
    ea94:	42a0      	cmp	r0, r4
    ea96:	d038      	beq.n	eb0a <am_hal_uart_transfer+0x322>
    ea98:	2802      	cmp	r0, #2
    ea9a:	d02e      	beq.n	eafa <am_hal_uart_transfer+0x312>
    ea9c:	2803      	cmp	r0, #3
    ea9e:	d024      	beq.n	eaea <am_hal_uart_transfer+0x302>
    eaa0:	2804      	cmp	r0, #4
    eaa2:	d01a      	beq.n	eada <am_hal_uart_transfer+0x2f2>
    eaa4:	2805      	cmp	r0, #5
    eaa6:	d010      	beq.n	eaca <am_hal_uart_transfer+0x2e2>
    eaa8:	2806      	cmp	r0, #6
    eaaa:	d006      	beq.n	eaba <am_hal_uart_transfer+0x2d2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eaac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    eab0:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eab2:	6990      	ldr	r0, [r2, #24]
    eab4:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eab6:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eab8:	d464      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eaba:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    eabe:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eac0:	6997      	ldr	r7, [r2, #24]
    eac2:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eac4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eac8:	d45c      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eaca:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    eace:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ead0:	6990      	ldr	r0, [r2, #24]
    ead2:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    ead4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ead8:	d454      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eada:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    eade:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eae0:	6997      	ldr	r7, [r2, #24]
    eae2:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eae4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eae8:	d44c      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eaea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    eaee:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eaf0:	6990      	ldr	r0, [r2, #24]
    eaf2:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eaf4:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eaf8:	d444      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eafa:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    eafe:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb00:	6997      	ldr	r7, [r2, #24]
    eb02:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb04:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb08:	d43c      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb0a:	3401      	adds	r4, #1
    eb0c:	784b      	ldrb	r3, [r1, #1]
    eb0e:	6013      	str	r3, [r2, #0]
    while (i < ui32NumBytes)
    eb10:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb12:	4623      	mov	r3, r4
    eb14:	f101 0001 	add.w	r0, r1, #1
    while (i < ui32NumBytes)
    eb18:	d034      	beq.n	eb84 <am_hal_uart_transfer+0x39c>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb1a:	6996      	ldr	r6, [r2, #24]
    eb1c:	06b6      	lsls	r6, r6, #26
    eb1e:	d431      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb20:	7847      	ldrb	r7, [r0, #1]
    eb22:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb24:	6990      	ldr	r0, [r2, #24]
    eb26:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb28:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb2c:	d42a      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb2e:	78cc      	ldrb	r4, [r1, #3]
    eb30:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb32:	6996      	ldr	r6, [r2, #24]
    eb34:	06b7      	lsls	r7, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb36:	f103 0402 	add.w	r4, r3, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb3a:	d423      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb3c:	790f      	ldrb	r7, [r1, #4]
    eb3e:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb40:	6990      	ldr	r0, [r2, #24]
    eb42:	0686      	lsls	r6, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb44:	f103 0403 	add.w	r4, r3, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb48:	d41c      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb4a:	794c      	ldrb	r4, [r1, #5]
    eb4c:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb4e:	6996      	ldr	r6, [r2, #24]
    eb50:	06b0      	lsls	r0, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb52:	f103 0404 	add.w	r4, r3, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb56:	d415      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb58:	798f      	ldrb	r7, [r1, #6]
    eb5a:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb5c:	6990      	ldr	r0, [r2, #24]
    eb5e:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb60:	f103 0405 	add.w	r4, r3, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb64:	d40e      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb66:	79cc      	ldrb	r4, [r1, #7]
    eb68:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb6a:	6996      	ldr	r6, [r2, #24]
    eb6c:	06b6      	lsls	r6, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb6e:	f103 0406 	add.w	r4, r3, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb72:	d407      	bmi.n	eb84 <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb74:	f811 7f08 	ldrb.w	r7, [r1, #8]!
    eb78:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb7a:	6990      	ldr	r0, [r2, #24]
    eb7c:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb7e:	f103 0407 	add.w	r4, r3, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb82:	d5c2      	bpl.n	eb0a <am_hal_uart_transfer+0x322>
    if (pui32NumBytesWritten)
    eb84:	f1ba 0f00 	cmp.w	sl, #0
    eb88:	f000 8090 	beq.w	ecac <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesWritten = ui32BytesTransferred;
    eb8c:	f8ca 4000 	str.w	r4, [sl]
    eb90:	e636      	b.n	e800 <am_hal_uart_transfer+0x18>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    eb92:	2800      	cmp	r0, #0
    eb94:	f43f ae54 	beq.w	e840 <am_hal_uart_transfer+0x58>
    eb98:	6805      	ldr	r5, [r0, #0]
    eb9a:	4e53      	ldr	r6, [pc, #332]	; (ece8 <am_hal_uart_transfer+0x500>)
    eb9c:	f025 4c7e 	bic.w	ip, r5, #4261412864	; 0xfe000000
    eba0:	45b4      	cmp	ip, r6
    eba2:	f47f ae4d 	bne.w	e840 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesRead)
    eba6:	b10f      	cbz	r7, ebac <am_hal_uart_transfer+0x3c4>
        *pui32NumBytesRead = 0;
    eba8:	f8c7 b000 	str.w	fp, [r7]
    if (ui32NumBytes == 0)
    ebac:	2c00      	cmp	r4, #0
    ebae:	d07d      	beq.n	ecac <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableRxQueue)
    ebb0:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    ebb4:	2800      	cmp	r0, #0
    ebb6:	f040 8213 	bne.w	efe0 <am_hal_uart_transfer+0x7f8>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebba:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    ebbe:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
    ebc2:	311c      	adds	r1, #28
    ebc4:	0309      	lsls	r1, r1, #12
    ebc6:	698a      	ldr	r2, [r1, #24]
    ebc8:	f3c2 1500 	ubfx	r5, r2, #4, #1
    ebcc:	2d00      	cmp	r5, #0
    ebce:	f040 8287 	bne.w	f0e0 <am_hal_uart_transfer+0x8f8>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebd2:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebd4:	f413 6a70 	ands.w	sl, r3, #3840	; 0xf00
    ebd8:	f040 81cc 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
    ebdc:	1e66      	subs	r6, r4, #1
    ebde:	f016 0203 	ands.w	r2, r6, #3
    ebe2:	4655      	mov	r5, sl
    ebe4:	f109 30ff 	add.w	r0, r9, #4294967295
    ebe8:	d02b      	beq.n	ec42 <am_hal_uart_transfer+0x45a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebea:	f889 3000 	strb.w	r3, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebee:	698b      	ldr	r3, [r1, #24]
    ebf0:	06de      	lsls	r6, r3, #27
    ebf2:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebf4:	f04f 0501 	mov.w	r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebf8:	f53f af10 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebfc:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebfe:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec02:	f040 81b7 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
    ec06:	42aa      	cmp	r2, r5
    ec08:	d01b      	beq.n	ec42 <am_hal_uart_transfer+0x45a>
    ec0a:	2a02      	cmp	r2, #2
    ec0c:	d00c      	beq.n	ec28 <am_hal_uart_transfer+0x440>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec0e:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec12:	698e      	ldr	r6, [r1, #24]
    ec14:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec16:	f04f 0502 	mov.w	r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec1a:	f53f aeff 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec1e:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec20:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec24:	f040 81a6 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec28:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec2c:	698a      	ldr	r2, [r1, #24]
    ec2e:	06d3      	lsls	r3, r2, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec30:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec34:	f53f aef2 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec38:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec3a:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec3e:	f040 8199 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec42:	3501      	adds	r5, #1
    while (i < ui32NumBytes)
    ec44:	42ac      	cmp	r4, r5
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec46:	7043      	strb	r3, [r0, #1]
    ec48:	f100 0601 	add.w	r6, r0, #1
    ec4c:	462b      	mov	r3, r5
    while (i < ui32NumBytes)
    ec4e:	f43f aee5 	beq.w	ea1c <am_hal_uart_transfer+0x234>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec52:	698a      	ldr	r2, [r1, #24]
    ec54:	06d2      	lsls	r2, r2, #27
    ec56:	f53f aee1 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec5a:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec5c:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec60:	f040 8188 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec64:	7072      	strb	r2, [r6, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec66:	698e      	ldr	r6, [r1, #24]
    ec68:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec6a:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec6e:	f53f aed5 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec72:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec74:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec78:	f040 817c 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec7c:	70c2      	strb	r2, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec7e:	698e      	ldr	r6, [r1, #24]
    ec80:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec82:	f103 0502 	add.w	r5, r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec86:	f53f aec9 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec8a:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec8c:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ec90:	f040 8170 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec94:	f800 2f04 	strb.w	r2, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec98:	698e      	ldr	r6, [r1, #24]
    ec9a:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec9c:	f103 0503 	add.w	r5, r3, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eca0:	f53f aebc 	bmi.w	ea1c <am_hal_uart_transfer+0x234>
    eca4:	e7c8      	b.n	ec38 <am_hal_uart_transfer+0x450>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    eca6:	4625      	mov	r5, r4
    if (pui32NumBytesRead)
    eca8:	b107      	cbz	r7, ecac <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesRead = i;
    ecaa:	603d      	str	r5, [r7, #0]
    return AM_HAL_STATUS_SUCCESS;
    ecac:	f04f 0b00 	mov.w	fp, #0
    ecb0:	e5a6      	b.n	e800 <am_hal_uart_transfer+0x18>
        i += ui32BytesWritten;
    ecb2:	442e      	add	r6, r5
    ecb4:	e679      	b.n	e9aa <am_hal_uart_transfer+0x1c2>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    ecb6:	f8d8 0038 	ldr.w	r0, [r8, #56]	; 0x38
    ecba:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
    ecbe:	1a84      	subs	r4, r0, r2
                                 ui32NumBytes : ui32BufferSpace);
    ecc0:	42ac      	cmp	r4, r5
    ecc2:	bf28      	it	cs
    ecc4:	462c      	movcs	r4, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    ecc6:	4622      	mov	r2, r4
    ecc8:	9802      	ldr	r0, [sp, #8]
    ecca:	f000 fa4f 	bl	f16c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    ecce:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    ecd2:	9303      	str	r3, [sp, #12]
    AM_CRITICAL_BEGIN
    ecd4:	f7ff fa0a 	bl	e0ec <am_hal_interrupt_master_disable>
    ecd8:	9903      	ldr	r1, [sp, #12]
    ecda:	9008      	str	r0, [sp, #32]
    ecdc:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    ece0:	321c      	adds	r2, #28
    ece2:	0313      	lsls	r3, r2, #12
    ece4:	9303      	str	r3, [sp, #12]
    ece6:	e010      	b.n	ed0a <am_hal_uart_transfer+0x522>
    ece8:	01ea9e06 	.word	0x01ea9e06
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    ecec:	f000 fb42 	bl	f374 <am_hal_queue_item_get>
    ecf0:	b198      	cbz	r0, ed1a <am_hal_uart_transfer+0x532>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    ecf2:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    ecf6:	f502 2380 	add.w	r3, r2, #262144	; 0x40000
    ecfa:	331c      	adds	r3, #28
    ecfc:	0318      	lsls	r0, r3, #12
    ecfe:	6981      	ldr	r1, [r0, #24]
    ed00:	068a      	lsls	r2, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    ed02:	bf5c      	itt	pl
    ed04:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
    ed08:	6002      	strpl	r2, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    ed0a:	9b03      	ldr	r3, [sp, #12]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    ed0c:	9802      	ldr	r0, [sp, #8]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    ed0e:	699b      	ldr	r3, [r3, #24]
    ed10:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    ed12:	f04f 0201 	mov.w	r2, #1
    ed16:	a907      	add	r1, sp, #28
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    ed18:	d5e8      	bpl.n	ecec <am_hal_uart_transfer+0x504>
    AM_CRITICAL_END
    ed1a:	9808      	ldr	r0, [sp, #32]
    ed1c:	f7ff f9ea 	bl	e0f4 <am_hal_interrupt_master_set>
    ed20:	e640      	b.n	e9a4 <am_hal_uart_transfer+0x1bc>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ed22:	2600      	movs	r6, #0
    ed24:	469a      	mov	sl, r3
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ed26:	f108 0348 	add.w	r3, r8, #72	; 0x48
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ed2a:	9101      	str	r1, [sp, #4]
    ed2c:	4635      	mov	r5, r6
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ed2e:	9302      	str	r3, [sp, #8]
    if (pState->bEnableRxQueue)
    ed30:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    ed34:	2800      	cmp	r0, #0
    ed36:	f040 8089 	bne.w	ee4c <am_hal_uart_transfer+0x664>
    uint32_t ui32Module = pState->ui32Module;
    ed3a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    ed3e:	2c00      	cmp	r4, #0
    ed40:	d0b2      	beq.n	eca8 <am_hal_uart_transfer+0x4c0>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed42:	f502 2180 	add.w	r1, r2, #262144	; 0x40000
    ed46:	311c      	adds	r1, #28
    ed48:	030a      	lsls	r2, r1, #12
    ed4a:	6993      	ldr	r3, [r2, #24]
    ed4c:	06d8      	lsls	r0, r3, #27
    ed4e:	d466      	bmi.n	ee1e <am_hal_uart_transfer+0x636>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed50:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed52:	f411 6370 	ands.w	r3, r1, #3840	; 0xf00
    ed56:	f040 810d 	bne.w	ef74 <am_hal_uart_transfer+0x78c>
    ed5a:	f104 3eff 	add.w	lr, r4, #4294967295
    ed5e:	f01e 0e03 	ands.w	lr, lr, #3
    ed62:	f109 30ff 	add.w	r0, r9, #4294967295
    ed66:	d029      	beq.n	edbc <am_hal_uart_transfer+0x5d4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed68:	f889 1000 	strb.w	r1, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed6c:	6991      	ldr	r1, [r2, #24]
    ed6e:	06c9      	lsls	r1, r1, #27
    ed70:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed72:	f04f 0301 	mov.w	r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed76:	d44e      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed78:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed7a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ed7e:	f040 80e0 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
    ed82:	459e      	cmp	lr, r3
    ed84:	d01a      	beq.n	edbc <am_hal_uart_transfer+0x5d4>
    ed86:	f1be 0f02 	cmp.w	lr, #2
    ed8a:	d00b      	beq.n	eda4 <am_hal_uart_transfer+0x5bc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed8c:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed90:	6991      	ldr	r1, [r2, #24]
    ed92:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ed94:	f04f 0302 	mov.w	r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ed98:	d43d      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ed9a:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ed9c:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    eda0:	f040 80cf 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eda4:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eda8:	6991      	ldr	r1, [r2, #24]
    edaa:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    edac:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edb0:	d431      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    edb2:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    edb4:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    edb8:	f040 80c3 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    edbc:	3301      	adds	r3, #1
    while (i < ui32NumBytes)
    edbe:	42a3      	cmp	r3, r4
                pui8Data[i++] = ui32ReadData & 0xFF;
    edc0:	7041      	strb	r1, [r0, #1]
    edc2:	469e      	mov	lr, r3
    edc4:	f100 0c01 	add.w	ip, r0, #1
    while (i < ui32NumBytes)
    edc8:	d025      	beq.n	ee16 <am_hal_uart_transfer+0x62e>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edca:	6991      	ldr	r1, [r2, #24]
    edcc:	06c9      	lsls	r1, r1, #27
    edce:	d422      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    edd0:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    edd2:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    edd6:	f040 80b4 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    edda:	f88c 1001 	strb.w	r1, [ip, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edde:	6991      	ldr	r1, [r2, #24]
    ede0:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ede2:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ede6:	d416      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ede8:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    edea:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    edee:	f040 80a8 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    edf2:	70c1      	strb	r1, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edf4:	6991      	ldr	r1, [r2, #24]
    edf6:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    edf8:	f10e 0302 	add.w	r3, lr, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    edfc:	d40b      	bmi.n	ee16 <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    edfe:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee00:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ee04:	f040 809d 	bne.w	ef42 <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee08:	f800 1f04 	strb.w	r1, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee0c:	6991      	ldr	r1, [r2, #24]
    ee0e:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee10:	f10e 0303 	add.w	r3, lr, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee14:	d5cd      	bpl.n	edb2 <am_hal_uart_transfer+0x5ca>
        if (ui32RemainingBytes)
    ee16:	1ae4      	subs	r4, r4, r3
        i += ui32BytesRead;
    ee18:	441d      	add	r5, r3
        if (ui32RemainingBytes)
    ee1a:	f43f af45 	beq.w	eca8 <am_hal_uart_transfer+0x4c0>
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    ee1e:	2001      	movs	r0, #1
    ee20:	f7fe fea4 	bl	db6c <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    ee24:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    ee28:	bf18      	it	ne
    ee2a:	3601      	addne	r6, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    ee2c:	45b3      	cmp	fp, r6
    ee2e:	f67f af3b 	bls.w	eca8 <am_hal_uart_transfer+0x4c0>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ee32:	f8d8 0000 	ldr.w	r0, [r8]
    ee36:	9a01      	ldr	r2, [sp, #4]
    ee38:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    ee3c:	4291      	cmp	r1, r2
        ui32Status = read_nonblocking(pHandle, &pui8Data[i],
    ee3e:	eb0a 0905 	add.w	r9, sl, r5
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ee42:	f43f af75 	beq.w	ed30 <am_hal_uart_transfer+0x548>
        return AM_HAL_STATUS_INVALID_HANDLE;
    ee46:	f04f 0b02 	mov.w	fp, #2
    ee4a:	e5e7      	b.n	ea1c <am_hal_uart_transfer+0x234>
    AM_CRITICAL_BEGIN
    ee4c:	f7ff f94e 	bl	e0ec <am_hal_interrupt_master_disable>
    ee50:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    ee54:	9007      	str	r0, [sp, #28]
    ee56:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
    ee5a:	301c      	adds	r0, #28
    uint32_t i = 0;
    ee5c:	f8cd a00c 	str.w	sl, [sp, #12]
    ee60:	0303      	lsls	r3, r0, #12
    ee62:	f10d 0c20 	add.w	ip, sp, #32
    ee66:	2200      	movs	r2, #0
    ee68:	46a2      	mov	sl, r4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee6a:	699c      	ldr	r4, [r3, #24]
    ee6c:	06e1      	lsls	r1, r4, #27
    ee6e:	d45a      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee70:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee72:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    ee76:	d17a      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee78:	46e6      	mov	lr, ip
    ee7a:	3201      	adds	r2, #1
    ee7c:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee80:	6999      	ldr	r1, [r3, #24]
    ee82:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee84:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee86:	d44e      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee88:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ee8a:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ee8e:	d16e      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee90:	f88e 4000 	strb.w	r4, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee94:	6999      	ldr	r1, [r3, #24]
    ee96:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ee98:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ee9c:	d443      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ee9e:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eea0:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eea4:	d163      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eea6:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eeaa:	699c      	ldr	r4, [r3, #24]
    eeac:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eeae:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eeb2:	d438      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eeb4:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eeb6:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    eeba:	d158      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eebc:	f88c 1003 	strb.w	r1, [ip, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eec0:	699c      	ldr	r4, [r3, #24]
    eec2:	06e4      	lsls	r4, r4, #27
    eec4:	f10c 0c04 	add.w	ip, ip, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    eec8:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eecc:	d42b      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eece:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eed0:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eed4:	d14b      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eed6:	f88c 2000 	strb.w	r2, [ip]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eeda:	6999      	ldr	r1, [r3, #24]
    eedc:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eede:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eee2:	d420      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eee4:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eee6:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    eeea:	d140      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eeec:	f88e 4004 	strb.w	r4, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eef0:	6999      	ldr	r1, [r3, #24]
    eef2:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eef4:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eef8:	d415      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    eefa:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eefc:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ef00:	d135      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ef02:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ef06:	699c      	ldr	r4, [r3, #24]
    ef08:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ef0a:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ef0e:	d40a      	bmi.n	ef26 <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ef10:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ef12:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ef16:	d12a      	bne.n	ef6e <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ef18:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    ef1a:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ef1c:	f88e 1006 	strb.w	r1, [lr, #6]
    ef20:	f10e 0c07 	add.w	ip, lr, #7
    while (i < ui32NumBytes)
    ef24:	d1a1      	bne.n	ee6a <am_hal_uart_transfer+0x682>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ef26:	a908      	add	r1, sp, #32
    ef28:	9802      	ldr	r0, [sp, #8]
    ef2a:	4654      	mov	r4, sl
    ef2c:	f8dd a00c 	ldr.w	sl, [sp, #12]
    ef30:	f000 f91c 	bl	f16c <am_hal_queue_item_add>
    ef34:	b958      	cbnz	r0, ef4e <am_hal_uart_transfer+0x766>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    ef36:	f8df b1b4 	ldr.w	fp, [pc, #436]	; f0ec <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    ef3a:	9807      	ldr	r0, [sp, #28]
    ef3c:	f7ff f8da 	bl	e0f4 <am_hal_interrupt_master_set>
    ef40:	e56c      	b.n	ea1c <am_hal_uart_transfer+0x234>
    ef42:	441d      	add	r5, r3
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ef44:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ef48:	e568      	b.n	ea1c <am_hal_uart_transfer+0x234>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    ef4a:	462e      	mov	r6, r5
    ef4c:	e52d      	b.n	e9aa <am_hal_uart_transfer+0x1c2>
    AM_CRITICAL_END
    ef4e:	9807      	ldr	r0, [sp, #28]
    ef50:	f7ff f8d0 	bl	e0f4 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    ef54:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ef58:	9802      	ldr	r0, [sp, #8]
                                ui32NumBytes : ui32BufferData);
    ef5a:	42a3      	cmp	r3, r4
    ef5c:	bf28      	it	cs
    ef5e:	4623      	movcs	r3, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ef60:	461a      	mov	r2, r3
    ef62:	4649      	mov	r1, r9
    ef64:	9303      	str	r3, [sp, #12]
    ef66:	f000 fa05 	bl	f374 <am_hal_queue_item_get>
    ef6a:	9b03      	ldr	r3, [sp, #12]
    ef6c:	e753      	b.n	ee16 <am_hal_uart_transfer+0x62e>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ef6e:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ef72:	e7e2      	b.n	ef3a <am_hal_uart_transfer+0x752>
    ef74:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ef78:	e550      	b.n	ea1c <am_hal_uart_transfer+0x234>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    ef7a:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
    ef7e:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
    ef82:	1a52      	subs	r2, r2, r1
                                 ui32NumBytes : ui32BufferSpace);
    ef84:	42aa      	cmp	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    ef86:	f108 092c 	add.w	r9, r8, #44	; 0x2c
                                 ui32NumBytes : ui32BufferSpace);
    ef8a:	bf28      	it	cs
    ef8c:	462a      	movcs	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    ef8e:	9901      	ldr	r1, [sp, #4]
    ef90:	4648      	mov	r0, r9
                                 ui32NumBytes : ui32BufferSpace);
    ef92:	4614      	mov	r4, r2
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    ef94:	f000 f8ea 	bl	f16c <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    ef98:	f8d8 6024 	ldr.w	r6, [r8, #36]	; 0x24
    AM_CRITICAL_BEGIN
    ef9c:	f7ff f8a6 	bl	e0ec <am_hal_interrupt_master_disable>
    efa0:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    efa4:	331c      	adds	r3, #28
    efa6:	031d      	lsls	r5, r3, #12
    efa8:	9005      	str	r0, [sp, #20]
    efaa:	e00e      	b.n	efca <am_hal_uart_transfer+0x7e2>
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    efac:	f000 f9e2 	bl	f374 <am_hal_queue_item_get>
    efb0:	b190      	cbz	r0, efd8 <am_hal_uart_transfer+0x7f0>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    efb2:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    efb6:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    efba:	321c      	adds	r2, #28
    efbc:	0311      	lsls	r1, r2, #12
    efbe:	698e      	ldr	r6, [r1, #24]
    efc0:	06b3      	lsls	r3, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    efc2:	bf5c      	itt	pl
    efc4:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
    efc8:	600b      	strpl	r3, [r1, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    efca:	69af      	ldr	r7, [r5, #24]
    efcc:	06bf      	lsls	r7, r7, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    efce:	f04f 0201 	mov.w	r2, #1
    efd2:	a908      	add	r1, sp, #32
    efd4:	4648      	mov	r0, r9
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    efd6:	d5e9      	bpl.n	efac <am_hal_uart_transfer+0x7c4>
    AM_CRITICAL_END
    efd8:	9805      	ldr	r0, [sp, #20]
    efda:	f7ff f88b 	bl	e0f4 <am_hal_interrupt_master_set>
    efde:	e5d1      	b.n	eb84 <am_hal_uart_transfer+0x39c>
    AM_CRITICAL_BEGIN
    efe0:	f7ff f884 	bl	e0ec <am_hal_interrupt_master_disable>
    efe4:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
    efe8:	9006      	str	r0, [sp, #24]
    efea:	f501 2080 	add.w	r0, r1, #262144	; 0x40000
    efee:	301c      	adds	r0, #28
    eff0:	0301      	lsls	r1, r0, #12
    eff2:	ab08      	add	r3, sp, #32
    uint32_t i = 0;
    eff4:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eff6:	698e      	ldr	r6, [r1, #24]
    eff8:	06f0      	lsls	r0, r6, #27
    effa:	d455      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    effc:	680d      	ldr	r5, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    effe:	f415 6f70 	tst.w	r5, #3840	; 0xf00
    f002:	d16f      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f004:	4618      	mov	r0, r3
    f006:	3201      	adds	r2, #1
    f008:	f800 5b01 	strb.w	r5, [r0], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f00c:	698e      	ldr	r6, [r1, #24]
    f00e:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    f010:	4615      	mov	r5, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f012:	d449      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f014:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f016:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    f01a:	d163      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f01c:	7006      	strb	r6, [r0, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f01e:	698e      	ldr	r6, [r1, #24]
    f020:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    f022:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f026:	d43f      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f028:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f02a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    f02e:	d159      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f030:	7042      	strb	r2, [r0, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f032:	f8d1 e018 	ldr.w	lr, [r1, #24]
    f036:	f01e 0f10 	tst.w	lr, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    f03a:	f105 0202 	add.w	r2, r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f03e:	d133      	bne.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f040:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f042:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    f046:	d14d      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f048:	70de      	strb	r6, [r3, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f04a:	698e      	ldr	r6, [r1, #24]
    f04c:	06f6      	lsls	r6, r6, #27
    f04e:	f103 0304 	add.w	r3, r3, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    f052:	f105 0203 	add.w	r2, r5, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f056:	d427      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f058:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f05a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    f05e:	d141      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f060:	701a      	strb	r2, [r3, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f062:	698b      	ldr	r3, [r1, #24]
    f064:	06db      	lsls	r3, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    f066:	f105 0204 	add.w	r2, r5, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f06a:	d41d      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f06c:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f06e:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    f072:	d137      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f074:	7106      	strb	r6, [r0, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f076:	698b      	ldr	r3, [r1, #24]
    f078:	06de      	lsls	r6, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    f07a:	f105 0205 	add.w	r2, r5, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f07e:	d413      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f080:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f082:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    f086:	d12d      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f088:	7142      	strb	r2, [r0, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f08a:	698e      	ldr	r6, [r1, #24]
    f08c:	06f3      	lsls	r3, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    f08e:	f105 0206 	add.w	r2, r5, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    f092:	d409      	bmi.n	f0a8 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    f094:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    f096:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    f09a:	d123      	bne.n	f0e4 <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    f09c:	1dea      	adds	r2, r5, #7
    while (i < ui32NumBytes)
    f09e:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    f0a0:	7183      	strb	r3, [r0, #6]
    f0a2:	f100 0307 	add.w	r3, r0, #7
    while (i < ui32NumBytes)
    f0a6:	d1a6      	bne.n	eff6 <am_hal_uart_transfer+0x80e>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    f0a8:	f108 0a48 	add.w	sl, r8, #72	; 0x48
    f0ac:	a908      	add	r1, sp, #32
    f0ae:	4650      	mov	r0, sl
    f0b0:	f000 f85c 	bl	f16c <am_hal_queue_item_add>
    f0b4:	b930      	cbnz	r0, f0c4 <am_hal_uart_transfer+0x8dc>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    f0b6:	f8df b034 	ldr.w	fp, [pc, #52]	; f0ec <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    f0ba:	9806      	ldr	r0, [sp, #24]
    f0bc:	f7ff f81a 	bl	e0f4 <am_hal_interrupt_master_set>
    f0c0:	f7ff bb9e 	b.w	e800 <am_hal_uart_transfer+0x18>
    f0c4:	9806      	ldr	r0, [sp, #24]
    f0c6:	f7ff f815 	bl	e0f4 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    f0ca:	f8d8 5050 	ldr.w	r5, [r8, #80]	; 0x50
    f0ce:	42a5      	cmp	r5, r4
    f0d0:	bf28      	it	cs
    f0d2:	4625      	movcs	r5, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    f0d4:	4649      	mov	r1, r9
    f0d6:	4650      	mov	r0, sl
    f0d8:	462a      	mov	r2, r5
    f0da:	f000 f94b 	bl	f374 <am_hal_queue_item_get>
    f0de:	e49d      	b.n	ea1c <am_hal_uart_transfer+0x234>
    uint32_t i = 0;
    f0e0:	4605      	mov	r5, r0
    f0e2:	e49b      	b.n	ea1c <am_hal_uart_transfer+0x234>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    f0e4:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    f0e8:	e7e7      	b.n	f0ba <am_hal_uart_transfer+0x8d2>
    f0ea:	bf00      	nop
    f0ec:	08000001 	.word	0x08000001

0000f0f0 <am_hal_uart_tx_flush>:
    if (pState->bEnableTxQueue)
    f0f0:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
    f0f4:	b570      	push	{r4, r5, r6, lr}
    f0f6:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    f0f8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (pState->bEnableTxQueue)
    f0fa:	b183      	cbz	r3, f11e <am_hal_uart_tx_flush+0x2e>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    f0fc:	6b40      	ldr	r0, [r0, #52]	; 0x34
    f0fe:	b170      	cbz	r0, f11e <am_hal_uart_tx_flush+0x2e>
            ONE_BYTE_DELAY(pState);
    f100:	4e13      	ldr	r6, [pc, #76]	; (f150 <am_hal_uart_tx_flush+0x60>)
    f102:	6e21      	ldr	r1, [r4, #96]	; 0x60
    f104:	fbb6 f2f1 	udiv	r2, r6, r1
    f108:	2a02      	cmp	r2, #2
    f10a:	ea4f 1002 	mov.w	r0, r2, lsl #4
    f10e:	bf8c      	ite	hi
    f110:	3829      	subhi	r0, #41	; 0x29
    f112:	2001      	movls	r0, #1
    f114:	f7fe fd2a 	bl	db6c <am_hal_flash_delay>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    f118:	6b63      	ldr	r3, [r4, #52]	; 0x34
    f11a:	2b00      	cmp	r3, #0
    f11c:	d1f1      	bne.n	f102 <am_hal_uart_tx_flush+0x12>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    f11e:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    f122:	351c      	adds	r5, #28
    f124:	032d      	lsls	r5, r5, #12
    f126:	69a8      	ldr	r0, [r5, #24]
    f128:	0702      	lsls	r2, r0, #28
    f12a:	d50e      	bpl.n	f14a <am_hal_uart_tx_flush+0x5a>
        ONE_BYTE_DELAY(pState);
    f12c:	4e08      	ldr	r6, [pc, #32]	; (f150 <am_hal_uart_tx_flush+0x60>)
    f12e:	6e21      	ldr	r1, [r4, #96]	; 0x60
    f130:	fbb6 f2f1 	udiv	r2, r6, r1
    f134:	2a02      	cmp	r2, #2
    f136:	ea4f 1002 	mov.w	r0, r2, lsl #4
    f13a:	bf8c      	ite	hi
    f13c:	3829      	subhi	r0, #41	; 0x29
    f13e:	2001      	movls	r0, #1
    f140:	f7fe fd14 	bl	db6c <am_hal_flash_delay>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    f144:	69ab      	ldr	r3, [r5, #24]
    f146:	071b      	lsls	r3, r3, #28
    f148:	d4f1      	bmi.n	f12e <am_hal_uart_tx_flush+0x3e>
} // am_hal_uart_tx_flush()
    f14a:	2000      	movs	r0, #0
    f14c:	bd70      	pop	{r4, r5, r6, pc}
    f14e:	bf00      	nop
    f150:	00b71b00 	.word	0x00b71b00

0000f154 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    f154:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    f156:	2400      	movs	r4, #0
    f158:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    f15a:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    f15c:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    f15e:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    f160:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    f162:	6141      	str	r1, [r0, #20]
}
    f164:	f85d 4b04 	ldr.w	r4, [sp], #4
    f168:	4770      	bx	lr
    f16a:	bf00      	nop

0000f16c <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    f16c:	b5f0      	push	{r4, r5, r6, r7, lr}
    f16e:	4604      	mov	r4, r0
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f170:	6905      	ldr	r5, [r0, #16]
{
    f172:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f174:	fb05 f502 	mul.w	r5, r5, r2
{
    f178:	460f      	mov	r7, r1
    bool bSuccess = false;

    pui8Source = (uint8_t *) pvSource;

    AM_CRITICAL_BEGIN
    f17a:	f7fe ffb7 	bl	e0ec <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    f17e:	68e3      	ldr	r3, [r4, #12]
    f180:	68a2      	ldr	r2, [r4, #8]
    AM_CRITICAL_BEGIN
    f182:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    f184:	1a99      	subs	r1, r3, r2
    f186:	428d      	cmp	r5, r1
    f188:	f200 8081 	bhi.w	f28e <am_hal_queue_item_add+0x122>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f18c:	2d00      	cmp	r5, #0
    f18e:	d075      	beq.n	f27c <am_hal_queue_item_add+0x110>
    f190:	6826      	ldr	r6, [r4, #0]
    f192:	2f00      	cmp	r7, #0
    f194:	d07d      	beq.n	f292 <am_hal_queue_item_add+0x126>
            // Write the value to the buffer, but only if the source pointer is
            // valid.
            //
            if (pvSource)
            {
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f196:	4638      	mov	r0, r7
    f198:	6963      	ldr	r3, [r4, #20]
    f19a:	f810 2b01 	ldrb.w	r2, [r0], #1
    f19e:	559a      	strb	r2, [r3, r6]
            }

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1a0:	6821      	ldr	r1, [r4, #0]
    f1a2:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    f1a6:	1c4a      	adds	r2, r1, #1
    f1a8:	197e      	adds	r6, r7, r5
    f1aa:	43ff      	mvns	r7, r7
    f1ac:	fbb2 fcfe 	udiv	ip, r2, lr
    f1b0:	4437      	add	r7, r6
    f1b2:	fb0e 231c 	mls	r3, lr, ip, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1b6:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1b8:	6023      	str	r3, [r4, #0]
    f1ba:	f007 0103 	and.w	r1, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f1be:	d05c      	beq.n	f27a <am_hal_queue_item_add+0x10e>
    f1c0:	b349      	cbz	r1, f216 <am_hal_queue_item_add+0xaa>
    f1c2:	2901      	cmp	r1, #1
    f1c4:	d019      	beq.n	f1fa <am_hal_queue_item_add+0x8e>
    f1c6:	2902      	cmp	r1, #2
    f1c8:	d00b      	beq.n	f1e2 <am_hal_queue_item_add+0x76>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f1ca:	6962      	ldr	r2, [r4, #20]
    f1cc:	f810 7b01 	ldrb.w	r7, [r0], #1
    f1d0:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1d2:	6823      	ldr	r3, [r4, #0]
    f1d4:	68e1      	ldr	r1, [r4, #12]
    f1d6:	1c5a      	adds	r2, r3, #1
    f1d8:	fbb2 f7f1 	udiv	r7, r2, r1
    f1dc:	fb01 2317 	mls	r3, r1, r7, r2
    f1e0:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f1e2:	6962      	ldr	r2, [r4, #20]
    f1e4:	f810 1b01 	ldrb.w	r1, [r0], #1
    f1e8:	54d1      	strb	r1, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f1ea:	6823      	ldr	r3, [r4, #0]
    f1ec:	68e7      	ldr	r7, [r4, #12]
    f1ee:	1c5a      	adds	r2, r3, #1
    f1f0:	fbb2 f1f7 	udiv	r1, r2, r7
    f1f4:	fb07 2311 	mls	r3, r7, r1, r2
    f1f8:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f1fa:	6967      	ldr	r7, [r4, #20]
    f1fc:	f810 2b01 	ldrb.w	r2, [r0], #1
    f200:	54fa      	strb	r2, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f202:	6823      	ldr	r3, [r4, #0]
    f204:	68e1      	ldr	r1, [r4, #12]
    f206:	1c5f      	adds	r7, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f208:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f20a:	fbb7 f2f1 	udiv	r2, r7, r1
    f20e:	fb01 7312 	mls	r3, r1, r2, r7
    f212:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f214:	d031      	beq.n	f27a <am_hal_queue_item_add+0x10e>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f216:	4686      	mov	lr, r0
    f218:	6967      	ldr	r7, [r4, #20]
    f21a:	f81e 1b01 	ldrb.w	r1, [lr], #1
    f21e:	54f9      	strb	r1, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f220:	6823      	ldr	r3, [r4, #0]
    f222:	68e2      	ldr	r2, [r4, #12]
    f224:	1c5f      	adds	r7, r3, #1
    f226:	fbb7 f1f2 	udiv	r1, r7, r2
    f22a:	fb02 7311 	mls	r3, r2, r1, r7
    f22e:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f230:	6962      	ldr	r2, [r4, #20]
    f232:	7847      	ldrb	r7, [r0, #1]
    f234:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f236:	6823      	ldr	r3, [r4, #0]
    f238:	68e1      	ldr	r1, [r4, #12]
    f23a:	1c5f      	adds	r7, r3, #1
    f23c:	fbb7 f2f1 	udiv	r2, r7, r1
    f240:	fb01 7312 	mls	r3, r1, r2, r7
    f244:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f246:	6961      	ldr	r1, [r4, #20]
    f248:	f89e 7001 	ldrb.w	r7, [lr, #1]
    f24c:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f24e:	6822      	ldr	r2, [r4, #0]
    f250:	68e7      	ldr	r7, [r4, #12]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f252:	6961      	ldr	r1, [r4, #20]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f254:	3201      	adds	r2, #1
    f256:	fbb2 fcf7 	udiv	ip, r2, r7
    f25a:	fb07 231c 	mls	r3, r7, ip, r2
    f25e:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    f260:	78c7      	ldrb	r7, [r0, #3]
    f262:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f264:	6822      	ldr	r2, [r4, #0]
    f266:	68e1      	ldr	r1, [r4, #12]
    f268:	1c57      	adds	r7, r2, #1
    f26a:	3004      	adds	r0, #4
    f26c:	fbb7 f2f1 	udiv	r2, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f270:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f272:	fb01 7312 	mls	r3, r1, r2, r7
    f276:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f278:	d1cd      	bne.n	f216 <am_hal_queue_item_add+0xaa>
    f27a:	68a2      	ldr	r2, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    f27c:	442a      	add	r2, r5
    f27e:	60a2      	str	r2, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f280:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f282:	9801      	ldr	r0, [sp, #4]
    f284:	f7fe ff36 	bl	e0f4 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f288:	4620      	mov	r0, r4
    f28a:	b003      	add	sp, #12
    f28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f28e:	2400      	movs	r4, #0
    f290:	e7f7      	b.n	f282 <am_hal_queue_item_add+0x116>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f292:	1c70      	adds	r0, r6, #1
    f294:	fbb0 fef3 	udiv	lr, r0, r3
    f298:	fb03 011e 	mls	r1, r3, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f29c:	2001      	movs	r0, #1
    f29e:	1e6e      	subs	r6, r5, #1
    f2a0:	4285      	cmp	r5, r0
    f2a2:	f006 0707 	and.w	r7, r6, #7
    f2a6:	d063      	beq.n	f370 <am_hal_queue_item_add+0x204>
    f2a8:	b3bf      	cbz	r7, f31a <am_hal_queue_item_add+0x1ae>
    f2aa:	2f01      	cmp	r7, #1
    f2ac:	d02d      	beq.n	f30a <am_hal_queue_item_add+0x19e>
    f2ae:	2f02      	cmp	r7, #2
    f2b0:	d025      	beq.n	f2fe <am_hal_queue_item_add+0x192>
    f2b2:	2f03      	cmp	r7, #3
    f2b4:	d01d      	beq.n	f2f2 <am_hal_queue_item_add+0x186>
    f2b6:	2f04      	cmp	r7, #4
    f2b8:	d015      	beq.n	f2e6 <am_hal_queue_item_add+0x17a>
    f2ba:	2f05      	cmp	r7, #5
    f2bc:	d00d      	beq.n	f2da <am_hal_queue_item_add+0x16e>
    f2be:	2f06      	cmp	r7, #6
    f2c0:	d005      	beq.n	f2ce <am_hal_queue_item_add+0x162>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2c2:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2c4:	2002      	movs	r0, #2
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2c6:	fbb1 fcf3 	udiv	ip, r1, r3
    f2ca:	fb03 111c 	mls	r1, r3, ip, r1
    f2ce:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2d0:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2d2:	fbb1 f6f3 	udiv	r6, r1, r3
    f2d6:	fb03 1116 	mls	r1, r3, r6, r1
    f2da:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2dc:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2de:	fbb1 f7f3 	udiv	r7, r1, r3
    f2e2:	fb03 1117 	mls	r1, r3, r7, r1
    f2e6:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2e8:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2ea:	fbb1 fef3 	udiv	lr, r1, r3
    f2ee:	fb03 111e 	mls	r1, r3, lr, r1
    f2f2:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f2f4:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f2f6:	fbb1 fcf3 	udiv	ip, r1, r3
    f2fa:	fb03 111c 	mls	r1, r3, ip, r1
    f2fe:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f300:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f302:	fbb1 f6f3 	udiv	r6, r1, r3
    f306:	fb03 1116 	mls	r1, r3, r6, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f30a:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f30c:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f30e:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f310:	fbb1 f7f3 	udiv	r7, r1, r3
    f314:	fb03 1117 	mls	r1, r3, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f318:	d02a      	beq.n	f370 <am_hal_queue_item_add+0x204>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f31a:	3101      	adds	r1, #1
    f31c:	fbb1 fef3 	udiv	lr, r1, r3
    f320:	fb03 161e 	mls	r6, r3, lr, r1
    f324:	1c77      	adds	r7, r6, #1
    f326:	fbb7 fcf3 	udiv	ip, r7, r3
    f32a:	fb03 711c 	mls	r1, r3, ip, r7
    f32e:	1c4e      	adds	r6, r1, #1
    f330:	fbb6 f7f3 	udiv	r7, r6, r3
    f334:	fb03 6117 	mls	r1, r3, r7, r6
    f338:	1c4e      	adds	r6, r1, #1
    f33a:	fbb6 f7f3 	udiv	r7, r6, r3
    f33e:	fb03 6117 	mls	r1, r3, r7, r6
    f342:	1c4e      	adds	r6, r1, #1
    f344:	fbb6 f7f3 	udiv	r7, r6, r3
    f348:	fb03 6117 	mls	r1, r3, r7, r6
    f34c:	1c4e      	adds	r6, r1, #1
    f34e:	fbb6 f7f3 	udiv	r7, r6, r3
    f352:	fb03 6117 	mls	r1, r3, r7, r6
    f356:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f358:	3008      	adds	r0, #8
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f35a:	fbb6 f7f3 	udiv	r7, r6, r3
    f35e:	fb03 6117 	mls	r1, r3, r7, r6
    f362:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f364:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    f366:	fbb6 f7f3 	udiv	r7, r6, r3
    f36a:	fb03 6117 	mls	r1, r3, r7, r6
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f36e:	d1d4      	bne.n	f31a <am_hal_queue_item_add+0x1ae>
    f370:	6021      	str	r1, [r4, #0]
    f372:	e783      	b.n	f27c <am_hal_queue_item_add+0x110>

0000f374 <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    f374:	b5f0      	push	{r4, r5, r6, r7, lr}
    f376:	4604      	mov	r4, r0
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f378:	6905      	ldr	r5, [r0, #16]
{
    f37a:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    f37c:	fb05 f502 	mul.w	r5, r5, r2
{
    f380:	460e      	mov	r6, r1
    bool bSuccess = false;

    pui8Dest = (uint8_t *) pvDest;

    AM_CRITICAL_BEGIN
    f382:	f7fe feb3 	bl	e0ec <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f386:	68a7      	ldr	r7, [r4, #8]
    AM_CRITICAL_BEGIN
    f388:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    f38a:	42bd      	cmp	r5, r7
    f38c:	f200 8083 	bhi.w	f496 <am_hal_queue_item_get+0x122>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f390:	2d00      	cmp	r5, #0
    f392:	d077      	beq.n	f484 <am_hal_queue_item_get+0x110>
    f394:	6863      	ldr	r3, [r4, #4]
    f396:	2e00      	cmp	r6, #0
    f398:	d07f      	beq.n	f49a <am_hal_queue_item_get+0x126>
            // Grab the next value from the buffer, but only if the
            // destination pointer is valid.
            //
            if (pvDest)
            {
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f39a:	6962      	ldr	r2, [r4, #20]
    f39c:	4630      	mov	r0, r6
    f39e:	5cd1      	ldrb	r1, [r2, r3]
    f3a0:	f800 1b01 	strb.w	r1, [r0], #1
            }

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3a4:	6863      	ldr	r3, [r4, #4]
    f3a6:	68e7      	ldr	r7, [r4, #12]
    f3a8:	1c5a      	adds	r2, r3, #1
    f3aa:	1971      	adds	r1, r6, r5
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3ac:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3ae:	fbb2 f6f7 	udiv	r6, r2, r7
    f3b2:	fb07 2316 	mls	r3, r7, r6, r2
    f3b6:	f105 37ff 	add.w	r7, r5, #4294967295
    f3ba:	6063      	str	r3, [r4, #4]
    f3bc:	f007 0203 	and.w	r2, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f3c0:	d05f      	beq.n	f482 <am_hal_queue_item_get+0x10e>
    f3c2:	b362      	cbz	r2, f41e <am_hal_queue_item_get+0xaa>
    f3c4:	2a01      	cmp	r2, #1
    f3c6:	d01b      	beq.n	f400 <am_hal_queue_item_get+0x8c>
    f3c8:	2a02      	cmp	r2, #2
    f3ca:	d00c      	beq.n	f3e6 <am_hal_queue_item_get+0x72>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f3cc:	6966      	ldr	r6, [r4, #20]
    f3ce:	f816 c003 	ldrb.w	ip, [r6, r3]
    f3d2:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3d6:	6863      	ldr	r3, [r4, #4]
    f3d8:	68e7      	ldr	r7, [r4, #12]
    f3da:	1c5a      	adds	r2, r3, #1
    f3dc:	fbb2 f6f7 	udiv	r6, r2, r7
    f3e0:	fb07 2316 	mls	r3, r7, r6, r2
    f3e4:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f3e6:	6967      	ldr	r7, [r4, #20]
    f3e8:	f817 e003 	ldrb.w	lr, [r7, r3]
    f3ec:	f800 eb01 	strb.w	lr, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f3f0:	6863      	ldr	r3, [r4, #4]
    f3f2:	68e6      	ldr	r6, [r4, #12]
    f3f4:	1c5a      	adds	r2, r3, #1
    f3f6:	fbb2 f7f6 	udiv	r7, r2, r6
    f3fa:	fb06 2317 	mls	r3, r6, r7, r2
    f3fe:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f400:	6966      	ldr	r6, [r4, #20]
    f402:	f816 c003 	ldrb.w	ip, [r6, r3]
    f406:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f40a:	6863      	ldr	r3, [r4, #4]
    f40c:	68e7      	ldr	r7, [r4, #12]
    f40e:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f410:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f412:	fbb2 f6f7 	udiv	r6, r2, r7
    f416:	fb07 2316 	mls	r3, r7, r6, r2
    f41a:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f41c:	d031      	beq.n	f482 <am_hal_queue_item_get+0x10e>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f41e:	6962      	ldr	r2, [r4, #20]
    f420:	4686      	mov	lr, r0
    f422:	5cd6      	ldrb	r6, [r2, r3]
    f424:	f80e 6b01 	strb.w	r6, [lr], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f428:	6863      	ldr	r3, [r4, #4]
    f42a:	68e7      	ldr	r7, [r4, #12]
    f42c:	1c5a      	adds	r2, r3, #1
    f42e:	fbb2 f6f7 	udiv	r6, r2, r7
    f432:	fb07 2316 	mls	r3, r7, r6, r2
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f436:	6967      	ldr	r7, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f438:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f43a:	5cfa      	ldrb	r2, [r7, r3]
    f43c:	7042      	strb	r2, [r0, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f43e:	6863      	ldr	r3, [r4, #4]
    f440:	68e6      	ldr	r6, [r4, #12]
    f442:	1c5f      	adds	r7, r3, #1
    f444:	fbb7 f2f6 	udiv	r2, r7, r6
    f448:	fb06 7312 	mls	r3, r6, r2, r7
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f44c:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f44e:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f450:	5cf7      	ldrb	r7, [r6, r3]
    f452:	f88e 7001 	strb.w	r7, [lr, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f456:	6862      	ldr	r2, [r4, #4]
    f458:	68e7      	ldr	r7, [r4, #12]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f45a:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f45c:	3201      	adds	r2, #1
    f45e:	fbb2 fcf7 	udiv	ip, r2, r7
    f462:	fb07 231c 	mls	r3, r7, ip, r2
    f466:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    f468:	5cf7      	ldrb	r7, [r6, r3]
    f46a:	70c7      	strb	r7, [r0, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f46c:	6866      	ldr	r6, [r4, #4]
    f46e:	68e7      	ldr	r7, [r4, #12]
    f470:	1c72      	adds	r2, r6, #1
    f472:	3004      	adds	r0, #4
    f474:	fbb2 f6f7 	udiv	r6, r2, r7
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f478:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f47a:	fb07 2316 	mls	r3, r7, r6, r2
    f47e:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f480:	d1cd      	bne.n	f41e <am_hal_queue_item_get+0xaa>
    f482:	68a7      	ldr	r7, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    f484:	1b7f      	subs	r7, r7, r5
    f486:	60a7      	str	r7, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f488:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f48a:	9801      	ldr	r0, [sp, #4]
    f48c:	f7fe fe32 	bl	e0f4 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f490:	4620      	mov	r0, r4
    f492:	b003      	add	sp, #12
    f494:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f496:	2400      	movs	r4, #0
    f498:	e7f7      	b.n	f48a <am_hal_queue_item_get+0x116>
    f49a:	68e1      	ldr	r1, [r4, #12]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f49c:	1c58      	adds	r0, r3, #1
    f49e:	fbb0 fef1 	udiv	lr, r0, r1
    f4a2:	fb01 031e 	mls	r3, r1, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4a6:	2001      	movs	r0, #1
    f4a8:	1e6a      	subs	r2, r5, #1
    f4aa:	4285      	cmp	r5, r0
    f4ac:	f002 0607 	and.w	r6, r2, #7
    f4b0:	d063      	beq.n	f57a <am_hal_queue_item_get+0x206>
    f4b2:	b3be      	cbz	r6, f524 <am_hal_queue_item_get+0x1b0>
    f4b4:	2e01      	cmp	r6, #1
    f4b6:	d02d      	beq.n	f514 <am_hal_queue_item_get+0x1a0>
    f4b8:	2e02      	cmp	r6, #2
    f4ba:	d025      	beq.n	f508 <am_hal_queue_item_get+0x194>
    f4bc:	2e03      	cmp	r6, #3
    f4be:	d01d      	beq.n	f4fc <am_hal_queue_item_get+0x188>
    f4c0:	2e04      	cmp	r6, #4
    f4c2:	d015      	beq.n	f4f0 <am_hal_queue_item_get+0x17c>
    f4c4:	2e05      	cmp	r6, #5
    f4c6:	d00d      	beq.n	f4e4 <am_hal_queue_item_get+0x170>
    f4c8:	2e06      	cmp	r6, #6
    f4ca:	d005      	beq.n	f4d8 <am_hal_queue_item_get+0x164>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f4cc:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4ce:	2002      	movs	r0, #2
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f4d0:	fbb3 f2f1 	udiv	r2, r3, r1
    f4d4:	fb01 3312 	mls	r3, r1, r2, r3
    f4d8:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4da:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f4dc:	fbb3 fcf1 	udiv	ip, r3, r1
    f4e0:	fb01 331c 	mls	r3, r1, ip, r3
    f4e4:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4e6:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f4e8:	fbb3 fef1 	udiv	lr, r3, r1
    f4ec:	fb01 331e 	mls	r3, r1, lr, r3
    f4f0:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4f2:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f4f4:	fbb3 f6f1 	udiv	r6, r3, r1
    f4f8:	fb01 3316 	mls	r3, r1, r6, r3
    f4fc:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f4fe:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f500:	fbb3 f2f1 	udiv	r2, r3, r1
    f504:	fb01 3312 	mls	r3, r1, r2, r3
    f508:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f50a:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f50c:	fbb3 fcf1 	udiv	ip, r3, r1
    f510:	fb01 331c 	mls	r3, r1, ip, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f514:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f516:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f518:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f51a:	fbb3 fef1 	udiv	lr, r3, r1
    f51e:	fb01 331e 	mls	r3, r1, lr, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f522:	d02a      	beq.n	f57a <am_hal_queue_item_get+0x206>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f524:	3301      	adds	r3, #1
    f526:	fbb3 f6f1 	udiv	r6, r3, r1
    f52a:	fb01 3216 	mls	r2, r1, r6, r3
    f52e:	1c56      	adds	r6, r2, #1
    f530:	fbb6 fcf1 	udiv	ip, r6, r1
    f534:	fb01 631c 	mls	r3, r1, ip, r6
    f538:	1c5a      	adds	r2, r3, #1
    f53a:	fbb2 f6f1 	udiv	r6, r2, r1
    f53e:	fb01 2316 	mls	r3, r1, r6, r2
    f542:	1c5a      	adds	r2, r3, #1
    f544:	fbb2 f6f1 	udiv	r6, r2, r1
    f548:	fb01 2316 	mls	r3, r1, r6, r2
    f54c:	1c5a      	adds	r2, r3, #1
    f54e:	fbb2 f6f1 	udiv	r6, r2, r1
    f552:	fb01 2316 	mls	r3, r1, r6, r2
    f556:	1c5a      	adds	r2, r3, #1
    f558:	fbb2 f6f1 	udiv	r6, r2, r1
    f55c:	fb01 2316 	mls	r3, r1, r6, r2
    f560:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f562:	3008      	adds	r0, #8
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f564:	fbb2 f6f1 	udiv	r6, r2, r1
    f568:	fb01 2316 	mls	r3, r1, r6, r2
    f56c:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f56e:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f570:	fbb2 f6f1 	udiv	r6, r2, r1
    f574:	fb01 2316 	mls	r3, r1, r6, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f578:	d1d4      	bne.n	f524 <am_hal_queue_item_get+0x1b0>
    f57a:	6063      	str	r3, [r4, #4]
    f57c:	e782      	b.n	f484 <am_hal_queue_item_get+0x110>
    f57e:	bf00      	nop

0000f580 <am_hal_cachectrl_benchmark>:
    f580:	0104 0000 4d41 525f 4745 0000 4d43 4953     ....AM_REG..CMSI
    f590:	0053 0000 6d41 6962 2071 694d 7263 206f     S...Ambiq Micro 
    f5a0:	7727 6968 656c 2027 7865 6d61 6c70 2e65     'while' example.
    f5b0:	0a0a 0000 7355 6465 6620 726f 6d20 6165     ....Used for mea
    f5c0:	7573 6972 676e 7020 776f 7265 6920 206e     suring power in 
    f5d0:	6e61 6920 666e 6e69 7469 2065 6877 6c69     an infinite whil
    f5e0:	2065 6f6c 706f 0a2e 0000 0000 4347 2043     e loop......GCC 
    f5f0:	2e36 2e33 2031 3032 3731 3230 3531 2820     6.3.1 20170215 (
    f600:	6572 656c 7361 2965 5b20 5241 2f4d 6d65     release) [ARM/em
    f610:	6562 6464 6465 362d 622d 6172 636e 2068     bedded-6-branch 
    f620:	6572 6976 6973 6e6f 3220 3534 3135 5d32     revision 245512]
    f630:	0000 0000 7041 2070 6f43 706d 6c69 7265     ....App Compiler
    f640:	203a 2020 2520 0a73 0000 0000 4148 204c     :    %s.....HAL 
    f650:	6f43 706d 6c69 7265 203a 2020 2520 0a73     Compiler:    %s.
    f660:	0000 0000 4148 204c 4453 204b 6576 7372     ....HAL SDK vers
    f670:	6f69 3a6e 2520 2e64 6425 252e 0a64 0000     ion: %d.%d.%d...
    f680:	4148 204c 6f63 706d 6c69 6465 7720 7469     HAL compiled wit
    f690:	2068 7325 732d 7974 656c 7220 6765 7369     h %s-style regis
    f6a0:	6574 7372 000a 0000 450a 746e 7265 6e69     ters.....Enterin
    f6b0:	2067 6877 6c69 2065 6f6c 706f 2e2e 0a2e     g while loop....
    f6c0:	0000 0000 5245 4f52 3a52 5420 6568 7320     ....ERROR: The s
    f6d0:	7465 6974 676e 6f20 2066 504c 4d4d 444f     etting of LPMMOD
    f6e0:	2045 6166 6c69 6465 2021 6148 746c 6e69     E failed! Haltin
    f6f0:	2067 7270 676f 6172 2e6d 2e2e 000a 0000     g program.......
    f700:	0a0a 0a0a 0a0a 0a0a 0a0a 0a0a 0a0a 0a0a     ................
    f710:	0a0a 0000                                   ....

0000f714 <g_sBspUartConfig>:
    f714:	c200 0001 0060 0000 0000 0000 0000 0000     ....`...........
    f724:	0000 0000 0012 0000 0000 0000 0000 0000     ................
	...

0000f73c <g_AM_BSP_GPIO_COM_UART_RX>:
    f73c:	0000 0000                                   ....

0000f740 <g_AM_BSP_GPIO_COM_UART_TX>:
    f740:	0000 0000                                   ....

0000f744 <am_hal_cachectrl_defaults>:
    f744:	0308 0000                                   ....

0000f748 <g_ui32HALversion>:
    f748:	0d00 0102                                   ....

0000f74c <g_ui8HALcompiler>:
    f74c:	4347 2043 2e36 2e33 2031 3032 3731 3230     GCC 6.3.1 201702
    f75c:	3531 2820 6572 656c 7361 2965 5b20 5241     15 (release) [AR
    f76c:	2f4d 6d65 6562 6464 6465 362d 622d 6172     M/embedded-6-bra
    f77c:	636e 2068 6572 6976 6973 6e6f 3220 3534     nch revision 245
    f78c:	3135 5d32 0000 0000                         512]....

0000f794 <g_AM_HAL_GPIO_DISABLE>:
    f794:	0003 0000                                   ....

0000f798 <g_AM_HAL_GPIO_OUTPUT>:
    f798:	0403 0000                                   ....

0000f79c <g_ui8Bit76Capabilities>:
    f79c:	0101 0280 0180 8001 0101 8080 8080 8080     ................
    f7ac:	8080 8080 8008 8080 0180 0180 8080 8080     ................
    f7bc:	8080 8080 0402 0180 0401 0101 8080 8080     ................
    f7cc:	0101 0000                                   ....

0000f7d0 <g_ui8Inpen>:
    f7d0:	2323 e224 23a1 1007 4303 e100 a151 3561     ##$..#...C..Q.a5
    f7e0:	c525 4181 b001 d160 3130 31a1 f101 1100     %..A..`.01.1....
    f7f0:	21b1 01d1 11e5 3005 1037 3130 6100 4000     .!.....07.01.a.@
    f800:	3130 0000                                   01..

0000f804 <g_ui8NCEtable>:
    f804:	4232 1352 1202 6022 4333 2153 4030 2050     2BR..."`3CS!0@P 
    f814:	4131 1151 ffff ffff ffff ffff 4131 6051     1AQ.........1AQ`
    f824:	4030 0050 4333 2353 4232 6052 1000 3020     0@P.3CS#2BR`.. 0
    f834:	4030 6150 4131 0151 1202 4222 1303 6023     0@Pa1AQ..."B..#`
    f844:	1000 5020 1101 4121 1202 3222 1303 6033     .. P..!A.."2..3`
    f854:	4131 2151 4232 2252 4333 0353 1000 4020     1AQ!2BR"3CS... @
    f864:	1101 5121 4232 0252 4333 1353 4030 1050     ..!Q2BR.3CS.0@P.
    f874:	4131 6051 4232 1252 4333 0353 1000 4020     1AQ`2BR.3CS... @
    f884:	1101 6121 1202 5222 1303 3323 1000 3020     ..!a.."R..#3.. 0
    f894:	4131 6151 4232 0252 1303 5333 ffff ffff     1AQa2BR...3S....
    f8a4:	ffff ffff 1101 6121 1000 5020 1101 6121     ......!a.. P..!a
    f8b4:	1202 5222 4333 1353 4030 6150 1101 3121     .."R3CS.0@Pa..!1
    f8c4:	1202 3222 1303 4323                         .."2..#C

0000f8cc <g_ui8nCEpins>:
    f8cc:	0707 0207 0802 0008 0202 0102 0101 0101     ................
    f8dc:	0101 0101 0101 0101 0101 0101 0101 0101     ................
    f8ec:	0101 0101 0101 0801 0008 0101 0101 0101     ................
    f8fc:	0101 0000                                   ....

0000f900 <g_am_hal_mcuctrl_flash_size>:
    f900:	4000 0000 8000 0000 0000 0001 0000 0002     .@..............
    f910:	0000 0004 0000 0008 0000 0010 0000 0020     .............. .
	...

0000f940 <g_am_hal_mcuctrl_sram_size>:
    f940:	4000 0000 8000 0000 0000 0001 0000 0002     .@..............
    f950:	0000 0004 0000 0008 0000 0010 0000 0006     ................
	...

0000f980 <am_hal_pwrctrl_memory_control>:
	...
    f994:	0001 0000 0001 0000 0001 0000 1fff 0000     ................
    f9a4:	1fff 0000 0003 0000 0003 0000 0003 0000     ................
    f9b4:	1fff 0000 1fff 0000 0007 0000 0007 0000     ................
    f9c4:	0007 0000 1fff 0000 1fff 0000 000f 0000     ................
    f9d4:	000f 0000 000f 0000 1fff 0000 1fff 0000     ................
    f9e4:	001f 0000 001f 0000 001f 0000 1fff 0000     ................
    f9f4:	1fff 0000 003f 0000 003f 0000 003f 0000     ....?...?...?...
    fa04:	1fff 0000 1fff 0000 007f 0000 007f 0000     ................
    fa14:	007f 0000 1fff 0000 1fff 0000 00ff 0000     ................
    fa24:	00ff 0000 00ff 0000 1fff 0000 1fff 0000     ................
    fa34:	01ff 0000 01ff 0000 01ff 0000 1fff 0000     ................
    fa44:	1fff 0000 03ff 0000 03ff 0000 03ff 0000     ................
    fa54:	1fff 0000 1fff 0000 07ff 0000 07ff 0000     ................
    fa64:	07ff 0000 1fff 0000 1fff 0000 0fff 0000     ................
    fa74:	0fff 0000 0fff 0000 1fff 0000 1fff 0000     ................
    fa84:	1fff 0000 1fff 0000 1fff 0000 1fff 0000     ................
    fa94:	1fff 0000 2000 0000 2000 0000 2000 0000     ..... ... ... ..
    faa4:	6000 0000 6000 0000 6000 0000 6000 0000     .`...`...`...`..
    fab4:	6000 0000 6000 0000 6000 0000 0000 c000     .`...`...`......
    fac4:	8000 0001 0000 c000 0000 c000 8000 0001     ................
    fad4:	7fff c000 ffff 0001 7fff c000 7fff c000     ................
    fae4:	ffff 0001                                   ....

0000fae8 <am_hal_pwrctrl_peripheral_control>:
	...
    faf4:	0001 0000 0004 0000 0004 0000 0002 0000     ................
    fb04:	0008 0000 0008 0000 0004 0000 0008 0000     ................
    fb14:	0008 0000 0008 0000 0008 0000 0008 0000     ................
    fb24:	0010 0000 0010 0000 0010 0000 0020 0000     ............ ...
    fb34:	0010 0000 0010 0000 0040 0000 0010 0000     ........@.......
    fb44:	0010 0000 0080 0000 0004 0000 0004 0000     ................
    fb54:	0100 0000 0004 0000 0004 0000 0200 0000     ................
    fb64:	0020 0000 0020 0000 0400 0000 0004 0000      ... ...........
    fb74:	0004 0000 0800 0000 0040 0000 0040 0000     ........@...@...
    fb84:	1000 0000 0080 0000 0080 0000 2000 0000     ............. ..
    fb94:	0100 0000 0100 0000                         ........
