# reading modelsim.ini
# Loading project AcceleratorSimulations
# Compile of MEMORIES_CHANNEL.v was successful.
# reading modelsim.ini
# reading /home/krisv/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project riscv_core_simulation
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# 20 compiles, 0 failed with no errors.
# Compile of DATAMEM.v was successful.
# Compile of CORE_tb.v was successful.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 22:01:49 on Jul 07,2022
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# ** Error: (vsim-3037) Missing instance name in instantiation of 'DATAMEM'.
#    Time: 0 ps  Iteration: 0  Instance: /CORE_tb File: /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v Line: 99
# Error loading design
# End time: 22:01:49 on Jul 07,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# Compile of CORE_tb.v was successful.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 22:04:22 on Jul 07,2022
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
add wave -position end  sim:/CORE_tb/RiscCore/CORE_Clk_in
add wave -position end  sim:/CORE_tb/tb_clk_50
add wave -position end  sim:/CORE_tb/tb_reset
add wave -position end  sim:/CORE_tb/RiscCore/Pc/REG_Data_OutBUS
add wave -position end  sim:/CORE_tb/RiscCore/Iregister/REG_Data_OutBUS
add wave -position end  sim:/CORE_tb/RiscCore/Imm_Generation_OutBUS_Wire
# Can't move the Now cursor.
add wave -position 4  sim:/CORE_tb/RiscCore/Rs1_InBUS_Wire
add wave -position 5  sim:/CORE_tb/RiscCore/Rs2_InBUS_Wire
add wave -position 6  sim:/CORE_tb/RiscCore/Rd_InBUS_Wire
add wave -position 7  sim:/CORE_tb/RiscCore/Opcode_InBUS_Wire
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/simulation/CORE.do
# Can't move the Now cursor.
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_Alu_Select_Immediate_Mux
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_AluOp_OutBUS
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_DataMem_Read
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_DataMem_Write
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_Lsu_En
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_Not_Branch_Jump_Op
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_Opcode_InBUS
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_RegFile_Mux_OutBUS
add wave -position end  sim:/CORE_tb/RiscCore/Mcu/MCU_RegFile_Write
add wave -position end  sim:/CORE_tb/RiscCore/Acu/ACU_AluControl_OutBUS
add wave -position end  sim:/CORE_tb/RiscCore/Alu/Out
add wave -position end  sim:/CORE_tb/RiscCore/Register_File/Reg1_Output
add wave -position end  sim:/CORE_tb/RiscCore/Register_File/Reg2_Output
add wave -position end  sim:/CORE_tb/RiscCore/Register_File/Reg3_Output
run -all
# Loading Instruction Memory...
# ** Warning: (vsim-PLI-3406) Too many digits (32) in data on line 1 of file "../programs/test.in". (Max is 8.)    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/INS_MEM.v(62)
#    Time: 0 ps  Iteration: 0  Instance: /CORE_tb/ins_mem
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(140)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 140
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/simulation/CORE.do
add wave -position end  sim:/CORE_tb/ins_mem/Ram_Array
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/simulation/CORE.do
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Loading Instruction Memory...
# ** Warning: (vsim-PLI-3406) Too many digits (32) in data on line 1 of file "../programs/test.in". (Max is 8.)    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/INS_MEM.v(62)
#    Time: 0 ps  Iteration: 0  Instance: /CORE_tb/ins_mem
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(140)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 140
# Compile of CORE_tb.v was successful.
# Compile of INS_MEM.v was successful.
quit -sim
# End time: 22:22:35 on Jul 07,2022, Elapsed time: 0:18:13
# Errors: 0, Warnings: 4
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
vsim work.CORE_tb
# vsim work.CORE_tb 
# Start time: 22:22:57 on Jul 07,2022
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
do CORE.do
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
add wave -position end  sim:/CORE_tb/ins_mem/INS_MEM_Data_Out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/simulation/CORE.do
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
add wave -position 24  sim:/CORE_tb/ins_mem/Shift_Addr
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
add wave -position 3  sim:/CORE_tb/RiscCore/Iregister/REG_Data_InBUS
add wave -position 3  sim:/CORE_tb/RiscCore/Iregister/Internal_Data_Reg
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of REG_POS.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.REG_POS
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of REG_POS.v was successful.
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.REG_POS
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of CORE.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
add wave -position 3  sim:/CORE_tb/RiscCore/Iregister/REG_Set
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
add wave -position 3  sim:/CORE_tb/RiscCore/Imrd/IMRD_read
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(139)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 139
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of CORE.v was successful.
# Compile of REG_NEG.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE
# Loading work.REG_NEG
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.REG_POS
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of CORE.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of CORE.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_NEG
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of CORE.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE
# Loading work.REG_POS
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_POS
# Loading work.REG_NEG
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of IMRD.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
# Loading work.CORE
# Loading work.REG_POS
# Loading work.REG_NEG
# Loading work.ADDER
# Loading work.MUX_2_1
# Loading work.IMM_GEN
# Loading work.REG_FILE
# Loading work.DEMUX_1_32
# Loading work.MUX_32_1
# Loading work.ACU
# Loading work.ALU
# Loading work.JCU
# Loading work.BRU
# Loading work.LSU
# Loading work.MUX_4_1
# Loading work.IMRD
# Loading work.MCU
# Loading work.INS_MEM
# Loading work.DATAMEM
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(141)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 141
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(143)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 143
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(143)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 143
# Compile of IMRD.v was successful.
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(143)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 143
# Compile of IMRD.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.IMRD
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(143)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 143
add wave -position 6  sim:/CORE_tb/RiscCore/Iregister/Internal_Signal_Reg
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(143)
#    Time: 100 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 143
add wave -position 27  sim:/CORE_tb/RiscCore/Register_File/Reg4_Output
restart -f
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(144)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 144
# Compile of CORE_tb.v was successful.
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(146)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 146
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(144)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 144
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(144)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 144
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(147)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 147
restart -f
# Compile of CORE_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CORE_tb
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(147)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 147
add wave -position 4  sim:/CORE_tb/RiscCore/Iregister/REG_Reset
restart -f
run -all
# Loading Instruction Memory...
# Ram successfully loaded.
# ** Note: $stop    : /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v(147)
#    Time: 110 ns  Iteration: 1  Instance: /CORE_tb
# Break in Module CORE_tb at /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/testbench/CORE_tb.v line 147
quit -sim
# End time: 08:30:33 on Jul 08,2022, Elapsed time: 10:07:36
# Errors: 0, Warnings: 2
# Compile of RCU.v was successful.
# Compile of CORE.v was successful.
# can't read "Startup(-L)": no such element in array
# Load canceled
# Compile of ACU.v was successful.
# Compile of ADDER.v was successful.
# Compile of ALU.v was successful.
# Compile of BRU.v was successful.
# Compile of CORE.v was successful.
# Compile of DATAMEM.v was successful.
# Compile of DEMUX_1_32.v was successful.
# Compile of IMM_GEN.v was successful.
# Compile of INS_MEM.v was successful.
# Compile of JCU.v was successful.
# Compile of LSU.v was successful.
# Compile of MCU.v was successful.
# Compile of MUX_2_1.v was successful.
# Compile of MUX_4_1.v was successful.
# Compile of MUX_32_1.v was successful.
# Compile of RAM.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of REG_NEG.v was successful.
# Compile of REG_POS.v was successful.
# Compile of CORE_tb.v was successful.
# Compile of RCU.v was successful.
# 21 compiles, 0 failed with no errors.
# can't read "Startup(-L)": no such element in array
# Load canceled
