.include "../share/vc4inc/vc4.qinc"

mov   ra0, unif #BLOCKS    
mov   ra1, unif #A
mov   ra2, unif #B
mov   ra3, unif #C
mov   ra4, unif #QPU_NUM
mov r3, 64

    #-----------------------------------------------------
    # 1) DMA read of A
    #-----------------------------------------------------
:next

:loop

   mov vr_setup, vdr_setup_1(64)
   mov r2, vdr_setup_0(0, 16, 1, vdr_h32(2, 0, 0))
   shl r1, ra4, 5
   add vr_setup, r1, r2
   mov vr_addr, ra1
   mov -, vr_wait

    #-----------------------------------------------------
    # 2) DMA read of B
    #-----------------------------------------------------
   mov vr_setup, vdr_setup_1(64)
   mov r2, vdr_setup_0(0, 16, 1, vdr_h32(2, 1, 0))
   add vr_setup, r1, r2
   mov vr_addr, ra2
   mov -, vr_wait

 
    add ra1, ra1, r3
    add ra2, ra2, r3


    #-----------------------------------------------------
    # 3) In each lane: load A[lane], load B[lane], add
    #    (no 'inner loop' needed - each lane sees its own elem_num)
    #-----------------------------------------------------
    # Read this lane's A from VPM row=elem_num
    shl r1, ra4, 1
    mov r2, vpm_setup(2, 1, h32(0))
    add vr_setup, r1, r2
    mov r2, vpm_setup(1, 1, h32(0))
    add vw_setup, r1, r2
    mov ra10, 1

:inner_loop

    mov r1, vpm
    mov -, vw_wait

    mov r2, vpm   
    mov -, vw_wait


    # Sum = A[lane] + B[lane]
    add r1, r1, r2

    mov vpm, r1
    mov -, vw_wait

    sub.setf ra10, ra10, 1
    brr.anynz -, :inner_loop

    nop
    nop
    nop

    shl r1, ra4, 8
    mov r2, vdw_setup_0(1, 16, dma_h32(0,0))
    add vw_setup, r1, r2
    mov vw_addr, ra3
    mov -, vw_wait

    add ra3, ra3, r3
    

    sub.setf ra0, ra0, 1
    brr.anynz -, :loop

    nop
    nop
    nop


# End of kernel
:end
thrend
mov interrupt, 1
nop