****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_fe_top
Version: K-2015.12-SP3-2
Date   : Sat Mar 16 18:47:30 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk
Report timing status: Processing group core_clk (total endpoints 4934)...10% done.

  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                           Trans       Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                      0.000      0.000      0.000
  clock source latency                                                                       0.000      0.000
  clk_i (in)                                                                      0.000      0.000 &    0.000 r
  CTS_CTS_core_clk_CTO_delay7/Z (NBUFFX2)                                         0.098      0.123 &    0.123 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/icg/U1/Q (AND2X4)                            0.240      0.215 &    0.339 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)    0.243      0.017 &    0.356 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/Q (DFFX1)      0.055      0.230 &    0.586 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U3/Q (MUX21X1)                0.093      0.118 &    0.704 f
  icache_1/lce/lce_cmd/icc_place106/ZN (INVX0)                                    0.087      0.055 &    0.759 r
  icache_1/lce/lce_cmd/U8/QN (NAND2X1)                                            0.110      0.074 &    0.833 f
  icache_1/lce/lce_cmd/U10/QN (NOR2X4)                                            0.076      0.045 &    0.878 r
  icache_1/lce/lce_cmd/icc_place136/ZN (INVX4)                                    0.044      0.032 &    0.910 f
  icache_1/lce/lce_cmd/icc_place137/ZN (INVX8)                                    0.048      0.028 &    0.939 r
  icache_1/lce/lce_cmd/icc_place131/ZN (INVX2)                                    0.131      0.085 &    1.024 f
  icache_1/lce/lce_cmd/U23/QN (NOR2X0)                                            0.076      0.051 &    1.075 r
  icache_1/lce/lce_cmd/U24/Q (OA21X1)                                             0.046      0.084 &    1.159 r
  icache_1/U953/Q (AND2X1)                                                        0.049      0.067 &    1.226 r
  icache_1/lce/lce_cmd/U107/Q (OR2X1)                                             0.050      0.064 &    1.290 r
  icache_1/lce/lce_cmd/U129/QN (NAND3X0)                                          0.094      0.057 &    1.347 f
  icache_1/lce/lce_cmd/U130/QN (OAI21X1)                                          0.039      0.124 &    1.472 r
  icache_1/U115/QN (NOR2X0)                                                       0.081      0.037 &    1.508 f
  icache_1/U116/QN (NOR2X1)                                                       0.132      0.067 &    1.576 r
  icache_1/metadata_mem/icg/en_latch/data_o_reg_0_/D (LATCHX1)                    0.132      0.006 &    1.582 r
  data arrival time                                                                                     1.582

  clock core_clk' (rise edge)                                                     0.000      1.250      1.250
  clock source latency                                                                       0.000      1.250
  clk_i (in)                                                                      0.000      0.000 &    1.250 f
  CTSINVX4_G1B4I2/ZN (INVX16)                                                     0.045      0.019 &    1.269 r
  CTSINVX4_G1B3I3/ZN (INVX4)                                                      0.029      0.057 &    1.325 f
  CTSINVX16_G1B2I3/ZN (INVX2)                                                     0.061      0.035 &    1.360 r
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                        0.065      0.090 &    1.450 r
  CTS_CTS_core_clk_CTO_delay25/Z (NBUFFX16)                                       0.042      0.089 &    1.539 r
  CTSINVX16_G1B1I16/ZN (INVX16)                                                   0.035      0.023 &    1.562 f
  icache_1/metadata_mem/icg/U2/ZN (INVX1)                                         0.037      0.026 &    1.587 r
  icache_1/metadata_mem/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)                  0.037     -0.004 &    1.583 r
  clock reconvergence pessimism                                                              0.000      1.583
  time given to endpoint                                                                    -0.001      1.582
  data required time                                                                                    1.582
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    1.582
  data arrival time                                                                                    -1.582
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.000

  Time Borrowing Information
  ------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                              1.250 
  clock latency difference                                                                  -0.008 
  library setup time                                                                        -0.058 
  ------------------------------------------------------------------------------------------------------
  max time borrow                                                                            1.184 
  actual time borrow                                                                        -0.001 
  ------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_2__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX4_G1B4I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place151/Z (NBUFFX2)                                                    0.171      0.131 &    1.473 r
  icache_1/data_mem_banks_2__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.175      0.029 &    1.503 r
  data arrival time                                                                                          1.503

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I4/ZN (INVX2)                                                  0.162      0.106 &    1.396 f
  icache_1/CTSINVX8_G1B2I4/ZN (INVX8)                                                  0.101      0.057 &    1.453 r
  icache_1/CTSINVX16_G1B1I7/ZN (INVX8)                                                 0.164      0.106 &    1.559 f
  icache_1/data_mem_banks_2__data_mem_bank/icg/U2/ZN (INVX2)                           0.046      0.026 &    1.584 r
  icache_1/data_mem_banks_2__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.046      0.000 &    1.584 r
  clock reconvergence pessimism                                                                   0.004      1.588
  time borrowed from endpoint                                                                     0.000      1.588
  data required time                                                                                         1.588
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.588
  data arrival time                                                                                         -1.503
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.086

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.002 
  CRPR difference                                                                                 0.000 
  library setup time                                                                             -0.061 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.191 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_0__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX4_G1B4I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place151/Z (NBUFFX2)                                                    0.171      0.131 &    1.473 r
  icache_1/data_mem_banks_0__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.175      0.031 &    1.505 r
  data arrival time                                                                                          1.505

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I4/ZN (INVX2)                                                  0.162      0.106 &    1.396 f
  icache_1/CTSINVX8_G1B2I4/ZN (INVX8)                                                  0.101      0.057 &    1.453 r
  icache_1/CTSINVX16_G1B1I6/ZN (INVX4)                                                 0.207      0.129 &    1.581 f
  icache_1/data_mem_banks_0__data_mem_bank/icg/U2/ZN (INVX1)                           0.057      0.027 &    1.608 r
  icache_1/data_mem_banks_0__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.057      0.000 &    1.608 r
  clock reconvergence pessimism                                                                   0.004      1.613
  time borrowed from endpoint                                                                     0.000      1.613
  data required time                                                                                         1.613
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.613
  data arrival time                                                                                         -1.505
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.108

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.004 
  CRPR difference                                                                                 0.000 
  library setup time                                                                             -0.057 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.197 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_1__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX4_G1B4I3/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place151/Z (NBUFFX2)                                                    0.171      0.131 &    1.473 r
  icache_1/data_mem_banks_1__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.175      0.031 &    1.504 r
  data arrival time                                                                                          1.504

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I4/ZN (INVX2)                                                  0.162      0.106 &    1.396 f
  icache_1/CTSINVX8_G1B2I4/ZN (INVX8)                                                  0.101      0.057 &    1.453 r
  icache_1/CTSINVX16_G1B1I6/ZN (INVX4)                                                 0.207      0.129 &    1.581 f
  icache_1/data_mem_banks_1__data_mem_bank/icg/U2/ZN (INVX1)                           0.057      0.027 &    1.608 r
  icache_1/data_mem_banks_1__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.057      0.000 &    1.608 r
  clock reconvergence pessimism                                                                   0.004      1.612
  time borrowed from endpoint                                                                     0.000      1.612
  data required time                                                                                         1.612
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.612
  data arrival time                                                                                         -1.504
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.108

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.004 
  CRPR difference                                                                                 0.000 
  library setup time                                                                             -0.057 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.197 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_7__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place153/Z (NBUFFX2)                                                    0.102      0.107 &    1.449 r
  icache_1/data_mem_banks_7__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.103      0.014 &    1.463 r
  data arrival time                                                                                          1.463

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.124      0.074 &    1.364 f
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.082 &    1.446 r
  icache_1/CTSINVX8_G1B1I2/ZN (INVX2)                                                  0.141      0.099 &    1.545 f
  icache_1/data_mem_banks_7__data_mem_bank/icg/U2/ZN (INVX1)                           0.063      0.036 &    1.581 r
  icache_1/data_mem_banks_7__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.063     -0.002 &    1.579 r
  clock reconvergence pessimism                                                                   0.023      1.602
  time borrowed from endpoint                                                                     0.000      1.602
  data required time                                                                                         1.602
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.602
  data arrival time                                                                                         -1.463
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.138

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.003 
  CRPR difference                                                                                 0.001 
  library setup time                                                                             -0.046 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.208 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_6__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place153/Z (NBUFFX2)                                                    0.102      0.107 &    1.449 r
  icache_1/data_mem_banks_6__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.103      0.013 &    1.463 r
  data arrival time                                                                                          1.463

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.124      0.074 &    1.364 f
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.082 &    1.446 r
  icache_1/CTSINVX8_G1B1I2/ZN (INVX2)                                                  0.141      0.099 &    1.545 f
  icache_1/data_mem_banks_6__data_mem_bank/icg/U2/ZN (INVX1)                           0.062      0.036 &    1.581 r
  icache_1/data_mem_banks_6__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.062     -0.001 &    1.580 r
  clock reconvergence pessimism                                                                   0.023      1.602
  time borrowed from endpoint                                                                     0.000      1.602
  data required time                                                                                         1.602
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.602
  data arrival time                                                                                         -1.463
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.139

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.003 
  CRPR difference                                                                                 0.001 
  library setup time                                                                             -0.046 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.208 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_3__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place155/Z (NBUFFX2)                                                    0.093      0.104 &    1.447 r
  icache_1/data_mem_banks_3__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.094      0.007 &    1.454 r
  data arrival time                                                                                          1.454

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.124      0.074 &    1.364 f
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.082 &    1.446 r
  icache_1/CTSINVX16_G1B1I17/ZN (INVX4)                                                0.145      0.101 &    1.547 f
  icache_1/data_mem_banks_3__data_mem_bank/icg/U2/ZN (INVX2)                           0.052      0.027 &    1.575 r
  icache_1/data_mem_banks_3__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.052      0.000 &    1.575 r
  clock reconvergence pessimism                                                                   0.023      1.597
  time borrowed from endpoint                                                                     0.000      1.597
  data required time                                                                                         1.597
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.597
  data arrival time                                                                                         -1.454
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.143

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.002 
  CRPR difference                                                                                 0.001 
  library setup time                                                                             -0.046 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.207 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_4__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place155/Z (NBUFFX2)                                                    0.093      0.104 &    1.447 r
  icache_1/data_mem_banks_4__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.094      0.007 &    1.454 r
  data arrival time                                                                                          1.454

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.124      0.074 &    1.364 f
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.082 &    1.446 r
  icache_1/CTSINVX16_G1B1I17/ZN (INVX4)                                                0.145      0.101 &    1.547 f
  icache_1/data_mem_banks_4__data_mem_bank/icg/U2/ZN (INVX2)                           0.053      0.028 &    1.576 r
  icache_1/data_mem_banks_4__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.053      0.000 &    1.576 r
  clock reconvergence pessimism                                                                   0.023      1.598
  time borrowed from endpoint                                                                     0.000      1.598
  data required time                                                                                         1.598
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.598
  data arrival time                                                                                         -1.454
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.145

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.003 
  CRPR difference                                                                                 0.001 
  library setup time                                                                             -0.046 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.207 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_29_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U306/QN (NAND2X1)                                         0.120      0.083 &    2.243 f
  bp_fe_pc_gen_1/U308/QN (NAND2X2)                                         0.070      0.059 &    2.302 r
  bp_fe_pc_gen_1/U309/QN (NAND2X0)                                         0.107      0.058 &    2.360 f
  bp_fe_pc_gen_1/U310/ZN (INVX0)                                           0.090      0.068 &    2.428 r
  bp_fe_pc_gen_1/U313/QN (NAND2X0)                                         0.061      0.048 &    2.476 f
  bp_fe_pc_gen_1/U319/QN (NAND2X0)                                         0.062      0.038 &    2.514 r
  bp_fe_pc_gen_1/U320/ZN (INVX0)                                           0.059      0.046 &    2.560 f
  bp_fe_pc_gen_1/U321/QN (NAND2X2)                                         0.060      0.041 &    2.601 r
  bp_fe_pc_gen_1/pc_reg_29_/D (DFFX1)                                      0.060      0.005 &    2.606 r
  data arrival time                                                                              2.606

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_29_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.054      2.752
  data required time                                                                             2.752
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.752
  data arrival time                                                                             -2.606
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.146


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/data_mem_banks_5__data_mem_bank/icg/en_latch/data_o_reg_0_
               (positive level-sensitive latch clocked by core_clk')
  Last common pin: icache_1/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                           0.000      0.000      0.000
  clock source latency                                                                            0.000      0.000
  clk_i (in)                                                                           0.000      0.000 &    0.000 r
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.079      0.045 &    0.045 f
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.153      0.090 &    0.135 r
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.095 &    0.229 f
  icache_1/lce/CTSINVX8_G1B1I9/ZN (INVX1)                                              0.205      0.124 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/CLK (DFFX1)                             0.204      0.001 &    0.354 r
  icache_1/lce/lce_tr_resp_in_fifo/empty_r_reg/QN (DFFX1)                              0.063      0.175 &    0.529 r
  icache_1/lce/icc_place33/Z (NBUFFX4)                                                 0.155      0.138 &    0.667 r
  icache_1/lce/icc_place36/Z (NBUFFX16)                                                0.078      0.125 &    0.791 r
  icache_1/lce/U12/QN (NOR2X0)                                                         0.355      0.218 &    1.010 f
  icache_1/icc_place89/ZN (INVX0)                                                      0.135      0.078 &    1.088 r
  icache_1/lce/U641/Q (OR2X1)                                                          0.047      0.092 &    1.180 r
  icache_1/U93/Q (OA21X1)                                                              0.041      0.078 &    1.258 r
  icache_1/icc_place150/Z (NBUFFX2)                                                    0.084      0.085 &    1.342 r
  icache_1/icc_place153/Z (NBUFFX2)                                                    0.102      0.107 &    1.449 r
  icache_1/data_mem_banks_5__data_mem_bank/icg/en_latch/data_o_reg_0_/D (LATCHX1)      0.102      0.009 &    1.458 r
  data arrival time                                                                                          1.458

  clock core_clk' (rise edge)                                                          0.000      1.250      1.250
  clock source latency                                                                            0.000      1.250
  clk_i (in)                                                                           0.000      0.000 &    1.250 f
  icache_1/CTSINVX4_G1B4I3/ZN (INVX2)                                                  0.087      0.040 &    1.290 r
  icache_1/CTSINVX4_G1B3I1/ZN (INVX2)                                                  0.124      0.074 &    1.364 f
  icache_1/CTSINVX8_G1B2I1/ZN (INVX4)                                                  0.125      0.082 &    1.446 r
  icache_1/CTSINVX8_G1B1I11/ZN (INVX2)                                                 0.171      0.116 &    1.562 f
  icache_1/data_mem_banks_5__data_mem_bank/icg/U2/ZN (INVX2)                           0.047      0.022 &    1.584 r
  icache_1/data_mem_banks_5__data_mem_bank/icg/en_latch/data_o_reg_0_/CLK (LATCHX1)    0.047      0.000 &    1.584 r
  clock reconvergence pessimism                                                                   0.023      1.606
  time borrowed from endpoint                                                                     0.000      1.606
  data required time                                                                                         1.606
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         1.606
  data arrival time                                                                                         -1.458
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.148

  Time Borrowing Information
  -----------------------------------------------------------------------------------------------------------
  core_clk' nominal pulse width                                                                   1.250 
  clock latency difference                                                                        0.002 
  CRPR difference                                                                                 0.001 
  library setup time                                                                             -0.048 
  -----------------------------------------------------------------------------------------------------------
  max time borrow                                                                                 1.204 
  actual time borrow                                                                              0.000 
  -----------------------------------------------------------------------------------------------------------


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/icc_clock36/Q (OA22X2)                                    0.127      0.160 &    2.036 r
  bp_fe_pc_gen_1/U498/QN (NAND2X1)                                         0.149      0.101 &    2.137 f
  bp_fe_pc_gen_1/U500/QN (NAND2X0)                                         0.189      0.130 &    2.266 r
  bp_fe_pc_gen_1/U501/QN (NAND2X1)                                         0.084      0.081 &    2.347 f
  bp_fe_pc_gen_1/U502/ZN (INVX0)                                           0.149      0.095 &    2.443 r
  bp_fe_pc_gen_1/U505/QN (NAND2X2)                                         0.059      0.046 &    2.488 f
  bp_fe_pc_gen_1/U512/QN (NAND2X2)                                         0.058      0.035 &    2.523 r
  bp_fe_pc_gen_1/U513/ZN (INVX0)                                           0.056      0.049 &    2.572 f
  bp_fe_pc_gen_1/U514/QN (NAND2X2)                                         0.066      0.038 &    2.611 r
  bp_fe_pc_gen_1/pc_reg_43_/D (DFFX1)                                      0.066      0.015 &    2.626 r
  data arrival time                                                                              2.626

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX8_G1B1I20/ZN (INVX4)                                              0.223      0.115 &    2.831 r
  bp_fe_pc_gen_1/pc_reg_43_/CLK (DFFX1)                                    0.223      0.002 &    2.832 r
  clock reconvergence pessimism                                                       0.000      2.832
  library setup time                                                                 -0.055      2.778
  data required time                                                                             2.778
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.778
  data arrival time                                                                             -2.626
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.152


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U274/QN (NAND2X1)                                         0.103      0.073 &    2.233 f
  bp_fe_pc_gen_1/U276/QN (NAND2X0)                                         0.071      0.061 &    2.295 r
  bp_fe_pc_gen_1/U277/QN (NAND2X0)                                         0.099      0.048 &    2.343 f
  bp_fe_pc_gen_1/U278/ZN (INVX0)                                           0.080      0.056 &    2.399 r
  bp_fe_pc_gen_1/U281/QN (NAND2X1)                                         0.045      0.034 &    2.433 f
  bp_fe_pc_gen_1/U287/QN (NAND2X0)                                         0.055      0.033 &    2.466 r
  bp_fe_pc_gen_1/U288/ZN (INVX0)                                           0.044      0.033 &    2.499 f
  bp_fe_pc_gen_1/U289/QN (NAND2X1)                                         0.090      0.052 &    2.552 r
  bp_fe_pc_gen_1/pc_reg_22_/D (DFFX1)                                      0.090      0.034 &    2.586 r
  data arrival time                                                                              2.586

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_22_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.059      2.747
  data required time                                                                             2.747
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.747
  data arrival time                                                                             -2.586
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.161


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_57_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/icc_clock36/Q (OA22X2)                                    0.127      0.160 &    2.036 r
  bp_fe_pc_gen_1/U872/QN (NAND2X0)                                         0.152      0.102 &    2.138 f
  bp_fe_pc_gen_1/U874/QN (NAND2X0)                                         0.168      0.125 &    2.263 r
  bp_fe_pc_gen_1/U875/QN (NAND2X0)                                         0.093      0.073 &    2.336 f
  bp_fe_pc_gen_1/U876/ZN (INVX0)                                           0.146      0.086 &    2.422 r
  bp_fe_pc_gen_1/U879/QN (NAND2X1)                                         0.069      0.069 &    2.491 f
  bp_fe_pc_gen_1/U886/QN (NAND2X1)                                         0.058      0.034 &    2.526 r
  bp_fe_pc_gen_1/U887/ZN (INVX0)                                           0.053      0.046 &    2.571 f
  bp_fe_pc_gen_1/U888/QN (NAND2X2)                                         0.050      0.034 &    2.606 r
  bp_fe_pc_gen_1/pc_reg_57_/D (DFFX1)                                      0.050      0.008 &    2.613 r
  data arrival time                                                                              2.613

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX8_G1B1I20/ZN (INVX4)                                              0.223      0.115 &    2.831 r
  bp_fe_pc_gen_1/pc_reg_57_/CLK (DFFX1)                                    0.223      0.001 &    2.832 r
  clock reconvergence pessimism                                                       0.000      2.832
  library setup time                                                                 -0.050      2.782
  data required time                                                                             2.782
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.782
  data arrival time                                                                             -2.613
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.168


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_27_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U290/QN (NAND2X0)                                         0.085      0.061 &    2.222 f
  bp_fe_pc_gen_1/U292/QN (NAND2X0)                                         0.105      0.064 &    2.286 r
  bp_fe_pc_gen_1/U293/QN (NAND2X2)                                         0.087      0.045 &    2.331 f
  bp_fe_pc_gen_1/U294/ZN (INVX0)                                           0.098      0.084 &    2.415 r
  bp_fe_pc_gen_1/U297/QN (NAND2X1)                                         0.060      0.043 &    2.458 f
  bp_fe_pc_gen_1/U303/QN (NAND2X1)                                         0.044      0.029 &    2.487 r
  bp_fe_pc_gen_1/U304/ZN (INVX0)                                           0.053      0.041 &    2.528 f
  bp_fe_pc_gen_1/U305/QN (NAND2X2)                                         0.058      0.040 &    2.568 r
  bp_fe_pc_gen_1/pc_reg_27_/D (DFFX1)                                      0.058      0.007 &    2.575 r
  data arrival time                                                                              2.575

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_27_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.053      2.753
  data required time                                                                             2.753
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.753
  data arrival time                                                                             -2.575
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.177


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_51_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                       Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                  0.000      0.000      0.000
  clock source latency                                                                   0.000      0.000
  clk_i (in)                                                                  0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                                 0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                                  0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                                 0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                    0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                                0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                      0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                        0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                     0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                    0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/icc_place48/ZN (INVX2)                                       0.092      0.069 &    0.792 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/icc_clock18/QN (NOR2X4)    0.106      0.075 &    0.867 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U132/QN (NAND2X2)          0.074      0.050 &    0.917 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U139/QN (NOR2X1)           0.279      0.140 &    1.057 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U357/Q (AO22X1)            0.090      0.204 &    1.261 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U358/QN (NOR4X0)           0.106      0.098 &    1.359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U359/QN (NAND4X0)          0.089      0.062 &    1.422 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U360/Q (OR2X1)             0.035      0.077 &    1.498 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U447/Q (MUX41X1)           0.060      0.112 &    1.610 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)           0.056      0.090 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)          0.033      0.023 &    1.723 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)       0.064      0.080 &    1.804 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)            0.035      0.032 &    1.835 r
  bp_fe_pc_gen_1/U29/QN (NAND3X0)                                             0.120      0.033 &    1.868 f
  bp_fe_pc_gen_1/U30/ZN (INVX0)                                               0.066      0.048 &    1.916 r
  bp_fe_pc_gen_1/U31/QN (NAND2X1)                                             0.095      0.060 &    1.976 f
  bp_fe_pc_gen_1/U32/QN (NOR2X4)                                              0.114      0.040 &    2.016 r
  bp_fe_pc_gen_1/icc_clock45/Z (NBUFFX16)                                     0.069      0.114 &    2.129 r
  bp_fe_pc_gen_1/U710/QN (NAND2X0)                                            0.084      0.057 &    2.187 f
  bp_fe_pc_gen_1/U711/ZN (INVX0)                                              0.170      0.099 &    2.286 r
  bp_fe_pc_gen_1/U715/QN (NOR2X0)                                             0.098      0.125 &    2.411 f
  bp_fe_pc_gen_1/U716/QN (NAND2X1)                                            0.062      0.047 &    2.458 r
  bp_fe_pc_gen_1/U717/ZN (INVX0)                                              0.055      0.046 &    2.503 f
  bp_fe_pc_gen_1/U718/QN (NAND2X2)                                            0.058      0.039 &    2.543 r
  bp_fe_pc_gen_1/pc_reg_51_/D (DFFX1)                                         0.058      0.011 &    2.553 r
  data arrival time                                                                                 2.553

  clock core_clk (rise edge)                                                  0.000      2.500      2.500
  clock source latency                                                                   0.000      2.500
  clk_i (in)                                                                  0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                                  0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                                  0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                                  0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                                 0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_51_/CLK (DFFX1)                                       0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                                          0.000      2.785
  library setup time                                                                    -0.054      2.731
  data required time                                                                                2.731
  ----------------------------------------------------------------------------------------------------------
  data required time                                                                                2.731
  data arrival time                                                                                -2.553
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.178


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_52_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/icc_clock37/Q (OA22X2)                                    0.131      0.162 &    2.038 r
  bp_fe_pc_gen_1/U719/QN (NAND2X0)                                         0.188      0.122 &    2.160 f
  bp_fe_pc_gen_1/icc_route_opt23/Q (AND2X2)                                0.055      0.136 &    2.296 f
  bp_fe_pc_gen_1/icc_route_opt24/ZN (INVX2)                                0.036      0.025 &    2.321 r
  bp_fe_pc_gen_1/U722/QN (NAND2X0)                                         0.101      0.043 &    2.364 f
  bp_fe_pc_gen_1/U723/ZN (INVX0)                                           0.094      0.064 &    2.428 r
  bp_fe_pc_gen_1/U726/QN (NAND2X0)                                         0.079      0.055 &    2.483 f
  bp_fe_pc_gen_1/U733/QN (NAND2X1)                                         0.052      0.031 &    2.514 r
  bp_fe_pc_gen_1/U734/ZN (INVX0)                                           0.056      0.043 &    2.558 f
  bp_fe_pc_gen_1/U735/QN (NAND2X2)                                         0.054      0.038 &    2.596 r
  bp_fe_pc_gen_1/pc_reg_52_/D (DFFX1)                                      0.054      0.007 &    2.603 r
  data arrival time                                                                              2.603

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX8_G1B1I20/ZN (INVX4)                                              0.223      0.115 &    2.831 r
  bp_fe_pc_gen_1/pc_reg_52_/CLK (DFFX1)                                    0.223      0.002 &    2.833 r
  clock reconvergence pessimism                                                       0.000      2.833
  library setup time                                                                 -0.052      2.781
  data required time                                                                             2.781
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.781
  data arrival time                                                                             -2.603
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.178


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_48_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                       Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                  0.000      0.000      0.000
  clock source latency                                                                   0.000      0.000
  clk_i (in)                                                                  0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                                 0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                                  0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                                 0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                    0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                                0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                      0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                        0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                     0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                    0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/icc_place48/ZN (INVX2)                                       0.092      0.069 &    0.792 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/icc_clock18/QN (NOR2X4)    0.106      0.075 &    0.867 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U132/QN (NAND2X2)          0.074      0.050 &    0.917 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U139/QN (NOR2X1)           0.279      0.140 &    1.057 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U357/Q (AO22X1)            0.090      0.204 &    1.261 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U358/QN (NOR4X0)           0.106      0.098 &    1.359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U359/QN (NAND4X0)          0.089      0.062 &    1.422 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U360/Q (OR2X1)             0.035      0.077 &    1.498 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U447/Q (MUX41X1)           0.060      0.112 &    1.610 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)           0.056      0.090 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)          0.033      0.023 &    1.723 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)       0.064      0.080 &    1.804 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)            0.035      0.032 &    1.835 r
  bp_fe_pc_gen_1/U29/QN (NAND3X0)                                             0.120      0.033 &    1.868 f
  bp_fe_pc_gen_1/U30/ZN (INVX0)                                               0.066      0.048 &    1.916 r
  bp_fe_pc_gen_1/U31/QN (NAND2X1)                                             0.095      0.060 &    1.976 f
  bp_fe_pc_gen_1/U32/QN (NOR2X4)                                              0.114      0.040 &    2.016 r
  bp_fe_pc_gen_1/icc_clock45/Z (NBUFFX16)                                     0.069      0.114 &    2.129 r
  bp_fe_pc_gen_1/U608/QN (NAND2X0)                                            0.072      0.051 &    2.180 f
  bp_fe_pc_gen_1/U609/ZN (INVX0)                                              0.197      0.110 &    2.290 r
  bp_fe_pc_gen_1/U613/QN (NOR2X0)                                             0.106      0.107 &    2.398 f
  bp_fe_pc_gen_1/U614/QN (NAND2X1)                                            0.063      0.051 &    2.449 r
  bp_fe_pc_gen_1/U615/ZN (INVX0)                                              0.058      0.048 &    2.497 f
  bp_fe_pc_gen_1/U616/QN (NAND2X2)                                            0.060      0.042 &    2.539 r
  bp_fe_pc_gen_1/pc_reg_48_/D (DFFX1)                                         0.060      0.010 &    2.550 r
  data arrival time                                                                                 2.550

  clock core_clk (rise edge)                                                  0.000      2.500      2.500
  clock source latency                                                                   0.000      2.500
  clk_i (in)                                                                  0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                                  0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                                  0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                                  0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                                 0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_48_/CLK (DFFX1)                                       0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                                          0.000      2.785
  library setup time                                                                    -0.055      2.731
  data required time                                                                                2.731
  ----------------------------------------------------------------------------------------------------------
  data required time                                                                                2.731
  data arrival time                                                                                -2.550
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.181


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_42_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/icc_clock37/Q (OA22X2)                                    0.131      0.162 &    2.038 r
  bp_fe_pc_gen_1/U464/QN (NAND2X1)                                         0.145      0.099 &    2.136 f
  bp_fe_pc_gen_1/U466/QN (NAND2X0)                                         0.125      0.100 &    2.236 r
  bp_fe_pc_gen_1/U467/QN (NAND2X2)                                         0.085      0.043 &    2.279 f
  bp_fe_pc_gen_1/U468/ZN (INVX0)                                           0.151      0.108 &    2.388 r
  bp_fe_pc_gen_1/U471/QN (NAND2X1)                                         0.067      0.052 &    2.439 f
  bp_fe_pc_gen_1/U478/QN (NAND2X1)                                         0.053      0.028 &    2.468 r
  bp_fe_pc_gen_1/U479/ZN (INVX0)                                           0.095      0.065 &    2.532 f
  bp_fe_pc_gen_1/U480/QN (NAND2X2)                                         0.061      0.052 &    2.585 r
  bp_fe_pc_gen_1/pc_reg_42_/D (DFFX1)                                      0.061      0.009 &    2.594 r
  data arrival time                                                                              2.594

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX8_G1B1I20/ZN (INVX4)                                              0.223      0.115 &    2.831 r
  bp_fe_pc_gen_1/pc_reg_42_/CLK (DFFX1)                                    0.223      0.002 &    2.832 r
  clock reconvergence pessimism                                                       0.000      2.832
  library setup time                                                                 -0.054      2.779
  data required time                                                                             2.779
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.779
  data arrival time                                                                             -2.594
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.185


  Startpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                   0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                    0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                   0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                      0.065      0.094 &    0.225 f
  icache_1/CTSINVX4_G1B1I18/ZN (INVX2)                          0.226      0.124 &    0.349 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                        0.227      0.003 &    0.351 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                         0.078      0.180 &    0.532 f
  icache_1/icc_place77/Q (XOR2X2)                               0.049      0.131 &    0.662 r
  icache_1/U326/QN (NOR2X2)                                     0.050      0.027 &    0.689 f
  icache_1/U330/QN (NAND4X0)                                    0.066      0.044 &    0.732 r
  icache_1/dp_ipo112/ZN (INVX1)                                 0.031      0.024 &    0.756 f
  icache_1/dp_ipo151/QN (NAND3X0)                               0.066      0.034 &    0.790 r
  icache_1/icc_place176/ZN (INVX1)                              0.044      0.033 &    0.823 f
  icache_1/pe_load_hit/a/scan/icc_place2/ZN (INVX2)             0.044      0.028 &    0.852 r
  icache_1/pe_load_hit/a/scan/U4/QN (NAND2X4)                   0.035      0.027 &    0.879 f
  icache_1/pe_load_hit/a/icc_place1/ZN (INVX4)                  0.024      0.015 &    0.894 r
  icache_1/pe_load_hit/a/U2/QN (NOR2X4)                         0.042      0.025 &    0.919 f
  icache_1/pe_load_hit/b/aligned_right/icc_clock3/ZN (INVX4)    0.042      0.027 &    0.946 r
  icache_1/pe_load_hit/b/aligned_right/icc_place3/ZN (INVX8)    0.054      0.025 &    0.971 f
  icache_1/dp_ipo125/ZN (INVX4)                                 0.036      0.043 &    1.013 r
  icache_1/dp_ipo123/QN (NAND2X4)                               0.032      0.023 &    1.037 f
  icache_1/dp_ipo124/QN (NAND2X4)                               0.071      0.043 &    1.080 r
  icache_1/data_set_select_mux/icc_place53/ZN (INVX4)           0.073      0.042 &    1.122 f
  icache_1/data_set_select_mux/U43/QN (NAND2X4)                 0.104      0.075 &    1.196 r
  icache_1/data_set_select_mux/icc_clock32/ZN (INVX8)           0.074      0.049 &    1.245 f
  icache_1/data_set_select_mux/U311/QN (NAND2X0)                0.084      0.054 &    1.299 r
  icache_1/data_set_select_mux/icc_clock21/Q (AND2X1)           0.061      0.092 &    1.391 r
  icache_1/data_set_select_mux/icc_place39/QN (NAND2X2)         0.054      0.033 &    1.424 f
  icache_1/data_set_select_mux/U316/QN (NOR2X2)                 0.045      0.024 &    1.448 r
  icache_1/data_set_select_mux/U321/QN (NAND4X0)                0.102      0.057 &    1.505 f
  icache_1/U11/QN (NAND2X2)                                     0.066      0.040 &    1.546 r
  icache_1/U12/QN (NAND2X4)                                     0.112      0.065 &    1.611 f
  bp_fe_pc_gen_1/instr_scan_1/U89/QN (NAND2X2)                  0.065      0.050 &    1.661 r
  bp_fe_pc_gen_1/instr_scan_1/U90/QN (NOR2X4)                   0.068      0.050 &    1.711 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place804/Z (NBUFFX16)     0.062      0.092 &    1.804 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U906/QN (NOR2X2)              0.142      0.080 &    1.883 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U908/QN (NOR2X0)              0.084      0.073 &    1.956 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U941/QN (NAND2X2)             0.052      0.035 &    1.991 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U947/QN (NAND2X2)             0.043      0.028 &    2.019 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place856/ZN (INVX2)       0.041      0.027 &    2.046 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place812/QN (NAND2X0)     0.069      0.046 &    2.092 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1434/ZN (INVX1)              0.079      0.050 &    2.142 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1439/QN (NOR2X0)             0.062      0.049 &    2.191 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1449/QN (NOR2X1)             0.106      0.061 &    2.252 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1453/QN (NAND2X1)            0.064      0.062 &    2.314 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1457/Q (XOR2X2)              0.044      0.121 &    2.435 r
  bp_fe_pc_gen_1/U193/QN (NAND2X2)                              0.068      0.027 &    2.461 f
  bp_fe_pc_gen_1/U195/QN (NAND2X2)                              0.079      0.030 &    2.491 r
  bp_fe_pc_gen_1/U196/QN (NAND2X2)                              0.110      0.041 &    2.532 f
  bp_fe_pc_gen_1/U208/QN (NAND2X4)                              0.050      0.029 &    2.562 r
  bp_fe_pc_gen_1/pc_reg_31_/D (DFFX1)                           0.050      0.006 &    2.568 r
  data arrival time                                                                   2.568

  clock core_clk (rise edge)                                    0.000      2.500      2.500
  clock source latency                                                     0.000      2.500
  clk_i (in)                                                    0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                    0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                    0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                    0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                  0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_31_/CLK (DFFX1)                         0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                            0.000      2.806
  library setup time                                                      -0.051      2.755
  data required time                                                                  2.755
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.755
  data arrival time                                                                  -2.568
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.187


  Startpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_49_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                   0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                    0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                   0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                      0.065      0.094 &    0.225 f
  icache_1/CTSINVX4_G1B1I18/ZN (INVX2)                          0.226      0.124 &    0.349 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                        0.227      0.003 &    0.351 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                         0.078      0.180 &    0.532 f
  icache_1/icc_place77/Q (XOR2X2)                               0.049      0.131 &    0.662 r
  icache_1/U326/QN (NOR2X2)                                     0.050      0.027 &    0.689 f
  icache_1/U330/QN (NAND4X0)                                    0.066      0.044 &    0.732 r
  icache_1/dp_ipo112/ZN (INVX1)                                 0.031      0.024 &    0.756 f
  icache_1/dp_ipo151/QN (NAND3X0)                               0.066      0.034 &    0.790 r
  icache_1/icc_place176/ZN (INVX1)                              0.044      0.033 &    0.823 f
  icache_1/pe_load_hit/a/scan/icc_place2/ZN (INVX2)             0.044      0.028 &    0.852 r
  icache_1/pe_load_hit/a/scan/U4/QN (NAND2X4)                   0.035      0.027 &    0.879 f
  icache_1/pe_load_hit/a/icc_place1/ZN (INVX4)                  0.024      0.015 &    0.894 r
  icache_1/pe_load_hit/a/U2/QN (NOR2X4)                         0.042      0.025 &    0.919 f
  icache_1/pe_load_hit/b/aligned_right/icc_clock3/ZN (INVX4)    0.042      0.027 &    0.946 r
  icache_1/pe_load_hit/b/aligned_right/icc_place3/ZN (INVX8)    0.054      0.025 &    0.971 f
  icache_1/dp_ipo125/ZN (INVX4)                                 0.036      0.043 &    1.013 r
  icache_1/dp_ipo123/QN (NAND2X4)                               0.032      0.023 &    1.037 f
  icache_1/dp_ipo124/QN (NAND2X4)                               0.071      0.043 &    1.080 r
  icache_1/data_set_select_mux/icc_place19/ZN (INVX8)           0.048      0.026 &    1.106 f
  icache_1/data_set_select_mux/U27/QN (NOR2X2)                  0.102      0.065 &    1.170 r
  icache_1/data_set_select_mux/icc_place20/Z (NBUFFX16)         0.092      0.111 &    1.281 r
  icache_1/data_set_select_mux/U314/QN (NAND2X0)                0.112      0.096 &    1.377 f
  icache_1/data_set_select_mux/U315/QN (NAND2X2)                0.072      0.053 &    1.431 r
  icache_1/data_set_select_mux/U316/QN (NOR2X2)                 0.040      0.037 &    1.467 f
  icache_1/data_set_select_mux/U321/QN (NAND4X0)                0.102      0.044 &    1.511 r
  icache_1/U11/QN (NAND2X2)                                     0.062      0.044 &    1.555 f
  icache_1/U12/QN (NAND2X4)                                     0.118      0.066 &    1.621 r
  bp_fe_pc_gen_1/instr_scan_1/U89/QN (NAND2X2)                  0.051      0.043 &    1.664 f
  bp_fe_pc_gen_1/instr_scan_1/U90/QN (NOR2X4)                   0.106      0.058 &    1.722 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place803/Z (NBUFFX16)     0.090      0.106 &    1.828 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1081/QN (NAND2X1)            0.101      0.085 &    1.912 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1082/QN (NOR2X2)             0.088      0.064 &    1.976 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1085/QN (NOR2X2)             0.061      0.056 &    2.031 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1086/QN (NAND2X4)            0.047      0.032 &    2.063 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1088/QN (NAND2X2)            0.050      0.037 &    2.101 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1100/QN (NAND2X2)            0.046      0.025 &    2.126 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1101/QN (NAND2X1)            0.080      0.052 &    2.177 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo817/QN (NAND2X4)        0.104      0.060 &    2.237 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1459/QN (NAND2X1)            0.069      0.051 &    2.289 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1460/QN (NAND2X2)            0.059      0.039 &    2.327 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1464/QN (NOR2X2)             0.042      0.041 &    2.368 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo831/ZN (INVX0)          0.060      0.038 &    2.406 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo829/QN (NAND2X2)        0.069      0.027 &    2.433 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo830/QN (NAND2X2)        0.051      0.034 &    2.467 r
  bp_fe_pc_gen_1/U792/QN (NAND2X2)                              0.059      0.029 &    2.496 f
  bp_fe_pc_gen_1/U803/QN (NAND2X2)                              0.057      0.035 &    2.531 r
  bp_fe_pc_gen_1/pc_reg_49_/D (DFFX1)                           0.057      0.009 &    2.540 r
  data arrival time                                                                   2.540

  clock core_clk (rise edge)                                    0.000      2.500      2.500
  clock source latency                                                     0.000      2.500
  clk_i (in)                                                    0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                    0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                    0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                    0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                   0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_49_/CLK (DFFX1)                         0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                            0.000      2.785
  library setup time                                                      -0.054      2.731
  data required time                                                                  2.731
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.731
  data arrival time                                                                  -2.540
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.192


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U322/QN (NAND2X1)                                         0.116      0.080 &    2.241 f
  bp_fe_pc_gen_1/U324/QN (NAND2X1)                                         0.066      0.070 &    2.311 r
  bp_fe_pc_gen_1/U325/QN (NAND2X1)                                         0.078      0.035 &    2.346 f
  bp_fe_pc_gen_1/U326/ZN (INVX0)                                           0.093      0.059 &    2.405 r
  bp_fe_pc_gen_1/U329/QN (NAND2X1)                                         0.056      0.038 &    2.443 f
  bp_fe_pc_gen_1/U335/QN (NAND2X1)                                         0.045      0.028 &    2.471 r
  bp_fe_pc_gen_1/U336/ZN (INVX0)                                           0.053      0.040 &    2.511 f
  bp_fe_pc_gen_1/U337/QN (NAND2X2)                                         0.056      0.038 &    2.549 r
  bp_fe_pc_gen_1/pc_reg_30_/D (DFFX1)                                      0.056      0.011 &    2.560 r
  data arrival time                                                                              2.560

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_30_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.053      2.753
  data required time                                                                             2.753
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.753
  data arrival time                                                                             -2.560
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.194


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U226/QN (NAND2X1)                                         0.099      0.070 &    2.230 f
  bp_fe_pc_gen_1/U228/QN (NAND2X0)                                         0.067      0.055 &    2.285 r
  bp_fe_pc_gen_1/U229/QN (NAND2X0)                                         0.097      0.046 &    2.331 f
  bp_fe_pc_gen_1/U230/ZN (INVX0)                                           0.100      0.062 &    2.393 r
  bp_fe_pc_gen_1/U233/QN (NAND2X1)                                         0.055      0.039 &    2.431 f
  bp_fe_pc_gen_1/U239/QN (NAND2X1)                                         0.044      0.027 &    2.459 r
  bp_fe_pc_gen_1/U240/ZN (INVX0)                                           0.054      0.042 &    2.501 f
  bp_fe_pc_gen_1/U241/QN (NAND2X2)                                         0.056      0.038 &    2.539 r
  bp_fe_pc_gen_1/pc_reg_25_/D (DFFX1)                                      0.056      0.020 &    2.559 r
  data arrival time                                                                              2.559

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_25_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.053      2.753
  data required time                                                                             2.753
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.753
  data arrival time                                                                             -2.559
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.195


  Startpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_59_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                   0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                    0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                   0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                      0.065      0.094 &    0.225 f
  icache_1/CTSINVX4_G1B1I18/ZN (INVX2)                          0.226      0.124 &    0.349 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                        0.227      0.003 &    0.351 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                         0.078      0.180 &    0.532 f
  icache_1/icc_place77/Q (XOR2X2)                               0.049      0.131 &    0.662 r
  icache_1/U326/QN (NOR2X2)                                     0.050      0.027 &    0.689 f
  icache_1/U330/QN (NAND4X0)                                    0.066      0.044 &    0.732 r
  icache_1/dp_ipo112/ZN (INVX1)                                 0.031      0.024 &    0.756 f
  icache_1/dp_ipo151/QN (NAND3X0)                               0.066      0.034 &    0.790 r
  icache_1/icc_place176/ZN (INVX1)                              0.044      0.033 &    0.823 f
  icache_1/pe_load_hit/a/scan/icc_place2/ZN (INVX2)             0.044      0.028 &    0.852 r
  icache_1/pe_load_hit/a/scan/U4/QN (NAND2X4)                   0.035      0.027 &    0.879 f
  icache_1/pe_load_hit/a/icc_place1/ZN (INVX4)                  0.024      0.015 &    0.894 r
  icache_1/pe_load_hit/a/U2/QN (NOR2X4)                         0.042      0.025 &    0.919 f
  icache_1/pe_load_hit/b/aligned_right/icc_clock3/ZN (INVX4)    0.042      0.027 &    0.946 r
  icache_1/pe_load_hit/b/aligned_right/icc_place3/ZN (INVX8)    0.054      0.025 &    0.971 f
  icache_1/dp_ipo125/ZN (INVX4)                                 0.036      0.043 &    1.013 r
  icache_1/dp_ipo123/QN (NAND2X4)                               0.032      0.023 &    1.037 f
  icache_1/dp_ipo124/QN (NAND2X4)                               0.071      0.043 &    1.080 r
  icache_1/data_set_select_mux/icc_place19/ZN (INVX8)           0.048      0.026 &    1.106 f
  icache_1/data_set_select_mux/U27/QN (NOR2X2)                  0.102      0.065 &    1.170 r
  icache_1/data_set_select_mux/icc_place20/Z (NBUFFX16)         0.092      0.111 &    1.281 r
  icache_1/data_set_select_mux/U314/QN (NAND2X0)                0.112      0.096 &    1.377 f
  icache_1/data_set_select_mux/U315/QN (NAND2X2)                0.072      0.053 &    1.431 r
  icache_1/data_set_select_mux/U316/QN (NOR2X2)                 0.040      0.037 &    1.467 f
  icache_1/data_set_select_mux/U321/QN (NAND4X0)                0.102      0.044 &    1.511 r
  icache_1/U11/QN (NAND2X2)                                     0.062      0.044 &    1.555 f
  icache_1/U12/QN (NAND2X4)                                     0.118      0.066 &    1.621 r
  bp_fe_pc_gen_1/instr_scan_1/U89/QN (NAND2X2)                  0.051      0.043 &    1.664 f
  bp_fe_pc_gen_1/instr_scan_1/U90/QN (NOR2X4)                   0.106      0.058 &    1.722 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place803/Z (NBUFFX16)     0.090      0.106 &    1.828 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1023/QN (NOR2X0)             0.089      0.086 &    1.913 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1025/QN (NOR2X1)             0.132      0.074 &    1.987 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1026/QN (NAND2X2)            0.095      0.062 &    2.048 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place854/ZN (INVX4)       0.035      0.019 &    2.067 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place852/QN (NAND2X2)     0.052      0.035 &    2.102 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place855/ZN (INVX4)       0.038      0.024 &    2.126 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1043/QN (NAND2X4)            0.124      0.064 &    2.191 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1179/QN (NOR2X2)             0.114      0.071 &    2.261 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1180/QN (NAND2X2)            0.071      0.066 &    2.327 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1190/QN (NAND2X2)            0.044      0.036 &    2.364 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1193/Q (XOR2X2)              0.065      0.093 &    2.457 r
  bp_fe_pc_gen_1/U860/QN (NAND2X4)                              0.057      0.037 &    2.494 f
  bp_fe_pc_gen_1/U871/QN (NAND2X4)                              0.066      0.031 &    2.525 r
  bp_fe_pc_gen_1/pc_reg_59_/D (DFFX1)                           0.066      0.009 &    2.534 r
  data arrival time                                                                   2.534

  clock core_clk (rise edge)                                    0.000      2.500      2.500
  clock source latency                                                     0.000      2.500
  clk_i (in)                                                    0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                    0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                    0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                    0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                   0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_59_/CLK (DFFX1)                         0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                            0.000      2.785
  library setup time                                                      -0.056      2.729
  data required time                                                                  2.729
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.729
  data arrival time                                                                  -2.534
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.195


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_28_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U258/QN (NAND2X1)                                         0.108      0.076 &    2.236 f
  bp_fe_pc_gen_1/U260/QN (NAND2X0)                                         0.068      0.063 &    2.300 r
  bp_fe_pc_gen_1/U261/QN (NAND2X0)                                         0.097      0.044 &    2.344 f
  bp_fe_pc_gen_1/U262/ZN (INVX0)                                           0.098      0.067 &    2.411 r
  bp_fe_pc_gen_1/U265/QN (NAND2X1)                                         0.057      0.039 &    2.450 f
  bp_fe_pc_gen_1/U271/QN (NAND2X1)                                         0.046      0.029 &    2.478 r
  bp_fe_pc_gen_1/U272/ZN (INVX0)                                           0.051      0.039 &    2.517 f
  bp_fe_pc_gen_1/U273/QN (NAND2X2)                                         0.056      0.038 &    2.555 r
  bp_fe_pc_gen_1/pc_reg_28_/D (DFFX1)                                      0.056      0.003 &    2.558 r
  data arrival time                                                                              2.558

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_28_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.053      2.753
  data required time                                                                             2.753
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.753
  data arrival time                                                                             -2.558
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.195


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_50_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                       Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                  0.000      0.000      0.000
  clock source latency                                                                   0.000      0.000
  clk_i (in)                                                                  0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                                 0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                                  0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                                 0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                    0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                                0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                      0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                        0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                     0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                    0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/icc_place48/ZN (INVX2)                                       0.092      0.069 &    0.792 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/icc_clock18/QN (NOR2X4)    0.106      0.075 &    0.867 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U132/QN (NAND2X2)          0.074      0.050 &    0.917 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U139/QN (NOR2X1)           0.279      0.140 &    1.057 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U357/Q (AO22X1)            0.090      0.204 &    1.261 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U358/QN (NOR4X0)           0.106      0.098 &    1.359 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U359/QN (NAND4X0)          0.089      0.062 &    1.422 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U360/Q (OR2X1)             0.035      0.077 &    1.498 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U447/Q (MUX41X1)           0.060      0.112 &    1.610 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)           0.056      0.090 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)          0.033      0.023 &    1.723 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)       0.064      0.080 &    1.804 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)            0.035      0.032 &    1.835 r
  bp_fe_pc_gen_1/U29/QN (NAND3X0)                                             0.120      0.033 &    1.868 f
  bp_fe_pc_gen_1/U30/ZN (INVX0)                                               0.066      0.048 &    1.916 r
  bp_fe_pc_gen_1/U31/QN (NAND2X1)                                             0.095      0.060 &    1.976 f
  bp_fe_pc_gen_1/U32/QN (NOR2X4)                                              0.114      0.040 &    2.016 r
  bp_fe_pc_gen_1/icc_clock45/Z (NBUFFX16)                                     0.069      0.114 &    2.129 r
  bp_fe_pc_gen_1/U693/QN (NAND2X0)                                            0.098      0.066 &    2.195 f
  bp_fe_pc_gen_1/U694/ZN (INVX0)                                              0.174      0.111 &    2.306 r
  bp_fe_pc_gen_1/U698/QN (NOR2X0)                                             0.093      0.097 &    2.403 f
  bp_fe_pc_gen_1/U699/QN (NAND2X1)                                            0.056      0.044 &    2.446 r
  bp_fe_pc_gen_1/U700/ZN (INVX0)                                              0.054      0.041 &    2.488 f
  bp_fe_pc_gen_1/U701/QN (NAND2X2)                                            0.060      0.040 &    2.528 r
  bp_fe_pc_gen_1/pc_reg_50_/D (DFFX1)                                         0.060      0.006 &    2.534 r
  data arrival time                                                                                 2.534

  clock core_clk (rise edge)                                                  0.000      2.500      2.500
  clock source latency                                                                   0.000      2.500
  clk_i (in)                                                                  0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                                  0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                                  0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                                  0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                                 0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_50_/CLK (DFFX1)                                       0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                                          0.000      2.785
  library setup time                                                                    -0.054      2.730
  data required time                                                                                2.730
  ----------------------------------------------------------------------------------------------------------
  data required time                                                                                2.730
  data arrival time                                                                                -2.534
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                       0.196


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_19_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/U7/Q (OA22X1)                                             0.075      0.119 &    1.995 r
  bp_fe_pc_gen_1/icc_place68/Z (NBUFFX2)                                   0.047      0.077 &    2.071 r
  bp_fe_pc_gen_1/icc_clock41/ZN (INVX4)                                    0.041      0.032 &    2.103 f
  bp_fe_pc_gen_1/icc_clock43/ZN (INVX4)                                    0.106      0.057 &    2.160 r
  bp_fe_pc_gen_1/U160/QN (NAND2X1)                                         0.106      0.074 &    2.234 f
  bp_fe_pc_gen_1/U163/QN (NAND2X0)                                         0.068      0.047 &    2.282 r
  bp_fe_pc_gen_1/U164/QN (NAND2X0)                                         0.094      0.042 &    2.324 f
  bp_fe_pc_gen_1/U165/ZN (INVX0)                                           0.097      0.064 &    2.388 r
  bp_fe_pc_gen_1/U168/QN (NAND2X1)                                         0.055      0.039 &    2.427 f
  bp_fe_pc_gen_1/U174/QN (NAND2X1)                                         0.054      0.033 &    2.459 r
  bp_fe_pc_gen_1/U175/ZN (INVX0)                                           0.059      0.047 &    2.506 f
  bp_fe_pc_gen_1/U176/QN (NAND2X2)                                         0.058      0.041 &    2.547 r
  bp_fe_pc_gen_1/pc_reg_19_/D (DFFX1)                                      0.058      0.010 &    2.556 r
  data arrival time                                                                              2.556

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I13/ZN (INVX8)                                             0.168      0.089 &    2.804 r
  bp_fe_pc_gen_1/pc_reg_19_/CLK (DFFX1)                                    0.168      0.002 &    2.806 r
  clock reconvergence pessimism                                                       0.000      2.806
  library setup time                                                                 -0.053      2.753
  data required time                                                                             2.753
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.753
  data arrival time                                                                             -2.556
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.196


  Startpoint: icache_1/eaddr_tv_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_58_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                              0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                               0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                              0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                                 0.065      0.094 &    0.225 f
  CTSINVX16_G1B1I10/ZN (INVX8)                                             0.215      0.117 &    0.342 r
  icache_1/eaddr_tv_r_reg_2_/CLK (DFFX1)                                   0.216      0.007 &    0.349 r
  icache_1/eaddr_tv_r_reg_2_/Q (DFFX1)                                     0.050      0.202 &    0.551 r
  icc_place63/Z (NBUFFX2)                                                  0.058      0.083 &    0.633 r
  icc_place66/Z (NBUFFX16)                                                 0.064      0.089 &    0.722 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U30/QN (NOR2X0)         0.114      0.089 &    0.811 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U88/QN (NAND2X1)        0.115      0.070 &    0.881 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U90/QN (NOR2X0)         0.254      0.161 &    1.042 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U211/Q (AO22X1)         0.073      0.153 &    1.194 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U213/QN (NOR4X0)        0.180      0.111 &    1.305 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U229/QN (NAND4X0)       0.106      0.111 &    1.416 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U230/Q (OR2X1)          0.030      0.065 &    1.481 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U274/Q (MUX41X1)        0.061      0.115 &    1.596 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/btb_1/U448/Q (MUX21X1)        0.052      0.083 &    1.678 f
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock3/QN (NAND2X2)       0.041      0.021 &    1.700 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_route_opt3/Z (NBUFFX8)    0.070      0.087 &    1.786 r
  bp_fe_pc_gen_1/genblk1_branch_prediction_1/icc_clock4/ZN (INVX8)         0.031      0.033 &    1.820 f
  bp_fe_pc_gen_1/U5/QN (NAND2X1)                                           0.116      0.056 &    1.876 r
  bp_fe_pc_gen_1/icc_clock37/Q (OA22X2)                                    0.131      0.162 &    2.038 r
  bp_fe_pc_gen_1/U446/QN (NAND2X1)                                         0.139      0.095 &    2.132 f
  bp_fe_pc_gen_1/U448/QN (NAND2X1)                                         0.084      0.077 &    2.209 r
  bp_fe_pc_gen_1/U449/QN (NAND2X2)                                         0.079      0.035 &    2.244 f
  bp_fe_pc_gen_1/U450/ZN (INVX2)                                           0.065      0.041 &    2.285 r
  bp_fe_pc_gen_1/U453/QN (NAND2X1)                                         0.062      0.036 &    2.321 f
  bp_fe_pc_gen_1/U461/QN (NAND2X1)                                         0.089      0.050 &    2.371 r
  bp_fe_pc_gen_1/U462/ZN (INVX0)                                           0.147      0.104 &    2.475 f
  bp_fe_pc_gen_1/U463/QN (NAND2X4)                                         0.067      0.055 &    2.530 r
  bp_fe_pc_gen_1/pc_reg_58_/D (DFFX1)                                      0.067      0.002 &    2.533 r
  data arrival time                                                                              2.533

  clock core_clk (rise edge)                                               0.000      2.500      2.500
  clock source latency                                                                0.000      2.500
  clk_i (in)                                                               0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                               0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                               0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                               0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                              0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_58_/CLK (DFFX1)                                    0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                                       0.000      2.785
  library setup time                                                                 -0.056      2.729
  data required time                                                                             2.729
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             2.729
  data arrival time                                                                             -2.533
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.196


  Startpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_53_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                   0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                    0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                   0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                      0.065      0.094 &    0.225 f
  icache_1/CTSINVX4_G1B1I18/ZN (INVX2)                          0.226      0.124 &    0.349 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                        0.227      0.003 &    0.351 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                         0.078      0.180 &    0.532 f
  icache_1/icc_place77/Q (XOR2X2)                               0.049      0.131 &    0.662 r
  icache_1/U326/QN (NOR2X2)                                     0.050      0.027 &    0.689 f
  icache_1/U330/QN (NAND4X0)                                    0.066      0.044 &    0.732 r
  icache_1/dp_ipo112/ZN (INVX1)                                 0.031      0.024 &    0.756 f
  icache_1/dp_ipo151/QN (NAND3X0)                               0.066      0.034 &    0.790 r
  icache_1/icc_place176/ZN (INVX1)                              0.044      0.033 &    0.823 f
  icache_1/pe_load_hit/a/scan/icc_place2/ZN (INVX2)             0.044      0.028 &    0.852 r
  icache_1/pe_load_hit/a/scan/U4/QN (NAND2X4)                   0.035      0.027 &    0.879 f
  icache_1/pe_load_hit/a/icc_place1/ZN (INVX4)                  0.024      0.015 &    0.894 r
  icache_1/pe_load_hit/a/U2/QN (NOR2X4)                         0.042      0.025 &    0.919 f
  icache_1/pe_load_hit/b/aligned_right/icc_clock3/ZN (INVX4)    0.042      0.027 &    0.946 r
  icache_1/pe_load_hit/b/aligned_right/icc_place3/ZN (INVX8)    0.054      0.025 &    0.971 f
  icache_1/dp_ipo125/ZN (INVX4)                                 0.036      0.043 &    1.013 r
  icache_1/dp_ipo123/QN (NAND2X4)                               0.032      0.023 &    1.037 f
  icache_1/dp_ipo124/QN (NAND2X4)                               0.071      0.043 &    1.080 r
  icache_1/data_set_select_mux/icc_place19/ZN (INVX8)           0.048      0.026 &    1.106 f
  icache_1/data_set_select_mux/U27/QN (NOR2X2)                  0.102      0.065 &    1.170 r
  icache_1/data_set_select_mux/icc_place20/Z (NBUFFX16)         0.092      0.111 &    1.281 r
  icache_1/data_set_select_mux/U314/QN (NAND2X0)                0.112      0.096 &    1.377 f
  icache_1/data_set_select_mux/U315/QN (NAND2X2)                0.072      0.053 &    1.431 r
  icache_1/data_set_select_mux/U316/QN (NOR2X2)                 0.040      0.037 &    1.467 f
  icache_1/data_set_select_mux/U321/QN (NAND4X0)                0.102      0.044 &    1.511 r
  icache_1/U11/QN (NAND2X2)                                     0.062      0.044 &    1.555 f
  icache_1/U12/QN (NAND2X4)                                     0.118      0.066 &    1.621 r
  bp_fe_pc_gen_1/instr_scan_1/U89/QN (NAND2X2)                  0.051      0.043 &    1.664 f
  bp_fe_pc_gen_1/instr_scan_1/U90/QN (NOR2X4)                   0.106      0.058 &    1.722 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place803/Z (NBUFFX16)     0.090      0.106 &    1.828 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1081/QN (NAND2X1)            0.101      0.085 &    1.912 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1082/QN (NOR2X2)             0.088      0.064 &    1.976 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1085/QN (NOR2X2)             0.061      0.056 &    2.031 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1086/QN (NAND2X4)            0.047      0.032 &    2.063 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1088/QN (NAND2X2)            0.050      0.037 &    2.101 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1100/QN (NAND2X2)            0.046      0.025 &    2.126 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1101/QN (NAND2X1)            0.080      0.052 &    2.177 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo817/QN (NAND2X4)        0.104      0.060 &    2.237 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1514/QN (NAND2X1)            0.070      0.054 &    2.291 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1517/QN (NAND2X2)            0.058      0.038 &    2.329 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U1521/QN (NOR2X2)             0.044      0.043 &    2.372 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo890/ZN (INVX1)          0.041      0.026 &    2.398 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo888/QN (NAND2X2)        0.058      0.023 &    2.422 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo889/QN (NAND2X2)        0.079      0.049 &    2.470 r
  bp_fe_pc_gen_1/U758/QN (NAND2X4)                              0.060      0.035 &    2.505 f
  bp_fe_pc_gen_1/U769/QN (NAND2X4)                              0.044      0.029 &    2.533 r
  bp_fe_pc_gen_1/pc_reg_53_/D (DFFX1)                           0.044      0.004 &    2.537 r
  data arrival time                                                                   2.537

  clock core_clk (rise edge)                                    0.000      2.500      2.500
  clock source latency                                                     0.000      2.500
  clk_i (in)                                                    0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                    0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                    0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                    0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                   0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_53_/CLK (DFFX1)                         0.123      0.002 &    2.785 r
  clock reconvergence pessimism                                            0.000      2.785
  library setup time                                                      -0.051      2.734
  data required time                                                                  2.734
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.734
  data arrival time                                                                  -2.537
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.197


  Startpoint: bp_fe_pc_gen_1/pc_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX4_G1B2I2/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                 Trans       Incr       Path
  ------------------------------------------------------------------------------------
  clock core_clk (rise edge)                            0.000      0.000      0.000
  clock source latency                                             0.000      0.000
  clk_i (in)                                            0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX2)                            0.135      0.097 &    0.097 f
  CTSINVX2_G1B3I2/ZN (INVX2)                            0.125      0.113 &    0.210 r
  CTSINVX4_G1B2I2/ZN (INVX4)                            0.098      0.081 &    0.292 f
  CTSINVX16_G1B1I13/ZN (INVX8)                          0.197      0.107 &    0.399 r
  bp_fe_pc_gen_1/pc_reg_4_/CLK (DFFX1)                  0.198      0.006 &    0.404 r
  bp_fe_pc_gen_1/pc_reg_4_/Q (DFFX1)                    0.125      0.266 &    0.670 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U305/QN (NAND2X0)    0.124      0.091 &    0.761 r
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U306/QN (NOR2X0)     0.093      0.074 &    0.835 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U318/QN (NAND2X1)    0.077      0.054 &    0.889 r
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U348/QN (NOR2X0)     0.183      0.124 &    1.012 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U411/QN (NAND2X2)    0.091      0.074 &    1.087 r
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U412/QN (NOR2X0)     0.080      0.072 &    1.159 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U521/C1 (HADDX1)     0.050      0.114 &    1.273 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U522/C1 (HADDX1)     0.055      0.105 &    1.377 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U523/C1 (HADDX1)     0.051      0.103 &    1.480 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U524/C1 (HADDX1)     0.049      0.102 &    1.583 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U525/C1 (HADDX1)     0.051      0.100 &    1.683 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U526/C1 (HADDX1)     0.051      0.102 &    1.785 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U527/C1 (HADDX1)     0.054      0.104 &    1.889 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U528/C1 (HADDX1)     0.049      0.102 &    1.991 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U529/C1 (HADDX1)     0.053      0.104 &    2.095 f
  bp_fe_pc_gen_1/DP_OP_28_127_5910/U413/Q (XOR2X1)      0.046      0.110 &    2.205 r
  bp_fe_pc_gen_1/U426/QN (NAND2X0)                      0.117      0.066 &    2.271 f
  bp_fe_pc_gen_1/U429/QN (NAND2X0)                      0.086      0.064 &    2.334 r
  bp_fe_pc_gen_1/U431/QN (NAND2X0)                      0.093      0.050 &    2.385 f
  bp_fe_pc_gen_1/U432/ZN (INVX0)                        0.107      0.071 &    2.456 r
  bp_fe_pc_gen_1/U435/QN (NAND2X1)                      0.058      0.039 &    2.495 f
  bp_fe_pc_gen_1/U443/QN (NAND2X1)                      0.060      0.032 &    2.527 r
  bp_fe_pc_gen_1/U444/ZN (INVX0)                        0.055      0.045 &    2.572 f
  bp_fe_pc_gen_1/U445/QN (NAND2X2)                      0.054      0.037 &    2.609 r
  bp_fe_pc_gen_1/pc_reg_63_/D (DFFX1)                   0.054      0.003 &    2.612 r
  data arrival time                                                           2.612

  clock core_clk (rise edge)                            0.000      2.500      2.500
  clock source latency                                             0.000      2.500
  clk_i (in)                                            0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                            0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                            0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                            0.083      0.053 &    2.715 f
  CTSINVX8_G1B1I20/ZN (INVX4)                           0.223      0.115 &    2.831 r
  bp_fe_pc_gen_1/pc_reg_63_/CLK (DFFX1)                 0.223      0.005 &    2.836 r
  clock reconvergence pessimism                                    0.026      2.861
  library setup time                                              -0.052      2.809
  data required time                                                          2.809
  ------------------------------------------------------------------------------------
  data required time                                                          2.809
  data arrival time                                                          -2.612
  ------------------------------------------------------------------------------------
  slack (MET)                                                                 0.198


  Startpoint: icache_1/addr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_reg_32_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I2/ZN (INVX16)                                   0.036      0.022 &    0.022 f
  CTSINVX4_G1B3I3/ZN (INVX4)                                    0.049      0.066 &    0.088 r
  CTSINVX16_G1B2I3/ZN (INVX2)                                   0.059      0.044 &    0.132 f
  CTS_CTS_core_clk_CTO_delay6/Z (NBUFFX16)                      0.065      0.094 &    0.225 f
  icache_1/CTSINVX4_G1B1I18/ZN (INVX2)                          0.226      0.124 &    0.349 r
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                        0.227      0.003 &    0.351 r
  icache_1/addr_tv_r_reg_12_/QN (DFFX2)                         0.078      0.180 &    0.532 f
  icache_1/icc_place77/Q (XOR2X2)                               0.049      0.131 &    0.662 r
  icache_1/U326/QN (NOR2X2)                                     0.050      0.027 &    0.689 f
  icache_1/U330/QN (NAND4X0)                                    0.066      0.044 &    0.732 r
  icache_1/dp_ipo112/ZN (INVX1)                                 0.031      0.024 &    0.756 f
  icache_1/dp_ipo151/QN (NAND3X0)                               0.066      0.034 &    0.790 r
  icache_1/icc_place176/ZN (INVX1)                              0.044      0.033 &    0.823 f
  icache_1/pe_load_hit/a/scan/icc_place2/ZN (INVX2)             0.044      0.028 &    0.852 r
  icache_1/pe_load_hit/a/scan/U4/QN (NAND2X4)                   0.035      0.027 &    0.879 f
  icache_1/pe_load_hit/a/icc_place1/ZN (INVX4)                  0.024      0.015 &    0.894 r
  icache_1/pe_load_hit/a/U2/QN (NOR2X4)                         0.042      0.025 &    0.919 f
  icache_1/pe_load_hit/b/aligned_right/icc_clock3/ZN (INVX4)    0.042      0.027 &    0.946 r
  icache_1/pe_load_hit/b/aligned_right/icc_place3/ZN (INVX8)    0.054      0.025 &    0.971 f
  icache_1/dp_ipo125/ZN (INVX4)                                 0.036      0.043 &    1.013 r
  icache_1/dp_ipo123/QN (NAND2X4)                               0.032      0.023 &    1.037 f
  icache_1/dp_ipo124/QN (NAND2X4)                               0.071      0.043 &    1.080 r
  icache_1/data_set_select_mux/icc_place19/ZN (INVX8)           0.048      0.026 &    1.106 f
  icache_1/data_set_select_mux/U27/QN (NOR2X2)                  0.102      0.065 &    1.170 r
  icache_1/data_set_select_mux/icc_place20/Z (NBUFFX16)         0.092      0.111 &    1.281 r
  icache_1/data_set_select_mux/dp_ipo122/QN (NAND2X1)           0.085      0.080 &    1.361 f
  icache_1/data_set_select_mux/dp_ipo120/QN (NAND2X2)           0.065      0.049 &    1.410 r
  icache_1/data_set_select_mux/dp_ipo128/QN (NOR2X4)            0.047      0.040 &    1.449 f
  icache_1/data_set_select_mux/dp_ipo132/QN (NAND2X4)           0.050      0.030 &    1.479 r
  icache_1/U47/QN (NAND2X4)                                     0.043      0.031 &    1.510 f
  icache_1/U48/QN (NAND2X4)                                     0.063      0.036 &    1.546 r
  bp_fe_pc_gen_1/instr_scan_1/U34/QN (NAND2X4)                  0.058      0.041 &    1.588 f
  bp_fe_pc_gen_1/instr_scan_1/dp_ipo5/Q (OR2X1)                 0.045      0.077 &    1.665 f
  bp_fe_pc_gen_1/instr_scan_1/U62/QN (NOR2X4)                   0.099      0.051 &    1.716 r
  bp_fe_pc_gen_1/instr_scan_1/U98/Q (AND2X1)                    0.084      0.112 &    1.828 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U807/QN (NAND2X0)             0.136      0.084 &    1.912 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_clock804/QN (NAND2X2)     0.089      0.062 &    1.974 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U809/QN (NAND2X4)             0.048      0.033 &    2.007 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U815/QN (NAND2X4)             0.044      0.026 &    2.033 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U816/ZN (INVX4)               0.027      0.021 &    2.055 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/U824/QN (NOR2X4)              0.051      0.025 &    2.080 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_clock816/QN (NOR2X4)      0.042      0.022 &    2.102 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_clock825/QN (NAND2X2)     0.058      0.039 &    2.142 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/U920/QN (NAND2X4)             0.052      0.039 &    2.180 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/dp_ipo931/QN (NAND2X4)        0.082      0.045 &    2.226 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place808/ZN (INVX8)       0.073      0.050 &    2.276 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place864/ZN (INVX1)       0.048      0.037 &    2.312 r
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place862/QN (NAND2X2)     0.073      0.041 &    2.353 f
  bp_fe_pc_gen_1/DP_OP_27_126_406/icc_place863/QN (NAND2X4)     0.063      0.045 &    2.398 r
  bp_fe_pc_gen_1/U354/QN (NAND2X4)                              0.039      0.028 &    2.426 f
  bp_fe_pc_gen_1/U356/QN (NAND2X2)                              0.062      0.024 &    2.450 r
  bp_fe_pc_gen_1/U357/QN (NAND2X2)                              0.087      0.036 &    2.486 f
  bp_fe_pc_gen_1/U363/QN (NAND2X4)                              0.048      0.029 &    2.515 r
  bp_fe_pc_gen_1/pc_reg_32_/D (DFFX1)                           0.048      0.020 &    2.535 r
  data arrival time                                                                   2.535

  clock core_clk (rise edge)                                    0.000      2.500      2.500
  clock source latency                                                     0.000      2.500
  clk_i (in)                                                    0.000      0.000 &    2.500 r
  CTSINVX4_G1B4I1/ZN (INVX2)                                    0.131      0.091 &    2.591 f
  CTSINVX2_G1B3I2/ZN (INVX2)                                    0.116      0.072 &    2.662 r
  CTSINVX4_G1B2I2/ZN (INVX4)                                    0.083      0.053 &    2.715 f
  CTSINVX16_G1B1I3/ZN (INVX8)                                   0.123      0.068 &    2.783 r
  bp_fe_pc_gen_1/pc_reg_32_/CLK (DFFX1)                         0.123      0.003 &    2.786 r
  clock reconvergence pessimism                                            0.000      2.786
  library setup time                                                      -0.052      2.735
  data required time                                                                  2.735
  --------------------------------------------------------------------------------------------
  data required time                                                                  2.735
  data arrival time                                                                  -2.535
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.200

Report timing status: Processing group core_clk (total endpoints 4934)...20% done.
Report timing status: Processing group core_clk (total endpoints 4934)...30% done.
Report timing status: Processing group core_clk (total endpoints 4934)...40% done.
Report timing status: Processing group core_clk (total endpoints 4934)...50% done.
Report timing status: Processing group core_clk (total endpoints 4934)...60% done.
Report timing status: Processing group core_clk (total endpoints 4934)...70% done.
Report timing status: Processing group core_clk (total endpoints 4934)...80% done.
Report timing status: Processing group core_clk (total endpoints 4934)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 4904 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
