<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_axi_m_tdata[31]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[30]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[29]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[28]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[27]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[26]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[25]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[24]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[23]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[22]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[21]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[20]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[19]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[18]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[17]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[16]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[15]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[14]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[13]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[12]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[11]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[10]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[9]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[8]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[7]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[6]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[5]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[4]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[3]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[2]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[1]"/>
        <net name="design_1_i/spi_master_0_axi_m_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_axi_m_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_axi_m_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_master_0_spi_cs"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spi_miso_0_1"/>
      </nets>
    </probe>
  </probeset>
</probeData>
