$date
	Sun Oct 23 09:30:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#315452
b11001 !
1"
#315454
b11001 &
b11001 %
1$
#315455
0"
#315458
b1001100 &
b1001100 %
#315462
b100110 &
b100110 %
#315466
b10011 &
b10011 %
#315470
b111010 &
b111010 %
#315474
b11101 &
b11101 %
#315478
b1011000 &
b1011000 %
#315482
b101100 &
b101100 %
#315486
b10110 &
b10110 %
#315490
b1011 &
b1011 %
#315494
b100010 &
b100010 %
#315498
b10001 &
b10001 %
#315502
b110100 &
b110100 %
#315506
b11010 &
b11010 %
#315510
b1101 &
b1101 %
#315514
b101000 &
b101000 %
#315518
b10100 &
b10100 %
#315522
b1010 &
b1010 %
#315526
b101 &
b101 %
#315530
b10000 &
b10000 %
#315534
b1000 &
b1000 %
#315538
b100 &
b100 %
#315542
b10 &
b10 %
#315546
b1 &
b1 %
1#
#315550
b0 &
0#
b0 %
0$
#1376074
b1101 &
b1101 %
1$
b1101 !
1"
#1376075
0"
#1376078
b101000 &
b101000 %
#1376082
b10100 &
b10100 %
#1376086
b1010 &
b1010 %
#1376090
b101 &
b101 %
#1376094
b10000 &
b10000 %
#1376098
b1000 &
b1000 %
#1376102
b100 &
b100 %
#1376106
b10 &
b10 %
#1376110
b1 &
1#
b1 %
#1376114
b0 &
b0 %
0#
0$
#2380526
b10 &
b10 %
1$
b10 !
1"
#2380527
0"
#2380530
b1 &
b1 %
1#
#2380534
b0 &
0#
b0 %
0$
#4500012
