# verilog-basics
This project demonstrates a simple Verilog module where an input is continuously connected to an output using a wire. It highlights the basics of continuous assignment in Verilog, showing how changes in the input are immediately reflected at the output. Ideal for beginners learning Verilog syntax.
