{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx.v@125:135@HdlIdDef", "reg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx.v@117:127", "// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@94:104", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@100:110", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@177:187", "reg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@153:163", "\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@120:130", "reg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_0_eth_hdr_valid = output_0_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@96:106", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@116:126", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@127:137", "reg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@119:129", "// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@126:136", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@125:135", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@120:130", "reg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@122:132", "reg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@123:133", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@124:134", "// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@127:137", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@124:134", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@118:128", "reg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@174:184", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@101:111", "reg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@97:107", "// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@127:137", "reg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@157:167", "reg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@128:138", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@124:134", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@123:133", "\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_2.v@95:105", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@127:137", "reg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@118:128", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@129:139", "reg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@123:133", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@179:189", "reg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@120:130", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_mux_4.v@121:131", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@125:135", "reg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@122:132", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\nassign input_1_eth_hdr_ready = input_1_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@154:164", "// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@122:132", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@126:136", "reg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_0_eth_hdr_valid = output_0_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@99:109", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_0_eth_hdr_ready = input_0_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@117:127", "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@125:135", "// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@186:196", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@155:165", "reg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_eth_hdr_valid = output_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@116:126", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@124:134", "\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_frame_ready = input_frame_ready_reg;\n"]], "Diff Content": {"Delete": [[130, "wire       output_eth_payload_tready_int_early;\n"]], "Add": [[130, "reg [7:0] output_eth_payload_tdata_int;\n"], [130, "reg       output_eth_payload_tvalid_int;\n"], [130, "reg       output_eth_payload_tready_int_reg = 1'b0;\n"], [130, "reg       output_eth_payload_tlast_int;\n"], [130, "reg       output_eth_payload_tuser_int;\n"], [130, "wire      output_eth_payload_tready_int_early;\n"]]}}