#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001322f2bd720 .scope module, "ClkDiv_tb" "ClkDiv_tb" 2 3;
 .timescale -9 -12;
P_000001322f2aa260 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000000001010>;
v000001322f31cae0_0 .var "i_clk_en_tb", 0 0;
v000001322f31bdc0_0 .var "i_div_ratio_tb", 7 0;
v000001322f31cd60_0 .var "i_ref_clk_tb", 0 0;
v000001322f31c220_0 .var "i_rst_n_tb", 0 0;
v000001322f31b3c0_0 .net "o_div_clk_tb", 0 0, v000001322f31bc80_0;  1 drivers
E_000001322f2aa8a0 .event negedge, v000001322f31ca40_0;
S_000001322f2bd8b0 .scope module, "CD" "ClkDiv" 2 97, 3 1 0, S_000001322f2bd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000001322f2c3fc0 .functor AND 1, v000001322f31cae0_0, L_000001322f31bb40, C4<1>, C4<1>;
L_000001322f2c4260 .functor AND 1, L_000001322f2c3fc0, L_000001322f31c860, C4<1>, C4<1>;
v000001322f2ae8c0_0 .net *"_ivl_10", 31 0, L_000001322f31b6e0;  1 drivers
v000001322f2aef00_0 .net *"_ivl_12", 30 0, L_000001322f31bf00;  1 drivers
L_000001322f31d198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001322f2aefa0_0 .net *"_ivl_14", 0 0, L_000001322f31d198;  1 drivers
L_000001322f31d1e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001322f2af040_0 .net/2u *"_ivl_16", 31 0, L_000001322f31d1e0;  1 drivers
v000001322f2aec80_0 .net *"_ivl_18", 31 0, L_000001322f31c180;  1 drivers
v000001322f2af7c0_0 .net *"_ivl_2", 6 0, L_000001322f31be60;  1 drivers
v000001322f2af0e0_0 .net *"_ivl_24", 31 0, L_000001322f31b500;  1 drivers
L_000001322f31d228 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001322f2af680_0 .net *"_ivl_27", 23 0, L_000001322f31d228;  1 drivers
L_000001322f31d270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001322f2af360_0 .net/2u *"_ivl_28", 31 0, L_000001322f31d270;  1 drivers
v000001322f2af400_0 .net *"_ivl_30", 0 0, L_000001322f31bb40;  1 drivers
v000001322f2ae960_0 .net *"_ivl_33", 0 0, L_000001322f2c3fc0;  1 drivers
v000001322f2aed20_0 .net *"_ivl_34", 31 0, L_000001322f31bfa0;  1 drivers
L_000001322f31d2b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001322f2af180_0 .net *"_ivl_37", 23 0, L_000001322f31d2b8;  1 drivers
L_000001322f31d300 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001322f2aee60_0 .net/2u *"_ivl_38", 31 0, L_000001322f31d300;  1 drivers
L_000001322f31d108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001322f2af2c0_0 .net *"_ivl_4", 0 0, L_000001322f31d108;  1 drivers
v000001322f2af220_0 .net *"_ivl_40", 0 0, L_000001322f31c860;  1 drivers
v000001322f2af540_0 .net *"_ivl_6", 31 0, L_000001322f31cea0;  1 drivers
L_000001322f31d150 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001322f2af4a0_0 .net *"_ivl_9", 23 0, L_000001322f31d150;  1 drivers
v000001322f2af5e0_0 .net "clk_divider_en", 0 0, L_000001322f2c4260;  1 drivers
v000001322f2af720_0 .var "counter_even", 7 0;
v000001322f2aea00_0 .var "counter_odd_down", 7 0;
v000001322f2aeb40_0 .var "counter_odd_up", 7 0;
v000001322f2aebe0_0 .var "flag", 0 0;
v000001322f2aedc0_0 .net "half_period", 7 0, L_000001322f31b460;  1 drivers
v000001322f31c2c0_0 .net "half_period_plus_1", 7 0, L_000001322f31c540;  1 drivers
v000001322f31ccc0_0 .net "i_clk_en", 0 0, v000001322f31cae0_0;  1 drivers
v000001322f31c0e0_0 .net "i_div_ratio", 7 0, v000001322f31bdc0_0;  1 drivers
v000001322f31ca40_0 .net "i_ref_clk", 0 0, v000001322f31cd60_0;  1 drivers
v000001322f31c4a0_0 .net "i_rst_n", 0 0, v000001322f31c220_0;  1 drivers
v000001322f31bc80_0 .var "o_div_clk", 0 0;
v000001322f31bbe0_0 .net "odd", 0 0, L_000001322f31b780;  1 drivers
E_000001322f2aa2e0 .event anyedge, v000001322f31ca40_0;
E_000001322f2aa560/0 .event negedge, v000001322f31c4a0_0;
E_000001322f2aa560/1 .event posedge, v000001322f31ca40_0;
E_000001322f2aa560 .event/or E_000001322f2aa560/0, E_000001322f2aa560/1;
L_000001322f31be60 .part v000001322f31bdc0_0, 1, 7;
L_000001322f31b460 .concat [ 7 1 0 0], L_000001322f31be60, L_000001322f31d108;
L_000001322f31cea0 .concat [ 8 24 0 0], v000001322f31bdc0_0, L_000001322f31d150;
L_000001322f31bf00 .part L_000001322f31cea0, 1, 31;
L_000001322f31b6e0 .concat [ 31 1 0 0], L_000001322f31bf00, L_000001322f31d198;
L_000001322f31c180 .arith/sum 32, L_000001322f31b6e0, L_000001322f31d1e0;
L_000001322f31c540 .part L_000001322f31c180, 0, 8;
L_000001322f31b780 .part v000001322f31bdc0_0, 0, 1;
L_000001322f31b500 .concat [ 8 24 0 0], v000001322f31bdc0_0, L_000001322f31d228;
L_000001322f31bb40 .cmp/ne 32, L_000001322f31b500, L_000001322f31d270;
L_000001322f31bfa0 .concat [ 8 24 0 0], v000001322f31bdc0_0, L_000001322f31d2b8;
L_000001322f31c860 .cmp/ne 32, L_000001322f31bfa0, L_000001322f31d300;
S_000001322f2b4700 .scope task, "do_operation" "do_operation" 2 89, 2 89 0, S_000001322f2bd720;
 .timescale -9 -12;
v000001322f31bd20_0 .var "clock_enable", 0 0;
v000001322f31ce00_0 .var "division_ratio", 7 0;
TD_ClkDiv_tb.do_operation ;
    %load/vec4 v000001322f31bd20_0;
    %store/vec4 v000001322f31cae0_0, 0, 1;
    %load/vec4 v000001322f31ce00_0;
    %store/vec4 v000001322f31bdc0_0, 0, 8;
    %end;
S_000001322f2b4890 .scope task, "initialization" "initialization" 2 72, 2 72 0, S_000001322f2bd720;
 .timescale -9 -12;
TD_ClkDiv_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001322f31cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31cae0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001322f31bdc0_0, 0, 8;
    %end;
S_000001322f2b4a20 .scope task, "reset" "reset" 2 80, 2 80 0, S_000001322f2bd720;
 .timescale -9 -12;
TD_ClkDiv_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001322f31c220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31c220_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000001322f2bd8b0;
T_3 ;
    %wait E_000001322f2aa560;
    %load/vec4 v000001322f31c4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2af720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2aea00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2aeb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001322f31bc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001322f2aebe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001322f2af5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001322f31bbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001322f2af720_0;
    %pad/u 32;
    %load/vec4 v000001322f2aedc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2af720_0, 0;
    %load/vec4 v000001322f31bc80_0;
    %inv;
    %assign/vec4 v000001322f31bc80_0, 0;
    %load/vec4 v000001322f2aebe0_0;
    %inv;
    %assign/vec4 v000001322f2aebe0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001322f2af720_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001322f2af720_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001322f31bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000001322f2aebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000001322f2aeb40_0;
    %pad/u 32;
    %load/vec4 v000001322f2aedc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2aeb40_0, 0;
    %load/vec4 v000001322f31bc80_0;
    %inv;
    %assign/vec4 v000001322f31bc80_0, 0;
    %load/vec4 v000001322f2aebe0_0;
    %inv;
    %assign/vec4 v000001322f2aebe0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000001322f2aeb40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001322f2aeb40_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001322f2aebe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000001322f2aea00_0;
    %pad/u 32;
    %load/vec4 v000001322f31c2c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001322f2aea00_0, 0;
    %load/vec4 v000001322f31bc80_0;
    %inv;
    %assign/vec4 v000001322f31bc80_0, 0;
    %load/vec4 v000001322f2aebe0_0;
    %inv;
    %assign/vec4 v000001322f2aebe0_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v000001322f2aea00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001322f2aea00_0, 0;
T_3.17 ;
T_3.14 ;
T_3.11 ;
T_3.8 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001322f2bd8b0;
T_4 ;
    %wait E_000001322f2aa2e0;
    %load/vec4 v000001322f2af5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_4.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001322f31ccc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_4.2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001322f31ca40_0;
    %store/vec4 v000001322f31bc80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001322f2bd720;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001322f31cd60_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31cd60_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001322f2bd720;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "CLK_DIV.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %fork TD_ClkDiv_tb.initialization, S_000001322f2b4890;
    %join;
    %fork TD_ClkDiv_tb.reset, S_000001322f2b4a20;
    %join;
    %vpi_call 2 30 "$display", "Test case 1: trying to divide by (0) " {0 0 0};
    %wait E_000001322f2aa8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 38 "$display", "Test case 2: trying to divide by (1) " {0 0 0};
    %wait E_000001322f2aa8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 44 "$display", "Test case 3: trying to divide by an even number (2) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 51 "$display", "Test case 4: trying to divide by an even number (8) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 57 "$display", "Test case 5: trying to divide by an odd number number (7) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 62 "$display", "Test case 6: trying to divide by an odd number number (9) " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001322f31bd20_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001322f31ce00_0, 0, 8;
    %fork TD_ClkDiv_tb.do_operation, S_000001322f2b4700;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ClkDiv_tb.v";
    "./ClkDiv.v";
