<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_94fc55c3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3')">rsnoc_z_H_R_G_T2_U_U_94fc55c3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.33</td>
<td class="s8 cl rt"><a href="mod1148.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1148.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1148.html#Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1148.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1148.html#inst_tag_78205"  onclick="showContent('inst_tag_78205')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.33</td>
<td class="s8 cl rt"><a href="mod1148.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1148.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1148.html#Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1148.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<hr>
<a name="inst_tag_78205"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_78205" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.33</td>
<td class="s8 cl rt"><a href="mod1148.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1148.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1148.html#Toggle" > 47.19</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1148.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.28</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 54.51</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod471.html#inst_tag_31928" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1390.html#inst_tag_108689" id="tag_urg_inst_108689">Ib</a></td>
<td class="s6 cl rt"> 62.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod157.html#inst_tag_12112" id="tag_urg_inst_12112">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1042.html#inst_tag_77012" id="tag_urg_inst_77012">If</a></td>
<td class="s4 cl rt"> 49.84</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.70</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod407.html#inst_tag_30955" id="tag_urg_inst_30955">Ifpa</a></td>
<td class="s6 cl rt"> 61.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1824.html#inst_tag_174806" id="tag_urg_inst_174806">Io</a></td>
<td class="s5 cl rt"> 50.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2122.html#inst_tag_204427" id="tag_urg_inst_204427">Ip</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1481_0.html#inst_tag_129261" id="tag_urg_inst_129261">Irspp</a></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2247.html#inst_tag_213039" id="tag_urg_inst_213039">It</a></td>
<td class="s5 cl rt"> 58.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1588.html#inst_tag_147817" id="tag_urg_inst_147817">uci8929b15012</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod894.html#inst_tag_70514" id="tag_urg_inst_70514">upc</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1050.html#inst_tag_77244" id="tag_urg_inst_77244">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1284.html#inst_tag_86140" id="tag_urg_inst_86140">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2410_0.html#inst_tag_234631" id="tag_urg_inst_234631">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1793_0.html#inst_tag_174440" id="tag_urg_inst_174440">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1056.html#inst_tag_77266" id="tag_urg_inst_77266">uu922e3a49</a></td>
<td class="s7 cl rt"> 71.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod494.html#inst_tag_32390" id="tag_urg_inst_32390">uua42ce297cd</a></td>
<td class="s7 cl rt"> 71.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1148.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107723</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107728</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107734</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107742</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107747</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107764</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107770</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>107774</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>107799</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107888</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>107966</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>107977</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>108166</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>108171</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>108279</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
107722                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107723     1/1          		if ( ! Sys_Clk_RstN )
107724     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
107725     1/1          		else if ( u_d27a )
107726     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
107727                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107728     1/1          		if ( ! Sys_Clk_RstN )
107729     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
107730     1/1          		else if ( u_d27a )
107731     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
107732                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
107733                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
107734     1/1          		case ( uu_cc5c_caseSel )
107735     1/1          			2'b01   : u_cc5c = 4'b0000 ;
107736     1/1          			2'b10   : u_cc5c = 4'b0100 ;
107737     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
107738     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
107739                  		endcase
107740                  	end
107741                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107742     1/1          		if ( ! Sys_Clk_RstN )
107743     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
107744     1/1          		else if ( u_d27a )
107745     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
107746                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107747     1/1          		if ( ! Sys_Clk_RstN )
107748     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
107749     1/1          		else if ( u_d27a )
107750     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
107751                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
107752                  		.Clk( Sys_Clk )
107753                  	,	.Clk_ClkS( Sys_Clk_ClkS )
107754                  	,	.Clk_En( Sys_Clk_En )
107755                  	,	.Clk_EnS( Sys_Clk_EnS )
107756                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
107757                  	,	.Clk_RstN( Sys_Clk_RstN )
107758                  	,	.Clk_Tm( Sys_Clk_Tm )
107759                  	,	.O( u_bb4d )
107760                  	,	.Reset( NextRsp1 )
107761                  	,	.Set( CxtEn &amp; CxtId )
107762                  	);
107763                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107764     1/1          		if ( ! Sys_Clk_RstN )
107765     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
107766     1/1          		else if ( u_d27a )
107767     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
107768                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
107769                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107770     1/1          		if ( ! Sys_Clk_RstN )
107771     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
107772     1/1          		else if ( u_d27a )
107773     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
107774     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
107775     1/1          			1'b1    : u_1002 = Cxt_0 ;
107776     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
107777                  		endcase
107778                  	end
107779                  	rsnoc_z_H_R_U_B_B_A274 Ib(
107780                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
107781                  	);
107782                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
107783                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
107784                  	);
107785                  	assign uRsp_Status_caseSel =
107786                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
107787                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
107788                  					&amp;	Rsp2_Status == 2'b01
107789                  				&amp;
107790                  				Rsp_Last
107791                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
107792                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
107793                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
107794                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
107795                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
107796                  		}
107797                  		;
107798                  	always @( uRsp_Status_caseSel ) begin
107799     1/1          		case ( uRsp_Status_caseSel )
107800     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
107801     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
107802     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
107803     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
107804     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
107805     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
107806                  		endcase
107807                  	end
107808                  	rsnoc_z_H_R_G_T2_P_U_c05bf37b Ip(
107809                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
107810                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
107811                  	,	.Cxt_Echo( CxtPkt_Echo )
107812                  	,	.Cxt_Head( CxtPkt_Head )
107813                  	,	.Cxt_Len1( CxtPkt_Len1 )
107814                  	,	.Cxt_OpcT( CxtPkt_OpcT )
107815                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
107816                  	,	.CxtUsed( CxtUsed )
107817                  	,	.Rx_CxtId( 1'b1 )
107818                  	,	.Rx_Head( RxPkt_Head )
107819                  	,	.Rx_Last( RxPkt_Last )
107820                  	,	.Rx_Opc( RxPkt_Opc )
107821                  	,	.Rx_Pld( RxPkt_Pld )
107822                  	,	.Rx_Rdy( RxPkt_Rdy )
107823                  	,	.Rx_Status( RxPkt_Status )
107824                  	,	.Rx_Vld( RxPkt_Vld )
107825                  	,	.Sys_Clk( Sys_Clk )
107826                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107827                  	,	.Sys_Clk_En( Sys_Clk_En )
107828                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107829                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107830                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107831                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107832                  	,	.Sys_Pwr_Idle( )
107833                  	,	.Sys_Pwr_WakeUp( )
107834                  	,	.Tx_Data( TxPkt_Data )
107835                  	,	.Tx_Head( TxPkt_Head )
107836                  	,	.Tx_Rdy( TxPkt_Rdy )
107837                  	,	.Tx_Tail( TxPkt_Tail )
107838                  	,	.Tx_Vld( TxPkt_Vld )
107839                  	,	.TxCxtId( TxPktCxtId )
107840                  	,	.TxLast( TxPktLast )
107841                  	);
107842                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
107843                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
107844                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
107845                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
107846                  		.CxtUsed( CxtUsed )
107847                  	,	.FreeCxt( CtxFreeId )
107848                  	,	.FreeVld( CxtFreeVld )
107849                  	,	.NewCxt( CxtId )
107850                  	,	.NewRdy( CxtRdy )
107851                  	,	.NewVld( CxtEn )
107852                  	,	.Sys_Clk( Sys_Clk )
107853                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107854                  	,	.Sys_Clk_En( Sys_Clk_En )
107855                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107856                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107857                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107858                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107859                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
107860                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
107861                  	);
107862                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
107863                  	rsnoc_z_H_R_G_T2_O_U_772fca1c Io(
107864                  		.Cxt_0( Cxt_0 )
107865                  	,	.CxtUsed( CxtUsed )
107866                  	,	.Rdy( OrdRdy )
107867                  	,	.Req_AddLd0( Req1_AddLd0 )
107868                  	,	.Req_AddMdL( Req1_AddMdL )
107869                  	,	.Req_Len1( Req1_Len1 )
107870                  	,	.Req_OpcT( Req1_OpcT )
107871                  	,	.Req_RouteId( Req1_RouteId )
107872                  	,	.Req_Strm( 1'b0 )
107873                  	,	.ReqRdy( TrnRdy )
107874                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
107875                  	,	.Sys_Clk( Sys_Clk )
107876                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107877                  	,	.Sys_Clk_En( Sys_Clk_En )
107878                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107879                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107880                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107881                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107882                  	,	.Sys_Pwr_Idle( )
107883                  	,	.Sys_Pwr_WakeUp( )
107884                  	);
107885                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
107886                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
107887                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
107888     1/1          		if ( ! Sys_Clk_RstN )
107889     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
107890     1/1          		else if ( NextTrn )
107891     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
107892                  	rsnoc_z_H_R_G_T2_T_U_c05bf37b It(
107893                  		.AddrBase( IdInfo_0_AddrBase )
107894                  	,	.Cmd_Echo( Req1_Echo )
107895                  	,	.Cmd_KeyId( Req1_KeyId )
107896                  	,	.Cmd_Len1( Req1_Len1 )
107897                  	,	.Cmd_Lock( Req1_Lock )
107898                  	,	.Cmd_OpcT( Req1_OpcT )
107899                  	,	.Cmd_RawAddr( Req1_RawAddr )
107900                  	,	.Cmd_RouteId( Req1_RouteId )
107901                  	,	.Cmd_Status( Req1_Status )
107902                  	,	.Cmd_User( Req1_User )
107903                  	,	.HitId( Translation_0_Id )
107904                  	,	.Pld_Data( Pld_Data )
107905                  	,	.Pld_Last( Pld_Last )
107906                  	,	.Rdy( TrnRdy )
107907                  	,	.Rx_Data( RxErr_Data )
107908                  	,	.Rx_Head( RxErr_Head )
107909                  	,	.Rx_Rdy( RxErr_Rdy )
107910                  	,	.Rx_Tail( RxErr_Tail )
107911                  	,	.Rx_Vld( RxErr_Vld )
107912                  	,	.Sys_Clk( Sys_Clk )
107913                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
107914                  	,	.Sys_Clk_En( Sys_Clk_En )
107915                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
107916                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
107917                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
107918                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
107919                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
107920                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
107921                  	,	.Vld( TrnVld )
107922                  	);
107923                  	assign Req1_Addr = Req1_RawAddr;
107924                  	assign PipeIn_Addr = Req1_Addr;
107925                  	assign u_cb9b_0 = PipeIn_Addr;
107926                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
107927                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
107928                  	assign u_c4ee = Req1_Len1 [6:2];
107929                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
107930                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
107931                  	assign PipeIn_BurstType = Req1_BurstType;
107932                  	assign u_cb9b_1 = PipeIn_BurstType;
107933                  	assign u_cb9b_11 = PipeIn_Opc;
107934                  	assign PipeIn_Urg = Req1_Urg;
107935                  	assign u_cb9b_17 = PipeIn_Urg;
107936                  	assign PipeIn_User = Req1_User;
107937                  	assign u_cb9b_19 = PipeIn_User;
107938                  	assign PipeIn_Data = Pld_Data;
107939                  	assign u_cb9b_2 = PipeIn_Data;
107940                  	assign Req1_Fail = Req1_Status == 2'b11;
107941                  	assign PipeIn_Fail = Req1_Fail;
107942                  	assign u_cb9b_4 = PipeIn_Fail;
107943                  	assign PipeIn_Head = ReqHead;
107944                  	assign u_cb9b_6 = PipeIn_Head;
107945                  	assign PipeIn_Last = Pld_Last;
107946                  	assign u_cb9b_7 = PipeIn_Last;
107947                  	assign PipeIn_Len1 = Req1_Len1;
107948                  	assign u_cb9b_8 = PipeIn_Len1;
107949                  	assign PipeIn_Lock = Req1_Lock;
107950                  	assign u_cb9b_9 = PipeIn_Lock;
107951                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
107952                  	assign PostRdy = GenLcl_Req_Rdy;
107953                  	assign PipeOut_Urg = u_d4d9_17;
107954                  	assign PipeOut_Head = u_d4d9_6;
107955                  	assign PipeOutHead = PipeOut_Head;
107956                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
107957                  	assign uReq1_Opc_caseSel =
107958                  		{		Req1_OpcT == 4'b0110
107959                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
107960                  			,	Req1_OpcT == 4'b0011
107961                  			,	Req1_OpcT == 4'b0010
107962                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
107963                  		}
107964                  		;
107965                  	always @( uReq1_Opc_caseSel ) begin
107966     1/1          		case ( uReq1_Opc_caseSel )
107967     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
107968     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
107969     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
107970     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
107971     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
107972     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
107973                  		endcase
107974                  	end
107975                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
107976                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
107977     1/1          		case ( uPipeIn_Opc_caseSel )
107978     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
107979     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
107980     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
107981     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
107982     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
107983                  		endcase
107984                  	end
107985                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
107986                  		.Rx_0( u_cb9b_0 )
107987                  	,	.Rx_1( u_cb9b_1 )
107988                  	,	.Rx_11( u_cb9b_11 )
107989                  	,	.Rx_14( 1'b0 )
107990                  	,	.Rx_15( 1'b0 )
107991                  	,	.Rx_17( u_cb9b_17 )
107992                  	,	.Rx_19( u_cb9b_19 )
107993                  	,	.Rx_2( u_cb9b_2 )
107994                  	,	.Rx_4( u_cb9b_4 )
107995                  	,	.Rx_6( u_cb9b_6 )
107996                  	,	.Rx_7( u_cb9b_7 )
107997                  	,	.Rx_8( u_cb9b_8 )
107998                  	,	.Rx_9( u_cb9b_9 )
107999                  	,	.RxRdy( ReqRdy )
108000                  	,	.RxVld( ReqVld )
108001                  	,	.Sys_Clk( Sys_Clk )
108002                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
108003                  	,	.Sys_Clk_En( Sys_Clk_En )
108004                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
108005                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
108006                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
108007                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
108008                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
108009                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
108010                  	,	.Tx_0( u_d4d9_0 )
108011                  	,	.Tx_1( u_d4d9_1 )
108012                  	,	.Tx_11( u_d4d9_11 )
108013                  	,	.Tx_14( u_d4d9_14 )
108014                  	,	.Tx_15( u_d4d9_15 )
108015                  	,	.Tx_17( u_d4d9_17 )
108016                  	,	.Tx_19( u_d4d9_19 )
108017                  	,	.Tx_2( u_d4d9_2 )
108018                  	,	.Tx_4( u_d4d9_4 )
108019                  	,	.Tx_6( u_d4d9_6 )
108020                  	,	.Tx_7( u_d4d9_7 )
108021                  	,	.Tx_8( u_d4d9_8 )
108022                  	,	.Tx_9( u_d4d9_9 )
108023                  	,	.TxRdy( PipeOutRdy )
108024                  	,	.TxVld( PipeOutVld )
108025                  	);
108026                  	assign PipeOut_Addr = u_d4d9_0;
108027                  	assign GenLcl_Req_Addr = PipeOut_Addr;
108028                  	assign PipeOut_Data = u_d4d9_2;
108029                  	assign MyDatum = PipeOut_Data [35:0];
108030                  	assign MyData = { 2'b0 , MyDatum };
108031                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
108032                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
108033                  	);
108034                  	assign PipeOut_Fail = u_d4d9_4;
108035                  	assign NullBe = PipeOut_Fail;
108036                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
108037                  	assign GenLcl_Req_Vld = PostVld;
108038                  	assign PipeOut_Last = u_d4d9_7;
108039                  	assign GenLcl_Req_Last = PipeOut_Last;
108040                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
108041                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
108042                  	assign PipeOut_BurstType = u_d4d9_1;
108043                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
108044                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
108045                  	assign PipeOut_Len1 = u_d4d9_8;
108046                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
108047                  	assign PipeOut_Lock = u_d4d9_9;
108048                  	assign GenLcl_Req_Lock = PipeOut_Lock;
108049                  	assign PipeOut_Opc = u_d4d9_11;
108050                  	assign GenLcl_Req_Opc = PipeOut_Opc;
108051                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
108052                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
108053                  	assign PipeOut_SeqUnique = u_d4d9_15;
108054                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
108055                  	assign PipeOut_User = u_d4d9_19;
108056                  	assign GenLcl_Req_User = PipeOut_User;
108057                  	assign Rsp0_Rdy = Rsp1_Rdy;
108058                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
108059                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
108060                  		.Clk( Sys_Clk )
108061                  	,	.Clk_ClkS( Sys_Clk_ClkS )
108062                  	,	.Clk_En( Sys_Clk_En )
108063                  	,	.Clk_EnS( Sys_Clk_EnS )
108064                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
108065                  	,	.Clk_RstN( Sys_Clk_RstN )
108066                  	,	.Clk_Tm( Sys_Clk_Tm )
108067                  	,	.En( GenLcl_Req_Vld )
108068                  	,	.O( u_43f9 )
108069                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
108070                  	,	.Set( NullBe &amp; PipeOutHead )
108071                  	);
108072                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
108073                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
108074                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
108075                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
108076                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
108077                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
108078                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
108079                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
108080                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
108081                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
108082                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
108083                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
108084                  	,	.GenLcl_Req_User( GenLcl_Req_User )
108085                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
108086                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
108087                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
108088                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
108089                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
108090                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
108091                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
108092                  	,	.GenPrt_Req_Addr( u_Req_Addr )
108093                  	,	.GenPrt_Req_Be( u_Req_Be )
108094                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
108095                  	,	.GenPrt_Req_Data( u_Req_Data )
108096                  	,	.GenPrt_Req_Last( u_Req_Last )
108097                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
108098                  	,	.GenPrt_Req_Lock( u_Req_Lock )
108099                  	,	.GenPrt_Req_Opc( u_Req_Opc )
108100                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
108101                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
108102                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
108103                  	,	.GenPrt_Req_User( u_Req_User )
108104                  	,	.GenPrt_Req_Vld( u_Req_Vld )
108105                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
108106                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
108107                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
108108                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
108109                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
108110                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
108111                  	);
108112                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
108113                  		.GenLcl_Req_Addr( u_Req_Addr )
108114                  	,	.GenLcl_Req_Be( u_Req_Be )
108115                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
108116                  	,	.GenLcl_Req_Data( u_Req_Data )
108117                  	,	.GenLcl_Req_Last( u_Req_Last )
108118                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
108119                  	,	.GenLcl_Req_Lock( u_Req_Lock )
108120                  	,	.GenLcl_Req_Opc( u_Req_Opc )
108121                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
108122                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
108123                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
108124                  	,	.GenLcl_Req_User( u_Req_User )
108125                  	,	.GenLcl_Req_Vld( u_Req_Vld )
108126                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
108127                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
108128                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
108129                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
108130                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
108131                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
108132                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
108133                  	,	.GenPrt_Req_Be( Gen_Req_Be )
108134                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
108135                  	,	.GenPrt_Req_Data( Gen_Req_Data )
108136                  	,	.GenPrt_Req_Last( Gen_Req_Last )
108137                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
108138                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
108139                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
108140                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
108141                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
108142                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
108143                  	,	.GenPrt_Req_User( Gen_Req_User )
108144                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
108145                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
108146                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
108147                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
108148                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
108149                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
108150                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
108151                  	,	.Sys_Clk( Sys_Clk )
108152                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
108153                  	,	.Sys_Clk_En( Sys_Clk_En )
108154                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
108155                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
108156                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
108157                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
108158                  	,	.Sys_Pwr_Idle( u_70_Idle )
108159                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
108160                  	);
108161                  	assign IdInfo_0_Id = Translation_0_Id;
108162                  	assign IdInfo_1_Id = Req1_KeyId;
108163                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
108164                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
108165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
108166     1/1          		if ( ! Sys_Clk_RstN )
108167     1/1          			Load &lt;= #1.0 ( 2'b0 );
108168     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
108169                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
108170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
108171     1/1          		if ( ! Sys_Clk_RstN )
108172     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
108173     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
108174                  	assign RxInt_Rdy = RxIn_Rdy;
108175                  	assign Rx_Rdy = RxInt_Rdy;
108176                  	assign WakeUp_Rx = Rx_Vld;
108177                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
108178                  	assign u_5446 = RxIn_Data [110:94];
108179                  	assign Translation_0_Aperture = u_5446 [16:5];
108180                  	assign TxBypData = TxIn_Data [37:0];
108181                  	assign TxLcl_Data =
108182                  		{			{	TxIn_Data [111]
108183                  			,	TxIn_Data [110:94]
108184                  			,	TxIn_Data [93:90]
108185                  			,	TxIn_Data [89:88]
108186                  			,	TxIn_Data [87:81]
108187                  			,	TxIn_Data [80:49]
108188                  			,	TxIn_Data [48:41]
108189                  			,	TxIn_Data [40:38]
108190                  			}
108191                  		,
108192                  		TxBypData
108193                  		};
108194                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
108195                  	assign TxLcl_Head = TxIn_Head;
108196                  	assign Tx_Head = TxLcl_Head;
108197                  	assign TxLcl_Tail = TxIn_Tail;
108198                  	assign Tx_Tail = TxLcl_Tail;
108199                  	assign TxLcl_Vld = TxIn_Vld;
108200                  	assign Tx_Vld = TxLcl_Vld;
108201                  	assign WakeUp_Other = 1'b0;
108202                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
108203                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
108204                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
108205                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
108206                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
108207                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
108208                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
108209                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
108210                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
108211                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
108212                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
108213                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
108214                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
108215                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
108216                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
108217                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
108218                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
108219                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
108220                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
108221                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
108222                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
108223                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
108224                  	assign u_3ded_Data_Last = RxIn_Data [37];
108225                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
108226                  	assign u_3ded_Data_Err = RxIn_Data [36];
108227                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
108228                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
108229                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
108230                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
108231                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
108232                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
108233                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
108234                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
108235                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
108236                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
108237                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
108238                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
108239                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
108240                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
108241                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
108242                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
108243                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
108244                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
108245                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
108246                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
108247                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
108248                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
108249                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
108250                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
108251                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
108252                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
108253                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
108254                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
108255                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
108256                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
108257                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
108258                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
108259                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
108260                  	assign u_6807_Data_Last = TxIn_Data [37];
108261                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
108262                  	assign u_6807_Data_Err = TxIn_Data [36];
108263                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
108264                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
108265                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
108266                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
108267                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
108268                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
108269                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
108270                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
108271                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
108272                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
108273                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
108274                  	assign u_5ddf = CxtUsed;
108275                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
108276                  	// synopsys translate_off
108277                  	// synthesis translate_off
108278                  	always @( posedge Sys_Clk )
108279     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
108280     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
108281     <font color = "grey">unreachable  </font>				dontStop = 0;
108282     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
108283     <font color = "grey">unreachable  </font>				if (!dontStop) begin
108284     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
108285     <font color = "grey">unreachable  </font>					$stop;
108286                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
108287                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1148.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107726
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107731
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107745
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107750
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107767
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107773
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107930
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108163
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1148.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">487</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">250</td>
<td class="rt">48.45 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">237</td>
<td class="rt">45.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">487</td>
<td class="rt">47.19 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">250</td>
<td class="rt">48.45 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">237</td>
<td class="rt">45.93 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1148.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">107930</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">108163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107723</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107728</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">107734</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107742</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107747</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107764</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">107770</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">107774</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">107799</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107888</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">107966</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">107977</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">108166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">108171</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107930     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
108163     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107723     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107724     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
107725     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107726     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107728     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107729     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
107730     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107731     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107734     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
107735     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
107736     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
107737     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
107738     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107742     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107743     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
107744     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107745     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107747     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107748     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
107749     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107750     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107764     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107765     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
107766     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107767     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107770     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107771     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
107772     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
107773     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107774     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
107775     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
107776     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107799     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
107800     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
107801     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
107802     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
107803     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
107804     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
107805     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107888     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
107889     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
107890     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
107891     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107966     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
107967     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
107968     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
107969     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
107970     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
107971     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
107972     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107977     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
107978     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
107979     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
107980     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
107981     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
107982     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
108166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
108167     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
108168     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
108171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
108172     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
108173     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78205">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
