\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable}{\section{A\-P\-B2 Clock Enable Disable}
\label{group___r_c_c___a_p_b2___clock___enable___disable}\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
}


Enable or disable the High Speed A\-P\-B (A\-P\-B2) peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-S\-Y\-S\-C\-F\-G\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-T\-I\-M9\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-T\-I\-M10\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-T\-I\-M11\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-A\-D\-C1\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-S\-P\-I1\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}

\item 
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B2\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{R\-C\-C\-\_\-\-A\-P\-B2\-E\-N\-R\-\_\-\-U\-S\-A\-R\-T1\-E\-N}))}\label{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the High Speed A\-P\-B (A\-P\-B2) peripheral clock. \begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-A\-D\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, \hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, \hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-Y\-S\-C\-F\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{RCC\_APB2ENR\_SYSCFGEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{RCC\_APB2ENR\_SYSCFGEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M10\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\_APB2ENR\_TIM10EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\_APB2ENR\_TIM10EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M11\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\_APB2ENR\_TIM11EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\_APB2ENR\_TIM11EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M9\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, \hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\_APB2ENR\_TIM9EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\_APB2ENR\_TIM9EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{\index{A\-P\-B2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB2 Clock Enable Disable@{A\-P\-B2 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB2ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
