{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 23:16:00 2013 " "Info: Processing started: Sat Aug 10 23:16:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test-pluto-spi -c pluto-spi " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test-pluto-spi -c pluto-spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] register data_buf\[0\] 57.14 MHz 17.5 ns Internal " "Info: Clock \"clk\" has Internal fmax of 57.14 MHz between source register \"lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" and destination register \"data_buf\[0\]\" (period= 17.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest register register " "Info: + Longest register to register delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 1 REG LC2_B20 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B20; Fanout = 35; REG Node = 'lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns Equal10~0 2 COMB LC7_B20 6 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC7_B20; Fanout = 6; COMB Node = 'Equal10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] Equal10~0 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.600 ns) 4.700 ns Equal10~1 3 COMB LC2_B22 12 " "Info: 3: + IC(1.200 ns) + CELL(1.600 ns) = 4.700 ns; Loc. = LC2_B22; Fanout = 12; COMB Node = 'Equal10~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Equal10~0 Equal10~1 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 6.700 ns data_buf~205 4 COMB LC7_B22 3 " "Info: 4: + IC(0.300 ns) + CELL(1.700 ns) = 6.700 ns; Loc. = LC7_B22; Fanout = 3; COMB Node = 'data_buf~205'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal10~1 data_buf~205 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 9.100 ns data_buf~299 5 COMB LC7_B24 3 " "Info: 5: + IC(1.000 ns) + CELL(1.400 ns) = 9.100 ns; Loc. = LC7_B24; Fanout = 3; COMB Node = 'data_buf~299'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { data_buf~205 data_buf~299 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 10.800 ns data_buf~359 6 COMB LC8_B24 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 10.800 ns; Loc. = LC8_B24; Fanout = 1; COMB Node = 'data_buf~359'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { data_buf~299 data_buf~359 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 13.400 ns data_buf~363 7 COMB LC6_B15 1 " "Info: 7: + IC(1.200 ns) + CELL(1.400 ns) = 13.400 ns; Loc. = LC6_B15; Fanout = 1; COMB Node = 'data_buf~363'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { data_buf~359 data_buf~363 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 15.100 ns data_buf~371 8 COMB LC7_B15 1 " "Info: 8: + IC(0.300 ns) + CELL(1.400 ns) = 15.100 ns; Loc. = LC7_B15; Fanout = 1; COMB Node = 'data_buf~371'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { data_buf~363 data_buf~371 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 16.400 ns data_buf\[0\] 9 REG LC3_B15 1 " "Info: 9: + IC(0.300 ns) + CELL(1.000 ns) = 16.400 ns; Loc. = LC3_B15; Fanout = 1; REG Node = 'data_buf\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { data_buf~371 data_buf[0] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.500 ns ( 70.12 % ) " "Info: Total cell delay = 11.500 ns ( 70.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 29.88 % ) " "Info: Total interconnect delay = 4.900 ns ( 29.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] Equal10~0 Equal10~1 data_buf~205 data_buf~299 data_buf~359 data_buf~363 data_buf~371 data_buf[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] {} Equal10~0 {} Equal10~1 {} data_buf~205 {} data_buf~299 {} data_buf~359 {} data_buf~363 {} data_buf~371 {} data_buf[0] {} } { 0.000ns 0.300ns 1.200ns 0.300ns 1.000ns 0.300ns 1.200ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.700ns 1.400ns 1.400ns 1.400ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_91 276 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_91; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns data_buf\[0\] 2 REG LC3_B15 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_B15; Fanout = 1; REG Node = 'data_buf\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk data_buf[0] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk data_buf[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} data_buf[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_91 276 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_91; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 2 REG LC2_B20 35 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC2_B20; Fanout = 35; REG Node = 'lpm_counter:spibytecnt_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk data_buf[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} data_buf[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] Equal10~0 Equal10~1 data_buf~205 data_buf~299 data_buf~359 data_buf~363 data_buf~371 data_buf[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] {} Equal10~0 {} Equal10~1 {} data_buf~205 {} data_buf~299 {} data_buf~359 {} data_buf~363 {} data_buf~371 {} data_buf[0] {} } { 0.000ns 0.300ns 1.200ns 0.300ns 1.000ns 0.300ns 1.200ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.600ns 1.700ns 1.400ns 1.400ns 1.400ns 1.400ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk data_buf[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} data_buf[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} lpm_counter:spibytecnt_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_buf\[2\] din\[2\] clk 18.500 ns register " "Info: tsu for register \"data_buf\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 18.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.300 ns + Longest pin register " "Info: + Longest pin to register delay is 20.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns din\[2\] 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'din\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 9.500 ns data_buf~306 2 COMB LC2_B19 1 " "Info: 2: + IC(2.900 ns) + CELL(1.700 ns) = 9.500 ns; Loc. = LC2_B19; Fanout = 1; COMB Node = 'data_buf~306'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { din[2] data_buf~306 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 11.400 ns data_buf~308 3 COMB LC5_B19 1 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 11.400 ns; Loc. = LC5_B19; Fanout = 1; COMB Node = 'data_buf~308'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { data_buf~306 data_buf~308 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 13.100 ns data_buf~312 4 COMB LC6_B19 1 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 13.100 ns; Loc. = LC6_B19; Fanout = 1; COMB Node = 'data_buf~312'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { data_buf~308 data_buf~312 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 14.800 ns data_buf~313 5 COMB LC7_B19 1 " "Info: 5: + IC(0.300 ns) + CELL(1.400 ns) = 14.800 ns; Loc. = LC7_B19; Fanout = 1; COMB Node = 'data_buf~313'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { data_buf~312 data_buf~313 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 16.500 ns data_buf~314 6 COMB LC4_B19 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 16.500 ns; Loc. = LC4_B19; Fanout = 1; COMB Node = 'data_buf~314'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { data_buf~313 data_buf~314 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.400 ns) 19.000 ns data_buf~318 7 COMB LC7_B16 1 " "Info: 7: + IC(1.100 ns) + CELL(1.400 ns) = 19.000 ns; Loc. = LC7_B16; Fanout = 1; COMB Node = 'data_buf~318'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { data_buf~314 data_buf~318 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 20.300 ns data_buf\[2\] 8 REG LC3_B16 1 " "Info: 8: + IC(0.300 ns) + CELL(1.000 ns) = 20.300 ns; Loc. = LC3_B16; Fanout = 1; REG Node = 'data_buf\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { data_buf~318 data_buf[2] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 72.91 % ) " "Info: Total cell delay = 14.800 ns ( 72.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 27.09 % ) " "Info: Total interconnect delay = 5.500 ns ( 27.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { din[2] data_buf~306 data_buf~308 data_buf~312 data_buf~313 data_buf~314 data_buf~318 data_buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { din[2] {} din[2]~out {} data_buf~306 {} data_buf~308 {} data_buf~312 {} data_buf~313 {} data_buf~314 {} data_buf~318 {} data_buf[2] {} } { 0.000ns 0.000ns 2.900ns 0.300ns 0.300ns 0.300ns 0.300ns 1.100ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.400ns 1.400ns 1.400ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_91 276 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_91; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns data_buf\[2\] 2 REG LC3_B16 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_B16; Fanout = 1; REG Node = 'data_buf\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk data_buf[2] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk data_buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} data_buf[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { din[2] data_buf~306 data_buf~308 data_buf~312 data_buf~313 data_buf~314 data_buf~318 data_buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { din[2] {} din[2]~out {} data_buf~306 {} data_buf~308 {} data_buf~312 {} data_buf~313 {} data_buf~314 {} data_buf~318 {} data_buf[2] {} } { 0.000ns 0.000ns 2.900ns 0.300ns 0.300ns 0.300ns 0.300ns 1.100ns 0.300ns } { 0.000ns 4.900ns 1.700ns 1.600ns 1.400ns 1.400ns 1.400ns 1.400ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk data_buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} data_buf[2] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk down\[1\] pwm0\[14\] 29.200 ns register " "Info: tco from clock \"clk\" to destination pin \"down\[1\]\" through register \"pwm0\[14\]\" is 29.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_91 276 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_91; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns pwm0\[14\] 2 REG LC1_C4 17 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_C4; Fanout = 17; REG Node = 'pwm0\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk pwm0[14] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk pwm0[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} pwm0[14] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.300 ns + Longest register pin " "Info: + Longest register to pin delay is 26.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm0\[14\] 1 REG LC1_C4 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C4; Fanout = 17; REG Node = 'pwm0\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm0[14] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.600 ns) 3.400 ns pwmcmp0\[6\]~3 2 COMB LC8_C23 8 " "Info: 2: + IC(1.800 ns) + CELL(1.600 ns) = 3.400 ns; Loc. = LC8_C23; Fanout = 8; COMB Node = 'pwmcmp0\[6\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pwm0[14] pwmcmp0[6]~3 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.600 ns) 6.800 ns LessThan1~19 3 COMB LC3_C12 2 " "Info: 3: + IC(1.800 ns) + CELL(1.600 ns) = 6.800 ns; Loc. = LC3_C12; Fanout = 2; COMB Node = 'LessThan1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { pwmcmp0[6]~3 LessThan1~19 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 8.700 ns LessThan1~22 4 COMB LC8_C12 1 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC8_C12; Fanout = 1; COMB Node = 'LessThan1~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { LessThan1~19 LessThan1~22 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.100 ns) 10.100 ns LessThan1~56 5 COMB LC1_C12 1 " "Info: 5: + IC(0.300 ns) + CELL(1.100 ns) = 10.100 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'LessThan1~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { LessThan1~22 LessThan1~56 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 11.700 ns LessThan1~37 6 COMB LC2_C12 1 " "Info: 6: + IC(0.000 ns) + CELL(1.600 ns) = 11.700 ns; Loc. = LC2_C12; Fanout = 1; COMB Node = 'LessThan1~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { LessThan1~56 LessThan1~37 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.800 ns) 13.800 ns LessThan1~48 7 COMB LC1_C7 1 " "Info: 7: + IC(1.300 ns) + CELL(0.800 ns) = 13.800 ns; Loc. = LC1_C7; Fanout = 1; COMB Node = 'LessThan1~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { LessThan1~37 LessThan1~48 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 15.400 ns LessThan1~36 8 COMB LC2_C7 2 " "Info: 8: + IC(0.000 ns) + CELL(1.600 ns) = 15.400 ns; Loc. = LC2_C7; Fanout = 2; COMB Node = 'LessThan1~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { LessThan1~48 LessThan1~36 } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.600 ns) 18.400 ns real_down\[1\] 9 COMB LC7_C10 1 " "Info: 9: + IC(1.400 ns) + CELL(1.600 ns) = 18.400 ns; Loc. = LC7_C10; Fanout = 1; COMB Node = 'real_down\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { LessThan1~36 real_down[1] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(6.300 ns) 26.300 ns down\[1\] 10 PIN PIN_23 0 " "Info: 10: + IC(1.600 ns) + CELL(6.300 ns) = 26.300 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'down\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { real_down[1] down[1] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.800 ns ( 67.68 % ) " "Info: Total cell delay = 17.800 ns ( 67.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 32.32 % ) " "Info: Total interconnect delay = 8.500 ns ( 32.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { pwm0[14] pwmcmp0[6]~3 LessThan1~19 LessThan1~22 LessThan1~56 LessThan1~37 LessThan1~48 LessThan1~36 real_down[1] down[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { pwm0[14] {} pwmcmp0[6]~3 {} LessThan1~19 {} LessThan1~22 {} LessThan1~56 {} LessThan1~37 {} LessThan1~48 {} LessThan1~36 {} real_down[1] {} down[1] {} } { 0.000ns 1.800ns 1.800ns 0.300ns 0.300ns 0.000ns 1.300ns 0.000ns 1.400ns 1.600ns } { 0.000ns 1.600ns 1.600ns 1.600ns 1.100ns 1.600ns 0.800ns 1.600ns 1.600ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk pwm0[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} pwm0[14] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { pwm0[14] pwmcmp0[6]~3 LessThan1~19 LessThan1~22 LessThan1~56 LessThan1~37 LessThan1~48 LessThan1~36 real_down[1] down[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { pwm0[14] {} pwmcmp0[6]~3 {} LessThan1~19 {} LessThan1~22 {} LessThan1~56 {} LessThan1~37 {} LessThan1~48 {} LessThan1~36 {} real_down[1] {} down[1] {} } { 0.000ns 1.800ns 1.800ns 0.300ns 0.300ns 0.000ns 1.300ns 0.000ns 1.400ns 1.600ns } { 0.000ns 1.600ns 1.600ns 1.600ns 1.100ns 1.600ns 0.800ns 1.600ns 1.600ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "quad:q1\|Bd\[0\] quadB\[1\] clk 0.900 ns register " "Info: th for register \"quad:q1\|Bd\[0\]\" (data pin = \"quadB\[1\]\", clock pin = \"clk\") is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_91 276 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_91; Fanout = 276; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns quad:q1\|Bd\[0\] 2 REG LC2_C4 1 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC2_C4; Fanout = 1; REG Node = 'quad:q1\|Bd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk quad:q1|Bd[0] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk quad:q1|Bd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} quad:q1|Bd[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns quadB\[1\] 1 PIN PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_40; Fanout = 2; PIN Node = 'quadB\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { quadB[1] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/pluto_test_spi.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 2.800 ns quad:q1\|Bd\[0\] 2 REG LC2_C4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.800 ns) = 2.800 ns; Loc. = LC2_C4; Fanout = 1; REG Node = 'quad:q1\|Bd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { quadB[1] quad:q1|Bd[0] } "NODE_NAME" } } { "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" "" { Text "//GAUNER/matsche/src/fpga/altera/spi/test/quad.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 100.00 % ) " "Info: Total cell delay = 2.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { quadB[1] quad:q1|Bd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { quadB[1] {} quadB[1]~out {} quad:q1|Bd[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk quad:q1|Bd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk {} clk~out {} quad:q1|Bd[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { quadB[1] quad:q1|Bd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { quadB[1] {} quadB[1]~out {} quad:q1|Bd[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 23:16:02 2013 " "Info: Processing ended: Sat Aug 10 23:16:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
