/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  reg [19:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _00_;
  always_latch
    if (celloutsig_1_19z[0]) _00_ = 2'h0;
    else if (clkin_data[0]) _00_ = { celloutsig_0_19z[2], celloutsig_0_3z };
  assign { celloutsig_0_32z[2], celloutsig_0_32z[0] } = _00_;
  assign celloutsig_0_2z = celloutsig_0_0z[3] ? in_data[34] : celloutsig_0_0z[2];
  assign celloutsig_0_3z = ~(celloutsig_0_0z[1] & celloutsig_0_2z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z[5]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[1] | celloutsig_1_3z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[7] | celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_0z[2]);
  assign celloutsig_1_0z = in_data[142:135] & in_data[165:158];
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_4z } & celloutsig_0_8z[16:13];
  assign celloutsig_0_0z = in_data[52:43] / { 1'h1, in_data[80:72] };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[0], celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_9z[5:1] / { 1'h1, in_data[137:134] };
  assign celloutsig_1_19z = { celloutsig_1_5z[0], celloutsig_1_18z, celloutsig_1_5z } / { 1'h1, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_8z[18:8], celloutsig_0_6z[3:2], 2'h0 } / { 1'h1, celloutsig_0_6z[3:2], 2'h0, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_14z[1], celloutsig_0_14z } / { 1'h1, celloutsig_0_8z[8:5] };
  assign celloutsig_0_29z = { celloutsig_0_15z[5:4], 1'h1, celloutsig_0_15z[2:1], celloutsig_0_24z } / { 1'h1, celloutsig_0_7z[6:3], celloutsig_0_2z };
  assign celloutsig_0_34z = ! { celloutsig_0_14z[3:2], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_36z = ! { celloutsig_0_6z[2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_40z = ! celloutsig_0_10z[9:1];
  assign celloutsig_1_1z = ! { in_data[189:171], celloutsig_1_0z };
  assign celloutsig_1_15z = ! { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_5z = ! celloutsig_0_1z[7:2];
  assign celloutsig_0_27z = ! { celloutsig_0_7z[8:4], celloutsig_0_3z };
  assign celloutsig_1_17z = { in_data[143:130], celloutsig_1_1z } || { celloutsig_1_10z[3:1], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_9z = - { celloutsig_0_8z[2:1], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = - { celloutsig_0_7z[1:0], celloutsig_0_6z[3:2], 2'h0 };
  assign celloutsig_0_12z = - { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_23z = - celloutsig_0_17z;
  assign celloutsig_1_2z = & in_data[181:173];
  assign celloutsig_1_12z = & { celloutsig_1_6z, celloutsig_1_0z[6:0], in_data[181:173] };
  assign celloutsig_0_7z = celloutsig_0_0z[8:0] >> { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[37:30] >> in_data[36:29];
  assign celloutsig_0_26z = celloutsig_0_0z[9:7] >> { celloutsig_0_6z[3:2], 1'h0 };
  assign celloutsig_1_9z = { in_data[148:140], celloutsig_1_6z, celloutsig_1_6z } - { in_data[122:121], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[2:1], celloutsig_0_3z } - celloutsig_0_7z[3:1];
  assign celloutsig_0_19z[2] = celloutsig_0_16z[4] - celloutsig_0_6z[2];
  assign celloutsig_1_5z = { in_data[135:134], celloutsig_1_3z } ^ in_data[164:162];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_8z = { in_data[48:38], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_41z = ~((celloutsig_0_40z & celloutsig_0_12z[1]) | (celloutsig_0_29z[2] & celloutsig_0_36z));
  assign celloutsig_1_16z = ~((celloutsig_1_2z & celloutsig_1_6z) | (celloutsig_1_6z & celloutsig_1_6z));
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_15z) | (celloutsig_1_3z & celloutsig_1_1z));
  assign celloutsig_0_24z = ~((celloutsig_0_23z[3] & celloutsig_0_9z[3]) | (celloutsig_0_4z & celloutsig_0_9z[1]));
  assign celloutsig_0_25z = ~((celloutsig_0_3z & celloutsig_0_13z[1]) | (celloutsig_0_0z[6] & celloutsig_0_16z[2]));
  assign { celloutsig_0_6z[2], celloutsig_0_6z[3] } = { celloutsig_0_4z, celloutsig_0_1z[6] } ^ { celloutsig_0_1z[1], celloutsig_0_1z[2] };
  assign { celloutsig_0_15z[4], celloutsig_0_15z[5], celloutsig_0_15z[2:0] } = ~ { celloutsig_0_6z[2], celloutsig_0_6z[3], celloutsig_0_13z };
  assign { celloutsig_0_16z[4], celloutsig_0_16z[5], celloutsig_0_16z[2:0], celloutsig_0_16z[7] } = ~ { celloutsig_0_15z[4], celloutsig_0_15z[5], celloutsig_0_15z[2:0], celloutsig_0_6z[2] };
  assign { out_data[6], out_data[4], out_data[7], out_data[2:0], out_data[11:8] } = { celloutsig_0_32z[2], celloutsig_0_32z[0], celloutsig_0_27z, celloutsig_0_14z[2:0], celloutsig_0_7z[4:1] } & { celloutsig_0_26z[1], celloutsig_0_32z[2], celloutsig_0_26z[2], celloutsig_0_32z[0], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_34z };
  assign celloutsig_0_15z[3] = 1'h1;
  assign { celloutsig_0_16z[6], celloutsig_0_16z[3] } = 2'h2;
  assign celloutsig_0_19z[1:0] = { 1'h0, celloutsig_0_3z };
  assign celloutsig_0_32z[1] = 1'h0;
  assign celloutsig_0_6z[1:0] = 2'h0;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[5], out_data[3] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, 2'h0 };
endmodule
