# EECS112L RISCV Processor

This project is a group project, where we worked on creating a pipelined RISCV processor using
System Verilog.

