#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026a01a1e5e0 .scope module, "processor_tb" "processor_tb" 2 4;
 .timescale -9 -12;
v0000026a01a94cc0_0 .var "F", 2 0;
v0000026a01a94360_0 .var "clk", 0 0;
v0000026a01a93aa0_0 .var "dest_addr", 4 0;
v0000026a01a93280_0 .var/i "i", 31 0;
v0000026a01a94a40_0 .var "mode", 0 0;
v0000026a01a94ae0_0 .var "read_addr1", 4 0;
v0000026a01a944a0_0 .var "read_addr2", 4 0;
v0000026a01a93b40_0 .var "rst_n", 0 0;
v0000026a01a94b80_0 .var "store_addr", 4 0;
v0000026a01a94400_0 .var "store_data", 31 0;
S_0000026a01a37e50 .scope module, "processor_A" "processor" 2 14, 3 2 0, S_0000026a01a1e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /INPUT 5 "read_addr1";
    .port_info 5 /INPUT 5 "read_addr2";
    .port_info 6 /INPUT 5 "dest_addr";
    .port_info 7 /INPUT 5 "store_addr";
    .port_info 8 /INPUT 32 "store_data";
L_0000026a01a19930 .functor BUFZ 32, L_0000026a01a19770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a01a19c40 .functor BUFZ 32, L_0000026a01a19d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a01a928b0_0 .array/port v0000026a01a928b0, 0;
L_0000026a01a19d90 .functor BUFZ 32, v0000026a01a928b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a01a926d0_0 .net "F", 2 0, v0000026a01a94cc0_0;  1 drivers
v0000026a01a92db0_0 .net "alu_a", 31 0, L_0000026a01a19930;  1 drivers
v0000026a01a92810_0 .net "alu_b", 31 0, L_0000026a01a19c40;  1 drivers
v0000026a01a92e50_0 .net "alu_result", 31 0, v0000026a01a244b0_0;  1 drivers
v0000026a01a924f0_0 .net "clk", 0 0, v0000026a01a94360_0;  1 drivers
v0000026a01a92590_0 .net "debug_total", 31 0, L_0000026a01a19d90;  1 drivers
v0000026a01a92950_0 .net "dest_addr", 4 0, v0000026a01a93aa0_0;  1 drivers
v0000026a01a94c20_0 .net "mode", 0 0, v0000026a01a94a40_0;  1 drivers
v0000026a01a93e60_0 .net "read_addr1", 4 0, v0000026a01a94ae0_0;  1 drivers
v0000026a01a94900_0 .net "read_addr2", 4 0, v0000026a01a944a0_0;  1 drivers
v0000026a01a93780_0 .net "rf_read_data1", 31 0, L_0000026a01a19770;  1 drivers
v0000026a01a94680_0 .net "rf_read_data2", 31 0, L_0000026a01a19d20;  1 drivers
v0000026a01a93820_0 .net "rst_n", 0 0, v0000026a01a93b40_0;  1 drivers
v0000026a01a93f00_0 .net "store_addr", 4 0, v0000026a01a94b80_0;  1 drivers
v0000026a01a94e00_0 .net "store_data", 31 0, v0000026a01a94400_0;  1 drivers
v0000026a01a93140_0 .var "write_addr", 4 0;
v0000026a01a94f40_0 .var "write_data", 31 0;
v0000026a01a935a0_0 .var "write_en", 0 0;
E_0000026a01a1ca50/0 .event anyedge, v0000026a01a94c20_0, v0000026a01a93f00_0, v0000026a01a94e00_0, v0000026a01a92950_0;
E_0000026a01a1ca50/1 .event anyedge, v0000026a01a244b0_0;
E_0000026a01a1ca50 .event/or E_0000026a01a1ca50/0, E_0000026a01a1ca50/1;
S_0000026a01a38080 .scope module, "alu_A" "alu" 3 25, 4 2 0, S_0000026a01a37e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 3 "F";
v0000026a01a38210_0 .net "F", 2 0, v0000026a01a94cc0_0;  alias, 1 drivers
v0000026a01a24370_0 .net "a", 31 0, L_0000026a01a19930;  alias, 1 drivers
v0000026a01a24410_0 .net "b", 31 0, L_0000026a01a19c40;  alias, 1 drivers
v0000026a01a244b0_0 .var "result", 31 0;
E_0000026a01a1cad0 .event anyedge, v0000026a01a38210_0, v0000026a01a24370_0, v0000026a01a24410_0;
S_0000026a01a29f10 .scope module, "register_file_A" "register_file" 3 33, 5 2 0, S_0000026a01a37e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "read_data1";
    .port_info 1 /OUTPUT 32 "read_data2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 5 "write_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /INPUT 5 "read_addr1";
    .port_info 8 /INPUT 5 "read_addr2";
L_0000026a01a19770 .functor BUFZ 32, L_0000026a01a933c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a01a19d20 .functor BUFZ 32, L_0000026a01a94d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a01a923b0_0 .net *"_ivl_0", 31 0, L_0000026a01a933c0;  1 drivers
v0000026a01a92450_0 .net *"_ivl_10", 6 0, L_0000026a01a93320;  1 drivers
L_0000026a01e200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a01a92d10_0 .net *"_ivl_13", 1 0, L_0000026a01e200d0;  1 drivers
v0000026a01a92a90_0 .net *"_ivl_2", 6 0, L_0000026a01a938c0;  1 drivers
L_0000026a01e20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a01a92090_0 .net *"_ivl_5", 1 0, L_0000026a01e20088;  1 drivers
v0000026a01a92b30_0 .net *"_ivl_8", 31 0, L_0000026a01a94d60;  1 drivers
v0000026a01a921d0_0 .net "clk", 0 0, v0000026a01a94360_0;  alias, 1 drivers
v0000026a01a929f0_0 .var/i "i", 31 0;
v0000026a01a92ef0_0 .net "read_addr1", 4 0, v0000026a01a94ae0_0;  alias, 1 drivers
v0000026a01a92bd0_0 .net "read_addr2", 4 0, v0000026a01a944a0_0;  alias, 1 drivers
v0000026a01a92630_0 .net "read_data1", 31 0, L_0000026a01a19770;  alias, 1 drivers
v0000026a01a92c70_0 .net "read_data2", 31 0, L_0000026a01a19d20;  alias, 1 drivers
v0000026a01a928b0 .array "regs", 31 0, 31 0;
v0000026a01a92130_0 .net "rst_n", 0 0, v0000026a01a93b40_0;  alias, 1 drivers
v0000026a01a92770_0 .net "write_addr", 4 0, v0000026a01a93140_0;  1 drivers
v0000026a01a92270_0 .net "write_data", 31 0, v0000026a01a94f40_0;  1 drivers
v0000026a01a92310_0 .net "write_en", 0 0, v0000026a01a935a0_0;  1 drivers
E_0000026a01a1cb10/0 .event negedge, v0000026a01a92130_0;
E_0000026a01a1cb10/1 .event posedge, v0000026a01a921d0_0;
E_0000026a01a1cb10 .event/or E_0000026a01a1cb10/0, E_0000026a01a1cb10/1;
L_0000026a01a933c0 .array/port v0000026a01a928b0, L_0000026a01a938c0;
L_0000026a01a938c0 .concat [ 5 2 0 0], v0000026a01a94ae0_0, L_0000026a01e20088;
L_0000026a01a94d60 .array/port v0000026a01a928b0, L_0000026a01a93320;
L_0000026a01a93320 .concat [ 5 2 0 0], v0000026a01a944a0_0, L_0000026a01e200d0;
    .scope S_0000026a01a38080;
T_0 ;
    %wait E_0000026a01a1cad0;
    %load/vec4 v0000026a01a38210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000026a01a24370_0;
    %load/vec4 v0000026a01a24410_0;
    %add;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000026a01a24370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000026a01a24370_0;
    %load/vec4 v0000026a01a24410_0;
    %sub;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000026a01a24370_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000026a01a24370_0;
    %load/vec4 v0000026a01a24410_0;
    %mul;
    %store/vec4 v0000026a01a244b0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026a01a29f10;
T_1 ;
    %wait E_0000026a01a1cb10;
    %load/vec4 v0000026a01a92130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a929f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026a01a929f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a01a929f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a01a928b0, 0, 4;
    %load/vec4 v0000026a01a929f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a01a929f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026a01a92310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000026a01a92270_0;
    %load/vec4 v0000026a01a92770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a01a928b0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026a01a37e50;
T_2 ;
    %wait E_0000026a01a1ca50;
    %load/vec4 v0000026a01a94c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000026a01a93f00_0;
    %store/vec4 v0000026a01a93140_0, 0, 5;
    %load/vec4 v0000026a01a94e00_0;
    %store/vec4 v0000026a01a94f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a01a935a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026a01a92950_0;
    %store/vec4 v0000026a01a93140_0, 0, 5;
    %load/vec4 v0000026a01a92e50_0;
    %store/vec4 v0000026a01a94f40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a01a935a0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026a01a1e5e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a01a94360_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026a01a94360_0;
    %inv;
    %store/vec4 v0000026a01a94360_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000026a01a1e5e0;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "processor_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026a01a1e5e0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000026a01a1e5e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a01a93b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a01a94a40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026a01a94cc0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a94ae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a944a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a93aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a94b80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a94400_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a01a93b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a01a94a40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026a01a93280_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026a01a93280_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0000026a01a94b80_0, 0, 5;
    %load/vec4 v0000026a01a93280_0;
    %addi 5, 0, 32;
    %store/vec4 v0000026a01a94400_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000026a01a93280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000026a01a93280_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0000026a01a93280_0;
    %addi 11, 0, 32;
    %pad/s 5;
    %store/vec4 v0000026a01a94b80_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0000026a01a93280_0;
    %sub;
    %store/vec4 v0000026a01a94400_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000026a01a93280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a01a94a40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000026a01a93280_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0000026a01a93280_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0000026a01a94ae0_0, 0, 5;
    %load/vec4 v0000026a01a93280_0;
    %addi 11, 0, 32;
    %pad/s 5;
    %store/vec4 v0000026a01a944a0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026a01a94cc0_0, 0, 3;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026a01a93aa0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a94ae0_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026a01a944a0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026a01a94cc0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026a01a93aa0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000026a01a93280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a01a93280_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %delay 50000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "alu.v";
    "register_file.v";
