// Seed: 142621856
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5
    , id_8,
    output tri id_6
);
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input supply1 id_13,
    input wire id_14,
    output wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wire id_18,
    input supply1 id_19,
    output wor id_20,
    output supply1 id_21,
    output wand id_22,
    output wor id_23,
    output wor id_24,
    input uwire id_25,
    input supply1 id_26,
    input tri1 id_27,
    input wor id_28,
    output tri0 id_29,
    output uwire id_30,
    inout tri id_31,
    input wor id_32,
    input wor id_33,
    input uwire id_34,
    input wire id_35,
    input tri id_36,
    output tri id_37,
    output wand id_38,
    output wire id_39,
    output tri1 id_40,
    input supply1 id_41
);
  always begin
    id_29 = id_19;
  end
  module_0(
      id_39, id_23, id_39, id_11, id_9, id_25, id_15
  );
endmodule
