Analysis & Synthesis Status : Successful - Thu Mar 23 16:24:22 2023
Quartus Prime Version : 22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name : rgrewallab8VHDL
Top-level Entity Name : rgrewallab8VHDL
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 38
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
