// Seed: 4184196933
module module_0 (
    output tri0  id_0
    , id_9,
    input  tri1  id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri0  id_5,
    output tri   id_6,
    input  uwire id_7
);
  wire id_10;
  assign id_0 = id_3;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input logic id_6,
    output wor id_7
);
  assign id_3 = id_2;
  assign id_3 = id_4 == id_6;
  always_comb @(posedge id_4 && 1) begin
    id_0 = #1 id_6;
  end
  module_0(
      id_7, id_2, id_4, id_2, id_4, id_1, id_5, id_2
  );
  wire id_9;
  wire id_10;
endmodule
