#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri May 24 13:12:00 2024
# Process ID: 5008
# Current directory: /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC
# Command line: vivado
# Log file: /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/vivado.log
# Journal file: /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/vivado.jou
# Running On: insa-20549, OS: Linux, CPU Frequency: 846.884 MHz, CPU Physical cores: 6, Host memory: 16545 MB
#-----------------------------------------------------------
start_gui
open_project /home/carraz-b/4A/PSI/CPU_RISC/CPU_RISC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/carraz-b/4A/PSI/CPU_RISC/CPU_RISC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7889.867 ; gain = 323.977 ; free physical = 7879 ; free virtual = 20351
update_compile_order -fileset sources_1
close_project
open_project /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.xpr
INFO: [Project 1-313] Project file moved from '/home/carraz-b/4A/PSI/CPU_RISC' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/carraz-b/4A/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'; using path '/home/carraz-b/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/utils_1/imports/synth_1/PSI_ALU.dcp with file /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.runs/synth_1/PROC_FINAL.dcp
launch_runs synth_1 -jobs 6
[Fri May 24 13:34:50 2024] Launched synth_1...
Run output will be captured here: /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.runs/synth_1/runme.log
close [ open /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/ALEAS_GEST.vhd w ]
add_files /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/ALEAS_GEST.vhd
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/utils_1/imports/synth_1/PSI_ALU.dcp with file /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.runs/synth_1/PROC_FINAL.dcp
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Proc_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancMem_Data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancMem_Data'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancMem_Instr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancMem_Instr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancReg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PSI_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PSI_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/Pipeline2Ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipeline2Ch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/Pipeline3Ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipeline3Ch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sim_1/new/Proc_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Proc_Test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Proc_Test_behav -key {Behavioral:sim_1:Functional:Proc_Test} -tclbatch {Proc_Test.tcl} -view {/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg
source Proc_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 8873.086 ; gain = 39.875 ; free physical = 7257 ; free virtual = 20207
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 8873.086 ; gain = 103.633 ; free physical = 7257 ; free virtual = 20207
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 8873.086 ; gain = 109.062 ; free physical = 7257 ; free virtual = 20207
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109376 KB (Peak: 162808 KB), Simulation CPU Usage: 59570 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Proc_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:05 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7261 ; free virtual = 20213
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:06 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7261 ; free virtual = 20213
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:21 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7298 ; free virtual = 20251
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:22 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7298 ; free virtual = 20251
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109376 KB (Peak: 162808 KB), Simulation CPU Usage: 21210 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:05 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7311 ; free virtual = 20264
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:06 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7311 ; free virtual = 20264
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancMem_Instr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancMem_Instr'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8873.086 ; gain = 0.000 ; free physical = 7309 ; free virtual = 20262
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8888.125 ; gain = 0.000 ; free physical = 7281 ; free virtual = 20235
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8913.133 ; gain = 0.000 ; free physical = 7280 ; free virtual = 20234
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancMem_Instr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancMem_Instr'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/Pipeline3Ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipeline3Ch'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/Pipeline3Ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipeline3Ch'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9079.125 ; gain = 9.969 ; free physical = 7182 ; free virtual = 20151
save_wave_config {/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/BancMem_Instr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancMem_Instr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/Pipeline3Ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipeline3Ch'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9153.137 ; gain = 1.965 ; free physical = 7194 ; free virtual = 20165
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9173.137 ; gain = 0.000 ; free physical = 7184 ; free virtual = 20155
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9191.141 ; gain = 0.000 ; free physical = 7174 ; free virtual = 20145
save_wave_config {/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9235.156 ; gain = 0.000 ; free physical = 7099 ; free virtual = 20070
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
ERROR: [VRFC 10-4982] syntax error near ')' [/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd:231]
ERROR: [VRFC 10-724] found '0' definitions of operator "or", cannot determine exact overloaded matching definition for "or" [/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd:231]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd:43]
INFO: [VRFC 10-8704] VHDL file '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Proc_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.srcs/sources_1/new/PROC_FINAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROC_FINAL'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Proc_Test'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/CPU_RISC.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Proc_Test_behav xil_defaultlib.Proc_Test -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Instr [bancmem_instr_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline3Ch [pipeline3ch_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipeline2Ch [pipeline2ch_default]
Compiling architecture behavioral of entity xil_defaultlib.BancReg [bancreg_default]
Compiling architecture behavioral of entity xil_defaultlib.PSI_ALU [psi_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BancMem_Data [bancmem_data_default]
Compiling architecture behavioral of entity xil_defaultlib.PROC_FINAL [proc_final_default]
Compiling architecture behavioral of entity xil_defaultlib.proc_test
Built simulation snapshot Proc_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg}
save_wave_config {/home/carraz-b/4A/PSI/PSI_INSA/CPU_RISC/Proc_Test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 24 15:42:36 2024...
