# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: C:\Users\CoolHawk\Desktop\Studying\Innopolis\CA\Project\pinAssignment.csv
# Generated on: Thu Apr 26 03:18:35 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
HEX0[7],Output,PIN_D15,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[6],Output,PIN_C17,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[5],Output,PIN_D17,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[4],Output,PIN_E16,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[3],Output,PIN_C16,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[2],Output,PIN_C15,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[1],Output,PIN_E15,7,B7_N0,3.3-V LVTTL,,,,,
HEX0[0],Output,PIN_C14,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[7],Output,PIN_A16,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[6],Output,PIN_B17,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[5],Output,PIN_A18,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[4],Output,PIN_A17,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[3],Output,PIN_B16,7,B7_N0,3.3-V LVTTL,,,,,
HEX1[2],Output,PIN_E18,6,B6_N0,3.3-V LVTTL,,,,,
HEX1[1],Output,PIN_D18,6,B6_N0,3.3-V LVTTL,,,,,
HEX1[0],Output,PIN_C18,7,B7_N0,3.3-V LVTTL,,,,,
HEX2[7],Output,PIN_A19,7,B7_N0,3.3-V LVTTL,,,,,
HEX2[6],Output,PIN_B22,6,B6_N0,3.3-V LVTTL,,,,,
HEX2[5],Output,PIN_C22,6,B6_N0,3.3-V LVTTL,,,,,
HEX2[4],Output,PIN_B21,6,B6_N0,3.3-V LVTTL,,,,,
HEX2[3],Output,PIN_A21,6,B6_N0,3.3-V LVTTL,,,,,
HEX2[2],Output,PIN_B19,7,B7_N0,3.3-V LVTTL,,,,,
HEX2[1],Output,PIN_A20,7,B7_N0,3.3-V LVTTL,,,,,
HEX2[0],Output,PIN_B20,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[7],Output,PIN_D22,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[6],Output,PIN_E17,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[5],Output,PIN_D19,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[4],Output,PIN_C20,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[3],Output,PIN_C19,7,B7_N0,3.3-V LVTTL,,,,,
HEX3[2],Output,PIN_E21,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[1],Output,PIN_E22,6,B6_N0,3.3-V LVTTL,,,,,
HEX3[0],Output,PIN_F21,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[7],Output,PIN_F17,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[6],Output,PIN_F20,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[5],Output,PIN_F19,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[4],Output,PIN_H19,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[3],Output,PIN_J18,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[2],Output,PIN_E19,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[1],Output,PIN_E20,6,B6_N0,3.3-V LVTTL,,,,,
HEX4[0],Output,PIN_F18,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[7],Output,PIN_L19,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[6],Output,PIN_N20,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[5],Output,PIN_N19,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[4],Output,PIN_M20,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[3],Output,PIN_N18,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[2],Output,PIN_L18,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[1],Output,PIN_K20,6,B6_N0,3.3-V LVTTL,,,,,
HEX5[0],Output,PIN_J20,6,B6_N0,3.3-V LVTTL,,,,,
JA[7],Bidir,PIN_AA12,4,B4_N0,3.3-V LVTTL,,,,,
JA[6],Bidir,PIN_AA11,4,B4_N0,3.3-V LVTTL,,,,,
JA[5],Bidir,PIN_Y10,3,B3_N0,3.3-V LVTTL,,,,,
JA[4],Bidir,PIN_AB9,3,B3_N0,3.3-V LVTTL,,,,,
JA[3],Bidir,PIN_AB8,3,B3_N0,3.3-V LVTTL,,,,,
JA[2],Bidir,PIN_AB7,3,B3_N0,3.3-V LVTTL,,,,,
JA[1],Bidir,PIN_AB6,3,B3_N0,3.3-V LVTTL,,,,,
JA[0],Bidir,PIN_AB5,3,B3_N0,3.3-V LVTTL,,,,,
KEY[1],Input,PIN_A7,7,B7_N0,3.3 V Schmitt Trigger,,,,,
KEY[0],Input,PIN_B8,7,B7_N0,3.3 V Schmitt Trigger,,,,,
LEDR[9],Output,PIN_B11,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[8],Output,PIN_A11,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[7],Output,PIN_D14,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[6],Output,PIN_E14,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[5],Output,PIN_C13,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[4],Output,PIN_D13,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[3],Output,PIN_B10,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[2],Output,PIN_A10,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[1],Output,PIN_A9,7,B7_N0,3.3-V LVTTL,,,,,
LEDR[0],Output,PIN_A8,7,B7_N0,3.3-V LVTTL,,,,,
SW[9],Input,PIN_F15,7,B7_N0,3.3-V LVTTL,,,,,
SW[8],Input,PIN_B14,7,B7_N0,3.3-V LVTTL,,,,,
SW[7],Input,PIN_A14,7,B7_N0,3.3-V LVTTL,,,,,
SW[6],Input,PIN_A13,7,B7_N0,3.3-V LVTTL,,,,,
SW[5],Input,PIN_B12,7,B7_N0,3.3-V LVTTL,,,,,
SW[4],Input,PIN_A12,7,B7_N0,3.3-V LVTTL,,,,,
SW[3],Input,PIN_C12,7,B7_N0,3.3-V LVTTL,,,,,
SW[2],Input,PIN_D12,7,B7_N0,3.3-V LVTTL,,,,,
SW[1],Input,PIN_C11,7,B7_N0,3.3-V LVTTL,,,,,
SW[0],Input,PIN_C10,7,B7_N0,3.3-V LVTTL,,,,,
VGA_B[3],Output,PIN_N2,2,B2_N0,3.3-V LVTTL,,,,,
VGA_B[2],Output,PIN_P4,2,B2_N0,3.3-V LVTTL,,,,,
VGA_B[1],Output,PIN_T1,2,B2_N0,3.3-V LVTTL,,,,,
VGA_B[0],Output,PIN_P1,2,B2_N0,3.3-V LVTTL,,,,,
VGA_G[3],Output,PIN_R1,2,B2_N0,3.3-V LVTTL,,,,,
VGA_G[2],Output,PIN_R2,2,B2_N0,3.3-V LVTTL,,,,,
VGA_G[1],Output,PIN_T2,2,B2_N0,3.3-V LVTTL,,,,,
VGA_G[0],Output,PIN_W1,2,B2_N0,3.3-V LVTTL,,,,,
VGA_HS,Output,PIN_N3,2,B2_N0,3.3-V LVTTL,,,,,
VGA_R[3],Output,PIN_Y1,3,B3_N0,3.3-V LVTTL,,,,,
VGA_R[2],Output,PIN_Y2,3,B3_N0,3.3-V LVTTL,,,,,
VGA_R[1],Output,PIN_V1,2,B2_N0,3.3-V LVTTL,,,,,
VGA_R[0],Output,PIN_AA1,3,B3_N0,3.3-V LVTTL,,,,,
VGA_VS,Output,PIN_N1,2,B2_N0,3.3-V LVTTL,,,,,
answer[31],Output,,,,,,,,,
answer[30],Output,,,,,,,,,
answer[29],Output,,,,,,,,,
answer[28],Output,,,,,,,,,
answer[27],Output,,,,,,,,,
answer[26],Output,,,,,,,,,
answer[25],Output,,,,,,,,,
answer[24],Output,,,,,,,,,
answer[23],Output,,,,,,,,,
answer[22],Output,,,,,,,,,
answer[21],Output,,,,,,,,,
answer[20],Output,,,,,,,,,
answer[19],Output,,,,,,,,,
answer[18],Output,,,,,,,,,
answer[17],Output,,,,,,,,,
answer[16],Output,,,,,,,,,
answer[15],Output,,,,,,,,,
answer[14],Output,,,,,,,,,
answer[13],Output,,,,,,,,,
answer[12],Output,,,,,,,,,
answer[11],Output,,,,,,,,,
answer[10],Output,,,,,,,,,
answer[9],Output,,,,,,,,,
answer[8],Output,,,,,,,,,
answer[7],Output,,,,,,,,,
answer[6],Output,,,,,,,,,
answer[5],Output,,,,,,,,,
answer[4],Output,,,,,,,,,
answer[3],Output,,,,,,,,,
answer[2],Output,,,,,,,,,
answer[1],Output,,,,,,,,,
answer[0],Output,,,,,,,,,
clk,Input,PIN_N5,2,B2_N0,3.3-V LVTTL,,,,,
seg[6],Unknown,PIN_C17,7,B7_N0,3.3-V LVTTL,,,,,
seg[5],Unknown,PIN_D17,7,B7_N0,3.3-V LVTTL,,,,,
seg[4],Unknown,PIN_E16,7,B7_N0,3.3-V LVTTL,,,,,
seg[3],Unknown,PIN_C16,7,B7_N0,3.3-V LVTTL,,,,,
seg[2],Unknown,PIN_C15,7,B7_N0,3.3-V LVTTL,,,,,
seg[1],Unknown,PIN_E15,7,B7_N0,3.3-V LVTTL,,,,,
seg[0],Unknown,PIN_C14,7,B7_N0,3.3-V LVTTL,,,,,
ADC_CLK_10,Unknown,PIN_N5,2,B2_N0,3.3-V LVTTL,,,,,
MAX10_CLK1_50,Unknown,PIN_P11,3,B3_N0,3.3-V LVTTL,,,,,
MAX10_CLK2_50,Unknown,PIN_N14,6,B6_N0,3.3-V LVTTL,,,,,
