{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547585054233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547585054252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:44:13 2019 " "Processing started: Tue Jan 15 12:44:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547585054252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547585054252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547585054256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1547585054702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547585057459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547585057551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547585057552 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060420 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547585060420 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1547585060420 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1547585060530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547585060543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1547585060544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123145 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547585123152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.889 " "Worst-case setup slack is 5.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.889               0.000 CLOCK_50  " "    5.889               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.496               0.000 altera_reserved_tck  " "    9.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.438               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   14.438               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.067               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.067               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.680               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   15.680               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.943               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.943               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.066               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   17.066               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.852               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.852               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.508               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   34.508               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.773               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.773               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547585123826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 CLOCK_50  " "    0.194               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "    0.233               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 altera_reserved_tck  " "    0.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.334               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.427               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.440               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "    0.657               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "    1.485               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.113               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547585123953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.801 " "Worst-case recovery slack is 3.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.801               0.000 speed_down_event_trigger  " "    3.801               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.082               0.000 speed_up_event_trigger  " "    4.082               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.014               0.000 CLOCK_50  " "    7.014               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.956               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.956               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.094               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.094               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.383               0.000 doublesync:key2_doublsync\|reg2  " "   15.383               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.531               0.000 altera_reserved_tck  " "   15.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547585123981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.743 " "Worst-case removal slack is 0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 altera_reserved_tck  " "    0.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    1.703               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.439               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.073               0.000 doublesync:key2_doublsync\|reg2  " "    3.073               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.324               0.000 CLOCK_50  " "   10.324               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.959               0.000 speed_up_event_trigger  " "   13.959               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.009               0.000 speed_down_event_trigger  " "   14.009               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547585124009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.472 " "Worst-case minimum pulse width slack is 8.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.472               0.000 CLOCK_50  " "    8.472               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.170               0.000 altera_reserved_tck  " "   15.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.687               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   18.687               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.142               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.142               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.148               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.148               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.215               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   19.215               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.239               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.239               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.326               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.326               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.385               0.000 doublesync:key2_doublsync\|reg2  " "   19.385               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 speed_up_event_trigger  " "   19.408               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.413               0.000 speed_down_event_trigger  " "   19.413               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.416               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.416               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.419               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   19.419               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547585124028 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 280 synchronizer chains. " "Report Metastability: Found 280 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 280 " "Number of Synchronizer Chains Found: 280" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.683 ns " "Worst Case Available Settling Time: 26.683 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.889 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124405 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124405 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.889  " "Path #1: Setup slack is 5.889 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[9\]_OTERM57 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[9\]_OTERM57" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      3.772  R        clock network delay " "     3.772      3.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[9\]_OTERM57 " "     3.772      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[9\]_OTERM57" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW_REG56\|q " "     3.772      0.000 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW_REG56\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      0.591 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|dataa " "     4.363      0.591 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|dataa" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.454      1.091 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|sumout " "     5.454      1.091 RF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~37\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.641      0.187 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|datac " "     5.641      0.187 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.415 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|combout " "     6.056      0.415 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[9\]_NEW0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      1.215 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[9\] " "     7.271      1.215 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[9\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.565      0.294 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9 " "     7.565      0.294 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.407      3.407  F        clock network delay " "    13.407      3.407  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.764      0.357           clock pessimism removed " "    13.764      0.357           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.454     -0.310           clock uncertainty " "    13.454     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.454      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9 " "    13.454      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg9" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.565 " "Data Arrival Time  :     7.565" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.454 " "Data Required Time :    13.454" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.889  " "Slack              :     5.889 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.496 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.496  " "Path #1: Setup slack is 9.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      2.191  R        clock network delay " "     2.191      2.191  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\] " "     2.191      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\]" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\]\|q " "     2.191      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|splitter_nodes_receive_0\[3\]\|q" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.098      1.907 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datac " "     4.098      1.907 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datac" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      0.418 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.516      0.418 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.749      1.233 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.749      1.233 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.933      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.933      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.675 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab " "     6.608      0.675 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.083      0.475 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     7.083      0.475 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.657      0.574 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|datac " "     7.657      0.574 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|datac" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.067      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout " "     8.067      0.410 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.240      0.173 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa " "     8.240      0.173 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|dataa" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.720      0.480 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     8.720      0.480 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.720      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|d " "     8.720      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.954      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "     8.954      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.717      2.051  F        clock network delay " "    18.717      2.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.760      0.043           clock pessimism removed " "    18.760      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.450     -0.310           clock uncertainty " "    18.450     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.450      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "    18.450      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.954 " "Data Arrival Time  :     8.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.450 " "Data Required Time :    18.450" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.496  " "Slack              :     9.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124473 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.438 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.438  " "Path #1: Setup slack is 14.438 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[1\] " "From Node    : scope_sampling_clock_count\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[1\] " "To Node      : regd_actual_7seg_output\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.763      3.763  R        clock network delay " "    23.763      3.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.763      0.000     uTco  scope_sampling_clock_count\[1\] " "    23.763      0.000     uTco  scope_sampling_clock_count\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.763      0.000 FF  CELL  scope_sampling_clock_count\[1\]\|q " "    23.763      0.000 FF  CELL  scope_sampling_clock_count\[1\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.631      1.868 FF    IC  regd_actual_7seg_output\[1\]~feeder\|dataf " "    25.631      1.868 FF    IC  regd_actual_7seg_output\[1\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.701      0.070 FF  CELL  regd_actual_7seg_output\[1\]~feeder\|combout " "    25.701      0.070 FF  CELL  regd_actual_7seg_output\[1\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.701      0.000 FF    IC  regd_actual_7seg_output\[1\]\|d " "    25.701      0.000 FF    IC  regd_actual_7seg_output\[1\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.920      0.219 FF  CELL  regd_actual_7seg_output\[1\] " "    25.920      0.219 FF  CELL  regd_actual_7seg_output\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.708      0.708  R        clock network delay " "    40.708      0.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.358     -0.350           clock uncertainty " "    40.358     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.358      0.000     uTsu  regd_actual_7seg_output\[1\] " "    40.358      0.000     uTsu  regd_actual_7seg_output\[1\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.920 " "Data Arrival Time  :    25.920" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.358 " "Data Required Time :    40.358" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.438  " "Slack              :    14.438 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.067 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.067  " "Path #1: Setup slack is 15.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      3.797  R        clock network delay " "     3.797      3.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\] " "     3.797      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q " "     3.797      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[2\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.601      0.804 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|asdata " "     4.601      0.804 FF    IC  interface_actual_audio_data_right\|outdata\[2\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.083      0.482 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "     5.083      0.482 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.500      0.500  F        clock network delay " "    20.500      0.500  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.150     -0.350           clock uncertainty " "    20.150     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.150      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\] " "    20.150      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[2\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.083 " "Data Arrival Time  :     5.083" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.150 " "Data Required Time :    20.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.067  " "Slack              :    15.067 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.680 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.680" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.680  " "Path #1: Setup slack is 15.680 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED) " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      3.787  R        clock network delay " "     3.787      3.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "     3.787      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q " "     3.787      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.372      1.585 FF    IC  comb~0\|dataf " "     5.372      1.585 FF    IC  comb~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.070 FF  CELL  comb~0\|combout " "     5.442      0.070 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.442      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d " "     5.442      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.659      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "     5.659      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.689      1.689  F        clock network delay " "    21.689      1.689  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.339     -0.350           clock uncertainty " "    21.339     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.339      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "    21.339      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.659 " "Data Arrival Time  :     5.659" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.339 " "Data Required Time :    21.339" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.680  " "Slack              :    15.680 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.943 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.943  " "Path #1: Setup slack is 16.943 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.503      1.503 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataf " "    21.503      1.503 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576      0.073 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    21.576      0.073 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.601      2.025 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa " "    23.601      2.025 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.072      0.471 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    24.072      0.471 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.072      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    24.072      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.291      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    24.291      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.614      1.614  R        clock network delay " "    41.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.234     -0.380           clock uncertainty " "    41.234     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.234      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.234      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.291 " "Data Arrival Time  :    24.291" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.234 " "Data Required Time :    41.234" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.943  " "Slack              :    16.943 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.066 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.066  " "Path #1: Setup slack is 17.066 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.251      0.251 FF    IC  speed_up_event_trigger~0\|datac " "    20.251      0.251 FF    IC  speed_up_event_trigger~0\|datac" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.685      0.434 FF  CELL  speed_up_event_trigger~0\|combout " "    20.685      0.434 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.795      2.110 FF    IC  speed_up_event_trigger~feeder\|dataa " "    22.795      2.110 FF    IC  speed_up_event_trigger~feeder\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.248      0.453 FF  CELL  speed_up_event_trigger~feeder\|combout " "    23.248      0.453 FF  CELL  speed_up_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.248      0.000 FF    IC  speed_up_event_trigger\|d " "    23.248      0.000 FF    IC  speed_up_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.467      0.219 FF  CELL  speed_up_event_trigger " "    23.467      0.219 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.913      0.913  R        clock network delay " "    40.913      0.913  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.533     -0.380           clock uncertainty " "    40.533     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.533      0.000     uTsu  speed_up_event_trigger " "    40.533      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.467 " "Data Arrival Time  :    23.467" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.533 " "Data Required Time :    40.533" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.066  " "Slack              :    17.066 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.852 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.852" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.852  " "Path #1: Setup slack is 17.852 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.557      0.557 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "     0.557      0.557 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.059      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.059      0.502 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.625 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "     1.684      0.625 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.133      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.133      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.133      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.133      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.352      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.584      0.584  F        clock network delay " "    20.584      0.584  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.204     -0.380           clock uncertainty " "    20.204     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.204      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.204      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.352 " "Data Arrival Time  :     2.352" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.204 " "Data Required Time :    20.204" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.852  " "Slack              :    17.852 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.508 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.508" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.508  " "Path #1: Setup slack is 34.508 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.266      2.266  F        clock network delay " "    22.266      2.266  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.266      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    22.266      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.266      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q " "    22.266      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.578      2.312 FF    IC  audio_control\|u5\|Add0~0\|datac " "    24.578      2.312 FF    IC  audio_control\|u5\|Add0~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.018      0.440 FF  CELL  audio_control\|u5\|Add0~0\|combout " "    25.018      0.440 FF  CELL  audio_control\|u5\|Add0~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.531      1.513 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata " "    26.531      1.513 FF    IC  audio_control\|u5\|SEL_Cont\[3\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.040      0.509 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    27.040      0.509 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.714      1.714  F        clock network delay " "    61.714      1.714  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.928      0.214           clock pessimism removed " "    61.928      0.214           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.548     -0.380           clock uncertainty " "    61.548     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.548      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    61.548      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.040 " "Data Arrival Time  :    27.040" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    61.548 " "Data Required Time :    61.548" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.508  " "Slack              :    34.508 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.773 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.773  " "Path #1: Setup slack is 34.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      1.169  R        clock network delay " "     1.169      1.169  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\] " "     1.169      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[5\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[5\]\|q " "     1.169      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[5\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.827      1.658 FF    IC  audio_control\|u3\|LessThan1~0\|datac " "     2.827      1.658 FF    IC  audio_control\|u3\|LessThan1~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.445 FF  CELL  audio_control\|u3\|LessThan1~0\|combout " "     3.272      0.445 FF  CELL  audio_control\|u3\|LessThan1~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.227 FF    IC  audio_control\|u3\|LUT_INDEX~5\|datab " "     3.499      0.227 FF    IC  audio_control\|u3\|LUT_INDEX~5\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.452 FF  CELL  audio_control\|u3\|LUT_INDEX~5\|combout " "     3.951      0.452 FF  CELL  audio_control\|u3\|LUT_INDEX~5\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      1.388 FF    IC  audio_control\|u3\|LUT_INDEX\[0\]~DUPLICATE\|asdata " "     5.339      1.388 FF    IC  audio_control\|u3\|LUT_INDEX\[0\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.852      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE " "     5.852      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.985      0.985  R        clock network delay " "    40.985      0.985  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.005      0.020           clock pessimism removed " "    41.005      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.625     -0.380           clock uncertainty " "    40.625     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.625      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE " "    40.625      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.852 " "Data Arrival Time  :     5.852" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.625 " "Data Required Time :    40.625" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.773  " "Slack              :    34.773 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.194 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.194" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124685 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.194  " "Path #1: Hold slack is 0.194 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[7\] " "From Node    : scope_capture:LCD_scope_channelB\|captured_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.507      1.507  R        clock network delay " "     1.507      1.507  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.507      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[7\] " "     1.507      0.000     uTco  scope_capture:LCD_scope_channelB\|captured_data\[7\]" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.507      0.000 RR  CELL  LCD_scope_channelB\|captured_data\[7\]\|q " "     1.507      0.000 RR  CELL  LCD_scope_channelB\|captured_data\[7\]\|q" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.978 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|dataa " "     2.485      0.978 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|dataa" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.390 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|combout " "     2.875      0.390 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~8\|combout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.248      1.373 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|dataf " "     4.248      1.373 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|dataf" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      0.049 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|combout " "     4.297      0.049 RR  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|Selector0~11\|combout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|in_port\[7\]\|d " "     4.297      0.000 RR    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|in_port\[7\]\|d" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.352      0.055 RR  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "     4.352      0.055 RR  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.808      3.808  R        clock network delay " "     3.808      3.808  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.158      0.350           clock uncertainty " "     4.158      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.158      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\] " "     4.158      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|in_port\[7\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.352 " "Data Arrival Time  :     4.352" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.158 " "Data Required Time :     4.158" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.194  " "Slack              :     0.194 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.233 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.233" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.233  " "Path #1: Hold slack is 0.233 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "From Node    : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 5 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.558      1.558 RR    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]~feeder\|datab " "     1.558      1.558 RR    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]~feeder\|datab" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.382 RR  CELL  auto_signaltap_0\|acq_trigger_in_reg\[288\]~feeder\|combout " "     1.940      0.382 RR  CELL  auto_signaltap_0\|acq_trigger_in_reg\[288\]~feeder\|combout" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000 RR    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]\|d " "     1.940      0.000 RR    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]\|d" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.997      0.057 RR  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "     1.997      0.057 RR  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      1.384  R        clock network delay " "     1.384      1.384  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.380           clock uncertainty " "     1.764      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000      uTh  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "     1.764      0.000      uTh  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 321 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.997 " "Data Arrival Time  :     1.997" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.764 " "Data Required Time :     1.764" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.233  " "Slack              :     0.233 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124725 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124734 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124734 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.273  " "Path #1: Hold slack is 0.273 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.986  R        clock network delay " "     0.986      0.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "     0.986      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[15\]\|q " "     0.986      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[15\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.186      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]~DUPLICATE\|asdata " "     1.186      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.432      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "     1.432      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      1.228  R        clock network delay " "     1.228      1.228  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.159     -0.069           clock pessimism removed " "     1.159     -0.069           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.159      0.000           clock uncertainty " "     1.159      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.159      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE " "     1.159      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.432 " "Data Arrival Time  :     1.432" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.159 " "Data Required Time :     1.159" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.273  " "Slack              :     0.273 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124774 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124774 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.285  " "Path #1: Hold slack is 0.285 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.215      2.215  R        clock network delay " "     2.215      2.215  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.215      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.215      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.215      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|q " "     2.215      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.414      0.199 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|asdata " "     2.414      0.199 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|asdata" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      0.256 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.670      0.256 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.528      2.528  R        clock network delay " "     2.528      2.528  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.385     -0.143           clock pessimism removed " "     2.385     -0.143           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.385      0.000           clock uncertainty " "     2.385      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.385      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.385      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.670 " "Data Arrival Time  :     2.670" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.385 " "Data Required Time :     2.385" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.285  " "Slack              :     0.285 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124784 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.717      1.717  F        clock network delay " "    21.717      1.717  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.717      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.717      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.717      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    21.717      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.917      0.200 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf " "    21.917      0.200 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.972      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    21.972      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.148      0.176 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata " "    22.148      0.176 RR    IC  audio_control\|u5\|SEL_Cont\[0\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.386      0.238 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    22.386      0.238 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.266      2.266  F        clock network delay " "    22.266      2.266  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.052     -0.214           clock pessimism removed " "    22.052     -0.214           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.052      0.000           clock uncertainty " "    22.052      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.052      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE " "    22.052      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.386 " "Data Arrival Time  :    22.386" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.052 " "Data Required Time :    22.052" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.427  " "Path #1: Hold slack is 0.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.213 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datab " "     0.213      0.213 RR    IC  audio_control\|u4\|oAUD_BCK~0\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.600      0.387 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "     0.600      0.387 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      1.055 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|dataa " "     1.655      1.055 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      0.384 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout " "     2.039      0.384 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d " "     2.039      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.096      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.289      1.289  R        clock network delay " "     1.289      1.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      0.380           clock uncertainty " "     1.669      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.669      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.096 " "Data Arrival Time  :     2.096" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.669 " "Data Required Time :     1.669" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.427  " "Slack              :     0.427 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.440  " "Path #1: Hold slack is 0.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.507      0.507 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "    20.507      0.507 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.882      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    20.882      0.375 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.329      0.447 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "    21.329      0.447 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.706      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.706      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.706      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.706      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.763      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.943      0.943  F        clock network delay " "    20.943      0.943  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.323      0.380           clock uncertainty " "    21.323      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.323      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.323      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.763 " "Data Arrival Time  :    21.763" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.323 " "Data Required Time :    21.323" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.440  " "Slack              :     0.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124857 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.657 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.657" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.657  " "Path #1: Hold slack is 0.657 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[4\] " "From Node    : updown_counter\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[4\] " "To Node      : updown_counter\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.901  R        clock network delay " "     0.901      0.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.000     uTco  updown_counter\[4\] " "     0.901      0.000     uTco  updown_counter\[4\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 457 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.000 FF  CELL  updown_counter\[4\]\|q " "     0.901      0.000 FF  CELL  updown_counter\[4\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 457 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      0.218 FF    IC  Add0~21\|datac " "     1.119      0.218 FF    IC  Add0~21\|datac" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 474 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      0.200 FR  CELL  Add0~21\|sumout " "     1.319      0.200 FR  CELL  Add0~21\|sumout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 474 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.496      0.177 RR    IC  updown_counter\[4\]\|asdata " "     1.496      0.177 RR    IC  updown_counter\[4\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 457 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.233 RR  CELL  updown_counter\[4\] " "     1.729      0.233 RR  CELL  updown_counter\[4\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 457 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R        clock network delay " "     1.137      1.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.072     -0.065           clock pessimism removed " "     1.072     -0.065           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.072      0.000           clock uncertainty " "     1.072      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.072      0.000      uTh  updown_counter\[4\] " "     1.072      0.000      uTh  updown_counter\[4\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 457 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.729 " "Data Arrival Time  :     1.729" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.072 " "Data Required Time :     1.072" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.657  " "Slack              :     0.657 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.485 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.485" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.485  " "Path #1: Hold slack is 1.485 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[0\] " "From Node    : scope_sampling_clock_count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[0\] " "To Node      : regd_actual_7seg_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      3.312  R        clock network delay " "     3.312      3.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000     uTco  scope_sampling_clock_count\[0\] " "     3.312      0.000     uTco  scope_sampling_clock_count\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q " "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[0\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.510      0.198 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf " "     3.510      0.198 FF    IC  regd_actual_7seg_output\[0\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout " "     3.555      0.045 FF  CELL  regd_actual_7seg_output\[0\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d " "     3.555      0.000 FF    IC  regd_actual_7seg_output\[0\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.612      0.057 FF  CELL  regd_actual_7seg_output\[0\] " "     3.612      0.057 FF  CELL  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.777      1.777  R        clock network delay " "     1.777      1.777  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.350           clock uncertainty " "     2.127      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  regd_actual_7seg_output\[0\] " "     2.127      0.000      uTh  regd_actual_7seg_output\[0\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.612 " "Data Arrival Time  :     3.612" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.485  " "Slack              :     1.485 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.113  " "Path #1: Hold slack is 2.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[5\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[5\] " "     3.348      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[5\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[5\]\|q " "     3.348      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[5\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.209 FF    IC  interface_actual_audio_data_left\|outdata\[5\]~feeder\|dataf " "     3.557      0.209 FF    IC  interface_actual_audio_data_left\|outdata\[5\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.045 FF  CELL  interface_actual_audio_data_left\|outdata\[5\]~feeder\|combout " "     3.602      0.045 FF  CELL  interface_actual_audio_data_left\|outdata\[5\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[5\]\|d " "     3.602      0.000 FF    IC  interface_actual_audio_data_left\|outdata\[5\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.659      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\] " "     3.659      0.057 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.196      1.196  R        clock network delay " "     1.196      1.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.350           clock uncertainty " "     1.546      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\] " "     1.546      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[5\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.659 " "Data Arrival Time  :     3.659" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.546 " "Data Required Time :     1.546" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.113  " "Slack              :     2.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.801 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.801" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.801  " "Path #1: Recovery slack is 3.801 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.005      4.005  F        clock network delay " "    34.005      4.005  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.005      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.005      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.005      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.005      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.075      1.070 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    35.075      1.070 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.148      0.073 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    35.148      0.073 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.321      1.173 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    36.321      1.173 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.789      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    36.789      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.940      0.940  R        clock network delay " "    40.940      0.940  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.590     -0.350           clock uncertainty " "    40.590     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.590      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.590      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.789 " "Data Arrival Time  :    36.789" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.590 " "Data Required Time :    40.590" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.801  " "Slack              :     3.801 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.082 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.082" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124939 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124939 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.082  " "Path #1: Recovery slack is 4.082 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.001      4.001  F        clock network delay " "    34.001      4.001  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.001      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.001      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.001      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.001      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.523      0.522 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.523      0.522 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.596      0.073 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.596      0.073 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.808      1.212 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    35.808      1.212 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.276      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    36.276      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.708      0.708  R        clock network delay " "    40.708      0.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.358     -0.350           clock uncertainty " "    40.358     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.358      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.358      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.276 " "Data Arrival Time  :    36.276" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.358 " "Data Required Time :    40.358" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.082  " "Slack              :     4.082 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.014 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.014" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124950 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124950 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.014  " "Path #1: Recovery slack is 7.014 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\] " "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.017      4.017  F        clock network delay " "    14.017      4.017  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.017      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "    14.017      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.017      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q " "    14.017      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.529      1.512 RR    IC  speed_reg_control_inst\|speed_control_const\[13\]\|clrn " "    15.529      1.512 RR    IC  speed_reg_control_inst\|speed_control_const\[13\]\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.022      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\] " "    16.022      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.306      3.306  R        clock network delay " "    23.306      3.306  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.346      0.040           clock pessimism removed " "    23.346      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.036     -0.310           clock uncertainty " "    23.036     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.036      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\] " "    23.036      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[13\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.022 " "Data Arrival Time  :    16.022" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.036 " "Data Required Time :    23.036" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.014  " "Slack              :     7.014 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.956 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.956" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124964 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.956  " "Path #1: Recovery slack is 14.956 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      3.783  R        clock network delay " "     3.783      3.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.783      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.783      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.802      2.019 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     5.802      2.019 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     6.279      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585      1.585  F        clock network delay " "    21.585      1.585  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.235     -0.350           clock uncertainty " "    21.235     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.235      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    21.235      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.279 " "Data Arrival Time  :     6.279" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.235 " "Data Required Time :    21.235" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.956  " "Slack              :    14.956 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.094 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.094" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.094  " "Path #1: Recovery slack is 15.094 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.783      3.783  R        clock network delay " "    23.783      3.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.783      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.783      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.783      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.783      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.696      1.913 FF    IC  audio_control\|u4\|LRCK_1X\|clrn " "    25.696      1.913 FF    IC  audio_control\|u4\|LRCK_1X\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.170      0.474 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    26.170      0.474 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.614      1.614  R        clock network delay " "    41.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.264     -0.350           clock uncertainty " "    41.264     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.264      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.264      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.170 " "Data Arrival Time  :    26.170" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.264 " "Data Required Time :    41.264" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.094  " "Slack              :    15.094 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124979 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.383 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.383  " "Path #1: Recovery slack is 15.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.807      3.807  R        clock network delay " "    23.807      3.807  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.807      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.807      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.807      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.807      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.471      0.664 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    24.471      0.664 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.964      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    24.964      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.697      0.697  R        clock network delay " "    40.697      0.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.347     -0.350           clock uncertainty " "    40.347     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.347      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.347      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.964 " "Data Arrival Time  :    24.964" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.347 " "Data Required Time :    40.347" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.383  " "Slack              :    15.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585124992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.531 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.531  " "Path #1: Recovery slack is 15.531 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      2.175  R        clock network delay " "     2.175      2.175  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.175      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.175      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     2.175      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.497      0.322 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|clrn " "     2.497      0.322 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "     2.977      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.717      2.051  F        clock network delay " "    18.717      2.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.818      0.101           clock pessimism removed " "    18.818      0.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.508     -0.310           clock uncertainty " "    18.508     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.508      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "    18.508      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.977 " "Data Arrival Time  :     2.977" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.508 " "Data Required Time :    18.508" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.531  " "Slack              :    15.531 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.743 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.743" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125052 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.743  " "Path #1: Removal slack is 0.743 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      2.145  R        clock network delay " "     2.145      2.145  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.145      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 244 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.145      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 244 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.749 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\|clrn " "     2.894      0.749 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.426 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "     3.320      0.426 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      2.620  R        clock network delay " "     2.620      2.620  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577     -0.043           clock pessimism removed " "     2.577     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577      0.000           clock uncertainty " "     2.577      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "     2.577      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.320 " "Data Arrival Time  :     3.320" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.577 " "Data Required Time :     2.577" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.743  " "Slack              :     0.743 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.703 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125075 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125075 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.703  " "Path #1: Removal slack is 1.703 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.326      3.326  R        clock network delay " "    23.326      3.326  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.326      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.326      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.326      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.326      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.903      0.577 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn " "    23.903      0.577 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.323      0.420 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    24.323      0.420 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.270      2.270  F        clock network delay " "    22.270      2.270  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.620      0.350           clock uncertainty " "    22.620      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.620      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.620      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.323 " "Data Arrival Time  :    24.323" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.620 " "Data Required Time :    22.620" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.703  " "Slack              :     1.703 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.439 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.439" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.439  " "Path #1: Removal slack is 2.439 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      3.326  R        clock network delay " "     3.326      3.326  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.326      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.326      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.213 FF    IC  audio_control\|u4\|BCK_DIV\[2\]\|clrn " "     3.539      0.213 FF    IC  audio_control\|u4\|BCK_DIV\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "     3.959      0.420 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.170      1.170  R        clock network delay " "     1.170      1.170  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.520      0.350           clock uncertainty " "     1.520      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.520      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\] " "     1.520      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.959 " "Data Arrival Time  :     3.959" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.520 " "Data Required Time :     1.520" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.439  " "Slack              :     2.439 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.073 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.073" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.073  " "Path #1: Removal slack is 3.073 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      3.339  R        clock network delay " "     3.339      3.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.339      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.339      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.571 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     3.910      0.571 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.412 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     4.322      0.412 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.899  R        clock network delay " "     0.899      0.899  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.249      0.350           clock uncertainty " "     1.249      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.249      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.249      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.322 " "Data Arrival Time  :     4.322" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.249 " "Data Required Time :     1.249" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.073  " "Slack              :     3.073 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.324 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.324  " "Path #1: Removal slack is 10.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      3.388  F        clock network delay " "    13.388      3.388  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.388      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.388      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.580      0.192 FF    IC  make_speedup_pulse\|sync1\|clrn " "    13.580      0.192 FF    IC  make_speedup_pulse\|sync1\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "    14.004      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      3.796  R        clock network delay " "     3.796      3.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410     -0.386           clock pessimism removed " "     3.410     -0.386           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.270           clock uncertainty " "     3.680      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     3.680      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.004 " "Data Arrival Time  :    14.004" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.680 " "Data Required Time :     3.680" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.324  " "Slack              :    10.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.959 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.959" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125120 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.959  " "Path #1: Removal slack is 13.959 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      3.388  F        clock network delay " "    13.388      3.388  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.388      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.388      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.834      0.446 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    13.834      0.446 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.885      0.051 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.885      0.051 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.790      0.905 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    14.790      0.905 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.221      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    15.221      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.912      0.912  R        clock network delay " "     0.912      0.912  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      0.350           clock uncertainty " "     1.262      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.262      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.221 " "Data Arrival Time  :    15.221" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.262 " "Data Required Time :     1.262" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.959  " "Slack              :    13.959 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.009 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 14.009  " "Path #1: Removal slack is 14.009 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      3.392  F        clock network delay " "    13.392      3.392  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.392      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.392      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.392      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.176      0.784 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    14.176      0.784 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.227      0.051 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    14.227      0.051 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.108      0.881 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    15.108      0.881 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.539      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    15.539      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      1.180  R        clock network delay " "     1.180      1.180  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.530      0.350           clock uncertainty " "     1.530      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.530      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.530      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.539 " "Data Arrival Time  :    15.539" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.530 " "Data Required Time :     1.530" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.009  " "Slack              :    14.009 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.472 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.472" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125152 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125152 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125152 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125152 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.472  " "Path #1: slack is 8.472 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.097      5.106 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.097      5.106 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.737      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.737      0.640 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.696      4.035 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.696      4.035 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.082      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    25.082      0.386 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.766      0.684           clock pessimism removed " "    25.766      0.684           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.029 " "Actual Width     :     9.029" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.472 " "Slack            :     8.472" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125162 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.170 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.170" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125197 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125197 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125197 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125197 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.170  " "Path #1: slack is 15.170 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.172      1.112 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1 " "    19.172      1.112 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.344      0.172 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "    19.344      0.172 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.140      0.782 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1 " "    35.140      0.782 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.287      0.147 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0 " "    35.287      0.147 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a0~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.466      0.179           clock pessimism removed " "    35.466      0.179           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.122 " "Actual Width     :    16.122" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.170 " "Slack            :    15.170" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125209 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.687 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.687" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125232 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125232 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.687  " "Path #1: slack is 18.687 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.586      1.586 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0 " "    21.586      1.586 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.146      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "    22.146      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.119      1.119 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0 " "    41.119      1.119 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a240\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.554      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19 " "    41.554      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a240~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.785      0.231           clock pessimism removed " "    41.785      0.231           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.639 " "Actual Width     :    19.639" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.687 " "Slack            :    18.687" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125242 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.142 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.142" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125248 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125248 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125248 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125248 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.142  " "Path #1: slack is 19.142 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.612      1.612 FF    IC  audio_control\|u4\|LRCK_1X\|clk " "    21.612      1.612 FF    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.244      0.632 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    22.244      0.632 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.221      1.221 RR    IC  audio_control\|u4\|LRCK_1X\|clk " "    41.221      1.221 RR    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.614      0.393 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.614      0.393 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.943      0.329           clock pessimism removed " "    41.943      0.329           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.699 " "Actual Width     :    19.699" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.142 " "Slack            :    19.142" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.148 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.148" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125262 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125262 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125262 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125262 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.148  " "Path #1: slack is 19.148 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.574      1.574 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    21.574      1.574 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.270      0.696 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.270      0.696 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.191      1.191 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    41.191      1.191 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.488      0.297 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    41.488      0.297 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.975      0.487           clock pessimism removed " "    41.975      0.487           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.705 " "Actual Width     :    19.705" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.148 " "Slack            :    19.148" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125272 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.215 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.215" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125275 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125275 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125275 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125275 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.215  " "Path #1: slack is 19.215 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : regd_actual_7seg_output\[0\] " "Node             : regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.360      1.360 FF    IC  regd_actual_7seg_output\[0\]\|clk " "    21.360      1.360 FF    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.005      0.645 FF  CELL  regd_actual_7seg_output\[0\] " "    22.005      0.645 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q " "    40.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.044      1.044 RR    IC  regd_actual_7seg_output\[0\]\|clk " "    41.044      1.044 RR    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.435      0.391 RR  CELL  regd_actual_7seg_output\[0\] " "    41.435      0.391 RR  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.777      0.342           clock pessimism removed " "    41.777      0.342           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.772 " "Actual Width     :    19.772" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.215 " "Slack            :    19.215" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125285 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.239 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.239" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125288 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125288 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125288 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125288 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.239  " "Path #1: slack is 19.239 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.348      0.348 RR    IC  interface_actual_audio_data_right\|outdata\[1\]\|clk " "     0.348      0.348 RR    IC  interface_actual_audio_data_right\|outdata\[1\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.049      0.701 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\] " "     1.049      0.701 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.191      0.191 FF    IC  interface_actual_audio_data_right\|outdata\[1\]\|clk " "    20.191      0.191 FF    IC  interface_actual_audio_data_right\|outdata\[1\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.308 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\] " "    20.499      0.308 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.845      0.346           clock pessimism removed " "    20.845      0.346           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.796 " "Actual Width     :    19.796" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.239 " "Slack            :    19.239" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125294 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.326 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.326" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125296 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125296 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.326  " "Path #1: slack is 19.326 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\] " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.815      0.815 FF    IC  audio_control\|u3\|mI2C_DATA\[0\]\|clk " "    20.815      0.815 FF    IC  audio_control\|u3\|mI2C_DATA\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.433      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\] " "    21.433      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.691      0.691 RR    IC  audio_control\|u3\|mI2C_DATA\[0\]\|clk " "    40.691      0.691 RR    IC  audio_control\|u3\|mI2C_DATA\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.063      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\] " "    41.063      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.316      0.253           clock pessimism removed " "    41.316      0.253           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.883 " "Actual Width     :    19.883" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.326 " "Slack            :    19.326" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125305 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.385" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125308 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125308 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125308 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125308 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.385  " "Path #1: slack is 19.385 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.340      0.340 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.340      0.340 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.899      0.559 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.899      0.559 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.183      0.183 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.183      0.183 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.644      0.461 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.644      0.461 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.841      0.197           clock pessimism removed " "    20.841      0.197           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.942 " "Actual Width     :    19.942" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.385 " "Slack            :    19.385" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125317 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.408" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125319 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125319 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125319 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125319 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.408  " "Path #1: slack is 19.408 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_up_event_trigger " "     0.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.364      0.364 RR    IC  make_speedup_pulse\|async_trap\|clk " "     0.364      0.364 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.912      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.912      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.234      0.234 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.234      0.234 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.676      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    20.676      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.877      0.201           clock pessimism removed " "    20.877      0.201           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.965 " "Actual Width     :    19.965" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.408 " "Slack            :    19.408" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125326 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.413 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.413" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125328 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125328 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.413  " "Path #1: slack is 19.413 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.588      0.588 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.588      0.588 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.210      0.622 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    21.210      0.622 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           speed_down_event_trigger " "    40.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  speed_down_event_trigger\|q " "    40.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.553      0.553 RR    IC  make_speedown_pulse\|async_trap\|clk " "    40.553      0.553 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.940      0.387 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.940      0.387 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.180      0.240           clock pessimism removed " "    41.180      0.240           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.970 " "Actual Width     :    19.970" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.413 " "Slack            :    19.413" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125334 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.416 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.416" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125336 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125336 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.416  " "Path #1: slack is 19.416 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "     0.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.336      0.336 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "     0.336      0.336 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.970      0.634 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     0.970      0.634 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.225      0.225 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    20.225      0.225 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.584      0.359 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.584      0.359 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.943      0.359           clock pessimism removed " "    20.943      0.359           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.973 " "Actual Width     :    19.973" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.416 " "Slack            :    19.416" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125345 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.419 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.419" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125348 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125348 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125348 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125348 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.419  " "Path #1: slack is 19.419 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : updown_counter\[0\] " "Node             : updown_counter\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.537      0.537 FF    IC  updown_counter\[0\]\|clk " "    20.537      0.537 FF    IC  updown_counter\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.159      0.622 FF  CELL  updown_counter\[0\] " "    21.159      0.622 FF  CELL  updown_counter\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q " "    40.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.519      0.519 RR    IC  updown_counter\[0\]\|clk " "    40.519      0.519 RR    IC  updown_counter\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.900      0.381 RR  CELL  updown_counter\[0\] " "    40.900      0.381 RR  CELL  updown_counter\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.135      0.235           clock pessimism removed " "    41.135      0.235           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.976 " "Actual Width     :    19.976" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.419 " "Slack            :    19.419" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547585125355 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547585126815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547585126817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547585128059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:45:28 2019 " "Processing ended: Tue Jan 15 12:45:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547585128059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547585128059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547585128059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547585128059 ""}
