9.2: C. Jiang, D. Ojika, B. Patel and H. Lam, "Optimized FPGA-based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory," 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2021, pp. 157-164.
9.3: (review needed for SVD)Denil, Misha, Shakibi, Babak, Dinh, Laurent, de Freitas, Nando, et al. Predicting parameters in deep learning. In Advances in Neural Information Processing Systems, pp. 2148–2156, 2013.
9.4: Vanhoucke, Vincent, Senior, Andrew, and Mao, Mark Z. Improving the speed of neural networks on cpus. In Proc. Deep Learning and Unsupervised Feature Learning NIPS Workshop, 2011.
9.5：Han, Song, Pool, Jeff, Tran, John, and Dally, William J. Learning both weights and connections for efficient neural networks. In Advances in Neural Information Processing Systems, 2015
9.6：J. Wang et al., "High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks," 2020 57th ACM/IEEE Design Automation Conference (DAC), 2020, pp. 1-6
9.7：Mao, H., Han, S., Pool, J., Li, W., Liu, X., Wang, Y., & Dally, W. J. (2017). Exploring the Granularity of Sparsity in Convolutional Neural Networks. 2017 IEEE Conference on Computer Vision and Pattern Recognition Workshops (CVPRW).
9.8：Lu, L., Xie, J., Huang, R., Zhang, J., Lin, W., & Liang, Y. (2019). An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
9.9：Zhu, C., Huang, K., Yang, S., Zhu, Z., Zhang, H., & Shen, H. (2020). An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1–13.
9.10: Lu, L., & Liang, Y. SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs, 2018 DAC.
9.15：S. Huang, C. Pearson, R. Nagi, J. Xiong, D. Chen and W. Hwu, "Accelerating Sparse Deep Neural Networks on FPGAs," 2019 IEEE High Performance Extreme Computing Conference (HPEC), 2019.
9.16:C. Deng, Y. Sui, S. Liao, X. Qian and B. Yuan, "GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network Accelerator," 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), 2021.
9.17：L. Lu, Y. Liang, Q. Xiao and S. Yan, "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs," 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2017, pp. 101-108, doi: 10.1109/FCCM.2017.64.
9.22: Parashar, A., Rhu, M., Mukkara, A., Puglielli, A., Venkatesan, R., Khailany, B., … Dally, W. J. SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks. ISCA 2017.
9.23: Gondimalla, A., Chesnut, N., Thottethodi, M., & Vijaykumar, T. N. (2019). SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks. MICRO 2019.
9.24: J. -F. Zhang, C. -E. Lee, C. Liu, Y. S. Shao, S. W. Keckler and Z. Zhang, "SNAP: An Efficient Sparse Neural Acceleration Processor for Unstructured Sparse Deep Neural Network Inference," in IEEE Journal of Solid-State Circuits.
9.25  Cong, J., Fang, Z., Hao, Y., Wei, P., Yu, C. H., Zhang, C., & Zhou, P. (2018). Best-effort FPGA programming: A few steps can go a long way. arXiv preprint arXiv:1807.01340.
9.28: Cong, J., Wei, P., Yu, C. H., & Zhou, P. (2017, June). Bandwidth optimization through on-chip memory restructuring for HLS. In 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC) (pp. 1-6). IEEE.
9.30: Jun, H., Cho, J., Lee, K., Son, H. Y., Kim, K., Jin, H., & Kim, K. (2017, May). Hbm (high bandwidth memory) dram technology and architecture. In 2017 IEEE International Memory Workshop (IMW) (pp. 1-4). IEEE.
10.6: Wu, Y., Zeng, D., Wang, Z., Shi, Y., & Hu, J. (2021, September). Federated Contrastive Learning for Volumetric Medical Image Segmentation. In International Conference on Medical Image Computing and Computer-Assisted Intervention (pp. 367-377). Springer, Cham.
10.10:Fan, H., Niu, X., Liu, Q., & Luk, W. (2017, September). F-c3d: Fpga-based 3-dimensional convolutional neural network. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL) (pp. 1-4). IEEE.
10.14:Hara, K., Kataoka, H., & Satoh, Y. (2018). Can spatiotemporal 3d cnns retrace the history of 2d cnns and imagenet?. In Proceedings of the IEEE conference on Computer Vision and Pattern Recognition (pp. 6546-6555).
10.14:Hara, K., Kataoka, H., & Satoh, Y. (2017). Learning spatio-temporal features with 3d residual networks for action recognition. In Proceedings of the IEEE International Conference on Computer Vision Workshops (pp. 3154-3160).
10.15:Tran, D., Bourdev, L., Fergus, R., Torresani, L., & Paluri, M. (2015). Learning spatiotemporal features with 3d convolutional networks. In Proceedings of the IEEE international conference on computer vision (pp. 4489-4497).
10.15:Qian, R., Meng, T., Gong, B., Yang, M. H., Wang, H., Belongie, S., & Cui, Y. (2021). Spatiotemporal contrastive video representation learning. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (pp. 6964-6974).
10.16:Feichtenhofer, C., Fan, H., Malik, J., & He, K. (2019). Slowfast networks for video recognition. In Proceedings of the IEEE/CVF international conference on computer vision (pp. 6202-6211).
11.15:Chatarasi, P., Neuendorffer, S., Bayliss, S., Vissers, K., & Sarkar, V. (2020, September). Vyasa: A high-performance vectorizing compiler for tensor convolutions on the Xilinx AI Engine. In 2020 IEEE High Performance Extreme Computing Conference (HPEC) (pp. 1-10). IEEE.
11.17:(Once more needed)Wang, J., Guo, L., & Cong, J. (2021, February). AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA. In The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 93-104).
11.23：Jeong, G., Kestor, G., Chatarasi, P., Parashar, A., Tsai, P. A., Rajamanickam, S., ... & Krishna, T. (2021, September). Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators. In 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT) (pp. 30-44). IEEE.
