module partsel_00489(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [27:3] x4;
  wire signed [2:25] x5;
  wire [2:24] x6;
  wire signed [26:7] x7;
  wire [0:25] x8;
  wire signed [27:1] x9;
  wire signed [24:3] x10;
  wire signed [25:5] x11;
  wire signed [3:30] x12;
  wire [2:31] x13;
  wire signed [7:29] x14;
  wire [6:25] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [24:3] p0 = 671996658;
  localparam [30:2] p1 = 167231954;
  localparam [25:1] p2 = 634493404;
  localparam signed [24:4] p3 = 485149982;
  assign x4 = x0[31 + s1 +: 1];
  assign x5 = {2{({({p3[16 + s1], x1} - (x1[8 +: 4] & x3[13])), ((!ctrl[1] || !ctrl[0] || !ctrl[0] ? x2[17 +: 4] : p3[19 -: 2]) ^ {x0[19 -: 1], x1[17 +: 2]})} - x3[18 -: 3])}};
  assign x6 = (!ctrl[3] && !ctrl[0] || !ctrl[0] ? x0 : p0);
  assign x7 = ({2{(!ctrl[1] && !ctrl[3] || !ctrl[2] ? (ctrl[2] && !ctrl[3] || ctrl[0] ? p0[12 -: 3] : (x6[13 -: 4] ^ p0[17 +: 3])) : {2{(x1[14 -: 4] - x2)}})}} & p0);
  assign x8 = x1[9 + s1];
  assign x9 = {x2[20], (p2[10] & (((ctrl[2] || !ctrl[3] || ctrl[3] ? x0[16 -: 2] : (p2[21] + (p1[19 +: 4] | x1[29 + s1 -: 8]))) + (((p3[9 + s0 -: 5] - p1[21 -: 4]) ^ x5[14 -: 4]) & p2[8 + s1 +: 8])) & ((x1 | p1) & x0)))};
  assign x10 = p0[21];
  assign x11 = ({2{x6[13 +: 1]}} ^ {2{x10[18]}});
  assign x12 = {2{p2}};
  assign x13 = (x12[12 +: 4] ^ x1[17 -: 3]);
  assign x14 = {2{x10[14 +: 3]}};
  assign x15 = p1[16 + s1 -: 6];
  assign y0 = x15[12 -: 2];
  assign y1 = (((((p3[13 +: 2] | p1[23]) + {2{x13[3 + s2 -: 3]}}) + p3) - (p0 + ((p2[9 + s3] + x12) - x10[2 + s0 -: 8]))) | x7[5 + s2]);
  assign y2 = {2{{p2[21], p0[4 + s3]}}};
  assign y3 = ((x12[5 + s3] & x1) & ({(x0[14 + s2 +: 8] - x5[11 +: 4]), ({(x13[13 -: 1] & p3[17 + s2 -: 4]), x7} | ((x4[7 + s3 +: 4] & x5[18 +: 3]) & p1[15]))} + {p3[4 + s1], x3[17 + s0]}));
endmodule
