Loading plugins phase: Elapsed time ==> 0s.868ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -d CY8C5888LTI-LP097 -s C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.337ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Accoder_MIDI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 Accoder_MIDI.v -verilog
======================================================================

======================================================================
Compiling:  Accoder_MIDI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 Accoder_MIDI.v -verilog
======================================================================

======================================================================
Compiling:  Accoder_MIDI.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 -verilog Accoder_MIDI.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 27 09:03:50 2017


======================================================================
Compiling:  Accoder_MIDI.v
Program  :   vpp
Options  :    -yv2 -q10 Accoder_MIDI.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 27 09:03:50 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Accoder_MIDI.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Accoder_MIDI.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 -verilog Accoder_MIDI.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 27 09:03:51 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\codegentemp\Accoder_MIDI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\codegentemp\Accoder_MIDI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Accoder_MIDI.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 -verilog Accoder_MIDI.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 27 09:03:52 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\codegentemp\Accoder_MIDI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\codegentemp\Accoder_MIDI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MIDI1_UART:BUART:reset_sr\
	\MIDI1_UART:BUART:rx_bitclk_pre16x\
	\MIDI1_UART:BUART:rx_count7_bit8_wire\
	Net_679
	\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xeq\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xlt\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xlte\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xgt\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xgte\
	\MIDI1_UART:BUART:sRX:MODULE_2:lt\
	\MIDI1_UART:BUART:sRX:MODULE_2:eq\
	\MIDI1_UART:BUART:sRX:MODULE_2:gt\
	\MIDI1_UART:BUART:sRX:MODULE_2:gte\
	\MIDI1_UART:BUART:sRX:MODULE_2:lte\
	\MIDI2_UART:BUART:reset_sr\
	\MIDI2_UART:BUART:rx_bitclk_pre16x\
	\MIDI2_UART:BUART:rx_count7_bit8_wire\
	Net_690
	\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xeq\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xlt\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xlte\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xgt\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xgte\
	\MIDI2_UART:BUART:sRX:MODULE_4:lt\
	\MIDI2_UART:BUART:sRX:MODULE_4:eq\
	\MIDI2_UART:BUART:sRX:MODULE_4:gt\
	\MIDI2_UART:BUART:sRX:MODULE_4:gte\
	\MIDI2_UART:BUART:sRX:MODULE_4:lte\
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\BasicCounter_1:MODULE_5:b_31\
	\BasicCounter_1:MODULE_5:b_30\
	\BasicCounter_1:MODULE_5:b_29\
	\BasicCounter_1:MODULE_5:b_28\
	\BasicCounter_1:MODULE_5:b_27\
	\BasicCounter_1:MODULE_5:b_26\
	\BasicCounter_1:MODULE_5:b_25\
	\BasicCounter_1:MODULE_5:b_24\
	\BasicCounter_1:MODULE_5:b_23\
	\BasicCounter_1:MODULE_5:b_22\
	\BasicCounter_1:MODULE_5:b_21\
	\BasicCounter_1:MODULE_5:b_20\
	\BasicCounter_1:MODULE_5:b_19\
	\BasicCounter_1:MODULE_5:b_18\
	\BasicCounter_1:MODULE_5:b_17\
	\BasicCounter_1:MODULE_5:b_16\
	\BasicCounter_1:MODULE_5:b_15\
	\BasicCounter_1:MODULE_5:b_14\
	\BasicCounter_1:MODULE_5:b_13\
	\BasicCounter_1:MODULE_5:b_12\
	\BasicCounter_1:MODULE_5:b_11\
	\BasicCounter_1:MODULE_5:b_10\
	\BasicCounter_1:MODULE_5:b_9\
	\BasicCounter_1:MODULE_5:b_8\
	\BasicCounter_1:MODULE_5:b_7\
	\BasicCounter_1:MODULE_5:b_6\
	\BasicCounter_1:MODULE_5:b_5\
	\BasicCounter_1:MODULE_5:b_4\
	\BasicCounter_1:MODULE_5:b_3\
	\BasicCounter_1:MODULE_5:b_2\
	\BasicCounter_1:MODULE_5:b_1\
	\BasicCounter_1:MODULE_5:b_0\
	\BasicCounter_1:MODULE_5:g2:a0:a_31\
	\BasicCounter_1:MODULE_5:g2:a0:a_30\
	\BasicCounter_1:MODULE_5:g2:a0:a_29\
	\BasicCounter_1:MODULE_5:g2:a0:a_28\
	\BasicCounter_1:MODULE_5:g2:a0:a_27\
	\BasicCounter_1:MODULE_5:g2:a0:a_26\
	\BasicCounter_1:MODULE_5:g2:a0:a_25\
	\BasicCounter_1:MODULE_5:g2:a0:a_24\
	\BasicCounter_1:MODULE_5:g2:a0:b_31\
	\BasicCounter_1:MODULE_5:g2:a0:b_30\
	\BasicCounter_1:MODULE_5:g2:a0:b_29\
	\BasicCounter_1:MODULE_5:g2:a0:b_28\
	\BasicCounter_1:MODULE_5:g2:a0:b_27\
	\BasicCounter_1:MODULE_5:g2:a0:b_26\
	\BasicCounter_1:MODULE_5:g2:a0:b_25\
	\BasicCounter_1:MODULE_5:g2:a0:b_24\
	\BasicCounter_1:MODULE_5:g2:a0:b_23\
	\BasicCounter_1:MODULE_5:g2:a0:b_22\
	\BasicCounter_1:MODULE_5:g2:a0:b_21\
	\BasicCounter_1:MODULE_5:g2:a0:b_20\
	\BasicCounter_1:MODULE_5:g2:a0:b_19\
	\BasicCounter_1:MODULE_5:g2:a0:b_18\
	\BasicCounter_1:MODULE_5:g2:a0:b_17\
	\BasicCounter_1:MODULE_5:g2:a0:b_16\
	\BasicCounter_1:MODULE_5:g2:a0:b_15\
	\BasicCounter_1:MODULE_5:g2:a0:b_14\
	\BasicCounter_1:MODULE_5:g2:a0:b_13\
	\BasicCounter_1:MODULE_5:g2:a0:b_12\
	\BasicCounter_1:MODULE_5:g2:a0:b_11\
	\BasicCounter_1:MODULE_5:g2:a0:b_10\
	\BasicCounter_1:MODULE_5:g2:a0:b_9\
	\BasicCounter_1:MODULE_5:g2:a0:b_8\
	\BasicCounter_1:MODULE_5:g2:a0:b_7\
	\BasicCounter_1:MODULE_5:g2:a0:b_6\
	\BasicCounter_1:MODULE_5:g2:a0:b_5\
	\BasicCounter_1:MODULE_5:g2:a0:b_4\
	\BasicCounter_1:MODULE_5:g2:a0:b_3\
	\BasicCounter_1:MODULE_5:g2:a0:b_2\
	\BasicCounter_1:MODULE_5:g2:a0:b_1\
	\BasicCounter_1:MODULE_5:g2:a0:b_0\
	\BasicCounter_1:MODULE_5:g2:a0:s_31\
	\BasicCounter_1:MODULE_5:g2:a0:s_30\
	\BasicCounter_1:MODULE_5:g2:a0:s_29\
	\BasicCounter_1:MODULE_5:g2:a0:s_28\
	\BasicCounter_1:MODULE_5:g2:a0:s_27\
	\BasicCounter_1:MODULE_5:g2:a0:s_26\
	\BasicCounter_1:MODULE_5:g2:a0:s_25\
	\BasicCounter_1:MODULE_5:g2:a0:s_24\
	\BasicCounter_1:MODULE_5:g2:a0:s_23\
	\BasicCounter_1:MODULE_5:g2:a0:s_22\
	\BasicCounter_1:MODULE_5:g2:a0:s_21\
	\BasicCounter_1:MODULE_5:g2:a0:s_20\
	\BasicCounter_1:MODULE_5:g2:a0:s_19\
	\BasicCounter_1:MODULE_5:g2:a0:s_18\
	\BasicCounter_1:MODULE_5:g2:a0:s_17\
	\BasicCounter_1:MODULE_5:g2:a0:s_16\
	\BasicCounter_1:MODULE_5:g2:a0:s_15\
	\BasicCounter_1:MODULE_5:g2:a0:s_14\
	\BasicCounter_1:MODULE_5:g2:a0:s_13\
	\BasicCounter_1:MODULE_5:g2:a0:s_12\
	\BasicCounter_1:MODULE_5:g2:a0:s_11\
	\BasicCounter_1:MODULE_5:g2:a0:s_10\
	\BasicCounter_1:MODULE_5:g2:a0:s_9\
	\BasicCounter_1:MODULE_5:g2:a0:s_8\
	\BasicCounter_1:MODULE_5:g2:a0:s_7\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Input_SW_ShiftReg:Net_1\
	\Input_SW_ShiftReg:Net_2\
	\Input_SW_ShiftReg:bSR:ctrl_f0_full\
	Net_966

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_5_31\
	\BasicCounter_1:add_vi_vv_MODGEN_5_30\
	\BasicCounter_1:add_vi_vv_MODGEN_5_29\
	\BasicCounter_1:add_vi_vv_MODGEN_5_28\
	\BasicCounter_1:add_vi_vv_MODGEN_5_27\
	\BasicCounter_1:add_vi_vv_MODGEN_5_26\
	\BasicCounter_1:add_vi_vv_MODGEN_5_25\
	\BasicCounter_1:add_vi_vv_MODGEN_5_24\
	\BasicCounter_1:add_vi_vv_MODGEN_5_23\
	\BasicCounter_1:add_vi_vv_MODGEN_5_22\
	\BasicCounter_1:add_vi_vv_MODGEN_5_21\
	\BasicCounter_1:add_vi_vv_MODGEN_5_20\
	\BasicCounter_1:add_vi_vv_MODGEN_5_19\
	\BasicCounter_1:add_vi_vv_MODGEN_5_18\
	\BasicCounter_1:add_vi_vv_MODGEN_5_17\
	\BasicCounter_1:add_vi_vv_MODGEN_5_16\
	\BasicCounter_1:add_vi_vv_MODGEN_5_15\
	\BasicCounter_1:add_vi_vv_MODGEN_5_14\
	\BasicCounter_1:add_vi_vv_MODGEN_5_13\
	\BasicCounter_1:add_vi_vv_MODGEN_5_12\
	\BasicCounter_1:add_vi_vv_MODGEN_5_11\
	\BasicCounter_1:add_vi_vv_MODGEN_5_10\
	\BasicCounter_1:add_vi_vv_MODGEN_5_9\
	\BasicCounter_1:add_vi_vv_MODGEN_5_8\
	\BasicCounter_1:add_vi_vv_MODGEN_5_7\

Deleted 170 User equations/components.
Deleted 25 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_PWR_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_OutB_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_InB_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_OutA_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_InA_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_OUT1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_IN1_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:tx_hd_send_break\ to zero
Aliasing \MIDI1_UART:BUART:HalfDuplexSend\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_0\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \MIDI1_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_6\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_5\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_4\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_1\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_OUT2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_IN2_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:Net_61\ to \MIDI1_UART:Net_61\
Aliasing \MIDI2_UART:BUART:tx_hd_send_break\ to zero
Aliasing \MIDI2_UART:BUART:HalfDuplexSend\ to zero
Aliasing \MIDI2_UART:BUART:FinalParityType_1\ to zero
Aliasing \MIDI2_UART:BUART:FinalParityType_0\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \MIDI2_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_6\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_5\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_4\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_1\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing Net_40 to zero
Aliasing Net_38 to tmpOE__SW2_net_0
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \Keys_Notes_1:clk\ to zero
Aliasing \Keys_Notes_1:rst\ to zero
Aliasing \Keys_Notes_2:clk\ to zero
Aliasing \Keys_Notes_2:rst\ to zero
Aliasing \Keys_Notes_3:clk\ to zero
Aliasing \Keys_Notes_3:rst\ to zero
Aliasing \Keys_Notes_4:clk\ to zero
Aliasing \Keys_Notes_4:rst\ to zero
Aliasing tmpOE__DATA_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__CLK_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__TE_net_0 to tmpOE__SW2_net_0
Aliasing \Keys_Notes_5:clk\ to zero
Aliasing \Keys_Notes_5:rst\ to zero
Aliasing \Keys_Notes_6:clk\ to zero
Aliasing \Keys_Notes_6:rst\ to zero
Aliasing \Chords_Notes:clk\ to zero
Aliasing \Chords_Notes:rst\ to zero
Aliasing \Chords_Bass_Notes:clk\ to zero
Aliasing \Chords_Bass_Notes:rst\ to zero
Aliasing \Bass_Notes:clk\ to zero
Aliasing \Bass_Notes:rst\ to zero
Aliasing \Control_Reg_10:clk\ to zero
Aliasing \Control_Reg_10:rst\ to zero
Aliasing \Control_Reg_11:clk\ to zero
Aliasing \Control_Reg_11:rst\ to zero
Aliasing \Chorus_Speed:clk\ to zero
Aliasing \Chorus_Speed:rst\ to zero
Aliasing \Tabs_1:clk\ to zero
Aliasing \Tabs_1:rst\ to zero
Aliasing \Tabs_2:clk\ to zero
Aliasing \Tabs_2:rst\ to zero
Aliasing \Tabs_3:clk\ to zero
Aliasing \Tabs_3:rst\ to zero
Aliasing \Tabs_4:clk\ to zero
Aliasing \Tabs_4:rst\ to zero
Aliasing tmpOE__SW_shift_in_net_0 to tmpOE__SW2_net_0
Aliasing Net_965 to zero
Aliasing \Input_SW_ShiftReg:bSR:final_load\ to zero
Aliasing tmpOE__store_out_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:reset_reg\\D\ to zero
Aliasing Net_680D to zero
Aliasing \MIDI1_UART:BUART:rx_break_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:reset_reg\\D\ to zero
Aliasing Net_691D to zero
Aliasing \MIDI2_UART:BUART:rx_break_status\\D\ to zero
Aliasing \Input_SW_ShiftReg:bSR:load_reg\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_PWR_net_0[23] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_OutB_net_0[30] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_InB_net_0[37] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_OutA_net_0[44] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_InA_net_0[51] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_OUT1_net_0[58] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_IN1_net_0[65] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_682[72] = \MIDI1_UART:BUART:tx_interrupt_out\[91]
Removing Rhs of wire Net_683[74] = \MIDI1_UART:BUART:rx_interrupt_out\[92]
Removing Lhs of wire \MIDI1_UART:Net_61\[75] = Net_355[76]
Removing Lhs of wire \MIDI1_UART:BUART:tx_hd_send_break\[80] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:HalfDuplexSend\[81] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_1\[82] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_0\[83] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_2\[84] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_1\[85] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_0\[86] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark\[87] = zero[2]
Removing Rhs of wire \MIDI1_UART:BUART:tx_bitclk_enable_pre\[96] = \MIDI1_UART:BUART:tx_bitclk_dp\[132]
Removing Lhs of wire \MIDI1_UART:BUART:tx_counter_tc\[142] = \MIDI1_UART:BUART:tx_counter_dp\[133]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_6\[143] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_5\[144] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_4\[145] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_1\[147] = \MIDI1_UART:BUART:tx_fifo_empty\[110]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_3\[149] = \MIDI1_UART:BUART:tx_fifo_notfull\[109]
Removing Lhs of wire \MIDI1_UART:BUART:rx_postpoll\[163] = Net_677[66]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_1\[214] = zero[2]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_2\[215] = \MIDI1_UART:BUART:rx_parity_error_status\[216]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_3\[217] = \MIDI1_UART:BUART:rx_stop_bit_error\[218]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[228] = \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\[277]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[232] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xneq\[299]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_6\[233] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_5\[234] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_4\[235] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_3\[236] = MODIN1_6[237]
Removing Rhs of wire MODIN1_6[237] = \MIDI1_UART:BUART:rx_count_6\[204]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_2\[238] = MODIN1_5[239]
Removing Rhs of wire MODIN1_5[239] = \MIDI1_UART:BUART:rx_count_5\[205]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_1\[240] = MODIN1_4[241]
Removing Rhs of wire MODIN1_4[241] = \MIDI1_UART:BUART:rx_count_4\[206]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_0\[242] = MODIN1_3[243]
Removing Rhs of wire MODIN1_3[243] = \MIDI1_UART:BUART:rx_count_3\[207]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_6\[244] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_5\[245] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_4\[246] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_3\[247] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_2\[248] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_1\[249] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_0\[250] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_6\[251] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_5\[252] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_4\[253] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_3\[254] = MODIN1_6[237]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_2\[255] = MODIN1_5[239]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_1\[256] = MODIN1_4[241]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_0\[257] = MODIN1_3[243]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_6\[258] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_5\[259] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_4\[260] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_3\[261] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_2\[262] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_1\[263] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_0\[264] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:newa_0\[279] = Net_677[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:newb_0\[280] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:dataa_0\[281] = Net_677[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:datab_0\[282] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[283] = Net_677[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[284] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[286] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[287] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[288] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire tmpOE__MIDI_OUT2_net_0[310] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_IN2_net_0[317] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_693[324] = \MIDI2_UART:BUART:tx_interrupt_out\[342]
Removing Rhs of wire Net_694[326] = \MIDI2_UART:BUART:rx_interrupt_out\[343]
Removing Lhs of wire \MIDI2_UART:Net_61\[327] = Net_355[76]
Removing Lhs of wire \MIDI2_UART:BUART:tx_hd_send_break\[331] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:HalfDuplexSend\[332] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_1\[333] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_0\[334] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_2\[335] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_1\[336] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_0\[337] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark\[338] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:tx_bitclk_enable_pre\[347] = \MIDI2_UART:BUART:tx_bitclk_dp\[383]
Removing Lhs of wire \MIDI2_UART:BUART:tx_counter_tc\[393] = \MIDI2_UART:BUART:tx_counter_dp\[384]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_6\[394] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_5\[395] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_4\[396] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_1\[398] = \MIDI2_UART:BUART:tx_fifo_empty\[361]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_3\[400] = \MIDI2_UART:BUART:tx_fifo_notfull\[360]
Removing Lhs of wire \MIDI2_UART:BUART:rx_postpoll\[414] = Net_688[318]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_1\[465] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_2\[466] = \MIDI2_UART:BUART:rx_parity_error_status\[467]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_3\[468] = \MIDI2_UART:BUART:rx_stop_bit_error\[469]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_3\[479] = \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\[528]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[483] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xneq\[550]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_6\[484] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_5\[485] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_4\[486] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_3\[487] = \MIDI2_UART:BUART:sRX:MODIN2_6\[488]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_6\[488] = \MIDI2_UART:BUART:rx_count_6\[455]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_2\[489] = \MIDI2_UART:BUART:sRX:MODIN2_5\[490]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_5\[490] = \MIDI2_UART:BUART:rx_count_5\[456]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_1\[491] = \MIDI2_UART:BUART:sRX:MODIN2_4\[492]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_4\[492] = \MIDI2_UART:BUART:rx_count_4\[457]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_0\[493] = \MIDI2_UART:BUART:sRX:MODIN2_3\[494]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_3\[494] = \MIDI2_UART:BUART:rx_count_3\[458]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_6\[495] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_5\[496] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_4\[497] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_3\[498] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_2\[499] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_1\[500] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_0\[501] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_6\[502] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_5\[503] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_4\[504] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_3\[505] = \MIDI2_UART:BUART:rx_count_6\[455]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_2\[506] = \MIDI2_UART:BUART:rx_count_5\[456]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_1\[507] = \MIDI2_UART:BUART:rx_count_4\[457]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_0\[508] = \MIDI2_UART:BUART:rx_count_3\[458]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_6\[509] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_5\[510] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_4\[511] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_3\[512] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_2\[513] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_1\[514] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_0\[515] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:newa_0\[530] = Net_688[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:newb_0\[531] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:dataa_0\[532] = Net_688[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:datab_0\[533] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[534] = Net_688[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[535] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[537] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[538] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[536]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[539] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[536]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[564] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[571] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_40[692] = zero[2]
Removing Lhs of wire Net_38[693] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_6\[694] = \BasicCounter_1:MODULE_5:g2:a0:s_6\[860]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_5\[696] = \BasicCounter_1:MODULE_5:g2:a0:s_5\[861]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_4\[698] = \BasicCounter_1:MODULE_5:g2:a0:s_4\[862]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_3\[700] = \BasicCounter_1:MODULE_5:g2:a0:s_3\[863]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_2\[702] = \BasicCounter_1:MODULE_5:g2:a0:s_2\[864]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_1\[704] = \BasicCounter_1:MODULE_5:g2:a0:s_1\[865]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_5_0\[706] = \BasicCounter_1:MODULE_5:g2:a0:s_0\[866]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_23\[747] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_22\[748] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_21\[749] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_20\[750] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_19\[751] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_18\[752] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_17\[753] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_16\[754] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_15\[755] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_14\[756] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_13\[757] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_12\[758] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_11\[759] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_10\[760] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_9\[761] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_8\[762] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_7\[763] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_6\[764] = \BasicCounter_1:MODIN3_6\[765]
Removing Lhs of wire \BasicCounter_1:MODIN3_6\[765] = count_6[691]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_5\[766] = \BasicCounter_1:MODIN3_5\[767]
Removing Lhs of wire \BasicCounter_1:MODIN3_5\[767] = count_5[695]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_4\[768] = \BasicCounter_1:MODIN3_4\[769]
Removing Lhs of wire \BasicCounter_1:MODIN3_4\[769] = count_4[697]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_3\[770] = \BasicCounter_1:MODIN3_3\[771]
Removing Lhs of wire \BasicCounter_1:MODIN3_3\[771] = count_3[699]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_2\[772] = \BasicCounter_1:MODIN3_2\[773]
Removing Lhs of wire \BasicCounter_1:MODIN3_2\[773] = count_2[701]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_1\[774] = \BasicCounter_1:MODIN3_1\[775]
Removing Lhs of wire \BasicCounter_1:MODIN3_1\[775] = count_1[703]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_0\[776] = \BasicCounter_1:MODIN3_0\[777]
Removing Lhs of wire \BasicCounter_1:MODIN3_0\[777] = count_0[705]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[904] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[905] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \Keys_Notes_1:clk\[907] = zero[2]
Removing Lhs of wire \Keys_Notes_1:rst\[908] = zero[2]
Removing Rhs of wire Reg1_7[909] = \Keys_Notes_1:control_out_7\[910]
Removing Rhs of wire Reg1_7[909] = \Keys_Notes_1:control_7\[926]
Removing Rhs of wire Reg1_6[911] = \Keys_Notes_1:control_out_6\[912]
Removing Rhs of wire Reg1_6[911] = \Keys_Notes_1:control_6\[927]
Removing Rhs of wire Reg1_5[913] = \Keys_Notes_1:control_out_5\[914]
Removing Rhs of wire Reg1_5[913] = \Keys_Notes_1:control_5\[928]
Removing Rhs of wire Reg1_4[915] = \Keys_Notes_1:control_out_4\[916]
Removing Rhs of wire Reg1_4[915] = \Keys_Notes_1:control_4\[929]
Removing Rhs of wire Reg1_3[917] = \Keys_Notes_1:control_out_3\[918]
Removing Rhs of wire Reg1_3[917] = \Keys_Notes_1:control_3\[930]
Removing Rhs of wire Reg1_2[919] = \Keys_Notes_1:control_out_2\[920]
Removing Rhs of wire Reg1_2[919] = \Keys_Notes_1:control_2\[931]
Removing Rhs of wire Reg1_1[921] = \Keys_Notes_1:control_out_1\[922]
Removing Rhs of wire Reg1_1[921] = \Keys_Notes_1:control_1\[932]
Removing Rhs of wire Reg1_0[923] = \Keys_Notes_1:control_out_0\[924]
Removing Rhs of wire Reg1_0[923] = \Keys_Notes_1:control_0\[933]
Removing Rhs of wire Reg2_7[935] = \Keys_Notes_2:control_out_7\[1074]
Removing Rhs of wire Reg2_7[935] = \Keys_Notes_2:control_7\[1083]
Removing Rhs of wire Reg3_7[936] = \Keys_Notes_3:control_out_7\[1093]
Removing Rhs of wire Reg3_7[936] = \Keys_Notes_3:control_7\[1102]
Removing Rhs of wire Reg4_7[937] = \Keys_Notes_4:control_out_7\[1112]
Removing Rhs of wire Reg4_7[937] = \Keys_Notes_4:control_7\[1121]
Removing Rhs of wire Reg5_7[938] = \Keys_Notes_5:control_out_7\[1153]
Removing Rhs of wire Reg5_7[938] = \Keys_Notes_5:control_7\[1162]
Removing Rhs of wire Reg6_7[939] = \Keys_Notes_6:control_out_7\[1172]
Removing Rhs of wire Reg6_7[939] = \Keys_Notes_6:control_7\[1181]
Removing Rhs of wire Reg7_7[940] = \Chords_Notes:control_out_7\[1191]
Removing Rhs of wire Reg7_7[940] = \Chords_Notes:control_7\[1200]
Removing Rhs of wire Reg8_7[941] = \Chords_Bass_Notes:control_out_7\[1210]
Removing Rhs of wire Reg8_7[941] = \Chords_Bass_Notes:control_7\[1219]
Removing Rhs of wire Reg9_7[942] = \Bass_Notes:control_out_7\[1229]
Removing Rhs of wire Reg9_7[942] = \Bass_Notes:control_7\[1238]
Removing Rhs of wire Reg10_7[943] = \Control_Reg_10:control_out_7\[1248]
Removing Rhs of wire Reg10_7[943] = \Control_Reg_10:control_7\[1257]
Removing Rhs of wire Reg11_7[944] = \Control_Reg_11:control_out_7\[1267]
Removing Rhs of wire Reg11_7[944] = \Control_Reg_11:control_7\[1276]
Removing Rhs of wire Reg12_7[945] = \Chorus_Speed:control_out_7\[1286]
Removing Rhs of wire Reg12_7[945] = \Chorus_Speed:control_7\[1295]
Removing Rhs of wire Reg13_7[946] = \Tabs_1:control_out_7\[1305]
Removing Rhs of wire Reg13_7[946] = \Tabs_1:control_7\[1314]
Removing Rhs of wire Reg14_7[947] = \Tabs_2:control_out_7\[1324]
Removing Rhs of wire Reg14_7[947] = \Tabs_2:control_7\[1333]
Removing Rhs of wire Reg15_7[948] = \Tabs_3:control_out_7\[1343]
Removing Rhs of wire Reg15_7[948] = \Tabs_3:control_7\[1352]
Removing Rhs of wire Reg16_7[949] = \Tabs_4:control_out_7\[1362]
Removing Rhs of wire Reg16_7[949] = \Tabs_4:control_7\[1371]
Removing Rhs of wire Reg2_6[951] = \Keys_Notes_2:control_out_6\[1075]
Removing Rhs of wire Reg2_6[951] = \Keys_Notes_2:control_6\[1084]
Removing Rhs of wire Reg3_6[952] = \Keys_Notes_3:control_out_6\[1094]
Removing Rhs of wire Reg3_6[952] = \Keys_Notes_3:control_6\[1103]
Removing Rhs of wire Reg4_6[953] = \Keys_Notes_4:control_out_6\[1113]
Removing Rhs of wire Reg4_6[953] = \Keys_Notes_4:control_6\[1122]
Removing Rhs of wire Reg5_6[954] = \Keys_Notes_5:control_out_6\[1154]
Removing Rhs of wire Reg5_6[954] = \Keys_Notes_5:control_6\[1163]
Removing Rhs of wire Reg6_6[955] = \Keys_Notes_6:control_out_6\[1173]
Removing Rhs of wire Reg6_6[955] = \Keys_Notes_6:control_6\[1182]
Removing Rhs of wire Reg7_6[956] = \Chords_Notes:control_out_6\[1192]
Removing Rhs of wire Reg7_6[956] = \Chords_Notes:control_6\[1201]
Removing Rhs of wire Reg8_6[957] = \Chords_Bass_Notes:control_out_6\[1211]
Removing Rhs of wire Reg8_6[957] = \Chords_Bass_Notes:control_6\[1220]
Removing Rhs of wire Reg9_6[958] = \Bass_Notes:control_out_6\[1230]
Removing Rhs of wire Reg9_6[958] = \Bass_Notes:control_6\[1239]
Removing Rhs of wire Reg10_6[959] = \Control_Reg_10:control_out_6\[1249]
Removing Rhs of wire Reg10_6[959] = \Control_Reg_10:control_6\[1258]
Removing Rhs of wire Reg11_6[960] = \Control_Reg_11:control_out_6\[1268]
Removing Rhs of wire Reg11_6[960] = \Control_Reg_11:control_6\[1277]
Removing Rhs of wire Reg12_6[961] = \Chorus_Speed:control_out_6\[1287]
Removing Rhs of wire Reg12_6[961] = \Chorus_Speed:control_6\[1296]
Removing Rhs of wire Reg13_6[962] = \Tabs_1:control_out_6\[1306]
Removing Rhs of wire Reg13_6[962] = \Tabs_1:control_6\[1315]
Removing Rhs of wire Reg14_6[963] = \Tabs_2:control_out_6\[1325]
Removing Rhs of wire Reg14_6[963] = \Tabs_2:control_6\[1334]
Removing Rhs of wire Reg15_6[964] = \Tabs_3:control_out_6\[1344]
Removing Rhs of wire Reg15_6[964] = \Tabs_3:control_6\[1353]
Removing Rhs of wire Reg16_6[965] = \Tabs_4:control_out_6\[1363]
Removing Rhs of wire Reg16_6[965] = \Tabs_4:control_6\[1372]
Removing Rhs of wire Reg2_5[967] = \Keys_Notes_2:control_out_5\[1076]
Removing Rhs of wire Reg2_5[967] = \Keys_Notes_2:control_5\[1085]
Removing Rhs of wire Reg3_5[968] = \Keys_Notes_3:control_out_5\[1095]
Removing Rhs of wire Reg3_5[968] = \Keys_Notes_3:control_5\[1104]
Removing Rhs of wire Reg4_5[969] = \Keys_Notes_4:control_out_5\[1114]
Removing Rhs of wire Reg4_5[969] = \Keys_Notes_4:control_5\[1123]
Removing Rhs of wire Reg5_5[970] = \Keys_Notes_5:control_out_5\[1155]
Removing Rhs of wire Reg5_5[970] = \Keys_Notes_5:control_5\[1164]
Removing Rhs of wire Reg6_5[971] = \Keys_Notes_6:control_out_5\[1174]
Removing Rhs of wire Reg6_5[971] = \Keys_Notes_6:control_5\[1183]
Removing Rhs of wire Reg7_5[972] = \Chords_Notes:control_out_5\[1193]
Removing Rhs of wire Reg7_5[972] = \Chords_Notes:control_5\[1202]
Removing Rhs of wire Reg8_5[973] = \Chords_Bass_Notes:control_out_5\[1212]
Removing Rhs of wire Reg8_5[973] = \Chords_Bass_Notes:control_5\[1221]
Removing Rhs of wire Reg9_5[974] = \Bass_Notes:control_out_5\[1231]
Removing Rhs of wire Reg9_5[974] = \Bass_Notes:control_5\[1240]
Removing Rhs of wire Reg10_5[975] = \Control_Reg_10:control_out_5\[1250]
Removing Rhs of wire Reg10_5[975] = \Control_Reg_10:control_5\[1259]
Removing Rhs of wire Reg11_5[976] = \Control_Reg_11:control_out_5\[1269]
Removing Rhs of wire Reg11_5[976] = \Control_Reg_11:control_5\[1278]
Removing Rhs of wire Reg12_5[977] = \Chorus_Speed:control_out_5\[1288]
Removing Rhs of wire Reg12_5[977] = \Chorus_Speed:control_5\[1297]
Removing Rhs of wire Reg13_5[978] = \Tabs_1:control_out_5\[1307]
Removing Rhs of wire Reg13_5[978] = \Tabs_1:control_5\[1316]
Removing Rhs of wire Reg14_5[979] = \Tabs_2:control_out_5\[1326]
Removing Rhs of wire Reg14_5[979] = \Tabs_2:control_5\[1335]
Removing Rhs of wire Reg15_5[980] = \Tabs_3:control_out_5\[1345]
Removing Rhs of wire Reg15_5[980] = \Tabs_3:control_5\[1354]
Removing Rhs of wire Reg16_5[981] = \Tabs_4:control_out_5\[1364]
Removing Rhs of wire Reg16_5[981] = \Tabs_4:control_5\[1373]
Removing Rhs of wire Reg2_4[983] = \Keys_Notes_2:control_out_4\[1077]
Removing Rhs of wire Reg2_4[983] = \Keys_Notes_2:control_4\[1086]
Removing Rhs of wire Reg3_4[984] = \Keys_Notes_3:control_out_4\[1096]
Removing Rhs of wire Reg3_4[984] = \Keys_Notes_3:control_4\[1105]
Removing Rhs of wire Reg4_4[985] = \Keys_Notes_4:control_out_4\[1115]
Removing Rhs of wire Reg4_4[985] = \Keys_Notes_4:control_4\[1124]
Removing Rhs of wire Reg5_4[986] = \Keys_Notes_5:control_out_4\[1156]
Removing Rhs of wire Reg5_4[986] = \Keys_Notes_5:control_4\[1165]
Removing Rhs of wire Reg6_4[987] = \Keys_Notes_6:control_out_4\[1175]
Removing Rhs of wire Reg6_4[987] = \Keys_Notes_6:control_4\[1184]
Removing Rhs of wire Reg7_4[988] = \Chords_Notes:control_out_4\[1194]
Removing Rhs of wire Reg7_4[988] = \Chords_Notes:control_4\[1203]
Removing Rhs of wire Reg8_4[989] = \Chords_Bass_Notes:control_out_4\[1213]
Removing Rhs of wire Reg8_4[989] = \Chords_Bass_Notes:control_4\[1222]
Removing Rhs of wire Reg9_4[990] = \Bass_Notes:control_out_4\[1232]
Removing Rhs of wire Reg9_4[990] = \Bass_Notes:control_4\[1241]
Removing Rhs of wire Reg10_4[991] = \Control_Reg_10:control_out_4\[1251]
Removing Rhs of wire Reg10_4[991] = \Control_Reg_10:control_4\[1260]
Removing Rhs of wire Reg11_4[992] = \Control_Reg_11:control_out_4\[1270]
Removing Rhs of wire Reg11_4[992] = \Control_Reg_11:control_4\[1279]
Removing Rhs of wire Reg12_4[993] = \Chorus_Speed:control_out_4\[1289]
Removing Rhs of wire Reg12_4[993] = \Chorus_Speed:control_4\[1298]
Removing Rhs of wire Reg13_4[994] = \Tabs_1:control_out_4\[1308]
Removing Rhs of wire Reg13_4[994] = \Tabs_1:control_4\[1317]
Removing Rhs of wire Reg14_4[995] = \Tabs_2:control_out_4\[1327]
Removing Rhs of wire Reg14_4[995] = \Tabs_2:control_4\[1336]
Removing Rhs of wire Reg15_4[996] = \Tabs_3:control_out_4\[1346]
Removing Rhs of wire Reg15_4[996] = \Tabs_3:control_4\[1355]
Removing Rhs of wire Reg16_4[997] = \Tabs_4:control_out_4\[1365]
Removing Rhs of wire Reg16_4[997] = \Tabs_4:control_4\[1374]
Removing Rhs of wire Reg2_3[999] = \Keys_Notes_2:control_out_3\[1078]
Removing Rhs of wire Reg2_3[999] = \Keys_Notes_2:control_3\[1087]
Removing Rhs of wire Reg3_3[1000] = \Keys_Notes_3:control_out_3\[1097]
Removing Rhs of wire Reg3_3[1000] = \Keys_Notes_3:control_3\[1106]
Removing Rhs of wire Reg4_3[1001] = \Keys_Notes_4:control_out_3\[1116]
Removing Rhs of wire Reg4_3[1001] = \Keys_Notes_4:control_3\[1125]
Removing Rhs of wire Reg5_3[1002] = \Keys_Notes_5:control_out_3\[1157]
Removing Rhs of wire Reg5_3[1002] = \Keys_Notes_5:control_3\[1166]
Removing Rhs of wire Reg6_3[1003] = \Keys_Notes_6:control_out_3\[1176]
Removing Rhs of wire Reg6_3[1003] = \Keys_Notes_6:control_3\[1185]
Removing Rhs of wire Reg7_3[1004] = \Chords_Notes:control_out_3\[1195]
Removing Rhs of wire Reg7_3[1004] = \Chords_Notes:control_3\[1204]
Removing Rhs of wire Reg8_3[1005] = \Chords_Bass_Notes:control_out_3\[1214]
Removing Rhs of wire Reg8_3[1005] = \Chords_Bass_Notes:control_3\[1223]
Removing Rhs of wire Reg9_3[1006] = \Bass_Notes:control_out_3\[1233]
Removing Rhs of wire Reg9_3[1006] = \Bass_Notes:control_3\[1242]
Removing Rhs of wire Reg10_3[1007] = \Control_Reg_10:control_out_3\[1252]
Removing Rhs of wire Reg10_3[1007] = \Control_Reg_10:control_3\[1261]
Removing Rhs of wire Reg11_3[1008] = \Control_Reg_11:control_out_3\[1271]
Removing Rhs of wire Reg11_3[1008] = \Control_Reg_11:control_3\[1280]
Removing Rhs of wire Reg12_3[1009] = \Chorus_Speed:control_out_3\[1290]
Removing Rhs of wire Reg12_3[1009] = \Chorus_Speed:control_3\[1299]
Removing Rhs of wire Reg13_3[1010] = \Tabs_1:control_out_3\[1309]
Removing Rhs of wire Reg13_3[1010] = \Tabs_1:control_3\[1318]
Removing Rhs of wire Reg14_3[1011] = \Tabs_2:control_out_3\[1328]
Removing Rhs of wire Reg14_3[1011] = \Tabs_2:control_3\[1337]
Removing Rhs of wire Reg15_3[1012] = \Tabs_3:control_out_3\[1347]
Removing Rhs of wire Reg15_3[1012] = \Tabs_3:control_3\[1356]
Removing Rhs of wire Reg16_3[1013] = \Tabs_4:control_out_3\[1366]
Removing Rhs of wire Reg16_3[1013] = \Tabs_4:control_3\[1375]
Removing Rhs of wire Reg2_2[1015] = \Keys_Notes_2:control_out_2\[1079]
Removing Rhs of wire Reg2_2[1015] = \Keys_Notes_2:control_2\[1088]
Removing Rhs of wire Reg3_2[1016] = \Keys_Notes_3:control_out_2\[1098]
Removing Rhs of wire Reg3_2[1016] = \Keys_Notes_3:control_2\[1107]
Removing Rhs of wire Reg4_2[1017] = \Keys_Notes_4:control_out_2\[1117]
Removing Rhs of wire Reg4_2[1017] = \Keys_Notes_4:control_2\[1126]
Removing Rhs of wire Reg5_2[1018] = \Keys_Notes_5:control_out_2\[1158]
Removing Rhs of wire Reg5_2[1018] = \Keys_Notes_5:control_2\[1167]
Removing Rhs of wire Reg6_2[1019] = \Keys_Notes_6:control_out_2\[1177]
Removing Rhs of wire Reg6_2[1019] = \Keys_Notes_6:control_2\[1186]
Removing Rhs of wire Reg7_2[1020] = \Chords_Notes:control_out_2\[1196]
Removing Rhs of wire Reg7_2[1020] = \Chords_Notes:control_2\[1205]
Removing Rhs of wire Reg8_2[1021] = \Chords_Bass_Notes:control_out_2\[1215]
Removing Rhs of wire Reg8_2[1021] = \Chords_Bass_Notes:control_2\[1224]
Removing Rhs of wire Reg9_2[1022] = \Bass_Notes:control_out_2\[1234]
Removing Rhs of wire Reg9_2[1022] = \Bass_Notes:control_2\[1243]
Removing Rhs of wire Reg10_2[1023] = \Control_Reg_10:control_out_2\[1253]
Removing Rhs of wire Reg10_2[1023] = \Control_Reg_10:control_2\[1262]
Removing Rhs of wire Reg11_2[1024] = \Control_Reg_11:control_out_2\[1272]
Removing Rhs of wire Reg11_2[1024] = \Control_Reg_11:control_2\[1281]
Removing Rhs of wire Reg12_2[1025] = \Chorus_Speed:control_out_2\[1291]
Removing Rhs of wire Reg12_2[1025] = \Chorus_Speed:control_2\[1300]
Removing Rhs of wire Reg13_2[1026] = \Tabs_1:control_out_2\[1310]
Removing Rhs of wire Reg13_2[1026] = \Tabs_1:control_2\[1319]
Removing Rhs of wire Reg14_2[1027] = \Tabs_2:control_out_2\[1329]
Removing Rhs of wire Reg14_2[1027] = \Tabs_2:control_2\[1338]
Removing Rhs of wire Reg15_2[1028] = \Tabs_3:control_out_2\[1348]
Removing Rhs of wire Reg15_2[1028] = \Tabs_3:control_2\[1357]
Removing Rhs of wire Reg16_2[1029] = \Tabs_4:control_out_2\[1367]
Removing Rhs of wire Reg16_2[1029] = \Tabs_4:control_2\[1376]
Removing Rhs of wire Reg2_1[1031] = \Keys_Notes_2:control_out_1\[1080]
Removing Rhs of wire Reg2_1[1031] = \Keys_Notes_2:control_1\[1089]
Removing Rhs of wire Reg3_1[1032] = \Keys_Notes_3:control_out_1\[1099]
Removing Rhs of wire Reg3_1[1032] = \Keys_Notes_3:control_1\[1108]
Removing Rhs of wire Reg4_1[1033] = \Keys_Notes_4:control_out_1\[1118]
Removing Rhs of wire Reg4_1[1033] = \Keys_Notes_4:control_1\[1127]
Removing Rhs of wire Reg5_1[1034] = \Keys_Notes_5:control_out_1\[1159]
Removing Rhs of wire Reg5_1[1034] = \Keys_Notes_5:control_1\[1168]
Removing Rhs of wire Reg6_1[1035] = \Keys_Notes_6:control_out_1\[1178]
Removing Rhs of wire Reg6_1[1035] = \Keys_Notes_6:control_1\[1187]
Removing Rhs of wire Reg7_1[1036] = \Chords_Notes:control_out_1\[1197]
Removing Rhs of wire Reg7_1[1036] = \Chords_Notes:control_1\[1206]
Removing Rhs of wire Reg8_1[1037] = \Chords_Bass_Notes:control_out_1\[1216]
Removing Rhs of wire Reg8_1[1037] = \Chords_Bass_Notes:control_1\[1225]
Removing Rhs of wire Reg9_1[1038] = \Bass_Notes:control_out_1\[1235]
Removing Rhs of wire Reg9_1[1038] = \Bass_Notes:control_1\[1244]
Removing Rhs of wire Reg10_1[1039] = \Control_Reg_10:control_out_1\[1254]
Removing Rhs of wire Reg10_1[1039] = \Control_Reg_10:control_1\[1263]
Removing Rhs of wire Reg11_1[1040] = \Control_Reg_11:control_out_1\[1273]
Removing Rhs of wire Reg11_1[1040] = \Control_Reg_11:control_1\[1282]
Removing Rhs of wire Reg12_1[1041] = \Chorus_Speed:control_out_1\[1292]
Removing Rhs of wire Reg12_1[1041] = \Chorus_Speed:control_1\[1301]
Removing Rhs of wire Reg13_1[1042] = \Tabs_1:control_out_1\[1311]
Removing Rhs of wire Reg13_1[1042] = \Tabs_1:control_1\[1320]
Removing Rhs of wire Reg14_1[1043] = \Tabs_2:control_out_1\[1330]
Removing Rhs of wire Reg14_1[1043] = \Tabs_2:control_1\[1339]
Removing Rhs of wire Reg15_1[1044] = \Tabs_3:control_out_1\[1349]
Removing Rhs of wire Reg15_1[1044] = \Tabs_3:control_1\[1358]
Removing Rhs of wire Reg16_1[1045] = \Tabs_4:control_out_1\[1368]
Removing Rhs of wire Reg16_1[1045] = \Tabs_4:control_1\[1377]
Removing Rhs of wire Reg2_0[1047] = \Keys_Notes_2:control_out_0\[1081]
Removing Rhs of wire Reg2_0[1047] = \Keys_Notes_2:control_0\[1090]
Removing Rhs of wire Reg3_0[1048] = \Keys_Notes_3:control_out_0\[1100]
Removing Rhs of wire Reg3_0[1048] = \Keys_Notes_3:control_0\[1109]
Removing Rhs of wire Reg4_0[1049] = \Keys_Notes_4:control_out_0\[1119]
Removing Rhs of wire Reg4_0[1049] = \Keys_Notes_4:control_0\[1128]
Removing Rhs of wire Reg5_0[1050] = \Keys_Notes_5:control_out_0\[1160]
Removing Rhs of wire Reg5_0[1050] = \Keys_Notes_5:control_0\[1169]
Removing Rhs of wire Reg6_0[1051] = \Keys_Notes_6:control_out_0\[1179]
Removing Rhs of wire Reg6_0[1051] = \Keys_Notes_6:control_0\[1188]
Removing Rhs of wire Reg7_0[1052] = \Chords_Notes:control_out_0\[1198]
Removing Rhs of wire Reg7_0[1052] = \Chords_Notes:control_0\[1207]
Removing Rhs of wire Reg8_0[1053] = \Chords_Bass_Notes:control_out_0\[1217]
Removing Rhs of wire Reg8_0[1053] = \Chords_Bass_Notes:control_0\[1226]
Removing Rhs of wire Reg9_0[1054] = \Bass_Notes:control_out_0\[1236]
Removing Rhs of wire Reg9_0[1054] = \Bass_Notes:control_0\[1245]
Removing Rhs of wire Reg10_0[1055] = \Control_Reg_10:control_out_0\[1255]
Removing Rhs of wire Reg10_0[1055] = \Control_Reg_10:control_0\[1264]
Removing Rhs of wire Reg11_0[1056] = \Control_Reg_11:control_out_0\[1274]
Removing Rhs of wire Reg11_0[1056] = \Control_Reg_11:control_0\[1283]
Removing Rhs of wire Reg12_0[1057] = \Chorus_Speed:control_out_0\[1293]
Removing Rhs of wire Reg12_0[1057] = \Chorus_Speed:control_0\[1302]
Removing Rhs of wire Reg13_0[1058] = \Tabs_1:control_out_0\[1312]
Removing Rhs of wire Reg13_0[1058] = \Tabs_1:control_0\[1321]
Removing Rhs of wire Reg14_0[1059] = \Tabs_2:control_out_0\[1331]
Removing Rhs of wire Reg14_0[1059] = \Tabs_2:control_0\[1340]
Removing Rhs of wire Reg15_0[1060] = \Tabs_3:control_out_0\[1350]
Removing Rhs of wire Reg15_0[1060] = \Tabs_3:control_0\[1359]
Removing Rhs of wire Reg16_0[1061] = \Tabs_4:control_out_0\[1369]
Removing Rhs of wire Reg16_0[1061] = \Tabs_4:control_0\[1378]
Removing Rhs of wire matrix_reg_7[1062] = \mux_1:tmp__mux_1_reg_7\[934]
Removing Rhs of wire matrix_reg_6[1063] = \mux_1:tmp__mux_1_reg_6\[950]
Removing Rhs of wire matrix_reg_5[1064] = \mux_1:tmp__mux_1_reg_5\[966]
Removing Rhs of wire matrix_reg_4[1065] = \mux_1:tmp__mux_1_reg_4\[982]
Removing Rhs of wire matrix_reg_3[1066] = \mux_1:tmp__mux_1_reg_3\[998]
Removing Rhs of wire matrix_reg_2[1067] = \mux_1:tmp__mux_1_reg_2\[1014]
Removing Rhs of wire matrix_reg_1[1068] = \mux_1:tmp__mux_1_reg_1\[1030]
Removing Rhs of wire matrix_reg_0[1069] = \mux_1:tmp__mux_1_reg_0\[1046]
Removing Rhs of wire Net_333[1071] = \mux_2:tmp__mux_2_reg\[1070]
Removing Lhs of wire \Keys_Notes_2:clk\[1072] = zero[2]
Removing Lhs of wire \Keys_Notes_2:rst\[1073] = zero[2]
Removing Lhs of wire \Keys_Notes_3:clk\[1091] = zero[2]
Removing Lhs of wire \Keys_Notes_3:rst\[1092] = zero[2]
Removing Lhs of wire \Keys_Notes_4:clk\[1110] = zero[2]
Removing Lhs of wire \Keys_Notes_4:rst\[1111] = zero[2]
Removing Lhs of wire tmpOE__DATA_net_0[1131] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__CLK_net_0[1138] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__TE_net_0[1145] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \Keys_Notes_5:clk\[1151] = zero[2]
Removing Lhs of wire \Keys_Notes_5:rst\[1152] = zero[2]
Removing Lhs of wire \Keys_Notes_6:clk\[1170] = zero[2]
Removing Lhs of wire \Keys_Notes_6:rst\[1171] = zero[2]
Removing Lhs of wire \Chords_Notes:clk\[1189] = zero[2]
Removing Lhs of wire \Chords_Notes:rst\[1190] = zero[2]
Removing Lhs of wire \Chords_Bass_Notes:clk\[1208] = zero[2]
Removing Lhs of wire \Chords_Bass_Notes:rst\[1209] = zero[2]
Removing Lhs of wire \Bass_Notes:clk\[1227] = zero[2]
Removing Lhs of wire \Bass_Notes:rst\[1228] = zero[2]
Removing Lhs of wire \Control_Reg_10:clk\[1246] = zero[2]
Removing Lhs of wire \Control_Reg_10:rst\[1247] = zero[2]
Removing Lhs of wire \Control_Reg_11:clk\[1265] = zero[2]
Removing Lhs of wire \Control_Reg_11:rst\[1266] = zero[2]
Removing Lhs of wire \Chorus_Speed:clk\[1284] = zero[2]
Removing Lhs of wire \Chorus_Speed:rst\[1285] = zero[2]
Removing Lhs of wire \Tabs_1:clk\[1303] = zero[2]
Removing Lhs of wire \Tabs_1:rst\[1304] = zero[2]
Removing Lhs of wire \Tabs_2:clk\[1322] = zero[2]
Removing Lhs of wire \Tabs_2:rst\[1323] = zero[2]
Removing Lhs of wire \Tabs_3:clk\[1341] = zero[2]
Removing Lhs of wire \Tabs_3:rst\[1342] = zero[2]
Removing Lhs of wire \Tabs_4:clk\[1360] = zero[2]
Removing Lhs of wire \Tabs_4:rst\[1361] = zero[2]
Removing Lhs of wire tmpOE__SW_shift_in_net_0[1382] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_965[1387] = zero[2]
Removing Lhs of wire \Input_SW_ShiftReg:Net_350\[1388] = Net_961[1383]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:ctrl_clk_enable\[1391] = \Input_SW_ShiftReg:bSR:control_0\[1392]
Removing Lhs of wire \Input_SW_ShiftReg:bSR:status_2\[1404] = zero[2]
Removing Lhs of wire \Input_SW_ShiftReg:bSR:status_0\[1405] = zero[2]
Removing Lhs of wire \Input_SW_ShiftReg:bSR:final_load\[1406] = zero[2]
Removing Lhs of wire \Input_SW_ShiftReg:bSR:status_1\[1407] = store[1380]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_3\[1408] = \Input_SW_ShiftReg:bSR:f0_blk_stat_final\[1409]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_3\[1408] = \Input_SW_ShiftReg:bSR:f0_blk_stat_32_3\[1419]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_4\[1410] = \Input_SW_ShiftReg:bSR:f0_bus_stat_final\[1411]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_4\[1410] = \Input_SW_ShiftReg:bSR:f0_bus_stat_32_3\[1420]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_5\[1412] = \Input_SW_ShiftReg:bSR:f1_blk_stat_final\[1413]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_5\[1412] = \Input_SW_ShiftReg:bSR:f1_blk_stat_32_3\[1421]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_6\[1414] = \Input_SW_ShiftReg:bSR:f1_bus_stat_final\[1415]
Removing Rhs of wire \Input_SW_ShiftReg:bSR:status_6\[1414] = \Input_SW_ShiftReg:bSR:f1_bus_stat_32_3\[1422]
Removing Lhs of wire tmpOE__store_out_net_0[1598] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg\\D\[1603] = zero[2]
Removing Lhs of wire Net_680D[1608] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_bitclk\\D\[1618] = \MIDI1_UART:BUART:rx_bitclk_pre\[198]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_pre\\D\[1625] = \MIDI1_UART:BUART:rx_parity_error_pre\[226]
Removing Lhs of wire \MIDI1_UART:BUART:rx_break_status\\D\[1626] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:reset_reg\\D\[1630] = zero[2]
Removing Lhs of wire Net_691D[1635] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_bitclk\\D\[1645] = \MIDI2_UART:BUART:rx_bitclk_pre\[449]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_pre\\D\[1652] = \MIDI2_UART:BUART:rx_parity_error_pre\[477]
Removing Lhs of wire \MIDI2_UART:BUART:rx_break_status\\D\[1653] = zero[2]
Removing Lhs of wire \Input_SW_ShiftReg:bSR:load_reg\\D\[1664] = zero[2]

------------------------------------------------------
Aliased 0 equations, 513 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_673' (cost = 0):
Net_673 <= (not \MIDI2_UART:BUART:txn\);

Note:  Expanding virtual equation for 'Net_675' (cost = 0):
Net_675 <= (not \MIDI1_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI1_UART:BUART:rx_addressmatch\ <= (\MIDI1_UART:BUART:rx_addressmatch2\
	OR \MIDI1_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_677 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_677 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_677 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_677 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI2_UART:BUART:rx_addressmatch\ <= (\MIDI2_UART:BUART:rx_addressmatch2\
	OR \MIDI2_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI2_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI2_UART:BUART:rx_count_2\ and not \MIDI2_UART:BUART:rx_count_1\ and not \MIDI2_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_4\)
	OR (not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_4\)
	OR (not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_688 and not \MIDI2_UART:BUART:rx_parity_bit\)
	OR (Net_688 and \MIDI2_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_688 and not \MIDI2_UART:BUART:rx_parity_bit\)
	OR (Net_688 and \MIDI2_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (count_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:s_0\ <= (not count_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'matrix_reg_7' (cost = 16):
matrix_reg_7 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_7)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_7)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_7)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_7)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_7)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_7)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_7)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_7)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_7)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_7)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_7)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_7)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_7)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_7)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_7)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_7));

Note:  Expanding virtual equation for 'matrix_reg_6' (cost = 16):
matrix_reg_6 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_6)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_6)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_6)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_6)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_6)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_6)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_6)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_6)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_6)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_6)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_6)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_6)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_6)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_6)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_6)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_6));

Note:  Expanding virtual equation for 'matrix_reg_5' (cost = 16):
matrix_reg_5 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_5)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_5)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_5)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_5)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_5)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_5)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_5)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_5)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_5)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_5)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_5)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_5)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_5)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_5)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_5)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_5));

Note:  Expanding virtual equation for 'matrix_reg_4' (cost = 16):
matrix_reg_4 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_4)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_4)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_4)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_4)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_4)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_4)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_4)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_4)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_4)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_4)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_4)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_4)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_4)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_4)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_4)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_4));

Note:  Expanding virtual equation for 'matrix_reg_3' (cost = 16):
matrix_reg_3 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_3)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_3)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_3)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_3)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_3)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_3)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_3)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_3)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_3)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_3)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_3)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_3)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_3)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_3)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_3)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_3));

Note:  Expanding virtual equation for 'matrix_reg_2' (cost = 16):
matrix_reg_2 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_2)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_2)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_2)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_2)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_2)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_2)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_2)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_2)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_2)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_2)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_2)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_2)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_2)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_2)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_2)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_2));

Note:  Expanding virtual equation for 'matrix_reg_1' (cost = 16):
matrix_reg_1 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_1)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_1)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_1)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_1)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_1)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_1)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_1)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_1)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_1)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_1)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_1)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_1)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_1)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_1)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_1)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_1));

Note:  Expanding virtual equation for 'matrix_reg_0' (cost = 16):
matrix_reg_0 <= ((count_6 and count_5 and count_4 and count_3 and Reg16_0)
	OR (not count_3 and count_6 and count_5 and count_4 and Reg15_0)
	OR (not count_4 and count_6 and count_5 and count_3 and Reg14_0)
	OR (not count_4 and not count_3 and count_6 and count_5 and Reg13_0)
	OR (not count_5 and count_6 and count_4 and count_3 and Reg12_0)
	OR (not count_5 and not count_3 and count_6 and count_4 and Reg11_0)
	OR (not count_5 and not count_4 and count_6 and count_3 and Reg10_0)
	OR (not count_5 and not count_4 and not count_3 and count_6 and Reg9_0)
	OR (not count_6 and count_5 and count_4 and count_3 and Reg8_0)
	OR (not count_6 and not count_3 and count_5 and count_4 and Reg7_0)
	OR (not count_6 and not count_4 and count_5 and count_3 and Reg6_0)
	OR (not count_6 and not count_4 and not count_3 and count_5 and Reg5_0)
	OR (not count_6 and not count_5 and count_4 and count_3 and Reg4_0)
	OR (not count_6 and not count_5 and not count_3 and count_4 and Reg3_0)
	OR (not count_6 and not count_5 and not count_4 and count_3 and Reg2_0)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and Reg1_0));

Note:  Virtual signal Net_333 with ( cost: 128 or cost_inv: 128)  > 90 or with size: 128 > 102 has been made a (soft) node.
Net_333 <= ((not count_2 and not count_1 and not count_0 and count_6 and count_5 and count_4 and count_3 and Reg16_0)
	OR (not count_3 and not count_2 and not count_1 and not count_0 and count_6 and count_5 and count_4 and Reg15_0)
	OR (not count_4 and not count_2 and not count_1 and not count_0 and count_6 and count_5 and count_3 and Reg14_0)
	OR (not count_4 and not count_3 and not count_2 and not count_1 and not count_0 and count_6 and count_5 and Reg13_0)
	OR (not count_5 and not count_2 and not count_1 and not count_0 and count_6 and count_4 and count_3 and Reg12_0)
	OR (not count_5 and not count_3 and not count_2 and not count_1 and not count_0 and count_6 and count_4 and Reg11_0)
	OR (not count_5 and not count_4 and not count_2 and not count_1 and not count_0 and count_6 and count_3 and Reg10_0)
	OR (not count_5 and not count_4 and not count_3 and not count_2 and not count_1 and not count_0 and count_6 and Reg9_0)
	OR (not count_6 and not count_2 and not count_1 and not count_0 and count_5 and count_4 and count_3 and Reg8_0)
	OR (not count_6 and not count_3 and not count_2 and not count_1 and not count_0 and count_5 and count_4 and Reg7_0)
	OR (not count_6 and not count_4 and not count_2 and not count_1 and not count_0 and count_5 and count_3 and Reg6_0)
	OR (not count_6 and not count_4 and not count_3 and not count_2 and not count_1 and not count_0 and count_5 and Reg5_0)
	OR (not count_6 and not count_5 and not count_2 and not count_1 and not count_0 and count_4 and count_3 and Reg4_0)
	OR (not count_6 and not count_5 and not count_3 and not count_2 and not count_1 and not count_0 and count_4 and Reg3_0)
	OR (not count_6 and not count_5 and not count_4 and not count_2 and not count_1 and not count_0 and count_3 and Reg2_0)
	OR (not count_2 and not count_1 and count_6 and count_5 and count_4 and count_3 and count_0 and Reg16_1)
	OR (not count_3 and not count_2 and not count_1 and count_6 and count_5 and count_4 and count_0 and Reg15_1)
	OR (not count_4 and not count_2 and not count_1 and count_6 and count_5 and count_3 and count_0 and Reg14_1)
	OR (not count_4 and not count_3 and not count_2 and not count_1 and count_6 and count_5 and count_0 and Reg13_1)
	OR (not count_5 and not count_2 and not count_1 and count_6 and count_4 and count_3 and count_0 and Reg12_1)
	OR (not count_5 and not count_3 and not count_2 and not count_1 and count_6 and count_4 and count_0 and Reg11_1)
	OR (not count_5 and not count_4 and not count_2 and not count_1 and count_6 and count_3 and count_0 and Reg10_1)
	OR (not count_5 and not count_4 and not count_3 and not count_2 and not count_1 and count_6 and count_0 and Reg9_1)
	OR (not count_6 and not count_2 and not count_1 and count_5 and count_4 and count_3 and count_0 and Reg8_1)
	OR (not count_6 and not count_3 and not count_2 and not count_1 and count_5 and count_4 and count_0 and Reg7_1)
	OR (not count_6 and not count_4 and not count_2 and not count_1 and count_5 and count_3 and count_0 and Reg6_1)
	OR (not count_6 and not count_4 and not count_3 and not count_2 and not count_1 and count_5 and count_0 and Reg5_1)
	OR (not count_6 and not count_5 and not count_2 and not count_1 and count_4 and count_3 and count_0 and Reg4_1)
	OR (not count_6 and not count_5 and not count_3 and not count_2 and not count_1 and count_4 and count_0 and Reg3_1)
	OR (not count_6 and not count_5 and not count_4 and not count_2 and not count_1 and count_3 and count_0 and Reg2_1)
	OR (not count_2 and not count_0 and count_6 and count_5 and count_4 and count_3 and count_1 and Reg16_2)
	OR (not count_3 and not count_2 and not count_0 and count_6 and count_5 and count_4 and count_1 and Reg15_2)
	OR (not count_4 and not count_2 and not count_0 and count_6 and count_5 and count_3 and count_1 and Reg14_2)
	OR (not count_4 and not count_3 and not count_2 and not count_0 and count_6 and count_5 and count_1 and Reg13_2)
	OR (not count_5 and not count_2 and not count_0 and count_6 and count_4 and count_3 and count_1 and Reg12_2)
	OR (not count_5 and not count_3 and not count_2 and not count_0 and count_6 and count_4 and count_1 and Reg11_2)
	OR (not count_5 and not count_4 and not count_2 and not count_0 and count_6 and count_3 and count_1 and Reg10_2)
	OR (not count_5 and not count_4 and not count_3 and not count_2 and not count_0 and count_6 and count_1 and Reg9_2)
	OR (not count_6 and not count_2 and not count_0 and count_5 and count_4 and count_3 and count_1 and Reg8_2)
	OR (not count_6 and not count_3 and not count_2 and not count_0 and count_5 and count_4 and count_1 and Reg7_2)
	OR (not count_6 and not count_4 and not count_2 and not count_0 and count_5 and count_3 and count_1 and Reg6_2)
	OR (not count_6 and not count_4 and not count_3 and not count_2 and not count_0 and count_5 and count_1 and Reg5_2)
	OR (not count_6 and not count_5 and not count_2 and not count_0 and count_4 and count_3 and count_1 and Reg4_2)
	OR (not count_6 and not count_5 and not count_3 and not count_2 and not count_0 and count_4 and count_1 and Reg3_2)
	OR (not count_6 and not count_5 and not count_4 and not count_2 and not count_0 and count_3 and count_1 and Reg2_2)
	OR (not count_2 and count_6 and count_5 and count_4 and count_3 and count_1 and count_0 and Reg16_3)
	OR (not count_3 and not count_2 and count_6 and count_5 and count_4 and count_1 and count_0 and Reg15_3)
	OR (not count_4 and not count_2 and count_6 and count_5 and count_3 and count_1 and count_0 and Reg14_3)
	OR (not count_4 and not count_3 and not count_2 and count_6 and count_5 and count_1 and count_0 and Reg13_3)
	OR (not count_5 and not count_2 and count_6 and count_4 and count_3 and count_1 and count_0 and Reg12_3)
	OR (not count_5 and not count_3 and not count_2 and count_6 and count_4 and count_1 and count_0 and Reg11_3)
	OR (not count_5 and not count_4 and not count_2 and count_6 and count_3 and count_1 and count_0 and Reg10_3)
	OR (not count_5 and not count_4 and not count_3 and not count_2 and count_6 and count_1 and count_0 and Reg9_3)
	OR (not count_6 and not count_2 and count_5 and count_4 and count_3 and count_1 and count_0 and Reg8_3)
	OR (not count_6 and not count_3 and not count_2 and count_5 and count_4 and count_1 and count_0 and Reg7_3)
	OR (not count_6 and not count_4 and not count_2 and count_5 and count_3 and count_1 and count_0 and Reg6_3)
	OR (not count_6 and not count_4 and not count_3 and not count_2 and count_5 and count_1 and count_0 and Reg5_3)
	OR (not count_6 and not count_5 and not count_2 and count_4 and count_3 and count_1 and count_0 and Reg4_3)
	OR (not count_6 and not count_5 and not count_3 and not count_2 and count_4 and count_1 and count_0 and Reg3_3)
	OR (not count_6 and not count_5 and not count_4 and not count_2 and count_3 and count_1 and count_0 and Reg2_3)
	OR (not count_1 and not count_0 and count_6 and count_5 and count_4 and count_3 and count_2 and Reg16_4)
	OR (not count_3 and not count_1 and not count_0 and count_6 and count_5 and count_4 and count_2 and Reg15_4)
	OR (not count_4 and not count_1 and not count_0 and count_6 and count_5 and count_3 and count_2 and Reg14_4)
	OR (not count_4 and not count_3 and not count_1 and not count_0 and count_6 and count_5 and count_2 and Reg13_4)
	OR (not count_5 and not count_1 and not count_0 and count_6 and count_4 and count_3 and count_2 and Reg12_4)
	OR (not count_5 and not count_3 and not count_1 and not count_0 and count_6 and count_4 and count_2 and Reg11_4)
	OR (not count_5 and not count_4 and not count_1 and not count_0 and count_6 and count_3 and count_2 and Reg10_4)
	OR (not count_5 and not count_4 and not count_3 and not count_1 and not count_0 and count_6 and count_2 and Reg9_4)
	OR (not count_6 and not count_1 and not count_0 and count_5 and count_4 and count_3 and count_2 and Reg8_4)
	OR (not count_6 and not count_3 and not count_1 and not count_0 and count_5 and count_4 and count_2 and Reg7_4)
	OR (not count_6 and not count_4 and not count_1 and not count_0 and count_5 and count_3 and count_2 and Reg6_4)
	OR (not count_6 and not count_4 and not count_3 and not count_1 and not count_0 and count_5 and count_2 and Reg5_4)
	OR (not count_6 and not count_5 and not count_1 and not count_0 and count_4 and count_3 and count_2 and Reg4_4)
	OR (not count_6 and not count_5 and not count_3 and not count_1 and not count_0 and count_4 and count_2 and Reg3_4)
	OR (not count_6 and not count_5 and not count_4 and not count_1 and not count_0 and count_3 and count_2 and Reg2_4)
	OR (not count_1 and count_6 and count_5 and count_4 and count_3 and count_2 and count_0 and Reg16_5)
	OR (not count_3 and not count_1 and count_6 and count_5 and count_4 and count_2 and count_0 and Reg15_5)
	OR (not count_4 and not count_1 and count_6 and count_5 and count_3 and count_2 and count_0 and Reg14_5)
	OR (not count_4 and not count_3 and not count_1 and count_6 and count_5 and count_2 and count_0 and Reg13_5)
	OR (not count_5 and not count_1 and count_6 and count_4 and count_3 and count_2 and count_0 and Reg12_5)
	OR (not count_5 and not count_3 and not count_1 and count_6 and count_4 and count_2 and count_0 and Reg11_5)
	OR (not count_5 and not count_4 and not count_1 and count_6 and count_3 and count_2 and count_0 and Reg10_5)
	OR (not count_5 and not count_4 and not count_3 and not count_1 and count_6 and count_2 and count_0 and Reg9_5)
	OR (not count_6 and not count_1 and count_5 and count_4 and count_3 and count_2 and count_0 and Reg8_5)
	OR (not count_6 and not count_3 and not count_1 and count_5 and count_4 and count_2 and count_0 and Reg7_5)
	OR (not count_6 and not count_4 and not count_1 and count_5 and count_3 and count_2 and count_0 and Reg6_5)
	OR (not count_6 and not count_4 and not count_3 and not count_1 and count_5 and count_2 and count_0 and Reg5_5)
	OR (not count_6 and not count_5 and not count_1 and count_4 and count_3 and count_2 and count_0 and Reg4_5)
	OR (not count_6 and not count_5 and not count_3 and not count_1 and count_4 and count_2 and count_0 and Reg3_5)
	OR (not count_6 and not count_5 and not count_4 and not count_1 and count_3 and count_2 and count_0 and Reg2_5)
	OR (not count_0 and count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and Reg16_6)
	OR (not count_3 and not count_0 and count_6 and count_5 and count_4 and count_2 and count_1 and Reg15_6)
	OR (not count_4 and not count_0 and count_6 and count_5 and count_3 and count_2 and count_1 and Reg14_6)
	OR (not count_4 and not count_3 and not count_0 and count_6 and count_5 and count_2 and count_1 and Reg13_6)
	OR (not count_5 and not count_0 and count_6 and count_4 and count_3 and count_2 and count_1 and Reg12_6)
	OR (not count_5 and not count_3 and not count_0 and count_6 and count_4 and count_2 and count_1 and Reg11_6)
	OR (not count_5 and not count_4 and not count_0 and count_6 and count_3 and count_2 and count_1 and Reg10_6)
	OR (not count_5 and not count_4 and not count_3 and not count_0 and count_6 and count_2 and count_1 and Reg9_6)
	OR (not count_6 and not count_0 and count_5 and count_4 and count_3 and count_2 and count_1 and Reg8_6)
	OR (not count_6 and not count_3 and not count_0 and count_5 and count_4 and count_2 and count_1 and Reg7_6)
	OR (not count_6 and not count_4 and not count_0 and count_5 and count_3 and count_2 and count_1 and Reg6_6)
	OR (not count_6 and not count_4 and not count_3 and not count_0 and count_5 and count_2 and count_1 and Reg5_6)
	OR (not count_6 and not count_5 and not count_0 and count_4 and count_3 and count_2 and count_1 and Reg4_6)
	OR (not count_6 and not count_5 and not count_3 and not count_0 and count_4 and count_2 and count_1 and Reg3_6)
	OR (not count_6 and not count_5 and not count_4 and not count_0 and count_3 and count_2 and count_1 and Reg2_6)
	OR (count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and count_0 and Reg16_7)
	OR (not count_3 and count_6 and count_5 and count_4 and count_2 and count_1 and count_0 and Reg15_7)
	OR (not count_4 and count_6 and count_5 and count_3 and count_2 and count_1 and count_0 and Reg14_7)
	OR (not count_4 and not count_3 and count_6 and count_5 and count_2 and count_1 and count_0 and Reg13_7)
	OR (not count_5 and count_6 and count_4 and count_3 and count_2 and count_1 and count_0 and Reg12_7)
	OR (not count_5 and not count_3 and count_6 and count_4 and count_2 and count_1 and count_0 and Reg11_7)
	OR (not count_5 and not count_4 and count_6 and count_3 and count_2 and count_1 and count_0 and Reg10_7)
	OR (not count_5 and not count_4 and not count_3 and count_6 and count_2 and count_1 and count_0 and Reg9_7)
	OR (not count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and count_0 and Reg8_7)
	OR (not count_6 and not count_3 and count_5 and count_4 and count_2 and count_1 and count_0 and Reg7_7)
	OR (not count_6 and not count_4 and count_5 and count_3 and count_2 and count_1 and count_0 and Reg6_7)
	OR (not count_6 and not count_4 and not count_3 and count_5 and count_2 and count_1 and count_0 and Reg5_7)
	OR (not count_6 and not count_5 and count_4 and count_3 and count_2 and count_1 and count_0 and Reg4_7)
	OR (not count_6 and not count_5 and not count_3 and count_4 and count_2 and count_1 and count_0 and Reg3_7)
	OR (not count_6 and not count_5 and not count_4 and count_3 and count_2 and count_1 and count_0 and Reg2_7)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_2 and not count_1 and not count_0 and Reg1_0)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_2 and not count_1 and count_0 and Reg1_1)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_2 and not count_0 and count_1 and Reg1_2)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_2 and count_1 and count_0 and Reg1_3)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_1 and not count_0 and count_2 and Reg1_4)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_1 and count_2 and count_0 and Reg1_5)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and not count_0 and count_2 and count_1 and Reg1_6)
	OR (not count_6 and not count_5 and not count_4 and not count_3 and count_2 and count_1 and count_0 and Reg1_7));

Note:  Expanding virtual equation for 'Net_342' (cost = 8):
Net_342 <= ((Net_41 and count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for 'Net_980' (cost = 0):
Net_980 <= (not Net_41);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_5:g2:a0:s_1\ <= ((not count_0 and count_1)
	OR (not count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_5:g2:a0:s_2\ <= ((not count_1 and count_2)
	OR (not count_0 and count_2)
	OR (not count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_5:g2:a0:s_3\ <= ((not count_2 and count_3)
	OR (not count_1 and count_3)
	OR (not count_0 and count_3)
	OR (not count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_5:g2:a0:s_4\ <= ((not count_3 and count_4)
	OR (not count_2 and count_4)
	OR (not count_1 and count_4)
	OR (not count_0 and count_4)
	OR (not count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((count_5 and count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_5:g2:a0:s_5\ <= ((not count_4 and count_5)
	OR (not count_3 and count_5)
	OR (not count_2 and count_5)
	OR (not count_1 and count_5)
	OR (not count_0 and count_5)
	OR (not count_5 and count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and count_0));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_5:g2:a0:s_6\ <= ((not count_5 and count_6)
	OR (not count_4 and count_6)
	OR (not count_3 and count_6)
	OR (not count_2 and count_6)
	OR (not count_1 and count_6)
	OR (not count_0 and count_6)
	OR (not count_6 and count_5 and count_4 and count_3 and count_2 and count_1 and count_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MIDI1_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_6\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_6\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MIDI1_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire Net_674[18] = \MIDI2_UART:BUART:txn\[341]
Removing Rhs of wire Net_676[20] = \MIDI1_UART:BUART:txn\[90]
Removing Rhs of wire \MIDI1_UART:BUART:rx_bitclk_enable\[162] = \MIDI1_UART:BUART:rx_bitclk\[210]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_0\[212] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_6\[221] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:rx_bitclk_enable\[413] = \MIDI2_UART:BUART:rx_bitclk\[461]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_0\[463] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_6\[472] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[875] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[885] = zero[2]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[895] = zero[2]
Removing Lhs of wire Net_951[1146] = Net_41[690]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\[1610] = \MIDI1_UART:BUART:tx_ctrl_mark_last\[153]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_status\\D\[1620] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_status\\D\[1621] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_addr_match_status\\D\[1623] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_pre\\D\[1624] = \MIDI1_UART:BUART:rx_markspace_pre\[225]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark_last\\D\[1637] = \MIDI2_UART:BUART:tx_ctrl_mark_last\[404]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_status\\D\[1647] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_status\\D\[1648] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_addr_match_status\\D\[1650] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_pre\\D\[1651] = \MIDI2_UART:BUART:rx_markspace_pre\[476]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and Net_677)
	OR (not Net_677 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \MIDI2_UART:BUART:rx_parity_bit\ and Net_688)
	OR (not Net_688 and \MIDI2_UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -dcpsoc3 Accoder_MIDI.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.955ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 27 July 2017 09:03:53
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI.cyprj -d CY8C5888LTI-LP097 Accoder_MIDI.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MIDI1_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_680 from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_691 from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Input_SW_ShiftReg:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_355
    Digital Clock 1: Automatic-assigning  clock 'SCLK'. Fanout=10, Signal=Net_41
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MIDI1_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \MIDI2_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Input_SW_ShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: bitclock:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: bitclock__SYNC:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: MIDI_IN1(0), MIDI_IN2(0), MIDI_OUT1(0), MIDI_OUT2(0), MIDI_PWR(0), store_out(0), SW_shift_in(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MIDI2_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI2_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_mark\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_ctrl_mark_last\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI1_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_364 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_365 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_PWR(0)__PA ,
            annotation => Net_459 ,
            pad => MIDI_PWR(0)_PAD );

    Pin : Name = LED_OutB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OutB(0)__PA ,
            annotation => Net_352 ,
            pad => LED_OutB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_InB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_InB(0)__PA ,
            annotation => Net_349 ,
            pad => LED_InB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OutA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OutA(0)__PA ,
            annotation => Net_346 ,
            pad => LED_OutA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_InA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_InA(0)__PA ,
            annotation => Net_2671 ,
            pad => LED_InA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT1(0)__PA ,
            input => Net_676 ,
            annotation => Net_492 ,
            pad => MIDI_OUT1(0)_PAD );

    Pin : Name = MIDI_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN1(0)__PA ,
            fb => Net_677 ,
            annotation => Net_583 ,
            pad => MIDI_IN1(0)_PAD );

    Pin : Name = MIDI_OUT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT2(0)__PA ,
            input => Net_674 ,
            annotation => Net_493 ,
            pad => MIDI_OUT2(0)_PAD );

    Pin : Name = MIDI_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN2(0)__PA ,
            fb => Net_688 ,
            annotation => Net_582 ,
            pad => MIDI_IN2(0)_PAD );

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DATA(0)__PA ,
            input => Net_332 ,
            pad => DATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK(0)__PA ,
            input => bitclock ,
            pad => CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TE(0)__PA ,
            input => Net_41_local ,
            pad => TE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_shift_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_shift_in(0)__PA ,
            fb => Net_961 ,
            pad => SW_shift_in(0)_PAD );

    Pin : Name = store_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => store_out(0)__PA ,
            input => store ,
            pad => store_out(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_333_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg16_3
            + count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg16_4
            + count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg16_5
            + count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg16_6
            + count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg16_7
        );
        Output = Net_333_split (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_333_split_28, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_4 * !Net_333_split_5 * !Net_333_split_6 * 
              !Net_333_split_7 * !Net_333_split_8 * !Net_333_split_9 * 
              !Net_333_split_26 * !Net_333_split_27
        );
        Output = Net_333_split_28 (fanout=1)

    MacroCell: Name=Net_333_split_27, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_10 * !Net_333_split_11 * !Net_333_split_12 * 
              !Net_333_split_13
        );
        Output = Net_333_split_27 (fanout=1)

    MacroCell: Name=Net_333_split_26, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_14 * !Net_333_split_15 * !Net_333_split_16 * 
              !Net_333_split_17 * !Net_333_split_18 * !Net_333_split_19 * 
              !Net_333_split_20 * !Net_333_split_21 * !Net_333_split_22 * 
              !Net_333_split_23 * !Net_333_split_24 * !Net_333_split_25
        );
        Output = Net_333_split_26 (fanout=1)

    MacroCell: Name=Net_333_split_25, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg1_0
            + !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg1_1
            + !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg1_2
        );
        Output = Net_333_split_25 (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=Net_333_split_24, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg1_3
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg1_4
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg1_5
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg1_6
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg1_7
        );
        Output = Net_333_split_24 (fanout=1)

    MacroCell: Name=Net_333_split_23, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg2_0
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg2_1
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg2_2
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg2_3
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg2_4
        );
        Output = Net_333_split_23 (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_333_split_22, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg2_5
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg2_6
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg2_7
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg3_0
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg3_1
        );
        Output = Net_333_split_22 (fanout=1)

    MacroCell: Name=Net_333_split_21, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg3_2
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg3_3
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg3_4
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg3_5
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg3_6
        );
        Output = Net_333_split_21 (fanout=1)

    MacroCell: Name=Net_333_split_20, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg3_7
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg4_0
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg4_1
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg4_2
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg4_3
        );
        Output = Net_333_split_20 (fanout=1)

    MacroCell: Name=Net_333_split_19, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg4_4
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg4_5
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg4_6
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg4_7
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg5_0
        );
        Output = Net_333_split_19 (fanout=1)

    MacroCell: Name=Net_333_split_18, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg5_1
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg5_2
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg5_3
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg5_4
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg5_5
        );
        Output = Net_333_split_18 (fanout=1)

    MacroCell: Name=Net_333_split_17, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg5_6
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg5_7
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg6_0
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg6_1
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg6_2
        );
        Output = Net_333_split_17 (fanout=1)

    MacroCell: Name=Net_333_split_16, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg6_3
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg6_4
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg6_5
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg6_6
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg6_7
        );
        Output = Net_333_split_16 (fanout=1)

    MacroCell: Name=Net_333_split_15, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg7_0
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg7_1
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg7_2
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg7_3
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg7_4
        );
        Output = Net_333_split_15 (fanout=1)

    MacroCell: Name=Net_333_split_14, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg7_5
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg7_6
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg7_7
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg8_0
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg8_1
        );
        Output = Net_333_split_14 (fanout=1)

    MacroCell: Name=Net_333_split_13, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg8_2
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg8_3
            + !count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg8_4
            + !count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg8_5
            + !count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg8_6
        );
        Output = Net_333_split_13 (fanout=1)

    MacroCell: Name=Net_333_split_12, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg8_7
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg9_0
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg9_1
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg9_2
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg9_3
        );
        Output = Net_333_split_12 (fanout=1)

    MacroCell: Name=Net_333_split_11, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg9_4
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg9_5
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg9_6
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg9_7
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg10_0
        );
        Output = Net_333_split_11 (fanout=1)

    MacroCell: Name=Net_333_split_10, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg10_1
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg10_2
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg10_3
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg10_4
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg10_5
        );
        Output = Net_333_split_10 (fanout=1)

    MacroCell: Name=Net_333_split_9, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg10_6
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg10_7
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg11_0
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg11_1
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg11_2
        );
        Output = Net_333_split_9 (fanout=1)

    MacroCell: Name=Net_333_split_8, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg11_3
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg11_4
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg11_5
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg11_6
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg11_7
        );
        Output = Net_333_split_8 (fanout=1)

    MacroCell: Name=Net_333_split_7, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg12_0
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg12_1
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg12_2
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg12_3
            + count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg12_4
        );
        Output = Net_333_split_7 (fanout=1)

    MacroCell: Name=Net_333, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split * !Net_333_split_1 * !Net_333_split_2 * 
              !Net_333_split_3 * !Net_333_split_28
        );
        Output = Net_333 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_332, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_333
        );
        Output = Net_332 (fanout=1)

    MacroCell: Name=bitclock, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Net_41_local
        );
        Output = bitclock (fanout=2)

    MacroCell: Name=store, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_4 * count_3 * count_2 * count_1 * count_0 * !Net_41_local
        );
        Output = store (fanout=6)

    MacroCell: Name=Net_333_split_6, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg12_5
            + count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg12_6
            + count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg12_7
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg13_0
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg13_1
        );
        Output = Net_333_split_6 (fanout=1)

    MacroCell: Name=Net_333_split_5, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg13_2
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg13_3
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg13_4
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg13_5
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg13_6
        );
        Output = Net_333_split_5 (fanout=1)

    MacroCell: Name=Net_333_split_4, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg13_7
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg14_0
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg14_1
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg14_2
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg14_3
        );
        Output = Net_333_split_4 (fanout=1)

    MacroCell: Name=Net_676, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_676 * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + Net_676 * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = Net_676 (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_677_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_677_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=Net_333_split_3, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg14_4
            + count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg14_5
            + count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg14_6
            + count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg14_7
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg15_0
        );
        Output = Net_333_split_3 (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_677_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_677_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_333_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg15_1
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg15_2
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg15_3
            + count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg15_4
            + count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg15_5
        );
        Output = Net_333_split_2 (fanout=1)

    MacroCell: Name=Net_674, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_674 * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + Net_674 * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = Net_674 (fanout=2)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_688_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\ * 
              !Net_688_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=Net_333_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg15_6
            + count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg15_7
            + count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg16_0
            + count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg16_1
            + count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg16_2
        );
        Output = Net_333_split_1 (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_688_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_688_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=count_6, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_5 * count_4 * count_3 * count_2 * count_1 * count_0
        );
        Output = count_6 (fanout=27)

    MacroCell: Name=count_5, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_4 * count_3 * count_2 * count_1 * count_0
        );
        Output = count_5 (fanout=28)

    MacroCell: Name=count_4, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_3 * count_2 * count_1 * count_0
        );
        Output = count_4 (fanout=30)

    MacroCell: Name=count_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_2 * count_1 * count_0
        );
        Output = count_3 (fanout=31)

    MacroCell: Name=count_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_1 * count_0
        );
        Output = count_2 (fanout=32)

    MacroCell: Name=count_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_0
        );
        Output = count_1 (fanout=33)

    MacroCell: Name=count_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = count_0 (fanout=34)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_677_SYNCOUT ,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI2_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_688_SYNCOUT ,
            f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_961 ,
            f1_load => store ,
            chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
        Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_961 ,
            f1_load => store ,
            chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
        Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_961 ,
            f1_load => store ,
            chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
        Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_961 ,
            f1_load => store ,
            f0_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_5\ ,
            chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
        Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_355 ,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
            interrupt => Net_682 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_355 ,
            status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
            interrupt => Net_683 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_355 ,
            status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
            interrupt => Net_693 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_355 ,
            status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
            interrupt => Net_694 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Input_SW_ShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Input_SW_ShiftReg:bSR:status_6\ ,
            status_5 => \Input_SW_ShiftReg:bSR:status_5\ ,
            status_4 => \Input_SW_ShiftReg:bSR:status_4\ ,
            status_3 => \Input_SW_ShiftReg:bSR:status_3\ ,
            status_1 => store ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =bitclock__SYNC
        PORT MAP (
            in => bitclock ,
            out => bitclock__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MIDI_IN2(0)_SYNC
        PORT MAP (
            in => Net_688 ,
            out => Net_688_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MIDI_IN1(0)_SYNC
        PORT MAP (
            in => Net_677 ,
            out => Net_677_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Keys_Notes_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg1_7 ,
            control_6 => Reg1_6 ,
            control_5 => Reg1_5 ,
            control_4 => Reg1_4 ,
            control_3 => Reg1_3 ,
            control_2 => Reg1_2 ,
            control_1 => Reg1_1 ,
            control_0 => Reg1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keys_Notes_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg2_7 ,
            control_6 => Reg2_6 ,
            control_5 => Reg2_5 ,
            control_4 => Reg2_4 ,
            control_3 => Reg2_3 ,
            control_2 => Reg2_2 ,
            control_1 => Reg2_1 ,
            control_0 => Reg2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keys_Notes_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg3_7 ,
            control_6 => Reg3_6 ,
            control_5 => Reg3_5 ,
            control_4 => Reg3_4 ,
            control_3 => Reg3_3 ,
            control_2 => Reg3_2 ,
            control_1 => Reg3_1 ,
            control_0 => Reg3_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keys_Notes_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg4_7 ,
            control_6 => Reg4_6 ,
            control_5 => Reg4_5 ,
            control_4 => Reg4_4 ,
            control_3 => Reg4_3 ,
            control_2 => Reg4_2 ,
            control_1 => Reg4_1 ,
            control_0 => Reg4_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keys_Notes_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg5_7 ,
            control_6 => Reg5_6 ,
            control_5 => Reg5_5 ,
            control_4 => Reg5_4 ,
            control_3 => Reg5_3 ,
            control_2 => Reg5_2 ,
            control_1 => Reg5_1 ,
            control_0 => Reg5_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Keys_Notes_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg6_7 ,
            control_6 => Reg6_6 ,
            control_5 => Reg6_5 ,
            control_4 => Reg6_4 ,
            control_3 => Reg6_3 ,
            control_2 => Reg6_2 ,
            control_1 => Reg6_1 ,
            control_0 => Reg6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Chords_Notes:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg7_7 ,
            control_6 => Reg7_6 ,
            control_5 => Reg7_5 ,
            control_4 => Reg7_4 ,
            control_3 => Reg7_3 ,
            control_2 => Reg7_2 ,
            control_1 => Reg7_1 ,
            control_0 => Reg7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Chords_Bass_Notes:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg8_7 ,
            control_6 => Reg8_6 ,
            control_5 => Reg8_5 ,
            control_4 => Reg8_4 ,
            control_3 => Reg8_3 ,
            control_2 => Reg8_2 ,
            control_1 => Reg8_1 ,
            control_0 => Reg8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Bass_Notes:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg9_7 ,
            control_6 => Reg9_6 ,
            control_5 => Reg9_5 ,
            control_4 => Reg9_4 ,
            control_3 => Reg9_3 ,
            control_2 => Reg9_2 ,
            control_1 => Reg9_1 ,
            control_0 => Reg9_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_10:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg10_7 ,
            control_6 => Reg10_6 ,
            control_5 => Reg10_5 ,
            control_4 => Reg10_4 ,
            control_3 => Reg10_3 ,
            control_2 => Reg10_2 ,
            control_1 => Reg10_1 ,
            control_0 => Reg10_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_11:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg11_7 ,
            control_6 => Reg11_6 ,
            control_5 => Reg11_5 ,
            control_4 => Reg11_4 ,
            control_3 => Reg11_3 ,
            control_2 => Reg11_2 ,
            control_1 => Reg11_1 ,
            control_0 => Reg11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Chorus_Speed:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg12_7 ,
            control_6 => Reg12_6 ,
            control_5 => Reg12_5 ,
            control_4 => Reg12_4 ,
            control_3 => Reg12_3 ,
            control_2 => Reg12_2 ,
            control_1 => Reg12_1 ,
            control_0 => Reg12_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Tabs_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg13_7 ,
            control_6 => Reg13_6 ,
            control_5 => Reg13_5 ,
            control_4 => Reg13_4 ,
            control_3 => Reg13_3 ,
            control_2 => Reg13_2 ,
            control_1 => Reg13_1 ,
            control_0 => Reg13_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Tabs_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg14_7 ,
            control_6 => Reg14_6 ,
            control_5 => Reg14_5 ,
            control_4 => Reg14_4 ,
            control_3 => Reg14_3 ,
            control_2 => Reg14_2 ,
            control_1 => Reg14_1 ,
            control_0 => Reg14_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Tabs_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg15_7 ,
            control_6 => Reg15_6 ,
            control_5 => Reg15_5 ,
            control_4 => Reg15_4 ,
            control_3 => Reg15_3 ,
            control_2 => Reg15_2 ,
            control_1 => Reg15_1 ,
            control_0 => Reg15_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Tabs_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Reg16_7 ,
            control_6 => Reg16_6 ,
            control_5 => Reg16_5 ,
            control_4 => Reg16_4 ,
            control_3 => Reg16_3 ,
            control_2 => Reg16_2 ,
            control_1 => Reg16_1 ,
            control_0 => Reg16_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Input_SW_ShiftReg:bSR:control_7\ ,
            control_6 => \Input_SW_ShiftReg:bSR:control_6\ ,
            control_5 => \Input_SW_ShiftReg:bSR:control_5\ ,
            control_4 => \Input_SW_ShiftReg:bSR:control_4\ ,
            control_3 => \Input_SW_ShiftReg:bSR:control_3\ ,
            control_2 => \Input_SW_ShiftReg:bSR:control_2\ ,
            control_1 => \Input_SW_ShiftReg:bSR:control_1\ ,
            control_0 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => bitclock__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(bitclock__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_355 ,
            load => \MIDI1_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN1_6 ,
            count_5 => MODIN1_5 ,
            count_4 => MODIN1_4 ,
            count_3 => MODIN1_3 ,
            count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
            tc => \MIDI1_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_355 ,
            load => \MIDI2_UART:BUART:rx_counter_load\ ,
            count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
            count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
            count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
            count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
            count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
            tc => \MIDI2_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_683 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_693 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_694 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_700 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   79 :  113 :  192 : 41.15 %
  Unique P-terms              :  209 :  175 :  384 : 54.43 %
  Total P-terms               :  227 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   19 :    5 :   24 : 79.17 %
    Control Registers         :   17 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.425ms
Tech Mapping phase: Elapsed time ==> 0s.508ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : CLK(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : DATA(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LED_InA(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_InB(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_OutA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_OutB(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SW1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SW2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : TE(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.91
                   Pterms :            4.84
               Macrocells :            1.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      14.50 :       3.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\ * 
              !Net_688_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_688_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_688_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_688_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_688_SYNCOUT ,
        f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_355 ,
        load => \MIDI2_UART:BUART:rx_counter_load\ ,
        count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
        count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
        count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
        count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
        count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
        tc => \MIDI2_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_677_SYNCOUT ,
        f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_355 ,
        status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
        interrupt => Net_694 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_677_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_677_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_677_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_677_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_355 ,
        load => \MIDI1_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN1_6 ,
        count_5 => MODIN1_5 ,
        count_4 => MODIN1_4 ,
        count_3 => MODIN1_3 ,
        count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
        tc => \MIDI1_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_17, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg5_6
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg5_7
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg6_0
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg6_1
            + !count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg6_2
        );
        Output = Net_333_split_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_333_split_7, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg12_0
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg12_1
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg12_2
            + count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg12_3
            + count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg12_4
        );
        Output = Net_333_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_961 ,
        f1_load => store ,
        chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)
    Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\Chorus_Speed:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg12_7 ,
        control_6 => Reg12_6 ,
        control_5 => Reg12_5 ,
        control_4 => Reg12_4 ,
        control_3 => Reg12_3 ,
        control_2 => Reg12_2 ,
        control_1 => Reg12_1 ,
        control_0 => Reg12_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =MIDI_IN1(0)_SYNC
    PORT MAP (
        in => Net_677 ,
        out => Net_677_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_333_split_16, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg6_3
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg6_4
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg6_5
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg6_6
            + !count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg6_7
        );
        Output = Net_333_split_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_961 ,
        f1_load => store ,
        f0_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \Input_SW_ShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \Input_SW_ShiftReg:bSR:status_5\ ,
        chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)
    Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\Keys_Notes_6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg6_7 ,
        control_6 => Reg6_6 ,
        control_5 => Reg6_5 ,
        control_4 => Reg6_4 ,
        control_3 => Reg6_3 ,
        control_2 => Reg6_2 ,
        control_1 => Reg6_1 ,
        control_0 => Reg6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=store, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_4 * count_3 * count_2 * count_1 * count_0 * !Net_41_local
        );
        Output = store (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=count_4, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_3 * count_2 * count_1 * count_0
        );
        Output = count_4 (fanout=30)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=count_3, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_2 * count_1 * count_0
        );
        Output = count_3 (fanout=31)
        Properties               : 
        {
        }
}

statusicell: Name =\Input_SW_ShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Input_SW_ShiftReg:bSR:status_6\ ,
        status_5 => \Input_SW_ShiftReg:bSR:status_5\ ,
        status_4 => \Input_SW_ShiftReg:bSR:status_4\ ,
        status_3 => \Input_SW_ShiftReg:bSR:status_3\ ,
        status_1 => store ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)

controlcell: Name =\Input_SW_ShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Input_SW_ShiftReg:bSR:control_7\ ,
        control_6 => \Input_SW_ShiftReg:bSR:control_6\ ,
        control_5 => \Input_SW_ShiftReg:bSR:control_5\ ,
        control_4 => \Input_SW_ShiftReg:bSR:control_4\ ,
        control_3 => \Input_SW_ShiftReg:bSR:control_3\ ,
        control_2 => \Input_SW_ShiftReg:bSR:control_2\ ,
        control_1 => \Input_SW_ShiftReg:bSR:control_1\ ,
        control_0 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg15_1
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg15_2
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg15_3
            + count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg15_4
            + count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg15_5
        );
        Output = Net_333_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=count_5, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_4 * count_3 * count_2 * count_1 * count_0
        );
        Output = count_5 (fanout=28)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Tabs_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg15_7 ,
        control_6 => Reg15_6 ,
        control_5 => Reg15_5 ,
        control_4 => Reg15_4 ,
        control_3 => Reg15_3 ,
        control_2 => Reg15_2 ,
        control_1 => Reg15_1 ,
        control_0 => Reg15_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =MIDI_IN2(0)_SYNC
    PORT MAP (
        in => Net_688 ,
        out => Net_688_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_5, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg13_2
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg13_3
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg13_4
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg13_5
            + count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg13_6
        );
        Output = Net_333_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_11, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg9_4
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg9_5
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg9_6
            + count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg9_7
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg10_0
        );
        Output = Net_333_split_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Tabs_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg13_7 ,
        control_6 => Reg13_6 ,
        control_5 => Reg13_5 ,
        control_4 => Reg13_4 ,
        control_3 => Reg13_3 ,
        control_2 => Reg13_2 ,
        control_1 => Reg13_1 ,
        control_0 => Reg13_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_333_split_27, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_10 * !Net_333_split_11 * !Net_333_split_12 * 
              !Net_333_split_13
        );
        Output = Net_333_split_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_333_split_12, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg8_7
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg9_0
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg9_1
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg9_2
            + count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg9_3
        );
        Output = Net_333_split_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_355 ,
        status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
        interrupt => Net_683 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Bass_Notes:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg9_7 ,
        control_6 => Reg9_6 ,
        control_5 => Reg9_5 ,
        control_4 => Reg9_4 ,
        control_3 => Reg9_3 ,
        control_2 => Reg9_2 ,
        control_1 => Reg9_1 ,
        control_0 => Reg9_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_13, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg8_2
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg8_3
            + !count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg8_4
            + !count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg8_5
            + !count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg8_6
        );
        Output = Net_333_split_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_961 ,
        f1_load => store ,
        chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)
    Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\Chords_Bass_Notes:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg8_7 ,
        control_6 => Reg8_6 ,
        control_5 => Reg8_5 ,
        control_4 => Reg8_4 ,
        control_3 => Reg8_3 ,
        control_2 => Reg8_2 ,
        control_1 => Reg8_1 ,
        control_0 => Reg8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_333_split_15, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg7_0
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg7_1
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg7_2
            + !count_6 * count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg7_3
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg7_4
        );
        Output = Net_333_split_15 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_14, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg7_5
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg7_6
            + !count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg7_7
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg8_0
            + !count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg8_1
        );
        Output = Net_333_split_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Input_SW_ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_961 ,
        f1_load => store ,
        chain_in => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => bitclock__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(bitclock__SYNC_OUT)
    Previous in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \Input_SW_ShiftReg:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\Chords_Notes:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg7_7 ,
        control_6 => Reg7_6 ,
        control_5 => Reg7_5 ,
        control_4 => Reg7_4 ,
        control_3 => Reg7_3 ,
        control_2 => Reg7_2 ,
        control_1 => Reg7_1 ,
        control_0 => Reg7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=count_1, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_0
        );
        Output = count_1 (fanout=33)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=count_2, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_1 * count_0
        );
        Output = count_2 (fanout=32)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_333_split_18, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg5_1
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg5_2
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg5_3
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg5_4
            + !count_6 * count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg5_5
        );
        Output = Net_333_split_18 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=12, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_333_split_26, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_14 * !Net_333_split_15 * !Net_333_split_16 * 
              !Net_333_split_17 * !Net_333_split_18 * !Net_333_split_19 * 
              !Net_333_split_20 * !Net_333_split_21 * !Net_333_split_22 * 
              !Net_333_split_23 * !Net_333_split_24 * !Net_333_split_25
        );
        Output = Net_333_split_26 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=count_0, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = count_0 (fanout=34)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Keys_Notes_5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg5_7 ,
        control_6 => Reg5_6 ,
        control_5 => Reg5_5 ,
        control_4 => Reg5_4 ,
        control_3 => Reg5_3 ,
        control_2 => Reg5_2 ,
        control_1 => Reg5_1 ,
        control_0 => Reg5_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_10, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg10_1
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg10_2
            + count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg10_3
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg10_4
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg10_5
        );
        Output = Net_333_split_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg15_6
            + count_6 * count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg15_7
            + count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg16_0
            + count_6 * count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg16_1
            + count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg16_2
        );
        Output = Net_333_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_10:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg10_7 ,
        control_6 => Reg10_6 ,
        control_5 => Reg10_5 ,
        control_4 => Reg10_4 ,
        control_3 => Reg10_3 ,
        control_2 => Reg10_2 ,
        control_1 => Reg10_1 ,
        control_0 => Reg10_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg16_3
            + count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg16_4
            + count_6 * count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg16_5
            + count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg16_6
            + count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg16_7
        );
        Output = Net_333_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_28, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split_4 * !Net_333_split_5 * !Net_333_split_6 * 
              !Net_333_split_7 * !Net_333_split_8 * !Net_333_split_9 * 
              !Net_333_split_26 * !Net_333_split_27
        );
        Output = Net_333_split_28 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Tabs_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg16_7 ,
        control_6 => Reg16_6 ,
        control_5 => Reg16_5 ,
        control_4 => Reg16_4 ,
        control_3 => Reg16_3 ,
        control_2 => Reg16_2 ,
        control_1 => Reg16_1 ,
        control_0 => Reg16_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_333, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_333_split * !Net_333_split_1 * !Net_333_split_2 * 
              !Net_333_split_3 * !Net_333_split_28
        );
        Output = Net_333 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_676, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_676 * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + Net_676 * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = Net_676 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_25, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg1_0
            + !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg1_1
            + !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg1_2
        );
        Output = Net_333_split_25 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=bitclock, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              count_6 * count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Net_41_local
        );
        Output = bitclock (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_332, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_333
        );
        Output = Net_332 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_6, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg12_5
            + count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg12_6
            + count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg12_7
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg13_0
            + count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg13_1
        );
        Output = Net_333_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=count_6, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_41) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              count_5 * count_4 * count_3 * count_2 * count_1 * count_0
        );
        Output = count_6 (fanout=27)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =bitclock__SYNC
    PORT MAP (
        in => bitclock ,
        out => bitclock__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_22, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg2_5
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg2_6
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg2_7
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg3_0
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg3_1
        );
        Output = Net_333_split_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_21, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg3_2
            + !count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg3_3
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg3_4
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg3_5
            + !count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg3_6
        );
        Output = Net_333_split_21 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Keys_Notes_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg3_7 ,
        control_6 => Reg3_6 ,
        control_5 => Reg3_5 ,
        control_4 => Reg3_4 ,
        control_3 => Reg3_3 ,
        control_2 => Reg3_2 ,
        control_1 => Reg3_1 ,
        control_0 => Reg3_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_20, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg3_7
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg4_0
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg4_1
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg4_2
            + !count_6 * !count_5 * count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg4_3
        );
        Output = Net_333_split_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_19, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg4_4
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg4_5
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg4_6
            + !count_6 * !count_5 * count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg4_7
            + !count_6 * count_5 * !count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg5_0
        );
        Output = Net_333_split_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Keys_Notes_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg4_7 ,
        control_6 => Reg4_6 ,
        control_5 => Reg4_5 ,
        control_4 => Reg4_4 ,
        control_3 => Reg4_3 ,
        control_2 => Reg4_2 ,
        control_1 => Reg4_1 ,
        control_0 => Reg4_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_8, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg11_3
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg11_4
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg11_5
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg11_6
            + count_6 * !count_5 * count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg11_7
        );
        Output = Net_333_split_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_9, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg10_6
            + count_6 * !count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg10_7
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg11_0
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              count_0 * Reg11_1
            + count_6 * !count_5 * count_4 * !count_3 * !count_2 * count_1 * 
              !count_0 * Reg11_2
        );
        Output = Net_333_split_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_11:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg11_7 ,
        control_6 => Reg11_6 ,
        control_5 => Reg11_5 ,
        control_4 => Reg11_4 ,
        control_3 => Reg11_3 ,
        control_2 => Reg11_2 ,
        control_1 => Reg11_1 ,
        control_0 => Reg11_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_3, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg14_4
            + count_6 * count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              count_0 * Reg14_5
            + count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              !count_0 * Reg14_6
            + count_6 * count_5 * !count_4 * count_3 * count_2 * count_1 * 
              count_0 * Reg14_7
            + count_6 * count_5 * count_4 * !count_3 * !count_2 * !count_1 * 
              !count_0 * Reg15_0
        );
        Output = Net_333_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_4, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              count_6 * count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg13_7
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg14_0
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg14_1
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg14_2
            + count_6 * count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg14_3
        );
        Output = Net_333_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Tabs_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg14_7 ,
        control_6 => Reg14_6 ,
        control_5 => Reg14_5 ,
        control_4 => Reg14_4 ,
        control_3 => Reg14_3 ,
        control_2 => Reg14_2 ,
        control_1 => Reg14_1 ,
        control_0 => Reg14_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_23, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              !count_0 * Reg2_0
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * !count_1 * 
              count_0 * Reg2_1
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              !count_0 * Reg2_2
            + !count_6 * !count_5 * !count_4 * count_3 * !count_2 * count_1 * 
              count_0 * Reg2_3
            + !count_6 * !count_5 * !count_4 * count_3 * count_2 * !count_1 * 
              !count_0 * Reg2_4
        );
        Output = Net_333_split_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Keys_Notes_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg2_7 ,
        control_6 => Reg2_6 ,
        control_5 => Reg2_5 ,
        control_4 => Reg2_4 ,
        control_3 => Reg2_3 ,
        control_2 => Reg2_2 ,
        control_1 => Reg2_1 ,
        control_0 => Reg2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_333_split_24, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !count_6 * !count_5 * !count_4 * !count_3 * !count_2 * count_1 * 
              count_0 * Reg1_3
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              !count_0 * Reg1_4
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * !count_1 * 
              count_0 * Reg1_5
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              !count_0 * Reg1_6
            + !count_6 * !count_5 * !count_4 * !count_3 * count_2 * count_1 * 
              count_0 * Reg1_7
        );
        Output = Net_333_split_24 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Keys_Notes_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Reg1_7 ,
        control_6 => Reg1_6 ,
        control_5 => Reg1_5 ,
        control_4 => Reg1_4 ,
        control_3 => Reg1_3 ,
        control_2 => Reg1_2 ,
        control_1 => Reg1_1 ,
        control_0 => Reg1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_674, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_674 * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + Net_674 * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = Net_674 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI2_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_355 ,
        status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
        interrupt => Net_682 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_355 ,
        status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
        interrupt => Net_693 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_683 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_682 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_694 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_693 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_700 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_365 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_364 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MIDI_OUT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT2(0)__PA ,
        input => Net_674 ,
        annotation => Net_493 ,
        pad => MIDI_OUT2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MIDI_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT1(0)__PA ,
        input => Net_676 ,
        annotation => Net_492 ,
        pad => MIDI_OUT1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TE(0)__PA ,
        input => Net_41_local ,
        pad => TE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW_shift_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_shift_in(0)__PA ,
        fb => Net_961 ,
        pad => SW_shift_in(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = store_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => store_out(0)__PA ,
        input => store ,
        pad => store_out(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MIDI_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN1(0)__PA ,
        fb => Net_677 ,
        annotation => Net_583 ,
        pad => MIDI_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_InA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_InA(0)__PA ,
        annotation => Net_2671 ,
        pad => LED_InA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MIDI_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_PWR(0)__PA ,
        annotation => Net_459 ,
        pad => MIDI_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_InB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_InB(0)__PA ,
        annotation => Net_349 ,
        pad => LED_InB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_OutB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OutB(0)__PA ,
        annotation => Net_352 ,
        pad => LED_OutB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_OutA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OutA(0)__PA ,
        annotation => Net_346 ,
        pad => LED_OutA(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MIDI_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN2(0)__PA ,
        fb => Net_688 ,
        annotation => Net_582 ,
        pad => MIDI_IN2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = DATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DATA(0)__PA ,
        input => Net_332 ,
        pad => DATA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK(0)__PA ,
        input => bitclock ,
        pad => CLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_355 ,
            dclk_0 => Net_355_local ,
            dclk_glb_1 => Net_41 ,
            dclk_1 => Net_41_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_700 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-----------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |         SW1(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |         SW2(0) | 
     |   3 |       |      NONE |         CMOS_OUT |   MIDI_OUT2(0) | In(Net_674)
     |   4 |       |      NONE |         CMOS_OUT |   MIDI_OUT1(0) | In(Net_676)
     |   5 |     * |      NONE |         CMOS_OUT |          TE(0) | In(Net_41_local)
     |   6 |       |      NONE |     HI_Z_DIGITAL | SW_shift_in(0) | FB(Net_961)
     |   7 |       |      NONE |         CMOS_OUT |   store_out(0) | In(store)
-----+-----+-------+-----------+------------------+----------------+-----------------------
   1 |   2 |       |      NONE |      RES_PULL_UP |    MIDI_IN1(0) | FB(Net_677)
     |   4 |     * |      NONE |         CMOS_OUT |     LED_InA(0) | 
     |   5 |       |      NONE |         CMOS_OUT |    MIDI_PWR(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     LED_InB(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    LED_OutB(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    LED_OutA(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------
   3 |   0 |       |      NONE |      RES_PULL_UP |    MIDI_IN2(0) | FB(Net_688)
-----+-----+-------+-----------+------------------+----------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |        DATA(0) | In(Net_332)
     |   4 |     * |      NONE |         CMOS_OUT |         CLK(0) | In(bitclock)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |    \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |    \USB:Dm(0)\ | Analog(\USB:Net_597\)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 5s.800ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Accoder_MIDI_timing.html: Warning-1350: Asynchronous path(s) exist from "SCLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI_timing.html)
Warning: sta.M0019: Accoder_MIDI_timing.html: Warning-1366: Setup time violation found in a path from clock ( SCLK ) to clock ( CyBUS_CLK ). (File=C:\Users\214016586\Documents\GitHub\Crumar-Accoder-Midi\Accoder_MIDI.cydsn\Accoder_MIDI_timing.html)
Timing report is in Accoder_MIDI_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.898ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.027ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.027ms
API generation phase: Elapsed time ==> 3s.244ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.004ms
