<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - plumed test coverage (other modules) - asmjit/cpuinfo.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">asmjit</a> - cpuinfo.h<span style="font-size: 80%;"> (source / <a href="cpuinfo.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">plumed test coverage (other modules)</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">11</td>
            <td class="headerCovTableEntryLo">54.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-10-18 14:29:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++</a>
<a name="2"><span class="lineNum">       2 </span>            : Copyright (c) 2008-2017, Petr Kobalicek</a>
<a name="3"><span class="lineNum">       3 </span>            : </a>
<a name="4"><span class="lineNum">       4 </span>            : This software is provided 'as-is', without any express or implied</a>
<a name="5"><span class="lineNum">       5 </span>            : warranty. In no event will the authors be held liable for any damages</a>
<a name="6"><span class="lineNum">       6 </span>            : arising from the use of this software.</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : Permission is granted to anyone to use this software for any purpose,</a>
<a name="9"><span class="lineNum">       9 </span>            : including commercial applications, and to alter it and redistribute it</a>
<a name="10"><span class="lineNum">      10 </span>            : freely, subject to the following restrictions:</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : 1. The origin of this software must not be misrepresented; you must not</a>
<a name="13"><span class="lineNum">      13 </span>            :    claim that you wrote the original software. If you use this software</a>
<a name="14"><span class="lineNum">      14 </span>            :    in a product, an acknowledgment in the product documentation would be</a>
<a name="15"><span class="lineNum">      15 </span>            :    appreciated but is not required.</a>
<a name="16"><span class="lineNum">      16 </span>            : 2. Altered source versions must be plainly marked as such, and must not be</a>
<a name="17"><span class="lineNum">      17 </span>            :    misrepresented as being the original software.</a>
<a name="18"><span class="lineNum">      18 </span>            : 3. This notice may not be removed or altered from any source distribution.</a>
<a name="19"><span class="lineNum">      19 </span>            : +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ */</a>
<a name="20"><span class="lineNum">      20 </span>            : #ifndef __PLUMED_asmjit_cpuinfo_h</a>
<a name="21"><span class="lineNum">      21 </span>            : #define __PLUMED_asmjit_cpuinfo_h</a>
<a name="22"><span class="lineNum">      22 </span>            : #ifdef __PLUMED_HAS_ASMJIT</a>
<a name="23"><span class="lineNum">      23 </span>            : #pragma GCC diagnostic push</a>
<a name="24"><span class="lineNum">      24 </span>            : #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : // [AsmJit]</a>
<a name="26"><span class="lineNum">      26 </span>            : // Complete x86/x64 JIT and Remote Assembler for C++.</a>
<a name="27"><span class="lineNum">      27 </span>            : //</a>
<a name="28"><span class="lineNum">      28 </span>            : // [License]</a>
<a name="29"><span class="lineNum">      29 </span>            : // Zlib - See LICENSE.md file in the package.</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : // [Guard]</a>
<a name="32"><span class="lineNum">      32 </span>            : #ifndef _ASMJIT_BASE_CPUINFO_H</a>
<a name="33"><span class="lineNum">      33 </span>            : #define _ASMJIT_BASE_CPUINFO_H</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : // [Dependencies]</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;./arch.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : // [Api-Begin]</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;./asmjit_apibegin.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : namespace PLMD {</a>
<a name="42"><span class="lineNum">      42 </span>            : namespace asmjit {</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : //! \addtogroup asmjit_base</a>
<a name="45"><span class="lineNum">      45 </span>            : //! \{</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : // ============================================================================</a>
<a name="48"><span class="lineNum">      48 </span>            : // [asmjit::CpuFeatures]</a>
<a name="49"><span class="lineNum">      49 </span>            : // ============================================================================</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : class CpuFeatures {</a>
<a name="52"><span class="lineNum">      52 </span>            : public:</a>
<a name="53"><span class="lineNum">      53 </span>            :   typedef uintptr_t BitWord;</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :   enum {</a>
<a name="56"><span class="lineNum">      56 </span>            :     kMaxFeatures = 128,</a>
<a name="57"><span class="lineNum">      57 </span>            :     kBitWordSize = static_cast&lt;int&gt;(sizeof(BitWord)) * 8,</a>
<a name="58"><span class="lineNum">      58 </span>            :     kNumBitWords = kMaxFeatures / kBitWordSize</a>
<a name="59"><span class="lineNum">      59 </span>            :   };</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :   // --------------------------------------------------------------------------</a>
<a name="62"><span class="lineNum">      62 </span>            :   // [Construction / Destruction]</a>
<a name="63"><span class="lineNum">      63 </span>            :   // --------------------------------------------------------------------------</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">         72 :   ASMJIT_INLINE CpuFeatures() noexcept { reset(); }</span></a>
<a name="66"><span class="lineNum">      66 </span>            :   ASMJIT_INLINE CpuFeatures(const CpuFeatures&amp; other) noexcept = default;</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            :   // --------------------------------------------------------------------------</a>
<a name="69"><span class="lineNum">      69 </span>            :   // [Init / Reset]</a>
<a name="70"><span class="lineNum">      70 </span>            :   // --------------------------------------------------------------------------</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :   ASMJIT_INLINE void init(const CpuFeatures&amp; other) noexcept { ::memcpy(this, &amp;other, sizeof(*this)); }</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :   ASMJIT_INLINE void reset() noexcept { ::memset(this, 0, sizeof(*this)); }</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            :   // --------------------------------------------------------------------------</a>
<a name="76"><span class="lineNum">      76 </span>            :   // [Ops]</a>
<a name="77"><span class="lineNum">      77 </span>            :   // --------------------------------------------------------------------------</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            :   //! Get all features as `BitWord` array.</a>
<a name="80"><span class="lineNum">      80 </span>            :   ASMJIT_INLINE BitWord* getBits() noexcept { return _bits; }</a>
<a name="81"><span class="lineNum">      81 </span>            :   //! Get all features as `BitWord` array (const).</a>
<a name="82"><span class="lineNum">      82 </span>            :   ASMJIT_INLINE const BitWord* getBits() const noexcept { return _bits; }</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :   //! Get if feature `feature` is present.</a>
<a name="85"><span class="lineNum">      85 </span>            :   ASMJIT_INLINE bool has(uint32_t feature) const noexcept {</a>
<a name="86"><span class="lineNum">      86 </span>            :     ASMJIT_ASSERT(feature &lt; kMaxFeatures);</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            :     uint32_t idx = feature / kBitWordSize;</a>
<a name="89"><span class="lineNum">      89 </span>            :     uint32_t bit = feature % kBitWordSize;</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">        144 :     return static_cast&lt;bool&gt;((_bits[idx] &gt;&gt; bit) &amp; 0x1);</span></a>
<a name="92"><span class="lineNum">      92 </span>            :   }</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            :   //! Get if all features as defined by `other` are  present.</a>
<a name="95"><span class="lineNum">      95 </span>            :   ASMJIT_INLINE bool hasAll(const CpuFeatures&amp; other) const noexcept {</a>
<a name="96"><span class="lineNum">      96 </span>            :     for (uint32_t i = 0; i &lt; kNumBitWords; i++)</a>
<a name="97"><span class="lineNum">      97 </span>            :       if ((_bits[i] &amp; other._bits[i]) != other._bits[i])</a>
<a name="98"><span class="lineNum">      98 </span>            :         return false;</a>
<a name="99"><span class="lineNum">      99 </span>            :     return true;</a>
<a name="100"><span class="lineNum">     100 </span>            :   }</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :   //! Add a CPU `feature`.</a>
<a name="103"><span class="lineNum">     103 </span>            :   ASMJIT_INLINE CpuFeatures&amp; add(uint32_t feature) noexcept {</a>
<a name="104"><span class="lineNum">     104 </span>            :     ASMJIT_ASSERT(feature &lt; kMaxFeatures);</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :     uint32_t idx = feature / kBitWordSize;</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :     uint32_t bit = feature % kBitWordSize;</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">        144 :     _bits[idx] |= static_cast&lt;BitWord&gt;(1) &lt;&lt; bit;</span></a>
<a name="110"><span class="lineNum">     110 </span>            :     return *this;</a>
<a name="111"><span class="lineNum">     111 </span>            :   }</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :   //! Remove a CPU `feature`.</a>
<a name="114"><span class="lineNum">     114 </span>            :   ASMJIT_INLINE CpuFeatures&amp; remove(uint32_t feature) noexcept {</a>
<a name="115"><span class="lineNum">     115 </span>            :     ASMJIT_ASSERT(feature &lt; kMaxFeatures);</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            :     uint32_t idx = feature / kBitWordSize;</a>
<a name="118"><span class="lineNum">     118 </span>            :     uint32_t bit = feature % kBitWordSize;</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :     _bits[idx] &amp;= ~(static_cast&lt;BitWord&gt;(1) &lt;&lt; bit);</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :     return *this;</span></a>
<a name="122"><span class="lineNum">     122 </span>            :   }</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :   // --------------------------------------------------------------------------</a>
<a name="125"><span class="lineNum">     125 </span>            :   // [Members]</a>
<a name="126"><span class="lineNum">     126 </span>            :   // --------------------------------------------------------------------------</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            :   BitWord _bits[kNumBitWords];</a>
<a name="129"><span class="lineNum">     129 </span>            : };</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            : // ============================================================================</a>
<a name="132"><span class="lineNum">     132 </span>            : // [asmjit::CpuInfo]</a>
<a name="133"><span class="lineNum">     133 </span>            : // ============================================================================</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : //! CPU information.</a>
<a name="136"><span class="lineNum">     136 </span>            : class CpuInfo {</a>
<a name="137"><span class="lineNum">     137 </span>            : public:</a>
<a name="138"><span class="lineNum">     138 </span>            :   //! CPU vendor ID.</a>
<a name="139"><span class="lineNum">     139 </span>            :   ASMJIT_ENUM(Vendor) {</a>
<a name="140"><span class="lineNum">     140 </span>            :     kVendorNone  = 0,                    //!&lt; Generic or unknown.</a>
<a name="141"><span class="lineNum">     141 </span>            :     kVendorIntel = 1,                    //!&lt; Intel vendor.</a>
<a name="142"><span class="lineNum">     142 </span>            :     kVendorAMD   = 2,                    //!&lt; AMD vendor.</a>
<a name="143"><span class="lineNum">     143 </span>            :     kVendorVIA   = 3                     //!&lt; VIA vendor.</a>
<a name="144"><span class="lineNum">     144 </span>            :   };</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :   //! ARM/ARM64 CPU features.</a>
<a name="147"><span class="lineNum">     147 </span>            :   ASMJIT_ENUM(ArmFeatures) {</a>
<a name="148"><span class="lineNum">     148 </span>            :     kArmFeatureV6 = 1,                   //!&lt; ARMv6 instruction set.</a>
<a name="149"><span class="lineNum">     149 </span>            :     kArmFeatureV7,                       //!&lt; ARMv7 instruction set.</a>
<a name="150"><span class="lineNum">     150 </span>            :     kArmFeatureV8,                       //!&lt; ARMv8 instruction set.</a>
<a name="151"><span class="lineNum">     151 </span>            :     kArmFeatureTHUMB,                    //!&lt; CPU provides THUMB v1 instruction set (THUMB mode).</a>
<a name="152"><span class="lineNum">     152 </span>            :     kArmFeatureTHUMB2,                   //!&lt; CPU provides THUMB v2 instruction set (THUMB mode).</a>
<a name="153"><span class="lineNum">     153 </span>            :     kArmFeatureVFPv2,                    //!&lt; CPU provides VFPv2 instruction set.</a>
<a name="154"><span class="lineNum">     154 </span>            :     kArmFeatureVFPv3,                    //!&lt; CPU provides VFPv3 instruction set.</a>
<a name="155"><span class="lineNum">     155 </span>            :     kArmFeatureVFPv4,                    //!&lt; CPU provides VFPv4 instruction set.</a>
<a name="156"><span class="lineNum">     156 </span>            :     kArmFeatureVFP_D32,                  //!&lt; CPU provides 32 VFP-D (64-bit) registers.</a>
<a name="157"><span class="lineNum">     157 </span>            :     kArmFeatureEDSP,                     //!&lt; CPU provides EDSP extensions.</a>
<a name="158"><span class="lineNum">     158 </span>            :     kArmFeatureASIMD,                    //!&lt; CPU provides 'Advanced SIMD'.</a>
<a name="159"><span class="lineNum">     159 </span>            :     kArmFeatureIDIVA,                    //!&lt; CPU provides hardware SDIV and UDIV (ARM mode).</a>
<a name="160"><span class="lineNum">     160 </span>            :     kArmFeatureIDIVT,                    //!&lt; CPU provides hardware SDIV and UDIV (THUMB mode).</a>
<a name="161"><span class="lineNum">     161 </span>            :     kArmFeatureAES,                      //!&lt; CPU provides AES instructions (ARM64 only).</a>
<a name="162"><span class="lineNum">     162 </span>            :     kArmFeatureCRC32,                    //!&lt; CPU provides CRC32 instructions.</a>
<a name="163"><span class="lineNum">     163 </span>            :     kArmFeaturePMULL,                    //!&lt; CPU provides PMULL instructions (ARM64 only).</a>
<a name="164"><span class="lineNum">     164 </span>            :     kArmFeatureSHA1,                     //!&lt; CPU provides SHA1 instructions.</a>
<a name="165"><span class="lineNum">     165 </span>            :     kArmFeatureSHA256,                   //!&lt; CPU provides SHA256 instructions.</a>
<a name="166"><span class="lineNum">     166 </span>            :     kArmFeatureAtomics64,                //!&lt; CPU provides 64-bit load/store atomics (ARM64 only).</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            :     kArmFeaturesCount                    //!&lt; Count of ARM/ARM64 CPU features.</a>
<a name="169"><span class="lineNum">     169 </span>            :   };</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            :   //! X86/X64 CPU features.</a>
<a name="172"><span class="lineNum">     172 </span>            :   ASMJIT_ENUM(X86Features) {</a>
<a name="173"><span class="lineNum">     173 </span>            :     kX86FeatureI486 = 1,                 //!&lt; CPU is at least I486.</a>
<a name="174"><span class="lineNum">     174 </span>            :     kX86FeatureNX,                       //!&lt; CPU has Not-Execute-Bit.</a>
<a name="175"><span class="lineNum">     175 </span>            :     kX86FeatureMT,                       //!&lt; CPU has multi-threading.</a>
<a name="176"><span class="lineNum">     176 </span>            :     kX86FeatureALTMOVCR8,                //!&lt; CPU supports `LOCK MOV CR8` (AMD CPUs).</a>
<a name="177"><span class="lineNum">     177 </span>            :     kX86FeatureCMOV,                     //!&lt; CPU has CMOV.</a>
<a name="178"><span class="lineNum">     178 </span>            :     kX86FeatureCMPXCHG8B,                //!&lt; CPU has CMPXCHG8B.</a>
<a name="179"><span class="lineNum">     179 </span>            :     kX86FeatureCMPXCHG16B,               //!&lt; CPU has CMPXCHG16B (x64).</a>
<a name="180"><span class="lineNum">     180 </span>            :     kX86FeatureMSR,                      //!&lt; CPU has RDMSR/WRMSR.</a>
<a name="181"><span class="lineNum">     181 </span>            :     kX86FeatureRDTSC,                    //!&lt; CPU has RDTSC.</a>
<a name="182"><span class="lineNum">     182 </span>            :     kX86FeatureRDTSCP,                   //!&lt; CPU has RDTSCP.</a>
<a name="183"><span class="lineNum">     183 </span>            :     kX86FeatureCLFLUSH,                  //!&lt; CPU has CLFUSH.</a>
<a name="184"><span class="lineNum">     184 </span>            :     kX86FeatureCLFLUSHOPT,               //!&lt; CPU has CLFUSHOPT.</a>
<a name="185"><span class="lineNum">     185 </span>            :     kX86FeatureCLWB,                     //!&lt; CPU has CLWB.</a>
<a name="186"><span class="lineNum">     186 </span>            :     kX86FeatureCLZERO,                   //!&lt; CPU has CLZERO.</a>
<a name="187"><span class="lineNum">     187 </span>            :     kX86FeaturePCOMMIT,                  //!&lt; CPU has PCOMMIT.</a>
<a name="188"><span class="lineNum">     188 </span>            :     kX86FeaturePREFETCHW,                //!&lt; CPU has PREFETCHW.</a>
<a name="189"><span class="lineNum">     189 </span>            :     kX86FeaturePREFETCHWT1,              //!&lt; CPU has PREFETCHWT1.</a>
<a name="190"><span class="lineNum">     190 </span>            :     kX86FeatureLAHFSAHF,                 //!&lt; CPU has LAHF/SAHF.</a>
<a name="191"><span class="lineNum">     191 </span>            :     kX86FeatureFXSR,                     //!&lt; CPU has FXSAVE/FXRSTOR.</a>
<a name="192"><span class="lineNum">     192 </span>            :     kX86FeatureFXSROPT,                  //!&lt; CPU has FXSAVE/FXRSTOR (optimized).</a>
<a name="193"><span class="lineNum">     193 </span>            :     kX86FeatureMMX,                      //!&lt; CPU has MMX.</a>
<a name="194"><span class="lineNum">     194 </span>            :     kX86FeatureMMX2,                     //!&lt; CPU has extended MMX.</a>
<a name="195"><span class="lineNum">     195 </span>            :     kX86Feature3DNOW,                    //!&lt; CPU has 3DNOW.</a>
<a name="196"><span class="lineNum">     196 </span>            :     kX86Feature3DNOW2,                   //!&lt; CPU has 3DNOW2 (enhanced).</a>
<a name="197"><span class="lineNum">     197 </span>            :     kX86FeatureGEODE,                    //!&lt; CPU has GEODE extensions (few additions to 3DNOW).</a>
<a name="198"><span class="lineNum">     198 </span>            :     kX86FeatureSSE,                      //!&lt; CPU has SSE.</a>
<a name="199"><span class="lineNum">     199 </span>            :     kX86FeatureSSE2,                     //!&lt; CPU has SSE2.</a>
<a name="200"><span class="lineNum">     200 </span>            :     kX86FeatureSSE3,                     //!&lt; CPU has SSE3.</a>
<a name="201"><span class="lineNum">     201 </span>            :     kX86FeatureSSSE3,                    //!&lt; CPU has SSSE3.</a>
<a name="202"><span class="lineNum">     202 </span>            :     kX86FeatureSSE4A,                    //!&lt; CPU has SSE4.A.</a>
<a name="203"><span class="lineNum">     203 </span>            :     kX86FeatureSSE4_1,                   //!&lt; CPU has SSE4.1.</a>
<a name="204"><span class="lineNum">     204 </span>            :     kX86FeatureSSE4_2,                   //!&lt; CPU has SSE4.2.</a>
<a name="205"><span class="lineNum">     205 </span>            :     kX86FeatureMSSE,                     //!&lt; CPU has Misaligned SSE (MSSE).</a>
<a name="206"><span class="lineNum">     206 </span>            :     kX86FeatureMONITOR,                  //!&lt; CPU has MONITOR and MWAIT.</a>
<a name="207"><span class="lineNum">     207 </span>            :     kX86FeatureMOVBE,                    //!&lt; CPU has MOVBE.</a>
<a name="208"><span class="lineNum">     208 </span>            :     kX86FeaturePOPCNT,                   //!&lt; CPU has POPCNT.</a>
<a name="209"><span class="lineNum">     209 </span>            :     kX86FeatureLZCNT,                    //!&lt; CPU has LZCNT.</a>
<a name="210"><span class="lineNum">     210 </span>            :     kX86FeatureAESNI,                    //!&lt; CPU has AESNI.</a>
<a name="211"><span class="lineNum">     211 </span>            :     kX86FeaturePCLMULQDQ,                //!&lt; CPU has PCLMULQDQ.</a>
<a name="212"><span class="lineNum">     212 </span>            :     kX86FeatureRDRAND,                   //!&lt; CPU has RDRAND.</a>
<a name="213"><span class="lineNum">     213 </span>            :     kX86FeatureRDSEED,                   //!&lt; CPU has RDSEED.</a>
<a name="214"><span class="lineNum">     214 </span>            :     kX86FeatureSMAP,                     //!&lt; CPU has SMAP (supervisor-mode access prevention).</a>
<a name="215"><span class="lineNum">     215 </span>            :     kX86FeatureSMEP,                     //!&lt; CPU has SMEP (supervisor-mode execution prevention).</a>
<a name="216"><span class="lineNum">     216 </span>            :     kX86FeatureSHA,                      //!&lt; CPU has SHA-1 and SHA-256.</a>
<a name="217"><span class="lineNum">     217 </span>            :     kX86FeatureXSAVE,                    //!&lt; CPU has XSAVE support (XSAVE/XRSTOR, XSETBV/XGETBV, and XCR).</a>
<a name="218"><span class="lineNum">     218 </span>            :     kX86FeatureXSAVEC,                   //!&lt; CPU has XSAVEC support (XSAVEC).</a>
<a name="219"><span class="lineNum">     219 </span>            :     kX86FeatureXSAVES,                   //!&lt; CPU has XSAVES support (XSAVES/XRSTORS).</a>
<a name="220"><span class="lineNum">     220 </span>            :     kX86FeatureXSAVEOPT,                 //!&lt; CPU has XSAVEOPT support (XSAVEOPT/XSAVEOPT64).</a>
<a name="221"><span class="lineNum">     221 </span>            :     kX86FeatureOSXSAVE,                  //!&lt; CPU has XSAVE enabled by OS.</a>
<a name="222"><span class="lineNum">     222 </span>            :     kX86FeatureAVX,                      //!&lt; CPU has AVX.</a>
<a name="223"><span class="lineNum">     223 </span>            :     kX86FeatureAVX2,                     //!&lt; CPU has AVX2.</a>
<a name="224"><span class="lineNum">     224 </span>            :     kX86FeatureF16C,                     //!&lt; CPU has F16C.</a>
<a name="225"><span class="lineNum">     225 </span>            :     kX86FeatureFMA,                      //!&lt; CPU has FMA.</a>
<a name="226"><span class="lineNum">     226 </span>            :     kX86FeatureFMA4,                     //!&lt; CPU has FMA4.</a>
<a name="227"><span class="lineNum">     227 </span>            :     kX86FeatureXOP,                      //!&lt; CPU has XOP.</a>
<a name="228"><span class="lineNum">     228 </span>            :     kX86FeatureBMI,                      //!&lt; CPU has BMI (bit manipulation instructions #1).</a>
<a name="229"><span class="lineNum">     229 </span>            :     kX86FeatureBMI2,                     //!&lt; CPU has BMI2 (bit manipulation instructions #2).</a>
<a name="230"><span class="lineNum">     230 </span>            :     kX86FeatureADX,                      //!&lt; CPU has ADX (multi-precision add-carry instruction extensions).</a>
<a name="231"><span class="lineNum">     231 </span>            :     kX86FeatureTBM,                      //!&lt; CPU has TBM (trailing bit manipulation).</a>
<a name="232"><span class="lineNum">     232 </span>            :     kX86FeatureMPX,                      //!&lt; CPU has MPX (memory protection extensions).</a>
<a name="233"><span class="lineNum">     233 </span>            :     kX86FeatureHLE,                      //!&lt; CPU has HLE.</a>
<a name="234"><span class="lineNum">     234 </span>            :     kX86FeatureRTM,                      //!&lt; CPU has RTM.</a>
<a name="235"><span class="lineNum">     235 </span>            :     kX86FeatureTSX,                      //!&lt; CPU has TSX.</a>
<a name="236"><span class="lineNum">     236 </span>            :     kX86FeatureERMS,                     //!&lt; CPU has ERMS (enhanced REP MOVSB/STOSB).</a>
<a name="237"><span class="lineNum">     237 </span>            :     kX86FeatureFSGSBASE,                 //!&lt; CPU has FSGSBASE.</a>
<a name="238"><span class="lineNum">     238 </span>            :     kX86FeatureAVX512_F,                 //!&lt; CPU has AVX512-F (foundation).</a>
<a name="239"><span class="lineNum">     239 </span>            :     kX86FeatureAVX512_CDI,               //!&lt; CPU has AVX512-CDI (conflict detection).</a>
<a name="240"><span class="lineNum">     240 </span>            :     kX86FeatureAVX512_PFI,               //!&lt; CPU has AVX512-PFI (prefetch instructions).</a>
<a name="241"><span class="lineNum">     241 </span>            :     kX86FeatureAVX512_ERI,               //!&lt; CPU has AVX512-ERI (exponential and reciprocal).</a>
<a name="242"><span class="lineNum">     242 </span>            :     kX86FeatureAVX512_DQ,                //!&lt; CPU has AVX512-DQ (DWORD/QWORD).</a>
<a name="243"><span class="lineNum">     243 </span>            :     kX86FeatureAVX512_BW,                //!&lt; CPU has AVX512-BW (BYTE/WORD).</a>
<a name="244"><span class="lineNum">     244 </span>            :     kX86FeatureAVX512_VL,                //!&lt; CPU has AVX512-VL (vector length extensions).</a>
<a name="245"><span class="lineNum">     245 </span>            :     kX86FeatureAVX512_IFMA,              //!&lt; CPU has AVX512-IFMA (integer fused-multiply-add using 52-bit precision).</a>
<a name="246"><span class="lineNum">     246 </span>            :     kX86FeatureAVX512_VBMI,              //!&lt; CPU has AVX512-VBMI (vector byte manipulation).</a>
<a name="247"><span class="lineNum">     247 </span>            :     kX86FeatureAVX512_VPOPCNTDQ,         //!&lt; CPU has AVX512-VPOPCNTDQ (VPOPCNT[D|Q] instructions).</a>
<a name="248"><span class="lineNum">     248 </span>            :     kX86FeatureAVX512_4VNNIW,            //!&lt; CPU has AVX512-VNNIW (vector NN instructions word variable precision).</a>
<a name="249"><span class="lineNum">     249 </span>            :     kX86FeatureAVX512_4FMAPS,            //!&lt; CPU has AVX512-FMAPS (FMA packed single).</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :     kX86FeaturesCount                    //!&lt; Count of X86/X64 CPU features.</a>
<a name="252"><span class="lineNum">     252 </span>            :   };</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :   // --------------------------------------------------------------------------</a>
<a name="255"><span class="lineNum">     255 </span>            :   // [ArmInfo]</a>
<a name="256"><span class="lineNum">     256 </span>            :   // --------------------------------------------------------------------------</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            :   struct ArmData {</a>
<a name="259"><span class="lineNum">     259 </span>            :   };</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :   // --------------------------------------------------------------------------</a>
<a name="262"><span class="lineNum">     262 </span>            :   // [X86Info]</a>
<a name="263"><span class="lineNum">     263 </span>            :   // --------------------------------------------------------------------------</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :   struct X86Data {</a>
<a name="266"><span class="lineNum">     266 </span>            :     uint32_t _processorType;             //!&lt; Processor type.</a>
<a name="267"><span class="lineNum">     267 </span>            :     uint32_t _brandIndex;                //!&lt; Brand index.</a>
<a name="268"><span class="lineNum">     268 </span>            :     uint32_t _flushCacheLineSize;        //!&lt; Flush cache line size (in bytes).</a>
<a name="269"><span class="lineNum">     269 </span>            :     uint32_t _maxLogicalProcessors;      //!&lt; Maximum number of addressable IDs for logical processors.</a>
<a name="270"><span class="lineNum">     270 </span>            :   };</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :   // --------------------------------------------------------------------------</a>
<a name="273"><span class="lineNum">     273 </span>            :   // [Construction / Destruction]</a>
<a name="274"><span class="lineNum">     274 </span>            :   // --------------------------------------------------------------------------</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">         72 :   ASMJIT_INLINE CpuInfo() noexcept { reset(); }</span></a>
<a name="277"><span class="lineNum">     277 </span>            :   ASMJIT_INLINE CpuInfo(const CpuInfo&amp; other) noexcept = default;</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :   // --------------------------------------------------------------------------</a>
<a name="280"><span class="lineNum">     280 </span>            :   // [Init / Reset]</a>
<a name="281"><span class="lineNum">     281 </span>            :   // --------------------------------------------------------------------------</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :   //! Initialize CpuInfo to the given architecture, see \ArchInfo.</a>
<a name="284"><span class="lineNum">     284 </span>            :   ASMJIT_INLINE void initArch(uint32_t archType, uint32_t archMode = 0) noexcept {</a>
<a name="285"><span class="lineNum">     285 </span>            :     _archInfo.init(archType, archMode);</a>
<a name="286"><span class="lineNum">     286 </span>            :   }</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :   ASMJIT_INLINE void init(const CpuInfo&amp; other) noexcept { ::memcpy(this, &amp;other, sizeof(*this)); }</a>
<a name="289"><span class="lineNum">     289 </span>            :   ASMJIT_INLINE void reset() noexcept { ::memset(this, 0, sizeof(*this)); }</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :   // --------------------------------------------------------------------------</a>
<a name="292"><span class="lineNum">     292 </span>            :   // [Detect]</a>
<a name="293"><span class="lineNum">     293 </span>            :   // --------------------------------------------------------------------------</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :   ASMJIT_API void detect() noexcept;</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :   // --------------------------------------------------------------------------</a>
<a name="298"><span class="lineNum">     298 </span>            :   // [Accessors]</a>
<a name="299"><span class="lineNum">     299 </span>            :   // --------------------------------------------------------------------------</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :   //! Get generic architecture information.</a>
<a name="302"><span class="lineNum">     302 </span>            :   ASMJIT_INLINE const ArchInfo&amp; getArchInfo() const noexcept { return _archInfo; }</a>
<a name="303"><span class="lineNum">     303 </span>            :   //! Get CPU architecture type, see \ArchInfo::Type.</a>
<a name="304"><span class="lineNum">     304 </span>            :   ASMJIT_INLINE uint32_t getArchType() const noexcept { return _archInfo.getType(); }</a>
<a name="305"><span class="lineNum">     305 </span>            :   //! Get CPU architecture sub-type, see \ArchInfo::SubType.</a>
<a name="306"><span class="lineNum">     306 </span>            :   ASMJIT_INLINE uint32_t getArchSubType() const noexcept { return _archInfo.getSubType(); }</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span>            :     //! Get CPU vendor ID.</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">         72 :   ASMJIT_INLINE uint32_t getVendorId() const noexcept { return _vendorId; }</span></a>
<a name="310"><span class="lineNum">     310 </span>            :   //! Get CPU family ID.</a>
<a name="311"><span class="lineNum">     311 </span>            :   ASMJIT_INLINE uint32_t getFamily() const noexcept { return _family; }</a>
<a name="312"><span class="lineNum">     312 </span>            :   //! Get CPU model ID.</a>
<a name="313"><span class="lineNum">     313 </span>            :   ASMJIT_INLINE uint32_t getModel() const noexcept { return _model; }</a>
<a name="314"><span class="lineNum">     314 </span>            :   //! Get CPU stepping.</a>
<a name="315"><span class="lineNum">     315 </span>            :   ASMJIT_INLINE uint32_t getStepping() const noexcept { return _stepping; }</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :   //! Get number of hardware threads available.</a>
<a name="318"><span class="lineNum">     318 </span>            :   ASMJIT_INLINE uint32_t getHwThreadsCount() const noexcept {</a>
<a name="319"><span class="lineNum">     319 </span>            :     return _hwThreadsCount;</a>
<a name="320"><span class="lineNum">     320 </span>            :   }</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :   //! Get all CPU features.</a>
<a name="323"><span class="lineNum">     323 </span>            :   ASMJIT_INLINE const CpuFeatures&amp; getFeatures() const noexcept { return _features; }</a>
<a name="324"><span class="lineNum">     324 </span>            :   //! Get whether CPU has a `feature`.</a>
<a name="325"><span class="lineNum">     325 </span>            :   ASMJIT_INLINE bool hasFeature(uint32_t feature) const noexcept { return _features.has(feature); }</a>
<a name="326"><span class="lineNum">     326 </span>            :   //! Add a CPU `feature`.</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">       3528 :   ASMJIT_INLINE CpuInfo&amp; addFeature(uint32_t feature) noexcept { _features.add(feature); return *this; }</span></a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :   //! Get CPU vendor string.</a>
<a name="330"><span class="lineNum">     330 </span>            :   ASMJIT_INLINE const char* getVendorString() const noexcept { return _vendorString; }</a>
<a name="331"><span class="lineNum">     331 </span>            :   //! Get CPU brand string.</a>
<a name="332"><span class="lineNum">     332 </span>            :   ASMJIT_INLINE const char* getBrandString() const noexcept { return _brandString; }</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :   // --------------------------------------------------------------------------</a>
<a name="335"><span class="lineNum">     335 </span>            :   // [Accessors - ARM]</a>
<a name="336"><span class="lineNum">     336 </span>            :   // --------------------------------------------------------------------------</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :   // --------------------------------------------------------------------------</a>
<a name="339"><span class="lineNum">     339 </span>            :   // [Accessors - X86]</a>
<a name="340"><span class="lineNum">     340 </span>            :   // --------------------------------------------------------------------------</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :   //! Get processor type.</a>
<a name="343"><span class="lineNum">     343 </span>            :   ASMJIT_INLINE uint32_t getX86ProcessorType() const noexcept {</a>
<a name="344"><span class="lineNum">     344 </span>            :     return _x86Data._processorType;</a>
<a name="345"><span class="lineNum">     345 </span>            :   }</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            :   //! Get brand index.</a>
<a name="348"><span class="lineNum">     348 </span>            :   ASMJIT_INLINE uint32_t getX86BrandIndex() const noexcept {</a>
<a name="349"><span class="lineNum">     349 </span>            :     return _x86Data._brandIndex;</a>
<a name="350"><span class="lineNum">     350 </span>            :   }</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :   //! Get flush cache line size.</a>
<a name="353"><span class="lineNum">     353 </span>            :   ASMJIT_INLINE uint32_t getX86FlushCacheLineSize() const noexcept {</a>
<a name="354"><span class="lineNum">     354 </span>            :     return _x86Data._flushCacheLineSize;</a>
<a name="355"><span class="lineNum">     355 </span>            :   }</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            :   //! Get maximum logical processors count.</a>
<a name="358"><span class="lineNum">     358 </span>            :   ASMJIT_INLINE uint32_t getX86MaxLogicalProcessors() const noexcept {</a>
<a name="359"><span class="lineNum">     359 </span>            :     return _x86Data._maxLogicalProcessors;</a>
<a name="360"><span class="lineNum">     360 </span>            :   }</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span>            :   // --------------------------------------------------------------------------</a>
<a name="363"><span class="lineNum">     363 </span>            :   // [Statics]</a>
<a name="364"><span class="lineNum">     364 </span>            :   // --------------------------------------------------------------------------</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            :   //! Get the host CPU information.</a>
<a name="367"><span class="lineNum">     367 </span>            :   ASMJIT_API static const CpuInfo&amp; getHost() noexcept;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :   // --------------------------------------------------------------------------</a>
<a name="370"><span class="lineNum">     370 </span>            :   // [Members]</a>
<a name="371"><span class="lineNum">     371 </span>            :   // --------------------------------------------------------------------------</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :   ArchInfo _archInfo;                    //!&lt; CPU architecture information.</a>
<a name="374"><span class="lineNum">     374 </span>            :   uint32_t _vendorId;                    //!&lt; CPU vendor id, see \ref Vendor.</a>
<a name="375"><span class="lineNum">     375 </span>            :   uint32_t _family;                      //!&lt; CPU family ID.</a>
<a name="376"><span class="lineNum">     376 </span>            :   uint32_t _model;                       //!&lt; CPU model ID.</a>
<a name="377"><span class="lineNum">     377 </span>            :   uint32_t _stepping;                    //!&lt; CPU stepping.</a>
<a name="378"><span class="lineNum">     378 </span>            :   uint32_t _hwThreadsCount;              //!&lt; Number of hardware threads.</a>
<a name="379"><span class="lineNum">     379 </span>            :   CpuFeatures _features;                 //!&lt; CPU features.</a>
<a name="380"><span class="lineNum">     380 </span>            :   char _vendorString[16];                //!&lt; CPU vendor string.</a>
<a name="381"><span class="lineNum">     381 </span>            :   char _brandString[64];                 //!&lt; CPU brand string.</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :   // Architecture specific data.</a>
<a name="384"><span class="lineNum">     384 </span>            :   union {</a>
<a name="385"><span class="lineNum">     385 </span>            :     ArmData _armData;</a>
<a name="386"><span class="lineNum">     386 </span>            :     X86Data _x86Data;</a>
<a name="387"><span class="lineNum">     387 </span>            :   };</a>
<a name="388"><span class="lineNum">     388 </span>            : };</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : //! \}</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            : } // asmjit namespace</a>
<a name="393"><span class="lineNum">     393 </span>            : } // namespace PLMD</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            : // [Api-End]</a>
<a name="396"><span class="lineNum">     396 </span>            : #include &quot;./asmjit_apiend.h&quot;</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            : // [Guard]</a>
<a name="399"><span class="lineNum">     399 </span>            : #endif // _ASMJIT_BASE_CPUINFO_H</a>
<a name="400"><span class="lineNum">     400 </span>            : #pragma GCC diagnostic pop</a>
<a name="401"><span class="lineNum">     401 </span>            : #endif // __PLUMED_HAS_ASMJIT</a>
<a name="402"><span class="lineNum">     402 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
