; General settings that can be overwritten in the host code
; that calls the AISGen library.
[General]
busWidth=16
BootMode=flash


; The PLL section allows setting the PLL1 system clock with a  
; specified multiplier and divider as shown. The clock source
; can also be chosen for internal or external.
[PLL]
PLLM = 21
PLLDIV1 = 0
CLK_SRC = 0


; The DDR section allows setting the DDR clock rates (PLL2) and 
; the needed values for the DDR control registers.  Only the 9
; paramters shown below can be set via the AIS method.
[DDR]
DDRPLLM = 23
DDRCLKDIV = 1
VPFECLKDIV = 11
CLK_SRC = 0
DDRPHYCR = 0x50006405
SDBCR = 0x00138822
SDTIMR = 0x22923209
SDTIMR2 = 0x0012c722
;SDRCR = 0x000004F0
;SDTIMR = 0x16492148
;SDTIMR2 = 0x000CC702
SDRCR = 0x000004EF


; The EMIF section allows setting the AEMIF control registers of the 
; the DM643x device to the specified values. Only the five registers
; shown below can be set via the AIS method.
[EMIF]
;AB1CR = 0x0050043d
AB1CR = 0x3FFFFFFD
AB2CR = 0x3FFFFFFD
AB3CR = 0x3FFFFFFD
AB4CR = 0x3FFFFFFD
NANDFCR = 0x00000000


