[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenerateBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<159> s<158> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<gen_test9> u<3> t<StringConst> p<4> l<1:8> el<1:17>
n<> u<4> t<Module_ansi_header> p<156> c<2> s<29> l<1:1> el<1:18>
n<> u<5> t<NetType_Wire> p<24> s<16> l<2:9> el<2:13>
n<1> u<6> t<IntConst> p<7> l<2:15> el<2:16>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:15> el<2:16>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:15> el<2:16>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:15> el<2:16>
n<0> u<10> t<IntConst> p<11> l<2:17> el<2:18>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:17> el<2:18>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:17> el<2:18>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:17> el<2:18>
n<> u<14> t<Constant_range> p<15> c<9> l<2:15> el<2:18>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:14> el<2:19>
n<> u<16> t<Data_type_or_implicit> p<24> c<15> s<23> l<2:14> el<2:19>
n<w> u<17> t<StringConst> p<22> s<21> l<2:20> el<2:21>
n<2'b11> u<18> t<IntConst> p<19> l<2:24> el<2:29>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:24> el<2:29>
n<> u<20> t<Primary> p<21> c<19> l<2:24> el<2:29>
n<> u<21> t<Expression> p<22> c<20> l<2:24> el<2:29>
n<> u<22> t<Net_decl_assignment> p<23> c<17> l<2:20> el<2:29>
n<> u<23> t<List_of_net_decl_assignments> p<24> c<22> l<2:20> el<2:29>
n<> u<24> t<Net_declaration> p<25> c<5> l<2:9> el<2:30>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:9> el<2:30>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<2:9> el<2:30>
n<> u<27> t<Module_common_item> p<28> c<26> l<2:9> el<2:30>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:9> el<2:30>
n<> u<29> t<Non_port_module_item> p<156> c<28> s<154> l<2:9> el<2:30>
n<A> u<30> t<StringConst> p<150> s<51> l<4:25> el<4:26>
n<> u<31> t<NetType_Wire> p<46> s<42> l<5:25> el<5:29>
n<1> u<32> t<IntConst> p<33> l<5:31> el<5:32>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:31> el<5:32>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:31> el<5:32>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<5:31> el<5:32>
n<0> u<36> t<IntConst> p<37> l<5:33> el<5:34>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:33> el<5:34>
n<> u<38> t<Constant_primary> p<39> c<37> l<5:33> el<5:34>
n<> u<39> t<Constant_expression> p<40> c<38> l<5:33> el<5:34>
n<> u<40> t<Constant_range> p<41> c<35> l<5:31> el<5:34>
n<> u<41> t<Packed_dimension> p<42> c<40> l<5:30> el<5:35>
n<> u<42> t<Data_type_or_implicit> p<46> c<41> s<45> l<5:30> el<5:35>
n<x> u<43> t<StringConst> p<44> l<5:36> el<5:37>
n<> u<44> t<Net_decl_assignment> p<45> c<43> l<5:36> el<5:37>
n<> u<45> t<List_of_net_decl_assignments> p<46> c<44> l<5:36> el<5:37>
n<> u<46> t<Net_declaration> p<47> c<31> l<5:25> el<5:38>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:25> el<5:38>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:25> el<5:38>
n<> u<49> t<Module_common_item> p<50> c<48> l<5:25> el<5:38>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:25> el<5:38>
n<> u<51> t<Generate_item> p<150> c<50> s<83> l<5:25> el<5:38>
n<B> u<52> t<StringConst> p<79> s<77> l<7:33> el<7:34>
n<> u<53> t<NetType_Wire> p<72> s<64> l<8:33> el<8:37>
n<1> u<54> t<IntConst> p<55> l<8:39> el<8:40>
n<> u<55> t<Primary_literal> p<56> c<54> l<8:39> el<8:40>
n<> u<56> t<Constant_primary> p<57> c<55> l<8:39> el<8:40>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<8:39> el<8:40>
n<0> u<58> t<IntConst> p<59> l<8:41> el<8:42>
n<> u<59> t<Primary_literal> p<60> c<58> l<8:41> el<8:42>
n<> u<60> t<Constant_primary> p<61> c<59> l<8:41> el<8:42>
n<> u<61> t<Constant_expression> p<62> c<60> l<8:41> el<8:42>
n<> u<62> t<Constant_range> p<63> c<57> l<8:39> el<8:42>
n<> u<63> t<Packed_dimension> p<64> c<62> l<8:38> el<8:43>
n<> u<64> t<Data_type_or_implicit> p<72> c<63> s<71> l<8:38> el<8:43>
n<y> u<65> t<StringConst> p<70> s<69> l<8:44> el<8:45>
n<2'b00> u<66> t<IntConst> p<67> l<8:48> el<8:53>
n<> u<67> t<Primary_literal> p<68> c<66> l<8:48> el<8:53>
n<> u<68> t<Primary> p<69> c<67> l<8:48> el<8:53>
n<> u<69> t<Expression> p<70> c<68> l<8:48> el<8:53>
n<> u<70> t<Net_decl_assignment> p<71> c<65> l<8:44> el<8:53>
n<> u<71> t<List_of_net_decl_assignments> p<72> c<70> l<8:44> el<8:53>
n<> u<72> t<Net_declaration> p<73> c<53> l<8:33> el<8:54>
n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<8:33> el<8:54>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<8:33> el<8:54>
n<> u<75> t<Module_common_item> p<76> c<74> l<8:33> el<8:54>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<8:33> el<8:54>
n<> u<77> t<Generate_item> p<79> c<76> s<78> l<8:33> el<8:54>
n<> u<78> t<END> p<79> l<9:25> el<9:28>
n<> u<79> t<Generate_begin_end_block> p<80> c<52> l<7:25> el<9:28>
n<> u<80> t<Generate_item> p<82> c<79> s<81> l<7:25> el<9:28>
n<> u<81> t<ENDGENERATE> p<82> l<10:25> el<10:36>
n<> u<82> t<Generate_region> p<83> c<80> l<6:25> el<10:36>
n<> u<83> t<Generate_item> p<150> c<82> s<115> l<6:25> el<10:36>
n<C> u<84> t<StringConst> p<111> s<109> l<12:33> el<12:34>
n<> u<85> t<NetType_Wire> p<104> s<96> l<13:33> el<13:37>
n<1> u<86> t<IntConst> p<87> l<13:39> el<13:40>
n<> u<87> t<Primary_literal> p<88> c<86> l<13:39> el<13:40>
n<> u<88> t<Constant_primary> p<89> c<87> l<13:39> el<13:40>
n<> u<89> t<Constant_expression> p<94> c<88> s<93> l<13:39> el<13:40>
n<0> u<90> t<IntConst> p<91> l<13:41> el<13:42>
n<> u<91> t<Primary_literal> p<92> c<90> l<13:41> el<13:42>
n<> u<92> t<Constant_primary> p<93> c<91> l<13:41> el<13:42>
n<> u<93> t<Constant_expression> p<94> c<92> l<13:41> el<13:42>
n<> u<94> t<Constant_range> p<95> c<89> l<13:39> el<13:42>
n<> u<95> t<Packed_dimension> p<96> c<94> l<13:38> el<13:43>
n<> u<96> t<Data_type_or_implicit> p<104> c<95> s<103> l<13:38> el<13:43>
n<z> u<97> t<StringConst> p<102> s<101> l<13:44> el<13:45>
n<2'b01> u<98> t<IntConst> p<99> l<13:48> el<13:53>
n<> u<99> t<Primary_literal> p<100> c<98> l<13:48> el<13:53>
n<> u<100> t<Primary> p<101> c<99> l<13:48> el<13:53>
n<> u<101> t<Expression> p<102> c<100> l<13:48> el<13:53>
n<> u<102> t<Net_decl_assignment> p<103> c<97> l<13:44> el<13:53>
n<> u<103> t<List_of_net_decl_assignments> p<104> c<102> l<13:44> el<13:53>
n<> u<104> t<Net_declaration> p<105> c<85> l<13:33> el<13:54>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<13:33> el<13:54>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<13:33> el<13:54>
n<> u<107> t<Module_common_item> p<108> c<106> l<13:33> el<13:54>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<13:33> el<13:54>
n<> u<109> t<Generate_item> p<111> c<108> s<110> l<13:33> el<13:54>
n<> u<110> t<END> p<111> l<14:25> el<14:28>
n<> u<111> t<Generate_begin_end_block> p<112> c<84> l<12:25> el<14:28>
n<> u<112> t<Generate_item> p<114> c<111> s<113> l<12:25> el<14:28>
n<> u<113> t<ENDGENERATE> p<114> l<15:25> el<15:36>
n<> u<114> t<Generate_region> p<115> c<112> l<11:25> el<15:36>
n<> u<115> t<Generate_item> p<150> c<114> s<148> l<11:25> el<15:36>
n<x> u<116> t<StringConst> p<117> l<16:32> el<16:33>
n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<16:32> el<16:33>
n<> u<118> t<Constant_bit_select> p<119> l<16:34> el<16:34>
n<> u<119> t<Constant_select> p<120> c<118> l<16:34> el<16:34>
n<> u<120> t<Net_lvalue> p<143> c<117> s<142> l<16:32> el<16:33>
n<B> u<121> t<StringConst> p<125> s<122> l<16:36> el<16:37>
n<y> u<122> t<StringConst> p<125> s<124> l<16:38> el<16:39>
n<> u<123> t<Bit_select> p<124> l<16:40> el<16:40>
n<> u<124> t<Select> p<125> c<123> l<16:40> el<16:40>
n<> u<125> t<Complex_func_call> p<126> c<121> l<16:36> el<16:39>
n<> u<126> t<Primary> p<127> c<125> l<16:36> el<16:39>
n<> u<127> t<Expression> p<133> c<126> s<132> l<16:36> el<16:39>
n<2'b11> u<128> t<IntConst> p<129> l<16:42> el<16:47>
n<> u<129> t<Primary_literal> p<130> c<128> l<16:42> el<16:47>
n<> u<130> t<Primary> p<131> c<129> l<16:42> el<16:47>
n<> u<131> t<Expression> p<133> c<130> l<16:42> el<16:47>
n<> u<132> t<BinOp_BitwXor> p<133> s<131> l<16:40> el<16:41>
n<> u<133> t<Expression> p<142> c<127> s<141> l<16:36> el<16:47>
n<C> u<134> t<StringConst> p<138> s<135> l<16:50> el<16:51>
n<z> u<135> t<StringConst> p<138> s<137> l<16:52> el<16:53>
n<> u<136> t<Bit_select> p<137> l<16:53> el<16:53>
n<> u<137> t<Select> p<138> c<136> l<16:53> el<16:53>
n<> u<138> t<Complex_func_call> p<139> c<134> l<16:50> el<16:53>
n<> u<139> t<Primary> p<140> c<138> l<16:50> el<16:53>
n<> u<140> t<Expression> p<142> c<139> l<16:50> el<16:53>
n<> u<141> t<BinOp_BitwXor> p<142> s<140> l<16:48> el<16:49>
n<> u<142> t<Expression> p<143> c<133> l<16:36> el<16:53>
n<> u<143> t<Net_assignment> p<144> c<120> l<16:32> el<16:53>
n<> u<144> t<List_of_net_assignments> p<145> c<143> l<16:32> el<16:53>
n<> u<145> t<Continuous_assign> p<146> c<144> l<16:25> el<16:54>
n<> u<146> t<Module_common_item> p<147> c<145> l<16:25> el<16:54>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<16:25> el<16:54>
n<> u<148> t<Generate_item> p<150> c<147> s<149> l<16:25> el<16:54>
n<> u<149> t<END> p<150> l<17:17> el<17:20>
n<> u<150> t<Generate_begin_end_block> p<151> c<30> l<4:17> el<17:20>
n<> u<151> t<Generate_item> p<153> c<150> s<152> l<4:17> el<17:20>
n<> u<152> t<ENDGENERATE> p<153> l<18:9> el<18:20>
n<> u<153> t<Generate_region> p<154> c<151> l<3:9> el<18:20>
n<> u<154> t<Non_port_module_item> p<156> c<153> s<155> l<3:9> el<18:20>
n<> u<155> t<ENDMODULE> p<156> l<19:1> el<19:10>
n<> u<156> t<Module_declaration> p<157> c<4> l<1:1> el<19:10>
n<> u<157> t<Description> p<158> c<156> l<1:1> el<19:10>
n<> u<158> t<Source_text> p<159> c<157> l<1:1> el<19:10>
n<> u<159> t<Top_level_rule> c<1> l<1:1> el<20:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:1:1: No timescale set for "gen_test9".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:1:1: Compile module "work@gen_test9".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:4:17: Compile generate block "work@gen_test9.A".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:7:25: Compile generate block "work@gen_test9.A.B".

[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:12:25: Compile generate block "work@gen_test9.A.C".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateBlock/dut.sv:1:1: Top level module "work@gen_test9".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              32
cont_assign                                            8
design                                                 1
gen_region                                             3
gen_scope                                              6
gen_scope_array                                        6
hier_path                                              4
logic_net                                              8
logic_typespec                                         8
module_inst                                            7
named_begin                                            3
operation                                              4
range                                                 12
ref_obj                                               18
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              32
cont_assign                                           12
design                                                 1
gen_region                                             3
gen_scope                                              9
gen_scope_array                                        9
hier_path                                              6
logic_net                                              8
logic_typespec                                         8
module_inst                                            7
named_begin                                            3
operation                                              6
range                                                 12
ref_obj                                               23
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@gen_test9)
|vpiElaborated:1
|vpiName:work@gen_test9
|uhdmallModules:
\_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
  |vpiParent:
  \_design: (work@gen_test9)
  |vpiFullName:work@gen_test9
  |vpiDefName:work@gen_test9
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_ref_obj: (work@gen_test9.w)
      |vpiParent:
      \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
      |vpiFullName:work@gen_test9.w
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:19
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiStmt:
    \_named_begin: (work@gen_test9.A)
      |vpiParent:
      \_gen_region: 
      |vpiName:A
      |vpiFullName:work@gen_test9.A
      |vpiStmt:
      \_gen_region: , line:6:25, endln:10:36
        |vpiParent:
        \_named_begin: (work@gen_test9.A)
        |vpiStmt:
        \_named_begin: (work@gen_test9.A.B)
          |vpiParent:
          \_gen_region: , line:6:25, endln:10:36
          |vpiName:B
          |vpiFullName:work@gen_test9.A.B
      |vpiStmt:
      \_gen_region: , line:11:25, endln:15:36
        |vpiParent:
        \_named_begin: (work@gen_test9.A)
        |vpiStmt:
        \_named_begin: (work@gen_test9.A.C)
          |vpiParent:
          \_gen_region: , line:11:25, endln:15:36
          |vpiName:C
          |vpiFullName:work@gen_test9.A.C
      |vpiStmt:
      \_cont_assign: , line:16:32, endln:16:53
        |vpiParent:
        \_named_begin: (work@gen_test9.A)
        |vpiRhs:
        \_operation: , line:16:36, endln:16:53
          |vpiParent:
          \_cont_assign: , line:16:32, endln:16:53
          |vpiOpType:30
          |vpiOperand:
          \_operation: , line:16:36, endln:16:47
            |vpiParent:
            \_operation: , line:16:36, endln:16:53
            |vpiOpType:30
            |vpiOperand:
            \_hier_path: (B.y), line:16:36, endln:16:39
              |vpiParent:
              \_operation: , line:16:36, endln:16:47
              |vpiName:B.y
              |vpiActual:
              \_ref_obj: (B), line:16:36, endln:16:37
                |vpiParent:
                \_hier_path: (B.y), line:16:36, endln:16:39
                |vpiName:B
                |vpiActual:
                \_named_begin: (work@gen_test9.A.B)
              |vpiActual:
              \_ref_obj: (work@gen_test9.A.y), line:16:38, endln:16:39
                |vpiParent:
                \_hier_path: (B.y), line:16:36, endln:16:39
                |vpiName:y
                |vpiFullName:work@gen_test9.A.y
            |vpiOperand:
            \_constant: , line:16:42, endln:16:47
              |vpiParent:
              \_operation: , line:16:36, endln:16:47
              |vpiDecompile:2'b11
              |vpiSize:2
              |BIN:11
              |vpiConstType:3
          |vpiOperand:
          \_hier_path: (C.z), line:16:50, endln:16:53
            |vpiParent:
            \_operation: , line:16:36, endln:16:53
            |vpiName:C.z
            |vpiActual:
            \_ref_obj: (C), line:16:50, endln:16:51
              |vpiParent:
              \_hier_path: (C.z), line:16:50, endln:16:53
              |vpiName:C
              |vpiActual:
              \_named_begin: (work@gen_test9.A.C)
            |vpiActual:
            \_ref_obj: (work@gen_test9.A.z), line:16:52, endln:16:53
              |vpiParent:
              \_hier_path: (C.z), line:16:50, endln:16:53
              |vpiName:z
              |vpiFullName:work@gen_test9.A.z
        |vpiLhs:
        \_ref_obj: (work@gen_test9.A.x), line:16:32, endln:16:33
          |vpiParent:
          \_cont_assign: , line:16:32, endln:16:53
          |vpiName:x
          |vpiFullName:work@gen_test9.A.x
|uhdmtopModules:
\_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
  |vpiName:work@gen_test9
  |vpiDefName:work@gen_test9
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_ref_obj: (work@gen_test9.w)
      |vpiParent:
      \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
      |vpiFullName:work@gen_test9.w
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:19
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gen_test9.A), line:4:17, endln:17:20
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiName:A
    |vpiFullName:work@gen_test9.A
    |vpiGenScope:
    \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
      |vpiParent:
      \_gen_scope_array: (work@gen_test9.A), line:4:17, endln:17:20
      |vpiFullName:work@gen_test9.A
      |vpiNet:
      \_logic_net: (work@gen_test9.A.x), line:5:36, endln:5:37
        |vpiParent:
        \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiTypespec:
        \_ref_obj: (work@gen_test9.A.x)
          |vpiParent:
          \_logic_net: (work@gen_test9.A.x), line:5:36, endln:5:37
          |vpiFullName:work@gen_test9.A.x
          |vpiActual:
          \_logic_typespec: , line:5:25, endln:5:35
        |vpiName:x
        |vpiFullName:work@gen_test9.A.x
        |vpiNetType:1
      |vpiContAssign:
      \_cont_assign: , line:16:32, endln:16:53
        |vpiParent:
        \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiRhs:
        \_operation: , line:16:36, endln:16:53
          |vpiParent:
          \_cont_assign: , line:16:32, endln:16:53
          |vpiOpType:30
          |vpiOperand:
          \_operation: , line:16:36, endln:16:47
            |vpiParent:
            \_operation: , line:16:36, endln:16:53
            |vpiOpType:30
            |vpiOperand:
            \_hier_path: (B.y), line:16:36, endln:16:39
              |vpiParent:
              \_operation: , line:16:36, endln:16:47
              |vpiName:B.y
              |vpiActual:
              \_ref_obj: (B), line:16:36, endln:16:37
                |vpiParent:
                \_hier_path: (B.y), line:16:36, endln:16:39
                |vpiName:B
                |vpiActual:
                \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
              |vpiActual:
              \_ref_obj: (work@gen_test9.A.y), line:16:38, endln:16:39
                |vpiParent:
                \_hier_path: (B.y), line:16:36, endln:16:39
                |vpiName:y
                |vpiFullName:work@gen_test9.A.y
                |vpiActual:
                \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
            |vpiOperand:
            \_constant: , line:16:42, endln:16:47
              |vpiParent:
              \_operation: , line:16:36, endln:16:47
              |vpiDecompile:2'b11
              |vpiSize:2
              |BIN:11
              |vpiConstType:3
          |vpiOperand:
          \_hier_path: (C.z), line:16:50, endln:16:53
            |vpiParent:
            \_operation: , line:16:36, endln:16:53
            |vpiName:C.z
            |vpiActual:
            \_ref_obj: (C), line:16:50, endln:16:51
              |vpiParent:
              \_hier_path: (C.z), line:16:50, endln:16:53
              |vpiName:C
              |vpiActual:
              \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
            |vpiActual:
            \_ref_obj: (work@gen_test9.A.z), line:16:52, endln:16:53
              |vpiParent:
              \_hier_path: (C.z), line:16:50, endln:16:53
              |vpiName:z
              |vpiFullName:work@gen_test9.A.z
              |vpiActual:
              \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
        |vpiLhs:
        \_ref_obj: (work@gen_test9.A.x), line:16:32, endln:16:33
          |vpiParent:
          \_cont_assign: , line:16:32, endln:16:53
          |vpiName:x
          |vpiFullName:work@gen_test9.A.x
          |vpiActual:
          \_logic_net: (work@gen_test9.A.x), line:5:36, endln:5:37
      |vpiGenScopeArray:
      \_gen_scope_array: (work@gen_test9.A.B), line:7:25, endln:9:28
        |vpiParent:
        \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiName:B
        |vpiFullName:work@gen_test9.A.B
        |vpiGenScope:
        \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
          |vpiParent:
          \_gen_scope_array: (work@gen_test9.A.B), line:7:25, endln:9:28
          |vpiFullName:work@gen_test9.A.B
          |vpiNet:
          \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
            |vpiTypespec:
            \_ref_obj: (work@gen_test9.A.B.y)
              |vpiParent:
              \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
              |vpiFullName:work@gen_test9.A.B.y
              |vpiActual:
              \_logic_typespec: , line:8:33, endln:8:43
            |vpiName:y
            |vpiFullName:work@gen_test9.A.B.y
            |vpiNetType:1
          |vpiContAssign:
          \_cont_assign: , line:8:44, endln:8:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
            |vpiNetDeclAssign:1
            |vpiRhs:
            \_constant: , line:8:48, endln:8:53
              |vpiParent:
              \_cont_assign: , line:8:44, endln:8:45
              |vpiDecompile:2'b00
              |vpiSize:2
              |BIN:00
              |vpiConstType:3
            |vpiLhs:
            \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
      |vpiGenScopeArray:
      \_gen_scope_array: (work@gen_test9.A.C), line:12:25, endln:14:28
        |vpiParent:
        \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
        |vpiName:C
        |vpiFullName:work@gen_test9.A.C
        |vpiGenScope:
        \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
          |vpiParent:
          \_gen_scope_array: (work@gen_test9.A.C), line:12:25, endln:14:28
          |vpiFullName:work@gen_test9.A.C
          |vpiNet:
          \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
            |vpiTypespec:
            \_ref_obj: (work@gen_test9.A.C.z)
              |vpiParent:
              \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
              |vpiFullName:work@gen_test9.A.C.z
              |vpiActual:
              \_logic_typespec: , line:13:33, endln:13:43
            |vpiName:z
            |vpiFullName:work@gen_test9.A.C.z
            |vpiNetType:1
          |vpiContAssign:
          \_cont_assign: , line:13:44, endln:13:45
            |vpiParent:
            \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
            |vpiNetDeclAssign:1
            |vpiRhs:
            \_constant: , line:13:48, endln:13:53
              |vpiParent:
              \_cont_assign: , line:13:44, endln:13:45
              |vpiDecompile:2'b01
              |vpiSize:2
              |BIN:01
              |vpiConstType:3
            |vpiLhs:
            \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
  |vpiContAssign:
  \_cont_assign: , line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:2:24, endln:2:29
      |vpiParent:
      \_cont_assign: , line:2:20, endln:2:21
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiConstType:3
    |vpiLhs:
    \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
\_weaklyReferenced:
\_logic_typespec: , line:2:9, endln:2:19
  |vpiRange:
  \_range: , line:2:14, endln:2:19
    |vpiParent:
    \_logic_typespec: , line:2:9, endln:2:19
    |vpiLeftRange:
    \_constant: , line:2:15, endln:2:16
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_operation: , line:16:36, endln:16:47
  |vpiParent:
  \_operation: , line:16:36, endln:16:53
  |vpiOpType:30
  |vpiOperand:
  \_hier_path: (B.y), line:16:36, endln:16:39
    |vpiParent:
    \_operation: , line:16:36, endln:16:47
    |vpiName:B.y
    |vpiActual:
    \_ref_obj: (B), line:16:36, endln:16:37
      |vpiParent:
      \_hier_path: (B.y), line:16:36, endln:16:39
      |vpiName:B
    |vpiActual:
    \_ref_obj: (work@gen_test9.A.y), line:16:38, endln:16:39
      |vpiParent:
      \_hier_path: (B.y), line:16:36, endln:16:39
      |vpiName:y
      |vpiFullName:work@gen_test9.A.y
  |vpiOperand:
  \_constant: , line:16:42, endln:16:47
\_operation: , line:16:36, endln:16:53
  |vpiParent:
  \_cont_assign: , line:16:32, endln:16:53
  |vpiOpType:30
  |vpiOperand:
  \_operation: , line:16:36, endln:16:47
  |vpiOperand:
  \_hier_path: (C.z), line:16:50, endln:16:53
    |vpiParent:
    \_operation: , line:16:36, endln:16:53
    |vpiName:C.z
    |vpiActual:
    \_ref_obj: (C), line:16:50, endln:16:51
      |vpiParent:
      \_hier_path: (C.z), line:16:50, endln:16:53
      |vpiName:C
    |vpiActual:
    \_ref_obj: (work@gen_test9.A.z), line:16:52, endln:16:53
      |vpiParent:
      \_hier_path: (C.z), line:16:50, endln:16:53
      |vpiName:z
      |vpiFullName:work@gen_test9.A.z
\_cont_assign: , line:16:32, endln:16:53
  |vpiParent:
  \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
  |vpiRhs:
  \_operation: , line:16:36, endln:16:53
  |vpiLhs:
  \_ref_obj: (work@gen_test9.A.x), line:16:32, endln:16:33
    |vpiParent:
    \_cont_assign: , line:16:32, endln:16:53
    |vpiName:x
    |vpiFullName:work@gen_test9.A.x
\_logic_typespec: , line:5:25, endln:5:35
  |vpiParent:
  \_logic_net: (work@gen_test9.A.x), line:5:36, endln:5:37
  |vpiRange:
  \_range: , line:5:30, endln:5:35
    |vpiParent:
    \_logic_typespec: , line:5:25, endln:5:35
    |vpiLeftRange:
    \_constant: , line:5:31, endln:5:32
      |vpiParent:
      \_range: , line:5:30, endln:5:35
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:33, endln:5:34
      |vpiParent:
      \_range: , line:5:30, endln:5:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:33, endln:8:43
  |vpiRange:
  \_range: , line:8:38, endln:8:43
    |vpiParent:
    \_logic_typespec: , line:8:33, endln:8:43
    |vpiLeftRange:
    \_constant: , line:8:39, endln:8:40
      |vpiParent:
      \_range: , line:8:38, endln:8:43
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:41, endln:8:42
      |vpiParent:
      \_range: , line:8:38, endln:8:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:33, endln:13:43
  |vpiRange:
  \_range: , line:13:38, endln:13:43
    |vpiParent:
    \_logic_typespec: , line:13:33, endln:13:43
    |vpiLeftRange:
    \_constant: , line:13:39, endln:13:40
      |vpiParent:
      \_range: , line:13:38, endln:13:43
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:41, endln:13:42
      |vpiParent:
      \_range: , line:13:38, endln:13:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:9, endln:2:19
  |vpiRange:
  \_range: , line:2:14, endln:2:19
    |vpiParent:
    \_logic_typespec: , line:2:9, endln:2:19
    |vpiLeftRange:
    \_constant: , line:2:15, endln:2:16
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_cont_assign: , line:2:20, endln:2:21
  |vpiParent:
  \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:2:24, endln:2:29
  |vpiLhs:
  \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
    |vpiParent:
    \_cont_assign: , line:2:20, endln:2:21
    |vpiTypespec:
    \_ref_obj: (work@gen_test9.w)
      |vpiParent:
      \_logic_net: (work@gen_test9.w), line:2:20, endln:2:21
      |vpiFullName:work@gen_test9.w
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:19
    |vpiName:w
    |vpiFullName:work@gen_test9.w
    |vpiNetType:1
\_logic_typespec: , line:2:9, endln:2:19
  |vpiParent:
  \_ref_obj: (work@gen_test9.w)
  |vpiRange:
  \_range: , line:2:14, endln:2:19
    |vpiParent:
    \_logic_typespec: , line:2:9, endln:2:19
    |vpiLeftRange:
    \_constant: , line:2:15, endln:2:16
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:17, endln:2:18
      |vpiParent:
      \_range: , line:2:14, endln:2:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
  |vpiParent:
  \_gen_scope_array: (work@gen_test9.A), line:4:17, endln:17:20
  |vpiFullName:work@gen_test9.A
  |vpiNet:
  \_logic_net: (work@gen_test9.A.x), line:5:36, endln:5:37
  |vpiContAssign:
  \_cont_assign: , line:16:32, endln:16:53
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gen_test9.A.B), line:7:25, endln:9:28
    |vpiParent:
    \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
    |vpiName:B
    |vpiFullName:work@gen_test9.A.B
    |vpiGenScope:
    \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
      |vpiParent:
      \_gen_scope_array: (work@gen_test9.A.B), line:7:25, endln:9:28
      |vpiFullName:work@gen_test9.A.B
      |vpiNet:
      \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
      |vpiContAssign:
      \_cont_assign: , line:8:44, endln:8:45
        |vpiParent:
        \_gen_scope: (work@gen_test9.A.B), line:7:25, endln:9:28
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_constant: , line:8:48, endln:8:53
        |vpiLhs:
        \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
          |vpiParent:
          \_cont_assign: , line:8:44, endln:8:45
          |vpiTypespec:
          \_ref_obj: (work@gen_test9.A.B.y)
            |vpiParent:
            \_logic_net: (work@gen_test9.A.B.y), line:8:44, endln:8:45
            |vpiFullName:work@gen_test9.A.B.y
            |vpiActual:
            \_logic_typespec: , line:8:33, endln:8:43
          |vpiName:y
          |vpiFullName:work@gen_test9.A.B.y
          |vpiNetType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gen_test9.A.C), line:12:25, endln:14:28
    |vpiParent:
    \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
    |vpiName:C
    |vpiFullName:work@gen_test9.A.C
    |vpiGenScope:
    \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
      |vpiParent:
      \_gen_scope_array: (work@gen_test9.A.C), line:12:25, endln:14:28
      |vpiFullName:work@gen_test9.A.C
      |vpiNet:
      \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
      |vpiContAssign:
      \_cont_assign: , line:13:44, endln:13:45
        |vpiParent:
        \_gen_scope: (work@gen_test9.A.C), line:12:25, endln:14:28
        |vpiNetDeclAssign:1
        |vpiRhs:
        \_constant: , line:13:48, endln:13:53
        |vpiLhs:
        \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
          |vpiParent:
          \_cont_assign: , line:13:44, endln:13:45
          |vpiTypespec:
          \_ref_obj: (work@gen_test9.A.C.z)
            |vpiParent:
            \_logic_net: (work@gen_test9.A.C.z), line:13:44, endln:13:45
            |vpiFullName:work@gen_test9.A.C.z
            |vpiActual:
            \_logic_typespec: , line:13:33, endln:13:43
          |vpiName:z
          |vpiFullName:work@gen_test9.A.C.z
          |vpiNetType:1
\_gen_scope_array: (work@gen_test9.A), line:4:17, endln:17:20
  |vpiParent:
  \_module_inst: work@gen_test9 (work@gen_test9), file:${SURELOG_DIR}/tests/GenerateBlock/dut.sv, line:1:1, endln:19:10
  |vpiName:A
  |vpiFullName:work@gen_test9.A
  |vpiGenScope:
  \_gen_scope: (work@gen_test9.A), line:4:17, endln:17:20
\_logic_typespec: , line:8:33, endln:8:43
  |vpiParent:
  \_ref_obj: (work@gen_test9.A.B.y)
  |vpiRange:
  \_range: , line:8:38, endln:8:43
    |vpiParent:
    \_logic_typespec: , line:8:33, endln:8:43
    |vpiLeftRange:
    \_constant: , line:8:39, endln:8:40
      |vpiParent:
      \_range: , line:8:38, endln:8:43
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:41, endln:8:42
      |vpiParent:
      \_range: , line:8:38, endln:8:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:33, endln:13:43
  |vpiParent:
  \_ref_obj: (work@gen_test9.A.C.z)
  |vpiRange:
  \_range: , line:13:38, endln:13:43
    |vpiParent:
    \_logic_typespec: , line:13:33, endln:13:43
    |vpiLeftRange:
    \_constant: , line:13:39, endln:13:40
      |vpiParent:
      \_range: , line:13:38, endln:13:43
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:41, endln:13:42
      |vpiParent:
      \_range: , line:13:38, endln:13:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenerateBlock/dut.sv | ${SURELOG_DIR}/build/regression/GenerateBlock/roundtrip/dut_000.sv | 16 | 19 |