<resources>
    <module name ="uart_tx" SLICEL = "6" SLICEM = "3" DSP = "0" BRAM = "0"></module>
    <module name ="or_gate" SLICEL = "1" SLICEM = "0" DSP = "0" BRAM = "0"></module>
    <module name ="uart_rx" SLICEL = "3" SLICEM = "7" DSP = "0" BRAM = "0"></module>
    <module name ="and_gate" SLICEL = "1" SLICEM = "0" DSP = "0" BRAM = "0"></module>
</resources>