// Seed: 3079963975
module module_0 ();
endmodule
module module_1 #(
    parameter id_16 = 32'd76
) (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output logic id_6,
    input wand id_7,
    input wor id_8,
    input tri1 id_9,
    output logic id_10,
    output supply1 id_11,
    output uwire id_12
);
  wire id_14;
  id_15 :
  assert property (@(negedge -1 ==? id_9) 1)
  else begin : LABEL_0
    id_6 <= -1'b0;
  end
  always @(posedge -1) id_10 <= -1'b0;
  parameter id_16 = 1;
  module_0 modCall_1 ();
  logic [1 : ""] id_17 = id_15;
  logic [1 : id_16] id_18;
endmodule
