{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395205101742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395205101743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 23:58:21 2014 " "Processing started: Tue Mar 18 23:58:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395205101743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395205101743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395205101743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395205101975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/lab6/hexdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/lab6/hexdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDriver-Behavioral " "Found design unit 1: HexDriver-Behavioral" {  } { { "../lab6/HexDriver.vhd" "" { Text "E:/altera/13.0/lab6/HexDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102410 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../lab6/HexDriver.vhd" "" { Text "E:/altera/13.0/lab6/HexDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Found design unit 1: vga_controller-Behavioral" {  } { { "VGA_controller.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102412 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/VGA_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/Color_Mapper.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/Color_Mapper.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncingball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncingball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BouncingBall-Behavioral " "Found design unit 1: BouncingBall-Behavioral" {  } { { "BouncingBall.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/BouncingBall.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102415 ""} { "Info" "ISGN_ENTITY_NAME" "1 BouncingBall " "Found entity 1: BouncingBall" {  } { { "BouncingBall.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/BouncingBall.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-Behavioral " "Found design unit 1: ball-Behavioral" {  } { { "ball.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/ball.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/ball.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.bdf" "" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dreg-Behavioral " "Found design unit 1: Dreg-Behavioral" {  } { { "dreg.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/dreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "dreg.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/dreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psclksample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psclksample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psclk-Behavioral " "Found design unit 1: psclk-Behavioral" {  } { { "psclkSample.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102421 ""} { "Info" "ISGN_ENTITY_NAME" "1 psclk " "Found entity 1: psclk" {  } { { "psclkSample.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-Behavioral " "Found design unit 1: clkDiv-Behavioral" {  } { { "clkDiv.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102423 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clkDiv.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.bdf" "" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keycapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyCapture-Behavioral " "Found design unit 1: keyCapture-Behavioral" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102425 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyCapture " "Found entity 1: keyCapture" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyMap-Behavioral " "Found design unit 1: keyMap-Behavioral" {  } { { "keymap.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keymap.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102427 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMap " "Found entity 1: keyMap" {  } { { "keymap.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keymap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395205102456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BouncingBall BouncingBall:inst " "Elaborating entity \"BouncingBall\" for hierarchy \"BouncingBall:inst\"" {  } { { "lab8.bdf" "inst" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 240 720 920 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller BouncingBall:inst\|vga_controller:vgaSync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"BouncingBall:inst\|vga_controller:vgaSync_instance\"" {  } { { "BouncingBall.vhd" "vgaSync_instance" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/BouncingBall.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball BouncingBall:inst\|ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"BouncingBall:inst\|ball:ball_instance\"" {  } { { "BouncingBall.vhd" "ball_instance" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/BouncingBall.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper BouncingBall:inst\|Color_Mapper:Color_instance " "Elaborating entity \"Color_Mapper\" for hierarchy \"BouncingBall:inst\|Color_Mapper:Color_instance\"" {  } { { "BouncingBall.vhd" "Color_instance" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/BouncingBall.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst1\"" {  } { { "lab8.bdf" "inst1" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 264 400 576 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMap keyboard:inst1\|keyMap:inst3 " "Elaborating entity \"keyMap\" for hierarchy \"keyboard:inst1\|keyMap:inst3\"" {  } { { "keyboard.bdf" "inst3" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 56 1032 1224 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102472 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key keymap.vhd(28) " "VHDL Process Statement warning at keymap.vhd(28): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keymap.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keymap.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395205102473 "|lab8|keyboard:inst1|keyMap:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv keyboard:inst1\|clkDiv:inst " "Elaborating entity \"clkDiv\" for hierarchy \"keyboard:inst1\|clkDiv:inst\"" {  } { { "keyboard.bdf" "inst" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 136 320 472 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCapture keyboard:inst1\|keyCapture:ins3t " "Elaborating entity \"keyCapture\" for hierarchy \"keyboard:inst1\|keyCapture:ins3t\"" {  } { { "keyboard.bdf" "ins3t" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 104 792 984 216 "ins3t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102475 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyRed keyCapt.vhd(35) " "VHDL Process Statement warning at keyCapt.vhd(35): signal \"keyRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395205102476 "|lab8|keyboard:inst1|keyCapture:ins3t"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyAck keyCapt.vhd(38) " "VHDL Process Statement warning at keyCapt.vhd(38): signal \"keyAck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1395205102476 "|lab8|keyboard:inst1|keyCapture:ins3t"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keyReady keyCapt.vhd(18) " "VHDL Process Statement warning at keyCapt.vhd(18): inferring latch(es) for signal or variable \"keyReady\", which holds its previous value in one or more paths through the process" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1395205102476 "|lab8|keyboard:inst1|keyCapture:ins3t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyReady keyCapt.vhd(18) " "Inferred latch for \"keyReady\" at keyCapt.vhd(18)" {  } { { "keyCapt.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1395205102476 "|lab8|keyboard:inst1|keyCapture:ins3t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psclk keyboard:inst1\|psclk:inst2 " "Elaborating entity \"psclk\" for hierarchy \"keyboard:inst1\|psclk:inst2\"" {  } { { "keyboard.bdf" "inst2" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 120 560 720 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:inst1\|psclk:inst2\|Dreg:reg1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:inst1\|psclk:inst2\|Dreg:reg1\"" {  } { { "psclkSample.vhd" "reg1" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:inst3 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:inst3\"" {  } { { "lab8.bdf" "inst3" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 536 744 912 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102481 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst\|Color_Mapper:Color_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst\|Color_Mapper:Color_instance\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "e:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395205102778 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "BouncingBall:inst\|Color_Mapper:Color_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BouncingBall:inst\|Color_Mapper:Color_instance\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "e:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395205102778 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1395205102778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BouncingBall:inst\|Color_Mapper:Color_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"BouncingBall:inst\|Color_Mapper:Color_instance\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BouncingBall:inst\|Color_Mapper:Color_instance\|lpm_mult:Mult1 " "Instantiated megafunction \"BouncingBall:inst\|Color_Mapper:Color_instance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395205102807 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395205102807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_31t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_31t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_31t " "Found entity 1: mult_31t" {  } { { "db/mult_31t.tdf" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/db/mult_31t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395205102862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395205102862 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ball.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/ball.vhd" 76 -1 0 } } { "ball.vhd" "" { Text "E:/altera/13.0/lab9_vga_vhdl_Spring2014/ball.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1395205103100 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1395205103100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "lab8.bdf" "" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 376 1040 1216 392 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395205103453 "|lab8|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyh\[1\] GND " "Pin \"keyh\[1\]\" is stuck at GND" {  } { { "lab8.bdf" "" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 640 832 1008 656 "keyh\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395205103453 "|lab8|keyh[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyl\[3\] GND " "Pin \"keyl\[3\]\" is stuck at GND" {  } { { "lab8.bdf" "" { Schematic "E:/altera/13.0/lab9_vga_vhdl_Spring2014/lab8.bdf" { { 688 864 1040 704 "keyl\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1395205103453 "|lab8|keyl[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1395205103453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1395205103743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395205103743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395205103794 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395205103794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395205103794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1395205103794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395205103794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395205103814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 23:58:23 2014 " "Processing ended: Tue Mar 18 23:58:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395205103814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395205103814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395205103814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395205103814 ""}
