# do Processador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:02 on Nov 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v 
# -- Compiling module Processador
# 
# Top level modules:
# 	Processador
# End time: 09:50:03 on Nov 03,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:03 on Nov 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v 
# -- Compiling module Banco_registradores
# 
# Top level modules:
# 	Banco_registradores
# End time: 09:50:03 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:03 on Nov 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:50:03 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:03 on Nov 03,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v 
# -- Compiling module conversor7segmentos
# 
# Top level modules:
# 	conversor7segmentos
# End time: 09:50:03 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vlog -reportprogress 300 -work work /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:12 on Nov 03,2017
# vlog -reportprogress 300 -work work /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v 
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# End time: 09:50:12 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:13 on Nov 03,2017
# vlog -reportprogress 300 -work work /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v 
# -- Compiling module Controle
# 
# Top level modules:
# 	Controle
# End time: 09:50:13 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
