{
    "block_diagram" : {
        "project_name" : "ZCU104_Main",
        "axi_offset" : "0xA0000000",
        "json_path" : [
            "CameraLinkInterface.json",
            "Image2DRAM.json"
        ],
        "output_ports" : [
        ],
        "input_ports" : [
        ]
    },
    "bd_cell" : {
        "ddr4_0" : {
            "type" : "ip",
            "vlnv" : "xilinx.com:ip:ddr4",
            "tcl_options" : ["type", "vlnv"],
            "config" : {
                "ADDN_UI_CLKOUT1_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT2_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT3_FREQ_HZ" : "None",
                "ADDN_UI_CLKOUT4_FREQ_HZ" : "None",
                "AL_SEL" : "0",
                "C0.ADDR_WIDTH" : "17",
                "C0.BANK_GROUP_WIDTH" : "2",       
                "C0.CKE_WIDTH" : "1",
                "C0.CK_WIDTH" : "1",
                "C0.CS_WIDTH" : "1",
                "C0.ControllerType" : "DDR4_SDRAM",
                "C0.DDR4_ACT_SKEW" : "0",
                "C0.DDR4_ADDR_SKEW_0" : "0",
                "C0.DDR4_ADDR_SKEW_1" : "0",
                "C0.DDR4_ADDR_SKEW_2" : "0",
                "C0.DDR4_ADDR_SKEW_3" : "0",
                "C0.DDR4_ADDR_SKEW_4" : "0",
                "C0.DDR4_ADDR_SKEW_5" : "0",
                "C0.DDR4_ADDR_SKEW_6" : "0",
                "C0.DDR4_ADDR_SKEW_7" : "0",
                "C0.DDR4_ADDR_SKEW_8" : "0",
                "C0.DDR4_ADDR_SKEW_9" : "0",
                "C0.DDR4_ADDR_SKEW_10" : "0",
                "C0.DDR4_ADDR_SKEW_11" : "0",
                "C0.DDR4_ADDR_SKEW_12" : "0",
                "C0.DDR4_ADDR_SKEW_13" : "0",
                "C0.DDR4_ADDR_SKEW_14" : "0",
                "C0.DDR4_ADDR_SKEW_15" : "0",
                "C0.DDR4_ADDR_SKEW_16" : "0",
                "C0.DDR4_ADDR_SKEW_17" : "0",
                "C0.DDR4_AUTO_AP_COL_A3" : "false",
                "C0.DDR4_AutoPrecharge" : "false",
                "C0.DDR4_AxiAddressWidth" : "33",
                "C0.DDR4_AxiArbitrationScheme" : "RD_PRI_REG",
                "C0.DDR4_AxiDataWidth" : "512",
                "C0.DDR4_AxiIDWidth" : "17",
                "C0.DDR4_AxiNarrowBurst" : "false",
                "C0.DDR4_AxiSelection" : "true",
                "C0.DDR4_BA_SKEW_0" : "0",
                "C0.DDR4_BA_SKEW_1" : "0",
                "C0.DDR4_BG_SKEW_0" : "0",
                "C0.DDR4_BG_SKEW_1" : "0",
                "C0.DDR4_BurstLength" : "8",
                "C0.DDR4_BurstType" : "Sequential",
                "C0.DDR4_CKE_SKEW_0" : "0",
                "C0.DDR4_CKE_SKEW_1" : "0",
                "C0.DDR4_CKE_SKEW_2" : "0",
                "C0.DDR4_CKE_SKEW_3" : "0",
                "C0.DDR4_CK_SKEW_0" : "0",
                "C0.DDR4_CK_SKEW_1" : "0",
                "C0.DDR4_CK_SKEW_2" : "0",
                "C0.DDR4_CK_SKEW_3" : "0",
                "C0.DDR4_CLKFBOUT_MULT" : "12",
                "C0.DDR4_CLKOUT0_DIVIDE" : "5",
                "C0.DDR4_CS_SKEW_0" : "0",
                "C0.DDR4_CS_SKEW_1" : "0",
                "C0.DDR4_CS_SKEW_2" : "0",
                "C0.DDR4_CS_SKEW_3" : "0",
                "C0.DDR4_Capacity" : "512",
                "C0.DDR4_CasLatency" : "17",
                "C0.DDR4_CasWriteLatency" : "16",
                "C0.DDR4_ChipSelect" : "true",
                "C0.DDR4_Clamshell" : "false",
                "C0.DDR4_CustomParts" : "no_file_loaded",
                "C0.DDR4_DIVCLK_DIVIDE" : "1",
                "C0.DDR4_DataMask" : "DM_NO_DBI",
                "C0.DDR4_DataWidth" : "64",
                "C0.DDR4_EN_PARITY" : "false",
                "C0.DDR4_Ecc" : "false",
                "C0.DDR4_Enable_LVAUX" : "false",
                "C0.DDR4_InputClockPeriod" : "7997",
                "C0.DDR4_LR_SKEW_0" : "0",
                "C0.DDR4_LR_SKEW_1" : "0",
                "C0.DDR4_MCS_ECC" : "false",
                "C0.DDR4_Mem_Add_Map" : "ROW_COLUMN_BANK",
                "C0.DDR4_MemoryName" : "MainMemory",
                "C0.DDR4_MemoryPart" : "MTA8ATF1G64HZ-2G3",
                "C0.DDR4_MemoryType" : "SODIMMs",
                "C0.DDR4_MemoryVoltage" : "1.2V",
                "C0.DDR4_ODT_SKEW_0" : "0",
                "C0.DDR4_ODT_SKEW_1" : "0",
                "C0.DDR4_ODT_SKEW_2" : "0",
                "C0.DDR4_ODT_SKEW_3" : "0",
                "C0.DDR4_OnDieTermination" : "RZQ/6",
                "C0.DDR4_Ordering" : "Normal",
                "C0.DDR4_OutputDriverImpedenceControl" : "RZQ/7",
                "C0.DDR4_PAR_SKEW" : "0",
                "C0.DDR4_PhyClockRatio" : "4:1",
                "C0.DDR4_RESTORE_CRC" : "false",
                "C0.DDR4_SAVE_RESTORE" : "false",
                "C0.DDR4_SELF_REFRESH" : "false",
                "C0.DDR4_Slot" : "Single",
                "C0.DDR4_Specify_MandD" : "false",
                "C0.DDR4_TREFI" : "0",
                "C0.DDR4_TRFC" : "0",
                "C0.DDR4_TRFC_DLR" : "0",
                "C0.DDR4_TXPR" : "0",
                "C0.DDR4_TimePeriod" : "833",
                "C0.DDR4_UserRefresh_ZQCS" : "false",
                "C0.DDR4_isCKEShared" : "false",
                "C0.DDR4_isCustom" : "false",
                "C0.DDR4_nCK_TREFI" : "0",
                "C0.DDR4_nCK_TRFC" : "0",
                "C0.DDR4_nCK_TRFC_DLR" : "0",
                "C0.DDR4_nCK_TXPR" : "5",
                "C0.LR_WIDTH" : "1",
                "C0.MIGRATION" : "false",
                "C0.ODT_WIDTH" : "1",
                "C0.StackHeight" : "1",
                "C0_CLOCK_BOARD_INTERFACE" : "Custom",
                "C0_DDR4_BOARD_INTERFACE" : "Custom",
                "CLKOUT6" : "false",
                "DCI_Cascade" : "false",
                "DIFF_TERM_SYSCLK" : "false",
                "Debug_Signal" : "Disable",
                "Default_Bank_Selections" : "false",
                "EN_PP_4R_MIR" : "false",
                "Enable_SysPorts" : "true",
                "Example_TG" : "SIMPLE_TG",
                "IOPowerReduction" : "OFF",
                "IO_Power_Reduction" : "false",
                "IS_FROM_PHY" : "1",
                "MCS_DBG_EN" : "false",
                "No_Controller" : "1",
                "PARTIAL_RECONFIG_FLOW_MIG" : "false",
                "PING_PONG_PHY" : "1",
                "Phy_Only" : "Complete_Memory_Controller",
                "RECONFIG_XSDB_SAVE_RESTORE" : "false",
                "RESET_BOARD_INTERFACE" : "Custom",
                "Reference_Clock" : "Differential",
                "SET_DW_TO_40" : "false",
                "Simulation_Mode" : "BFM",
                "System_Clock" : "No_Buffer",
                "TIMING_3DS" : "false",
                "TIMING_OP1" : "false",
                "TIMING_OP2" : "false"
            }
        }
    }
}