strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9370f63790>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9370f63d10>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"28:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f937277f450>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="28:AS
r_next = r_reg ^ { feedback_value, q[4] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value', 'q']"];
	"28:AS" -> "15:AL";
	"27:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f9370f66950>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="27:AS
feedback_value = q[3] ^ q[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['q', 'q']"];
	"27:AS" -> "28:AS";
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9370f63890>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9370f71150>]",
		style=filled,
		typ=Block];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"22:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9370f0e290>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9370f16750>",
		fillcolor=turquoise,
		label="18:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9370f63ed0>]",
		style=filled,
		typ=Block];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"18:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL" -> "28:AS";
	"26:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f9370f71650>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="26:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_15:AL" -> "26:AS";
	"26:AS" -> "28:AS";
	"26:AS" -> "27:AS";
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
