{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512883903093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512883903093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 02:31:42 2017 " "Processing started: Sun Dec 10 02:31:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512883903093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512883903093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map processador -c processador --generate_functional_sim_netlist " "Command: quartus_map processador -c processador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512883903093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512883903534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bits-hardware " "Found design unit 1: reg8bits-hardware" {  } { { "components/reg8bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg8bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904336 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bits " "Found entity 1: reg8bits" {  } { { "components/reg8bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-hardware " "Found design unit 1: divisor_freq-hardware" {  } { { "components/divisor_freq.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/divisor_freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904341 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "components/divisor_freq.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/divisor_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_full-hardware " "Found design unit 1: comparador_full-hardware" {  } { { "components/comparador_full.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/comparador_full.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904347 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_full " "Found entity 1: comparador_full" {  } { { "components/comparador_full.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/comparador_full.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bintobcd_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bintobcd_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD_8bits-behavior " "Found design unit 1: BinToBCD_8bits-behavior" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/BinToBCD_8bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904352 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD_8bits " "Found entity 1: BinToBCD_8bits" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/BinToBCD_8bits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_4bits-hardware " "Found design unit 1: comparador_4bits-hardware" {  } { { "components/comparador_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/comparador_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904357 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "components/comparador_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/comparador_4bits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin_to_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin_to_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_disp-bin_to_disp " "Found design unit 1: bin_to_disp-bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904381 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_disp " "Found entity 1: bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-bin2bcd_12bit " "Found design unit 1: bin2bcd_12bit-bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin2bcd_12bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904387 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin2bcd_12bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904414 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904420 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904426 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904435 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904454 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904461 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904474 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904483 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904497 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904510 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-hardware " "Found design unit 1: opcode_decoder-hardware" {  } { { "components/opcode_decoder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/opcode_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904516 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "components/opcode_decoder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bit_shiftable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bit_shiftable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit_shiftable-hardware " "Found design unit 1: reg4bit_shiftable-hardware" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bit_shiftable.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904524 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit_shiftable " "Found entity 1: reg4bit_shiftable" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bit_shiftable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-hardware " "Found design unit 1: mux2x1_1bit-hardware" {  } { { "components/mux2x1_1bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904538 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "components/mux2x1_1bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883904538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883904538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512883904610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void0 cpu.vhdl(129) " "Verilog HDL or VHDL warning at cpu.vhdl(129): object \"void0\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904612 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void1 cpu.vhdl(130) " "Verilog HDL or VHDL warning at cpu.vhdl(130): object \"void1\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904612 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits dp:datapath\|rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904703 "|cpu|dp:datapath|rf:Register_File|reg4bits:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(62) " "Verilog HDL or VHDL warning at dp.vhdl(62): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904779 "|cpu|dp:datapath|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits dp:datapath\|alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits dp:datapath\|alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"dp:datapath\|alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904829 "|cpu|dp:datapath|alu:alu1|subtractor4bits:subtrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\"" {  } { { "dp.vhdl" "OUPUT" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904851 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904851 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904851 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904851 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904852 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904852 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904852 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904853 "|cpu|dp:datapath|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits dp:datapath\|mux4x1_4bits:ACC_IN " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"dp:datapath\|mux4x1_4bits:ACC_IN\"" {  } { { "dp.vhdl" "ACC_IN" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux4x1_4bits.vhd(24) " "VHDL Process Statement warning at mux4x1_4bits.vhd(24): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904865 "|cpu|dp:datapath|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux4x1_4bits.vhd(26) " "VHDL Process Statement warning at mux4x1_4bits.vhd(26): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904865 "|cpu|dp:datapath|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux4x1_4bits.vhd(28) " "VHDL Process Statement warning at mux4x1_4bits.vhd(28): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904866 "|cpu|dp:datapath|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux4x1_4bits.vhd(30) " "VHDL Process Statement warning at mux4x1_4bits.vhd(30): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904866 "|cpu|dp:datapath|mux4x1_4bits:ACC_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bit_shiftable dp:datapath\|reg4bit_shiftable:accumulador " "Elaborating entity \"reg4bit_shiftable\" for hierarchy \"dp:datapath\|reg4bit_shiftable:accumulador\"" {  } { { "dp.vhdl" "accumulador" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bit_shiftable.vhd(61) " "Verilog HDL or VHDL warning at reg4bit_shiftable.vhd(61): object \"void\" assigned a value but never read" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bit_shiftable.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512883904879 "|cpu|dp:datapath|reg4bit_shiftable:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_1bit dp:datapath\|reg4bit_shiftable:accumulador\|mux2x1_1bit:muxLFF0 " "Elaborating entity \"mux2x1_1bit\" for hierarchy \"dp:datapath\|reg4bit_shiftable:accumulador\|mux2x1_1bit:muxLFF0\"" {  } { { "components/reg4bit_shiftable.vhd" "muxLFF0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/reg4bit_shiftable.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2x1_1bit.vhd(21) " "VHDL Process Statement warning at mux2x1_1bit.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_1bit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904889 "|cpu|dp:datapath|reg4bit_shiftable:accumulador|mux2x1_1bit:muxLFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2x1_1bit.vhd(23) " "VHDL Process Statement warning at mux2x1_1bit.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux2x1_1bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512883904889 "|cpu|dp:datapath|reg4bit_shiftable:accumulador|mux2x1_1bit:muxLFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_4bits dp:datapath\|comparador_4bits:IFZERO " "Elaborating entity \"comparador_4bits\" for hierarchy \"dp:datapath\|comparador_4bits:IFZERO\"" {  } { { "dp.vhdl" "IFZERO" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/dp.vhdl" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_full dp:datapath\|comparador_4bits:IFZERO\|comparador_full:comp_0 " "Elaborating entity \"comparador_full\" for hierarchy \"dp:datapath\|comparador_4bits:IFZERO\|comparador_full:comp_0\"" {  } { { "components/comparador_4bits.vhd" "comp_0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/comparador_4bits.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_12bit bin2bcd_12bit:bin2bcd " "Elaborating entity \"bin2bcd_12bit\" for hierarchy \"bin2bcd_12bit:bin2bcd\"" {  } { { "cpu.vhdl" "bin2bcd" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_disp bin_to_disp:bin_decoder_ones " "Elaborating entity \"bin_to_disp\" for hierarchy \"bin_to_disp:bin_decoder_ones\"" {  } { { "cpu.vhdl" "bin_decoder_ones" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder opcode_decoder:decoder_opcode " "Elaborating entity \"opcode_decoder\" for hierarchy \"opcode_decoder:decoder_opcode\"" {  } { { "cpu.vhdl" "decoder_opcode" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/cpu.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883904965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "66 " "Inferred 66 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter2\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter1\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"opcode_decoder:decoder_opcode\|bin_to_disp:converter0\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_tens\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_tens\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux0\"" {  } { { "components/bin_to_disp.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux1\"" {  } { { "components/bin_to_disp.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux2\"" {  } { { "components/bin_to_disp.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux3\"" {  } { { "components/bin_to_disp.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux4\"" {  } { { "components/bin_to_disp.vhd" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux5\"" {  } { { "components/bin_to_disp.vhd" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "bin_to_disp:bin_decoder_ones\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bin_to_disp:bin_decoder_ones\|Mux6\"" {  } { { "components/bin_to_disp.vhd" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|mux4x1_4bits:ACC_IN\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|mux4x1_4bits:ACC_IN\|Mux0\"" {  } { { "components/mux4x1_4bits.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|mux4x1_4bits:ACC_IN\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|mux4x1_4bits:ACC_IN\|Mux1\"" {  } { { "components/mux4x1_4bits.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|mux4x1_4bits:ACC_IN\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|mux4x1_4bits:ACC_IN\|Mux2\"" {  } { { "components/mux4x1_4bits.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|mux4x1_4bits:ACC_IN\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|mux4x1_4bits:ACC_IN\|Mux3\"" {  } { { "components/mux4x1_4bits.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux0\"" {  } { { "components/mux8x1_4bits.vhd" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux1\"" {  } { { "components/mux8x1_4bits.vhd" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux2\"" {  } { { "components/mux8x1_4bits.vhd" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|Mux3\"" {  } { { "components/mux8x1_4bits.vhd" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux0\"" {  } { { "ctrl.vhdl" "Mux0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux1\"" {  } { { "ctrl.vhdl" "Mux1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux2\"" {  } { { "ctrl.vhdl" "Mux2" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux3\"" {  } { { "ctrl.vhdl" "Mux3" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux4\"" {  } { { "ctrl.vhdl" "Mux4" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux5\"" {  } { { "ctrl.vhdl" "Mux5" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux6\"" {  } { { "ctrl.vhdl" "Mux6" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux7\"" {  } { { "ctrl.vhdl" "Mux7" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux8\"" {  } { { "ctrl.vhdl" "Mux8" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux9\"" {  } { { "ctrl.vhdl" "Mux9" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux10\"" {  } { { "ctrl.vhdl" "Mux10" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux11\"" {  } { { "ctrl.vhdl" "Mux11" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux12\"" {  } { { "ctrl.vhdl" "Mux12" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux13\"" {  } { { "ctrl.vhdl" "Mux13" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux14\"" {  } { { "ctrl.vhdl" "Mux14" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:controller\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:controller\|Mux15\"" {  } { { "ctrl.vhdl" "Mux15" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512883905079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux0\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux0 " "Instantiated megafunction \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905153 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883905262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883905262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux1\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux1 " "Instantiated megafunction \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905287 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux4\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux4 " "Instantiated megafunction \"opcode_decoder:decoder_opcode\|bin_to_disp:converter3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905315 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t4d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t4d " "Found entity 1: mux_t4d" {  } { { "db/mux_t4d.tdf" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/db/mux_t4d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883905415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883905415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux0\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux0 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905635 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux1\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux1 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905649 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux2\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux2 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905664 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux3\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux3 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905685 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux4\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux4 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905703 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux5\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux5 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905722 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux6\"" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_disp:bin_decoder_ones\|lpm_mux:Mux6 " "Instantiated megafunction \"bin_to_disp:bin_decoder_ones\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905746 ""}  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/bin_to_disp.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux0\"" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux0 " "Instantiated megafunction \"dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905769 ""}  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883905888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883905888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux2\"" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux2 " "Instantiated megafunction \"dp:datapath\|mux4x1_4bits:ACC_IN\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905919 ""}  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux4x1_4bits.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|lpm_mux:Mux0\"" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883905946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|lpm_mux:Mux0 " "Instantiated megafunction \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883905946 ""}  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/components/mux8x1_4bits.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883905946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512883906060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512883906060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux0\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux0 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906108 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux1\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux1 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906125 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux2\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux2 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906149 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux3\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux3 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906162 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux4\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux4 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906184 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux8\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux8 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906227 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux9\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux9 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906246 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux10\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux10 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906264 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:controller\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"ctrl:controller\|lpm_mux:Mux15\"" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512883906321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:controller\|lpm_mux:Mux15 " "Instantiated megafunction \"ctrl:controller\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512883906321 ""}  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 4.0 normal/ctrl.vhdl" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512883906321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512883906663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 02:31:46 2017 " "Processing ended: Sun Dec 10 02:31:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512883906663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512883906663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512883906663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512883906663 ""}
