<stg><name>pip_edges</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %edges_addr = getelementptr i18 %edges, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="edges_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="7">
<![CDATA[
entry:4 %edges_load = load i7 %edges_addr

]]></Node>
<StgValue><ssdm name="edges_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %edges_addr_1 = getelementptr i18 %edges, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="edges_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="7">
<![CDATA[
entry:6 %edges_load_1 = load i7 %edges_addr_1

]]></Node>
<StgValue><ssdm name="edges_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="7">
<![CDATA[
entry:4 %edges_load = load i7 %edges_addr

]]></Node>
<StgValue><ssdm name="edges_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="7">
<![CDATA[
entry:6 %edges_load_1 = load i7 %edges_addr_1

]]></Node>
<StgValue><ssdm name="edges_load_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %edges_addr_2 = getelementptr i18 %edges, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="edges_addr_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="7">
<![CDATA[
entry:8 %edges_load_2 = load i7 %edges_addr_2

]]></Node>
<StgValue><ssdm name="edges_load_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %edges_addr_3 = getelementptr i18 %edges, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="edges_addr_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="7">
<![CDATA[
entry:10 %edges_load_3 = load i7 %edges_addr_3

]]></Node>
<StgValue><ssdm name="edges_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="7">
<![CDATA[
entry:8 %edges_load_2 = load i7 %edges_addr_2

]]></Node>
<StgValue><ssdm name="edges_load_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="7">
<![CDATA[
entry:10 %edges_load_3 = load i7 %edges_addr_3

]]></Node>
<StgValue><ssdm name="edges_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1 %py_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %py

]]></Node>
<StgValue><ssdm name="py_read"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2 %px_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %px

]]></Node>
<StgValue><ssdm name="px_read"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="36" st_id="10" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="37" st_id="11" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="39" st_id="13" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="40" st_id="14" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18">
<![CDATA[
entry:11 %acc = call i1 @pip_crossing2, i18 %px_read, i18 %py_read, i18 %edges_load, i18 %edges_load_1, i18 %edges_load_2, i18 %edges_load_3, i18 %div_table_V

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="41" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %edges, void @empty_3, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:12 %tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %acc, i1 %acc

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="2">
<![CDATA[
entry:13 %tmp_cast = zext i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="44" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:14 %select_ln886 = select i1 %acc, i6 29, i6 0

]]></Node>
<StgValue><ssdm name="select_ln886"/></StgValue>
</operation>

<operation id="45" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:15 %add_ln886 = add i6 %select_ln886, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="46" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6">
<![CDATA[
entry:16 %ret_ln134 = ret i6 %add_ln886

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
