*****************************************************************

  Device    [devIBUFIOL]

  Author    [hzhang]

  Abstract  [device base on IOL, used as inout path through to IOB ]

  Revision History:

********************************************************************************/

gate
device devIBUFIOL : device IOL
{
    parameter
    (
        config string IN_MUX_SEL    := "DIN",        // "DIN"     : IN_FROM_PAD
                                                     // "DIN_CDR" : IN_PAD_FOR_CDR
        config string DELAY_MODE     := "NODELAY",    //"NODELAY", "INDELAY", "OUTDELAY"

        config bit    TRI_FORCE[1:0]  := 2'b00
    );
    port
    (
        output  RX_DATA_DD,
        // from/to IOB
        output  TO,

        input   DIN
    );

}// end of device devIBUFIOL

/*******************************************************************************

  Device    [devIBUFIOL]

  Author    []

  Abstract  [The structure netlist of devIBUFIOL is described in the similar fashion
             as in HDL. In unit instantiation statement, the formal pin may be
             connected to net which is declared explicitly.

             In Valence, the connection can also be made from formal pin to other
             pin or port, in which case Valence compiler shall create the net to
             fulfil the connection. The built-in naming convention is kicked in
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devIBUFIOL
{
    // Wires for input ports

    wire ntDIN;
    wire ntDIN_MUX;

    ntDIN             <= DIN;

    // Wires connecting to output ports
    wire ntIN_DELSEL_MUX;
  
    RX_DATA_DD   <= ntIN_DELSEL_MUX ;

     device DIN_MUX DIN_MUX
        parameter map
        (
            SEL => IN_MUX_SEL
        )
        port map
        (
            I1  => ntDIN,
            Y   => ntDIN_MUX
        );
        
   // DELAY

    device IN_DELSEL_MUX IN_DELSEL_MUX
        parameter map
        (
           DELAY_MODE => DELAY_MODE
        )
        port map
        (
            I0  => ntDIN_MUX,
            Y   => ntIN_DELSEL_MUX
        );
        
}; // end of structure netlist of devIBUFIOL

timing tnl of devIBUFIOL
{
    operator V_BUF buf
        parameter map
        (
           SECTION => "IBUF_IOL"
        )
        port map
        (
            I => DIN,
            Z => RX_DATA_DD
        );
}

