#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jul 10 23:49:50 2021
# Process ID: 8336
# Current directory: V:/cpu/Minisys-1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8904 V:\cpu\Minisys-1_2\Minisys-1_2.xpr
# Log file: V:/cpu/Minisys-1_2/vivado.log
# Journal file: V:/cpu/Minisys-1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/Minisys-1_2/Minisys-1_2.xpr
launch_simulation
source minisys_sim.tcl
update_compile_order -fileset sources_1
close_sim
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/leds_change/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
catch { [ delete_ip_run [get_ips -all prgrom] ] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci]
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/prgrom/prgrom.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {V:/cpu/software/leds_change/dmem32.coe}] [get_ips ram]
generate_target all [get_files  V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
catch { [ delete_ip_run [get_ips -all ram] ] }
export_ip_user_files -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci]
export_simulation -of_objects [get_files V:/cpu/Minisys-1_2/Minisys-1_2.srcs/sources_1/ip/ram/ram.xci] -directory V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/sim_scripts -ip_user_files_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files -ipstatic_source_dir V:/cpu/Minisys-1_2/Minisys-1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/modelsim} {questa=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/questa} {riviera=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/riviera} {activehdl=V:/cpu/Minisys-1_2/Minisys-1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source minisys_sim.tcl
update_compile_order -fileset sources_1
restart
run 200 us
restart
run 200 us
restart
run 200 us
restart
run 200 us
restart
run 200 us
close_sim
