
cycle1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b174  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a40  0800b358  0800b358  0000c358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd98  0800bd98  0000d1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd98  0800bd98  0000cd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bda0  0800bda0  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bda0  0800bda0  0000cda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bda4  0800bda4  0000cda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800bda8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001dc  0800bf84  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  0800bf84  0000d584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018603  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037d1  00000000  00000000  0002580f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00028fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe6  00000000  00000000  0002a480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291c6  00000000  00000000  0002b466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a272  00000000  00000000  0005462c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106b2d  00000000  00000000  0006e89e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001753cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006620  00000000  00000000  00175410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0017ba30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b33c 	.word	0x0800b33c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800b33c 	.word	0x0800b33c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <calculateCRC>:

//电压互感器数据帧，一次读8个寄存器，已包含CRC校验
uint8_t ModbusFrame[]={0x01,0x03,0x00,0x48,0x00,0x08,0xC4,0x1A};

/* CRC校验函数 */
uint16_t calculateCRC(uint8_t* data, uint8_t length) {
 8000ee8:	b480      	push	{r7}
 8000eea:	b087      	sub	sp, #28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0xFFFF;
 8000ef4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ef8:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < length; i++) {
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	e022      	b.n	8000f46 <calculateCRC+0x5e>
		crc ^= data[i];
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	8afb      	ldrh	r3, [r7, #22]
 8000f0c:	4053      	eors	r3, r2
 8000f0e:	82fb      	strh	r3, [r7, #22]
		for (int j = 0; j < 8; j++) {
 8000f10:	2300      	movs	r3, #0
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	e011      	b.n	8000f3a <calculateCRC+0x52>
			if (crc & 0x0001)
 8000f16:	8afb      	ldrh	r3, [r7, #22]
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d006      	beq.n	8000f2e <calculateCRC+0x46>
				crc = (crc >> 1) ^ 0xA001;  // CRC-16 MODBUS算法
 8000f20:	8afb      	ldrh	r3, [r7, #22]
 8000f22:	085b      	lsrs	r3, r3, #1
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <calculateCRC+0x74>)
 8000f28:	4053      	eors	r3, r2
 8000f2a:	82fb      	strh	r3, [r7, #22]
 8000f2c:	e002      	b.n	8000f34 <calculateCRC+0x4c>
			else
				crc = crc >> 1;
 8000f2e:	8afb      	ldrh	r3, [r7, #22]
 8000f30:	085b      	lsrs	r3, r3, #1
 8000f32:	82fb      	strh	r3, [r7, #22]
		for (int j = 0; j < 8; j++) {
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3301      	adds	r3, #1
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	2b07      	cmp	r3, #7
 8000f3e:	ddea      	ble.n	8000f16 <calculateCRC+0x2e>
	for (int i = 0; i < length; i++) {
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	3301      	adds	r3, #1
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	78fb      	ldrb	r3, [r7, #3]
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	dbd8      	blt.n	8000f00 <calculateCRC+0x18>
		}
	}
	return crc;
 8000f4e:	8afb      	ldrh	r3, [r7, #22]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	371c      	adds	r7, #28
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	ffffa001 	.word	0xffffa001

08000f60 <combine_bytes>:
	}while(hex/=16);
	return sum;

}

uint16_t combine_bytes(unsigned char high, unsigned char low) {
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	460a      	mov	r2, r1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71bb      	strb	r3, [r7, #6]
	return (((unsigned short)high) << 8) | low;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	021b      	lsls	r3, r3, #8
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	79bb      	ldrb	r3, [r7, #6]
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	b29b      	uxth	r3, r3
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <ConvertBytesToUInt32Array>:

void ConvertBytesToUInt32Array(uint8_t* data, uint32_t* output) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 8; i++) {
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e026      	b.n	8000fea <ConvertBytesToUInt32Array+0x5e>
		output[i] = ((uint32_t)data[i * 4] << 24) |
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	061a      	lsls	r2, r3, #24
				((uint32_t)data[i * 4 + 1] << 16) |
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	3301      	adds	r3, #1
 8000fb0:	6879      	ldr	r1, [r7, #4]
 8000fb2:	440b      	add	r3, r1
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	041b      	lsls	r3, r3, #16
		output[i] = ((uint32_t)data[i * 4] << 24) |
 8000fb8:	431a      	orrs	r2, r3
				((uint32_t)data[i * 4 + 2] << 8) |
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	440b      	add	r3, r1
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	021b      	lsls	r3, r3, #8
				((uint32_t)data[i * 4 + 1] << 16) |
 8000fc8:	431a      	orrs	r2, r3
				(uint32_t)data[i * 4 + 3];
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	3303      	adds	r3, #3
 8000fd0:	6879      	ldr	r1, [r7, #4]
 8000fd2:	440b      	add	r3, r1
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
		output[i] = ((uint32_t)data[i * 4] << 24) |
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	6839      	ldr	r1, [r7, #0]
 8000fde:	440b      	add	r3, r1
				((uint32_t)data[i * 4 + 2] << 8) |
 8000fe0:	4302      	orrs	r2, r0
		output[i] = ((uint32_t)data[i * 4] << 24) |
 8000fe2:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2b07      	cmp	r3, #7
 8000fee:	ddd5      	ble.n	8000f9c <ConvertBytesToUInt32Array+0x10>
	}
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3714      	adds	r7, #20
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <Get_AC_Param>:

void Get_AC_Param(uint8_t *frame){
 8001000:	b580      	push	{r7, lr}
 8001002:	b08c      	sub	sp, #48	@ 0x30
 8001004:	af02      	add	r7, sp, #8
 8001006:	6078      	str	r0, [r7, #4]
	uint32_t output[8]={0};
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	2220      	movs	r2, #32
 800100e:	2100      	movs	r1, #0
 8001010:	4618      	mov	r0, r3
 8001012:	f008 fb05 	bl	8009620 <memset>
	ConvertBytesToUInt32Array(frame, output);
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	4619      	mov	r1, r3
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff ffb5 	bl	8000f8c <ConvertBytesToUInt32Array>
	AC_OUT.U=output[0]*0.0001f;
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	ee07 3a90 	vmov	s15, r3
 8001028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800102c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001144 <Get_AC_Param+0x144>
 8001030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001034:	4b44      	ldr	r3, [pc, #272]	@ (8001148 <Get_AC_Param+0x148>)
 8001036:	edc3 7a00 	vstr	s15, [r3]
	AC_OUT.I=output[1]*0.0001f;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001044:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001144 <Get_AC_Param+0x144>
 8001048:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104c:	4b3e      	ldr	r3, [pc, #248]	@ (8001148 <Get_AC_Param+0x148>)
 800104e:	edc3 7a01 	vstr	s15, [r3, #4]
	AC_OUT.P=output[2]*0.0001f;
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	ee07 3a90 	vmov	s15, r3
 8001058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800105c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001144 <Get_AC_Param+0x144>
 8001060:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001064:	4b38      	ldr	r3, [pc, #224]	@ (8001148 <Get_AC_Param+0x148>)
 8001066:	edc3 7a02 	vstr	s15, [r3, #8]
	AC_OUT.PF=output[4]*0.001f;
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001074:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800114c <Get_AC_Param+0x14c>
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	4b32      	ldr	r3, [pc, #200]	@ (8001148 <Get_AC_Param+0x148>)
 800107e:	edc3 7a03 	vstr	s15, [r3, #12]
	AC_OUT.F=output[7]*0.01f;
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800108c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001150 <Get_AC_Param+0x150>
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	4b2c      	ldr	r3, [pc, #176]	@ (8001148 <Get_AC_Param+0x148>)
 8001096:	edc3 7a04 	vstr	s15, [r3, #16]
	printf("[IM1281B] CRC Success\n");
 800109a:	482e      	ldr	r0, [pc, #184]	@ (8001154 <Get_AC_Param+0x154>)
 800109c:	f008 f9e0 	bl	8009460 <puts>
	printf("[IM1281B] U_in=%f\n", AC_OUT.U);
 80010a0:	4b29      	ldr	r3, [pc, #164]	@ (8001148 <Get_AC_Param+0x148>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa77 	bl	8000598 <__aeabi_f2d>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	482a      	ldr	r0, [pc, #168]	@ (8001158 <Get_AC_Param+0x158>)
 80010b0:	f008 f96e 	bl	8009390 <iprintf>
	printf("[IM1281B] I_in=%f\n", AC_OUT.I);
 80010b4:	4b24      	ldr	r3, [pc, #144]	@ (8001148 <Get_AC_Param+0x148>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fa6d 	bl	8000598 <__aeabi_f2d>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4826      	ldr	r0, [pc, #152]	@ (800115c <Get_AC_Param+0x15c>)
 80010c4:	f008 f964 	bl	8009390 <iprintf>
	printf("[IM1281B] P_in=%f\n", AC_OUT.P);
 80010c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001148 <Get_AC_Param+0x148>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fa63 	bl	8000598 <__aeabi_f2d>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4822      	ldr	r0, [pc, #136]	@ (8001160 <Get_AC_Param+0x160>)
 80010d8:	f008 f95a 	bl	8009390 <iprintf>
	printf("[IM1281B] PF_in=%f\n", AC_OUT.PF);
 80010dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <Get_AC_Param+0x148>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa59 	bl	8000598 <__aeabi_f2d>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	481e      	ldr	r0, [pc, #120]	@ (8001164 <Get_AC_Param+0x164>)
 80010ec:	f008 f950 	bl	8009390 <iprintf>
	printf("[IM1281B] F_in=%f\n", AC_OUT.F);
 80010f0:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <Get_AC_Param+0x148>)
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fa4f 	bl	8000598 <__aeabi_f2d>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	481a      	ldr	r0, [pc, #104]	@ (8001168 <Get_AC_Param+0x168>)
 8001100:	f008 f946 	bl	8009390 <iprintf>
	OLED_ShowNum(0, 2, (uint32_t)AC_OUT.F, 4, 16);
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <Get_AC_Param+0x148>)
 8001106:	edd3 7a04 	vldr	s15, [r3, #16]
 800110a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110e:	2310      	movs	r3, #16
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2304      	movs	r3, #4
 8001114:	ee17 2a90 	vmov	r2, s15
 8001118:	2102      	movs	r1, #2
 800111a:	2000      	movs	r0, #0
 800111c:	f000 fc76 	bl	8001a0c <OLED_ShowNum>
	OLED_ShowNum(0, 4, (uint32_t)AC_OUT.U, 4, 16);
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <Get_AC_Param+0x148>)
 8001122:	edd3 7a00 	vldr	s15, [r3]
 8001126:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800112a:	2310      	movs	r3, #16
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2304      	movs	r3, #4
 8001130:	ee17 2a90 	vmov	r2, s15
 8001134:	2104      	movs	r1, #4
 8001136:	2000      	movs	r0, #0
 8001138:	f000 fc68 	bl	8001a0c <OLED_ShowNum>
}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	@ 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	38d1b717 	.word	0x38d1b717
 8001148:	200001f8 	.word	0x200001f8
 800114c:	3a83126f 	.word	0x3a83126f
 8001150:	3c23d70a 	.word	0x3c23d70a
 8001154:	0800b358 	.word	0x0800b358
 8001158:	0800b370 	.word	0x0800b370
 800115c:	0800b384 	.word	0x0800b384
 8001160:	0800b398 	.word	0x0800b398
 8001164:	0800b3ac 	.word	0x0800b3ac
 8001168:	0800b3c0 	.word	0x0800b3c0

0800116c <ModBus_Send>:

void ModBus_Send(void){
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart2, ModbusFrame, sizeof(ModbusFrame), 100);
 8001170:	2364      	movs	r3, #100	@ 0x64
 8001172:	2208      	movs	r2, #8
 8001174:	4904      	ldr	r1, [pc, #16]	@ (8001188 <ModBus_Send+0x1c>)
 8001176:	4805      	ldr	r0, [pc, #20]	@ (800118c <ModBus_Send+0x20>)
 8001178:	f005 faf2 	bl	8006760 <HAL_UART_Transmit>
	HAL_Delay(250);//�??????????定要延时250ms以上
 800117c:	20fa      	movs	r0, #250	@ 0xfa
 800117e:	f001 fb05 	bl	800278c <HAL_Delay>
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000000 	.word	0x20000000
 800118c:	200003a0 	.word	0x200003a0

08001190 <ModBus_Receive>:

void ModBus_Receive(){
 8001190:	b580      	push	{r7, lr}
 8001192:	b094      	sub	sp, #80	@ 0x50
 8001194:	af00      	add	r7, sp, #0
	uint16_t receivedCRC=combine_bytes(g_uart_rx_buffer[36], g_uart_rx_buffer[35]);//校验位合�????????
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <ModBus_Receive+0xe4>)
 8001198:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800119c:	4a35      	ldr	r2, [pc, #212]	@ (8001274 <ModBus_Receive+0xe4>)
 800119e:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fedb 	bl	8000f60 <combine_bytes>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint8_t rxData[32]={0};
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80011b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]
 80011c4:	615a      	str	r2, [r3, #20]
 80011c6:	619a      	str	r2, [r3, #24]
	uint8_t CRCdata[35]={0};
 80011c8:	2300      	movs	r3, #0
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	221f      	movs	r2, #31
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f008 fa24 	bl	8009620 <memset>
	for(int j=0;j<35;j++){
 80011d8:	2300      	movs	r3, #0
 80011da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011dc:	e00b      	b.n	80011f6 <ModBus_Receive+0x66>
		CRCdata[j]=g_uart_rx_buffer[j];
 80011de:	4a25      	ldr	r2, [pc, #148]	@ (8001274 <ModBus_Receive+0xe4>)
 80011e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011e2:	4413      	add	r3, r2
 80011e4:	7819      	ldrb	r1, [r3, #0]
 80011e6:	463a      	mov	r2, r7
 80011e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011ea:	4413      	add	r3, r2
 80011ec:	460a      	mov	r2, r1
 80011ee:	701a      	strb	r2, [r3, #0]
	for(int j=0;j<35;j++){
 80011f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011f2:	3301      	adds	r3, #1
 80011f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011f8:	2b22      	cmp	r3, #34	@ 0x22
 80011fa:	ddf0      	ble.n	80011de <ModBus_Receive+0x4e>
	}
	if (g_uart_frame_received) {
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <ModBus_Receive+0xe8>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d02e      	beq.n	8001262 <ModBus_Receive+0xd2>
		g_uart_frame_received = 0;
 8001204:	4b1c      	ldr	r3, [pc, #112]	@ (8001278 <ModBus_Receive+0xe8>)
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
		//		for (int i = 0; i < FRAME_RECEIVE_LENGTH; i++) {
		//			printf("Byte %d: %02X\n",i,g_uart_rx_buffer[i]);//打印接收的数�???????????
		//		}
		if( calculateCRC(CRCdata, sizeof(CRCdata)== receivedCRC)){
 800120a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800120e:	2b23      	cmp	r3, #35	@ 0x23
 8001210:	bf0c      	ite	eq
 8001212:	2301      	moveq	r3, #1
 8001214:	2300      	movne	r3, #0
 8001216:	b2db      	uxtb	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	463b      	mov	r3, r7
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fe62 	bl	8000ee8 <calculateCRC>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d018      	beq.n	800125c <ModBus_Receive+0xcc>
			for(int i=0;i<32;i++){
 800122a:	2300      	movs	r3, #0
 800122c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800122e:	e00c      	b.n	800124a <ModBus_Receive+0xba>
				rxData[i]=g_uart_rx_buffer[i+3];
 8001230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001232:	3303      	adds	r3, #3
 8001234:	4a0f      	ldr	r2, [pc, #60]	@ (8001274 <ModBus_Receive+0xe4>)
 8001236:	5cd1      	ldrb	r1, [r2, r3]
 8001238:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800123c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800123e:	4413      	add	r3, r2
 8001240:	460a      	mov	r2, r1
 8001242:	701a      	strb	r2, [r3, #0]
			for(int i=0;i<32;i++){
 8001244:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001246:	3301      	adds	r3, #1
 8001248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800124a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800124c:	2b1f      	cmp	r3, #31
 800124e:	ddef      	ble.n	8001230 <ModBus_Receive+0xa0>
			}
			Get_AC_Param(rxData);
 8001250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff fed3 	bl	8001000 <Get_AC_Param>
 800125a:	e002      	b.n	8001262 <ModBus_Receive+0xd2>
			//			   printf("[IM1281B] U_in=%f\n", AC_IN.U);
			//			   printf("[IM1281B] I_in=%f\n", AC_IN.I);
			//			   printf("[IM1281B] P_in=%f\n", AC_IN.P);
			//			   printf("[IM1281B] PF_in=%f\n", AC_IN.PF);
			//			   printf("[IM1281B] F_in=%f\n", AC_IN.F);
			printf("[IM1281B] CRC ERROR\n");
 800125c:	4807      	ldr	r0, [pc, #28]	@ (800127c <ModBus_Receive+0xec>)
 800125e:	f008 f8ff 	bl	8009460 <puts>
		}
	}
	// 清空缓冲�??????????
	memset(g_uart_rx_buffer, 0, FRAME_RECEIVE_LENGTH);
 8001262:	2225      	movs	r2, #37	@ 0x25
 8001264:	2100      	movs	r1, #0
 8001266:	4803      	ldr	r0, [pc, #12]	@ (8001274 <ModBus_Receive+0xe4>)
 8001268:	f008 f9da 	bl	8009620 <memset>
}
 800126c:	bf00      	nop
 800126e:	3750      	adds	r7, #80	@ 0x50
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200002e4 	.word	0x200002e4
 8001278:	2000030a 	.word	0x2000030a
 800127c:	0800b3d4 	.word	0x0800b3d4

08001280 <ModBus_Test>:

void ModBus_Test(){
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	ModBus_Send();
 8001284:	f7ff ff72 	bl	800116c <ModBus_Send>
	ModBus_Receive();
 8001288:	f7ff ff82 	bl	8001190 <ModBus_Receive>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_COMP1_Init+0x44>)
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_COMP1_Init+0x48>)
 8001298:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_COMP1_Init+0x44>)
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012a2:	2250      	movs	r2, #80	@ 0x50
 80012a4:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012b2:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012bc:	2231      	movs	r2, #49	@ 0x31
 80012be:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_COMP1_Init+0x44>)
 80012c2:	f001 fc01 	bl	8002ac8 <HAL_COMP_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80012cc:	f000 fa70 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	2000020c 	.word	0x2000020c
 80012d8:	40010200 	.word	0x40010200

080012dc <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 030c 	add.w	r3, r7, #12
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a1c      	ldr	r2, [pc, #112]	@ (800136c <HAL_COMP_MspInit+0x90>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d131      	bne.n	8001362 <HAL_COMP_MspInit+0x86>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001370 <HAL_COMP_MspInit+0x94>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a1b      	ldr	r2, [pc, #108]	@ (8001370 <HAL_COMP_MspInit+0x94>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b19      	ldr	r3, [pc, #100]	@ (8001370 <HAL_COMP_MspInit+0x94>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PA0     ------> COMP1_OUT
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001316:	2301      	movs	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131a:	2302      	movs	r3, #2
 800131c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8001326:	2308      	movs	r3, #8
 8001328:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	4619      	mov	r1, r3
 8001330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001334:	f002 fa72 	bl	800381c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001338:	2302      	movs	r3, #2
 800133a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133c:	2303      	movs	r3, #3
 800133e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001344:	f107 030c 	add.w	r3, r7, #12
 8001348:	4619      	mov	r1, r3
 800134a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134e:	f002 fa65 	bl	800381c <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	2040      	movs	r0, #64	@ 0x40
 8001358:	f001 fef7 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 800135c:	2040      	movs	r0, #64	@ 0x40
 800135e:	f001 ff0e 	bl	800317e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8001362:	bf00      	nop
 8001364:	3720      	adds	r7, #32
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40010200 	.word	0x40010200
 8001370:	40021000 	.word	0x40021000

08001374 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08c      	sub	sp, #48	@ 0x30
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800137a:	463b      	mov	r3, r7
 800137c:	2230      	movs	r2, #48	@ 0x30
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f008 f94d 	bl	8009620 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001386:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <MX_DAC1_Init+0x6c>)
 8001388:	4a16      	ldr	r2, [pc, #88]	@ (80013e4 <MX_DAC1_Init+0x70>)
 800138a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800138c:	4814      	ldr	r0, [pc, #80]	@ (80013e0 <MX_DAC1_Init+0x6c>)
 800138e:	f001 ff10 	bl	80031b2 <HAL_DAC_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001398:	f000 fa0a 	bl	80017b0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800139c:	2302      	movs	r3, #2
 800139e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 80013b8:	2304      	movs	r3, #4
 80013ba:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013c0:	463b      	mov	r3, r7
 80013c2:	2200      	movs	r2, #0
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	@ (80013e0 <MX_DAC1_Init+0x6c>)
 80013c8:	f001 ffb0 	bl	800332c <HAL_DAC_ConfigChannel>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80013d2:	f000 f9ed 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3730      	adds	r7, #48	@ 0x30
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000230 	.word	0x20000230
 80013e4:	50000800 	.word	0x50000800

080013e8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	@ 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a15      	ldr	r2, [pc, #84]	@ (800145c <HAL_DAC_MspInit+0x74>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d124      	bne.n	8001454 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a14      	ldr	r2, [pc, #80]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 8001410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001422:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a0e      	ldr	r2, [pc, #56]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <HAL_DAC_MspInit+0x78>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800143a:	2310      	movs	r3, #16
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800143e:	2303      	movs	r3, #3
 8001440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001450:	f002 f9e4 	bl	800381c <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	@ 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	50000800 	.word	0x50000800
 8001460:	40021000 	.word	0x40021000

08001464 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <MX_GPIO_Init+0xa8>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147e:	4a23      	ldr	r2, [pc, #140]	@ (800150c <MX_GPIO_Init+0xa8>)
 8001480:	f043 0320 	orr.w	r3, r3, #32
 8001484:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_GPIO_Init+0xa8>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148a:	f003 0320 	and.w	r3, r3, #32
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001492:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <MX_GPIO_Init+0xa8>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	4a1d      	ldr	r2, [pc, #116]	@ (800150c <MX_GPIO_Init+0xa8>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149e:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014aa:	4b18      	ldr	r3, [pc, #96]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a17      	ldr	r2, [pc, #92]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	4b12      	ldr	r3, [pc, #72]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	4a11      	ldr	r2, [pc, #68]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_GPIO_Init+0xa8>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	2120      	movs	r1, #32
 80014de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e2:	f002 fb1d 	bl	8003b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014e6:	2320      	movs	r3, #32
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ee:	2302      	movs	r3, #2
 80014f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001500:	f002 f98c 	bl	800381c <HAL_GPIO_Init>

}
 8001504:	bf00      	nop
 8001506:	3728      	adds	r7, #40	@ 0x28
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000

08001510 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001518:	1d39      	adds	r1, r7, #4
 800151a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800151e:	2201      	movs	r2, #1
 8001520:	4803      	ldr	r0, [pc, #12]	@ (8001530 <__io_putchar+0x20>)
 8001522:	f005 f91d 	bl	8006760 <HAL_UART_Transmit>
	return ch;
 8001526:	687b      	ldr	r3, [r7, #4]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	2000030c 	.word	0x2000030c

08001534 <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	if(hcomp==&hcomp1){
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_COMP_TriggerCallback+0x2c>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d109      	bne.n	8001558 <HAL_COMP_TriggerCallback+0x24>
        __HAL_TIM_SET_COUNTER(&htim2, 0); // 将定时器计数器设置为 0
 8001544:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <HAL_COMP_TriggerCallback+0x30>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2200      	movs	r2, #0
 800154a:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_Base_Start_IT(&htim2);
 800154c:	4805      	ldr	r0, [pc, #20]	@ (8001564 <HAL_COMP_TriggerCallback+0x30>)
 800154e:	f003 fc1f 	bl	8004d90 <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Start(&htim2);
 8001552:	4804      	ldr	r0, [pc, #16]	@ (8001564 <HAL_COMP_TriggerCallback+0x30>)
 8001554:	f003 fb84 	bl	8004c60 <HAL_TIM_Base_Start>
	}
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	2000020c 	.word	0x2000020c
 8001564:	20000298 	.word	0x20000298

08001568 <HAL_TIM_PeriodElapsedCallback>:

// 更新回调函数
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    if (htim == &htim2) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a1d      	ldr	r2, [pc, #116]	@ (80015e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d132      	bne.n	80015de <HAL_TIM_PeriodElapsedCallback+0x76>
        HAL_TIM_Base_Stop(&htim2);
 8001578:	481b      	ldr	r0, [pc, #108]	@ (80015e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800157a:	f003 fbe1 	bl	8004d40 <HAL_TIM_Base_Stop>
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_HIGH){//判断为上升沿
 800157e:	481b      	ldr	r0, [pc, #108]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001580:	f001 fcf8 	bl	8002f74 <HAL_COMP_GetOutputLevel>
 8001584:	4603      	mov	r3, r0
 8001586:	2b01      	cmp	r3, #1
 8001588:	d111      	bne.n	80015ae <HAL_TIM_PeriodElapsedCallback+0x46>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800158a:	2201      	movs	r2, #1
 800158c:	2120      	movs	r1, #32
 800158e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001592:	f002 fac5 	bl	8003b20 <HAL_GPIO_WritePin>
			TIM1->CCR1=zkb;
 8001596:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001598:	edd3 7a00 	vldr	s15, [r3]
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800159e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a2:	ee17 2a90 	vmov	r2, s15
 80015a6:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2=0;
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	639a      	str	r2, [r3, #56]	@ 0x38
		}
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_LOW){//判断为上升沿
 80015ae:	480f      	ldr	r0, [pc, #60]	@ (80015ec <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015b0:	f001 fce0 	bl	8002f74 <HAL_COMP_GetOutputLevel>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d111      	bne.n	80015de <HAL_TIM_PeriodElapsedCallback+0x76>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2120      	movs	r1, #32
 80015be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c2:	f002 faad 	bl	8003b20 <HAL_GPIO_WritePin>
			TIM1->CCR1=0;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2=zkb;
 80015cc:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015d8:	ee17 2a90 	vmov	r2, s15
 80015dc:	639a      	str	r2, [r3, #56]	@ 0x38
		}
    }
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000298 	.word	0x20000298
 80015ec:	2000020c 	.word	0x2000020c
 80015f0:	20000244 	.word	0x20000244
 80015f4:	40012c00 	.word	0x40012c00

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f001 f854 	bl	80026aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 f889 	bl	8001718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f7ff ff2d 	bl	8001464 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800160a:	f000 fe87 	bl	800231c <MX_USART1_UART_Init>
  MX_COMP1_Init();
 800160e:	f7ff fe3f 	bl	8001290 <MX_COMP1_Init>
  MX_DAC1_Init();
 8001612:	f7ff feaf 	bl	8001374 <MX_DAC1_Init>
  MX_TIM1_Init();
 8001616:	f000 fcbf 	bl	8001f98 <MX_TIM1_Init>
  MX_TIM2_Init();
 800161a:	f000 fd7f 	bl	800211c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800161e:	f000 fec9 	bl	80023b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001622:	f000 fa87 	bl	8001b34 <OLED_Init>
  OLED_Clear();
 8001626:	f000 f951 	bl	80018cc <OLED_Clear>
  OLED_ShowString(0, 0, "cycle1");
 800162a:	4a30      	ldr	r2, [pc, #192]	@ (80016ec <main+0xf4>)
 800162c:	2100      	movs	r1, #0
 800162e:	2000      	movs	r0, #0
 8001630:	f000 fa52 	bl	8001ad8 <OLED_ShowString>
  printf("start\n");
 8001634:	482e      	ldr	r0, [pc, #184]	@ (80016f0 <main+0xf8>)
 8001636:	f007 ff13 	bl	8009460 <puts>

//  HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
  uint32_t VOLTAGE_COMP=3084;
 800163a:	f640 430c 	movw	r3, #3084	@ 0xc0c
 800163e:	607b      	str	r3, [r7, #4]

  HAL_COMP_Start(&hcomp1);
 8001640:	482c      	ldr	r0, [pc, #176]	@ (80016f4 <main+0xfc>)
 8001642:	f001 fbdb 	bl	8002dfc <HAL_COMP_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, VOLTAGE_COMP);//DAC输出2.5V电压
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	2100      	movs	r1, #0
 800164c:	482a      	ldr	r0, [pc, #168]	@ (80016f8 <main+0x100>)
 800164e:	f001 fe3f 	bl	80032d0 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//启动DAC1
 8001652:	2100      	movs	r1, #0
 8001654:	4828      	ldr	r0, [pc, #160]	@ (80016f8 <main+0x100>)
 8001656:	f001 fdcf 	bl	80031f8 <HAL_DAC_Start>

  HAL_TIM_Base_Start(&htim1);
 800165a:	4828      	ldr	r0, [pc, #160]	@ (80016fc <main+0x104>)
 800165c:	f003 fb00 	bl	8004c60 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001660:	2100      	movs	r1, #0
 8001662:	4826      	ldr	r0, [pc, #152]	@ (80016fc <main+0x104>)
 8001664:	f003 fc6e 	bl	8004f44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001668:	2104      	movs	r1, #4
 800166a:	4824      	ldr	r0, [pc, #144]	@ (80016fc <main+0x104>)
 800166c:	f003 fc6a 	bl	8004f44 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8001670:	2100      	movs	r1, #0
 8001672:	4822      	ldr	r0, [pc, #136]	@ (80016fc <main+0x104>)
 8001674:	f004 fdba 	bl	80061ec <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8001678:	2104      	movs	r1, #4
 800167a:	4820      	ldr	r0, [pc, #128]	@ (80016fc <main+0x104>)
 800167c:	f004 fdb6 	bl	80061ec <HAL_TIMEx_PWMN_Start>

  zkb=1600;
 8001680:	4b1f      	ldr	r3, [pc, #124]	@ (8001700 <main+0x108>)
 8001682:	4a20      	ldr	r2, [pc, #128]	@ (8001704 <main+0x10c>)
 8001684:	601a      	str	r2, [r3, #0]

  HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1);
 8001686:	2201      	movs	r2, #1
 8001688:	491f      	ldr	r1, [pc, #124]	@ (8001708 <main+0x110>)
 800168a:	4820      	ldr	r0, [pc, #128]	@ (800170c <main+0x114>)
 800168c:	f005 f8f6 	bl	800687c <HAL_UART_Receive_IT>
  ModBus_Test();
 8001690:	f7ff fdf6 	bl	8001280 <ModBus_Test>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  zkb-=200;
 8001694:	4b1a      	ldr	r3, [pc, #104]	@ (8001700 <main+0x108>)
 8001696:	edd3 7a00 	vldr	s15, [r3]
 800169a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001710 <main+0x118>
 800169e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016a2:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <main+0x108>)
 80016a4:	edc3 7a00 	vstr	s15, [r3]
	  if(zkb<=200)
 80016a8:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <main+0x108>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001710 <main+0x118>
 80016b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	d802      	bhi.n	80016c2 <main+0xca>
		  zkb=1800;
 80016bc:	4b10      	ldr	r3, [pc, #64]	@ (8001700 <main+0x108>)
 80016be:	4a15      	ldr	r2, [pc, #84]	@ (8001714 <main+0x11c>)
 80016c0:	601a      	str	r2, [r3, #0]
	  OLED_ShowNum(0, 6, zkb, 4, 16);
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <main+0x108>)
 80016c4:	edd3 7a00 	vldr	s15, [r3]
 80016c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016cc:	2310      	movs	r3, #16
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2304      	movs	r3, #4
 80016d2:	ee17 2a90 	vmov	r2, s15
 80016d6:	2106      	movs	r1, #6
 80016d8:	2000      	movs	r0, #0
 80016da:	f000 f997 	bl	8001a0c <OLED_ShowNum>
	  ModBus_Test();
 80016de:	f7ff fdcf 	bl	8001280 <ModBus_Test>
	  HAL_Delay(2000);
 80016e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016e6:	f001 f851 	bl	800278c <HAL_Delay>
	  zkb-=200;
 80016ea:	e7d3      	b.n	8001694 <main+0x9c>
 80016ec:	0800b3e8 	.word	0x0800b3e8
 80016f0:	0800b3f0 	.word	0x0800b3f0
 80016f4:	2000020c 	.word	0x2000020c
 80016f8:	20000230 	.word	0x20000230
 80016fc:	2000024c 	.word	0x2000024c
 8001700:	20000244 	.word	0x20000244
 8001704:	44c80000 	.word	0x44c80000
 8001708:	2000030b 	.word	0x2000030b
 800170c:	200003a0 	.word	0x200003a0
 8001710:	43480000 	.word	0x43480000
 8001714:	44e10000 	.word	0x44e10000

08001718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	@ 0x50
 800171c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0318 	add.w	r3, r7, #24
 8001722:	2238      	movs	r2, #56	@ 0x38
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f007 ff7a 	bl	8009620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800173a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800173e:	f002 fa07 	bl	8003b50 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001742:	2302      	movs	r3, #2
 8001744:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001746:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800174c:	2340      	movs	r3, #64	@ 0x40
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001750:	2302      	movs	r3, #2
 8001752:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001754:	2302      	movs	r3, #2
 8001756:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001758:	2302      	movs	r3, #2
 800175a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 800175c:	2319      	movs	r3, #25
 800175e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001760:	2302      	movs	r3, #2
 8001762:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001764:	2302      	movs	r3, #2
 8001766:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001768:	2302      	movs	r3, #2
 800176a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800176c:	f107 0318 	add.w	r3, r7, #24
 8001770:	4618      	mov	r0, r3
 8001772:	f002 faa1 	bl	8003cb8 <HAL_RCC_OscConfig>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800177c:	f000 f818 	bl	80017b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001780:	230f      	movs	r3, #15
 8001782:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001784:	2303      	movs	r3, #3
 8001786:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800178c:	2300      	movs	r3, #0
 800178e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2103      	movs	r1, #3
 8001798:	4618      	mov	r0, r3
 800179a:	f002 fd9f 	bl	80042dc <HAL_RCC_ClockConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80017a4:	f000 f804 	bl	80017b0 <Error_Handler>
  }
}
 80017a8:	bf00      	nop
 80017aa:	3750      	adds	r7, #80	@ 0x50
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b4:	b672      	cpsid	i
}
 80017b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <Error_Handler+0x8>

080017bc <OLED_WR_Byte>:
#include "oledfont.h"  
//��SSD1106д��һ���ֽڡ�
//dat:Ҫд�������/����
//cmd:����/�����־ 0,��ʾ����;1,��ʾ����;
void OLED_WR_Byte(u8 dat,u8 cmd)
{	
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	460a      	mov	r2, r1
 80017c6:	71fb      	strb	r3, [r7, #7]
 80017c8:	4613      	mov	r3, r2
 80017ca:	71bb      	strb	r3, [r7, #6]
	u8 i;			  
	if(cmd)
 80017cc:	79bb      	ldrb	r3, [r7, #6]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d006      	beq.n	80017e0 <OLED_WR_Byte+0x24>
	  OLED_DC_Set();
 80017d2:	2201      	movs	r2, #1
 80017d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017d8:	4826      	ldr	r0, [pc, #152]	@ (8001874 <OLED_WR_Byte+0xb8>)
 80017da:	f002 f9a1 	bl	8003b20 <HAL_GPIO_WritePin>
 80017de:	e005      	b.n	80017ec <OLED_WR_Byte+0x30>
	else 
	  OLED_DC_Clr();		  
 80017e0:	2200      	movs	r2, #0
 80017e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017e6:	4823      	ldr	r0, [pc, #140]	@ (8001874 <OLED_WR_Byte+0xb8>)
 80017e8:	f002 f99a 	bl	8003b20 <HAL_GPIO_WritePin>
	OLED_CS_Clr();
 80017ec:	2200      	movs	r2, #0
 80017ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017f2:	4820      	ldr	r0, [pc, #128]	@ (8001874 <OLED_WR_Byte+0xb8>)
 80017f4:	f002 f994 	bl	8003b20 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80017f8:	2300      	movs	r3, #0
 80017fa:	73fb      	strb	r3, [r7, #15]
 80017fc:	e026      	b.n	800184c <OLED_WR_Byte+0x90>
	{			  
		OLED_SCLK_Clr();
 80017fe:	2200      	movs	r2, #0
 8001800:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001804:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001808:	f002 f98a 	bl	8003b20 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800180c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001810:	2b00      	cmp	r3, #0
 8001812:	da07      	bge.n	8001824 <OLED_WR_Byte+0x68>
		   OLED_SDIN_Set();
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800181a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800181e:	f002 f97f 	bl	8003b20 <HAL_GPIO_WritePin>
 8001822:	e006      	b.n	8001832 <OLED_WR_Byte+0x76>
		else 
		   OLED_SDIN_Clr();
 8001824:	2200      	movs	r2, #0
 8001826:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800182a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182e:	f002 f977 	bl	8003b20 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8001832:	2201      	movs	r2, #1
 8001834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001838:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800183c:	f002 f970 	bl	8003b20 <HAL_GPIO_WritePin>
		dat<<=1;   
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	3301      	adds	r3, #1
 800184a:	73fb      	strb	r3, [r7, #15]
 800184c:	7bfb      	ldrb	r3, [r7, #15]
 800184e:	2b07      	cmp	r3, #7
 8001850:	d9d5      	bls.n	80017fe <OLED_WR_Byte+0x42>
	}				 		  
	OLED_CS_Set();
 8001852:	2201      	movs	r2, #1
 8001854:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001858:	4806      	ldr	r0, [pc, #24]	@ (8001874 <OLED_WR_Byte+0xb8>)
 800185a:	f002 f961 	bl	8003b20 <HAL_GPIO_WritePin>
	OLED_DC_Set();   	  
 800185e:	2201      	movs	r2, #1
 8001860:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001864:	4803      	ldr	r0, [pc, #12]	@ (8001874 <OLED_WR_Byte+0xb8>)
 8001866:	f002 f95b 	bl	8003b20 <HAL_GPIO_WritePin>
} 
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	48000400 	.word	0x48000400

08001878 <OLED_Set_Pos>:

	void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	460a      	mov	r2, r1
 8001882:	71fb      	strb	r3, [r7, #7]
 8001884:	4613      	mov	r3, r2
 8001886:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8001888:	79bb      	ldrb	r3, [r7, #6]
 800188a:	3b50      	subs	r3, #80	@ 0x50
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ff93 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	b2db      	uxtb	r3, r3
 800189c:	f043 0310 	orr.w	r3, r3, #16
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2100      	movs	r1, #0
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ff89 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f)|0x01,OLED_CMD); 
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	f003 030e 	and.w	r3, r3, #14
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2100      	movs	r1, #0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ff7c 	bl	80017bc <OLED_WR_Byte>
}   	  
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//��������,������,������Ļ�Ǻ�ɫ��!��û����һ��!!!	  
void OLED_Clear(void)  
{  
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
	u8 i,n;		    
	for(i=0;i<8;i++)  
 80018d2:	2300      	movs	r3, #0
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	e01f      	b.n	8001918 <OLED_Clear+0x4c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //����ҳ��ַ��0~7��
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	3b50      	subs	r3, #80	@ 0x50
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2100      	movs	r1, #0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff6b 	bl	80017bc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //������ʾλ�á��е͵�ַ
 80018e6:	2100      	movs	r1, #0
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff ff67 	bl	80017bc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //������ʾλ�á��иߵ�ַ   
 80018ee:	2100      	movs	r1, #0
 80018f0:	2010      	movs	r0, #16
 80018f2:	f7ff ff63 	bl	80017bc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 80018f6:	2300      	movs	r3, #0
 80018f8:	71bb      	strb	r3, [r7, #6]
 80018fa:	e006      	b.n	800190a <OLED_Clear+0x3e>
 80018fc:	2101      	movs	r1, #1
 80018fe:	2000      	movs	r0, #0
 8001900:	f7ff ff5c 	bl	80017bc <OLED_WR_Byte>
 8001904:	79bb      	ldrb	r3, [r7, #6]
 8001906:	3301      	adds	r3, #1
 8001908:	71bb      	strb	r3, [r7, #6]
 800190a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800190e:	2b00      	cmp	r3, #0
 8001910:	daf4      	bge.n	80018fc <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	3301      	adds	r3, #1
 8001916:	71fb      	strb	r3, [r7, #7]
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	2b07      	cmp	r3, #7
 800191c:	d9dc      	bls.n	80018d8 <OLED_Clear+0xc>
	} //������ʾ
}
 800191e:	bf00      	nop
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,������ʾ;1,������ʾ				 
//size:ѡ������ 16/12 
void OLED_ShowChar(u8 x,u8 y,u8 chr)
{      	
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
 8001932:	460b      	mov	r3, r1
 8001934:	71bb      	strb	r3, [r7, #6]
 8001936:	4613      	mov	r3, r2
 8001938:	717b      	strb	r3, [r7, #5]
	unsigned char c=0,i=0;	
 800193a:	2300      	movs	r3, #0
 800193c:	73bb      	strb	r3, [r7, #14]
 800193e:	2300      	movs	r3, #0
 8001940:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//�õ�ƫ�ƺ��ֵ			
 8001942:	797b      	ldrb	r3, [r7, #5]
 8001944:	3b20      	subs	r3, #32
 8001946:	73bb      	strb	r3, [r7, #14]
		if(x>Max_Column-1){x=0;y=y+2;}
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	da04      	bge.n	800195a <OLED_ShowChar+0x32>
 8001950:	2300      	movs	r3, #0
 8001952:	71fb      	strb	r3, [r7, #7]
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	3302      	adds	r3, #2
 8001958:	71bb      	strb	r3, [r7, #6]
		if(SIZE ==16)
			{
			OLED_Set_Pos(x,y);	
 800195a:	79ba      	ldrb	r2, [r7, #6]
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4611      	mov	r1, r2
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff89 	bl	8001878 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8001966:	2300      	movs	r3, #0
 8001968:	73fb      	strb	r3, [r7, #15]
 800196a:	e00c      	b.n	8001986 <OLED_ShowChar+0x5e>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);
 800196c:	7bbb      	ldrb	r3, [r7, #14]
 800196e:	011a      	lsls	r2, r3, #4
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	4413      	add	r3, r2
 8001974:	4a16      	ldr	r2, [pc, #88]	@ (80019d0 <OLED_ShowChar+0xa8>)
 8001976:	5cd3      	ldrb	r3, [r2, r3]
 8001978:	2101      	movs	r1, #1
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff ff1e 	bl	80017bc <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	3301      	adds	r3, #1
 8001984:	73fb      	strb	r3, [r7, #15]
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	2b07      	cmp	r3, #7
 800198a:	d9ef      	bls.n	800196c <OLED_ShowChar+0x44>
			OLED_Set_Pos(x,y+1);
 800198c:	79bb      	ldrb	r3, [r7, #6]
 800198e:	3301      	adds	r3, #1
 8001990:	b2da      	uxtb	r2, r3
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff ff6e 	bl	8001878 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 800199c:	2300      	movs	r3, #0
 800199e:	73fb      	strb	r3, [r7, #15]
 80019a0:	e00d      	b.n	80019be <OLED_ShowChar+0x96>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);
 80019a2:	7bbb      	ldrb	r3, [r7, #14]
 80019a4:	011a      	lsls	r2, r3, #4
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	4413      	add	r3, r2
 80019aa:	3308      	adds	r3, #8
 80019ac:	4a08      	ldr	r2, [pc, #32]	@ (80019d0 <OLED_ShowChar+0xa8>)
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	2101      	movs	r1, #1
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7ff ff02 	bl	80017bc <OLED_WR_Byte>
			for(i=0;i<8;i++)
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	3301      	adds	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	2b07      	cmp	r3, #7
 80019c2:	d9ee      	bls.n	80019a2 <OLED_ShowChar+0x7a>
				OLED_Set_Pos(x,y+1);
				for(i=0;i<6;i++)
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
				
			}
}
 80019c4:	bf00      	nop
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	0800b3f8 	.word	0x0800b3f8

080019d4 <oled_pow>:
//m^n����
u32 oled_pow(u8 m,u8 n)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	460a      	mov	r2, r1
 80019de:	71fb      	strb	r3, [r7, #7]
 80019e0:	4613      	mov	r3, r2
 80019e2:	71bb      	strb	r3, [r7, #6]
	u32 result=1;	 
 80019e4:	2301      	movs	r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 80019e8:	e004      	b.n	80019f4 <oled_pow+0x20>
 80019ea:	79fa      	ldrb	r2, [r7, #7]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	79bb      	ldrb	r3, [r7, #6]
 80019f6:	1e5a      	subs	r2, r3, #1
 80019f8:	71ba      	strb	r2, [r7, #6]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f5      	bne.n	80019ea <oled_pow+0x16>
	return result;
 80019fe:	68fb      	ldr	r3, [r7, #12]
}				  
 8001a00:	4618      	mov	r0, r3
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <OLED_ShowNum>:
//len :���ֵ�λ��
//size:�����С
//mode:ģʽ	0,���ģʽ;1,����ģʽ
//num:��ֵ(0~4294967295);	 		  
void OLED_ShowNum(u8 x,u8 y,u32 num,u8 len,u8 size)
{         	
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	603a      	str	r2, [r7, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	71bb      	strb	r3, [r7, #6]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	717b      	strb	r3, [r7, #5]
	u8 t,temp;
	u8 enshow=0;						   
 8001a22:	2300      	movs	r3, #0
 8001a24:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	e049      	b.n	8001ac0 <OLED_ShowNum+0xb4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 8001a2c:	797a      	ldrb	r2, [r7, #5]
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	3b01      	subs	r3, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	4619      	mov	r1, r3
 8001a3a:	200a      	movs	r0, #10
 8001a3c:	f7ff ffca 	bl	80019d4 <oled_pow>
 8001a40:	4602      	mov	r2, r0
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a48:	4b22      	ldr	r3, [pc, #136]	@ (8001ad4 <OLED_ShowNum+0xc8>)
 8001a4a:	fba3 2301 	umull	r2, r3, r3, r1
 8001a4e:	08da      	lsrs	r2, r3, #3
 8001a50:	4613      	mov	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	1aca      	subs	r2, r1, r3
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 8001a5e:	7bbb      	ldrb	r3, [r7, #14]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d119      	bne.n	8001a98 <OLED_ShowNum+0x8c>
 8001a64:	7bfa      	ldrb	r2, [r7, #15]
 8001a66:	797b      	ldrb	r3, [r7, #5]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	da14      	bge.n	8001a98 <OLED_ShowNum+0x8c>
		{
			if(temp==0)
 8001a6e:	7b7b      	ldrb	r3, [r7, #13]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d10f      	bne.n	8001a94 <OLED_ShowNum+0x88>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ');
 8001a74:	7e3b      	ldrb	r3, [r7, #24]
 8001a76:	085b      	lsrs	r3, r3, #1
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	7bfa      	ldrb	r2, [r7, #15]
 8001a7c:	fb12 f303 	smulbb	r3, r2, r3
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	79fb      	ldrb	r3, [r7, #7]
 8001a84:	4413      	add	r3, r2
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	79b9      	ldrb	r1, [r7, #6]
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff4b 	bl	8001928 <OLED_ShowChar>
				continue;
 8001a92:	e012      	b.n	8001aba <OLED_ShowNum+0xae>
			}else enshow=1; 
 8001a94:	2301      	movs	r3, #1
 8001a96:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0'); 
 8001a98:	7e3b      	ldrb	r3, [r7, #24]
 8001a9a:	085b      	lsrs	r3, r3, #1
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	7bfa      	ldrb	r2, [r7, #15]
 8001aa0:	fb12 f303 	smulbb	r3, r2, r3
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	b2d8      	uxtb	r0, r3
 8001aac:	7b7b      	ldrb	r3, [r7, #13]
 8001aae:	3330      	adds	r3, #48	@ 0x30
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	79bb      	ldrb	r3, [r7, #6]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f7ff ff37 	bl	8001928 <OLED_ShowChar>
	for(t=0;t<len;t++)
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	3301      	adds	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
 8001ac0:	7bfa      	ldrb	r2, [r7, #15]
 8001ac2:	797b      	ldrb	r3, [r7, #5]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3b1      	bcc.n	8001a2c <OLED_ShowNum+0x20>
	}
} 
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	cccccccd 	.word	0xcccccccd

08001ad8 <OLED_ShowString>:
//��ʾһ���ַ��Ŵ�
void OLED_ShowString(u8 x,u8 y,u8 *chr)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	603a      	str	r2, [r7, #0]
 8001ae2:	71fb      	strb	r3, [r7, #7]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	71bb      	strb	r3, [r7, #6]
	unsigned char j=0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001aec:	e016      	b.n	8001b1c <OLED_ShowString+0x44>
	{		OLED_ShowChar(x,y,chr[j]);
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	781a      	ldrb	r2, [r3, #0]
 8001af6:	79b9      	ldrb	r1, [r7, #6]
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff14 	bl	8001928 <OLED_ShowChar>
			x+=8;
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	3308      	adds	r3, #8
 8001b04:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	2b78      	cmp	r3, #120	@ 0x78
 8001b0a:	d904      	bls.n	8001b16 <OLED_ShowString+0x3e>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	79bb      	ldrb	r3, [r7, #6]
 8001b12:	3302      	adds	r3, #2
 8001b14:	71bb      	strb	r3, [r7, #6]
			j++;
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	4413      	add	r3, r2
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1e2      	bne.n	8001aee <OLED_ShowString+0x16>
	}
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <OLED_Init>:
} 


//��ʼ��				    
void OLED_Init(void)
{ 	
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
 8001b48:	611a      	str	r2, [r3, #16]
 __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4a:	4b62      	ldr	r3, [pc, #392]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	4a61      	ldr	r2, [pc, #388]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b56:	4b5f      	ldr	r3, [pc, #380]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	68bb      	ldr	r3, [r7, #8]
 __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	4b5c      	ldr	r3, [pc, #368]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	4a5b      	ldr	r2, [pc, #364]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6e:	4b59      	ldr	r3, [pc, #356]	@ (8001cd4 <OLED_Init+0x1a0>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b7a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	2301      	movs	r3, #1
 8001b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	4619      	mov	r1, r3
 8001b92:	4851      	ldr	r0, [pc, #324]	@ (8001cd8 <OLED_Init+0x1a4>)
 8001b94:	f001 fe42 	bl	800381c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001b9e:	484e      	ldr	r0, [pc, #312]	@ (8001cd8 <OLED_Init+0x1a4>)
 8001ba0:	f001 ffbe 	bl	8003b20 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ba4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ba8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001baa:	2301      	movs	r3, #1
 8001bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc0:	f001 fe2c 	bl	800381c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001bca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bce:	f001 ffa7 	bl	8003b20 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001bd2:	2064      	movs	r0, #100	@ 0x64
 8001bd4:	f000 fdda 	bl	800278c <HAL_Delay>

	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 8001bd8:	2100      	movs	r1, #0
 8001bda:	20ae      	movs	r0, #174	@ 0xae
 8001bdc:	f7ff fdee 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 8001be0:	2100      	movs	r1, #0
 8001be2:	2000      	movs	r0, #0
 8001be4:	f7ff fdea 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 8001be8:	2100      	movs	r1, #0
 8001bea:	2010      	movs	r0, #16
 8001bec:	f7ff fde6 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	2040      	movs	r0, #64	@ 0x40
 8001bf4:	f7ff fde2 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2081      	movs	r0, #129	@ 0x81
 8001bfc:	f7ff fdde 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD); // Set SEG Output Current Brightness
 8001c00:	2100      	movs	r1, #0
 8001c02:	20cf      	movs	r0, #207	@ 0xcf
 8001c04:	f7ff fdda 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0xa0���ҷ��� 0xa1����
 8001c08:	2100      	movs	r1, #0
 8001c0a:	20a1      	movs	r0, #161	@ 0xa1
 8001c0c:	f7ff fdd6 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0xc0���·��� 0xc8����
 8001c10:	2100      	movs	r1, #0
 8001c12:	20c8      	movs	r0, #200	@ 0xc8
 8001c14:	f7ff fdd2 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 8001c18:	2100      	movs	r1, #0
 8001c1a:	20a6      	movs	r0, #166	@ 0xa6
 8001c1c:	f7ff fdce 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8001c20:	2100      	movs	r1, #0
 8001c22:	20a8      	movs	r0, #168	@ 0xa8
 8001c24:	f7ff fdca 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 8001c28:	2100      	movs	r1, #0
 8001c2a:	203f      	movs	r0, #63	@ 0x3f
 8001c2c:	f7ff fdc6 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8001c30:	2100      	movs	r1, #0
 8001c32:	20d3      	movs	r0, #211	@ 0xd3
 8001c34:	f7ff fdc2 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 8001c38:	2100      	movs	r1, #0
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff fdbe 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 8001c40:	2100      	movs	r1, #0
 8001c42:	20d5      	movs	r0, #213	@ 0xd5
 8001c44:	f7ff fdba 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 8001c48:	2100      	movs	r1, #0
 8001c4a:	20f0      	movs	r0, #240	@ 0xf0
 8001c4c:	f7ff fdb6 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 8001c50:	2100      	movs	r1, #0
 8001c52:	20d9      	movs	r0, #217	@ 0xd9
 8001c54:	f7ff fdb2 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8001c58:	2100      	movs	r1, #0
 8001c5a:	20f1      	movs	r0, #241	@ 0xf1
 8001c5c:	f7ff fdae 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 8001c60:	2100      	movs	r1, #0
 8001c62:	20da      	movs	r0, #218	@ 0xda
 8001c64:	f7ff fdaa 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 8001c68:	2100      	movs	r1, #0
 8001c6a:	2012      	movs	r0, #18
 8001c6c:	f7ff fda6 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 8001c70:	2100      	movs	r1, #0
 8001c72:	20db      	movs	r0, #219	@ 0xdb
 8001c74:	f7ff fda2 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//Set VCOM Deselect Level
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2040      	movs	r0, #64	@ 0x40
 8001c7c:	f7ff fd9e 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8001c80:	2100      	movs	r1, #0
 8001c82:	2020      	movs	r0, #32
 8001c84:	f7ff fd9a 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2002      	movs	r0, #2
 8001c8c:	f7ff fd96 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 8001c90:	2100      	movs	r1, #0
 8001c92:	208d      	movs	r0, #141	@ 0x8d
 8001c94:	f7ff fd92 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 8001c98:	2100      	movs	r1, #0
 8001c9a:	2014      	movs	r0, #20
 8001c9c:	f7ff fd8e 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA4,OLED_CMD);// Disable Entire Display On (0xa4/0xa5)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	20a4      	movs	r0, #164	@ 0xa4
 8001ca4:	f7ff fd8a 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);// Disable Inverse Display On (0xa6/a7) 
 8001ca8:	2100      	movs	r1, #0
 8001caa:	20a6      	movs	r0, #166	@ 0xa6
 8001cac:	f7ff fd86 	bl	80017bc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	20af      	movs	r0, #175	@ 0xaf
 8001cb4:	f7ff fd82 	bl	80017bc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/ 
 8001cb8:	2100      	movs	r1, #0
 8001cba:	20af      	movs	r0, #175	@ 0xaf
 8001cbc:	f7ff fd7e 	bl	80017bc <OLED_WR_Byte>
	OLED_Clear();
 8001cc0:	f7ff fe04 	bl	80018cc <OLED_Clear>
	OLED_Set_Pos(0,0); 	
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	f7ff fdd6 	bl	8001878 <OLED_Set_Pos>
}  
 8001ccc:	bf00      	nop
 8001cce:	3720      	adds	r7, #32
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	48000400 	.word	0x48000400

08001cdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <HAL_MspInit+0x44>)
 8001ce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce6:	4a0e      	ldr	r2, [pc, #56]	@ (8001d20 <HAL_MspInit+0x44>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cee:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <HAL_MspInit+0x44>)
 8001cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfa:	4b09      	ldr	r3, [pc, #36]	@ (8001d20 <HAL_MspInit+0x44>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfe:	4a08      	ldr	r2, [pc, #32]	@ (8001d20 <HAL_MspInit+0x44>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_MspInit+0x44>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d12:	f001 ffc1 	bl	8003c98 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000

08001d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <NMI_Handler+0x4>

08001d2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <BusFault_Handler+0x4>

08001d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <UsageFault_Handler+0x4>

08001d4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d7a:	f000 fce9 	bl	8002750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d88:	4802      	ldr	r0, [pc, #8]	@ (8001d94 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d8a:	f003 f9ed 	bl	8005168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000024c 	.word	0x2000024c

08001d98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d9c:	4802      	ldr	r0, [pc, #8]	@ (8001da8 <TIM2_IRQHandler+0x10>)
 8001d9e:	f003 f9e3 	bl	8005168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000298 	.word	0x20000298

08001dac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001db0:	4802      	ldr	r0, [pc, #8]	@ (8001dbc <USART1_IRQHandler+0x10>)
 8001db2:	f004 fdaf 	bl	8006914 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	2000030c 	.word	0x2000030c

08001dc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dc4:	4802      	ldr	r0, [pc, #8]	@ (8001dd0 <USART2_IRQHandler+0x10>)
 8001dc6:	f004 fda5 	bl	8006914 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200003a0 	.word	0x200003a0

08001dd4 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001dd8:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <COMP1_2_3_IRQHandler+0x10>)
 8001dda:	f001 f857 	bl	8002e8c <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000020c 	.word	0x2000020c

08001de8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return 1;
 8001dec:	2301      	movs	r3, #1
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <_kill>:

int _kill(int pid, int sig)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e02:	f007 fc5f 	bl	80096c4 <__errno>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2216      	movs	r2, #22
 8001e0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_exit>:

void _exit (int status)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ffe7 	bl	8001df8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e2a:	bf00      	nop
 8001e2c:	e7fd      	b.n	8001e2a <_exit+0x12>

08001e2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b086      	sub	sp, #24
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e00a      	b.n	8001e56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e40:	f3af 8000 	nop.w
 8001e44:	4601      	mov	r1, r0
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	60ba      	str	r2, [r7, #8]
 8001e4c:	b2ca      	uxtb	r2, r1
 8001e4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	dbf0      	blt.n	8001e40 <_read+0x12>
  }

  return len;
 8001e5e:	687b      	ldr	r3, [r7, #4]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e009      	b.n	8001e8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	60ba      	str	r2, [r7, #8]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fb44 	bl	8001510 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	dbf1      	blt.n	8001e7a <_write+0x12>
  }
  return len;
 8001e96:	687b      	ldr	r3, [r7, #4]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_close>:

int _close(int file)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ec8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_isatty>:

int _isatty(int file)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f10:	4a14      	ldr	r2, [pc, #80]	@ (8001f64 <_sbrk+0x5c>)
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <_sbrk+0x60>)
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <_sbrk+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <_sbrk+0x64>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	@ (8001f70 <_sbrk+0x68>)
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d207      	bcs.n	8001f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f38:	f007 fbc4 	bl	80096c4 <__errno>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	220c      	movs	r2, #12
 8001f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295
 8001f46:	e009      	b.n	8001f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f48:	4b08      	ldr	r3, [pc, #32]	@ (8001f6c <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <_sbrk+0x64>)
 8001f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20020000 	.word	0x20020000
 8001f68:	00000400 	.word	0x00000400
 8001f6c:	20000248 	.word	0x20000248
 8001f70:	20000588 	.word	0x20000588

08001f74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <SystemInit+0x20>)
 8001f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f7e:	4a05      	ldr	r2, [pc, #20]	@ (8001f94 <SystemInit+0x20>)
 8001f80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b09c      	sub	sp, #112	@ 0x70
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
 8001fc8:	615a      	str	r2, [r3, #20]
 8001fca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fcc:	1d3b      	adds	r3, r7, #4
 8001fce:	2234      	movs	r2, #52	@ 0x34
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f007 fb24 	bl	8009620 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fd8:	4b4e      	ldr	r3, [pc, #312]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001fda:	4a4f      	ldr	r2, [pc, #316]	@ (8002118 <MX_TIM1_Init+0x180>)
 8001fdc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001fde:	4b4d      	ldr	r3, [pc, #308]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001fea:	4b4a      	ldr	r3, [pc, #296]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001fec:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001ff0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff2:	4b48      	ldr	r3, [pc, #288]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff8:	4b46      	ldr	r3, [pc, #280]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ffe:	4b45      	ldr	r3, [pc, #276]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002000:	2280      	movs	r2, #128	@ 0x80
 8002002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002004:	4843      	ldr	r0, [pc, #268]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002006:	f002 fdd3 	bl	8004bb0 <HAL_TIM_Base_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002010:	f7ff fbce 	bl	80017b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002014:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002018:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800201a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800201e:	4619      	mov	r1, r3
 8002020:	483c      	ldr	r0, [pc, #240]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002022:	f003 fb05 	bl	8005630 <HAL_TIM_ConfigClockSource>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800202c:	f7ff fbc0 	bl	80017b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002030:	4838      	ldr	r0, [pc, #224]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002032:	f002 ff25 	bl	8004e80 <HAL_TIM_PWM_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800203c:	f7ff fbb8 	bl	80017b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002040:	2300      	movs	r3, #0
 8002042:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002044:	2300      	movs	r3, #0
 8002046:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800204c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002050:	4619      	mov	r1, r3
 8002052:	4830      	ldr	r0, [pc, #192]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002054:	f004 f98c 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800205e:	f7ff fba7 	bl	80017b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002062:	2360      	movs	r3, #96	@ 0x60
 8002064:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800206a:	2300      	movs	r3, #0
 800206c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800206e:	2300      	movs	r3, #0
 8002070:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002072:	2300      	movs	r3, #0
 8002074:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800207e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002082:	2200      	movs	r2, #0
 8002084:	4619      	mov	r1, r3
 8002086:	4823      	ldr	r0, [pc, #140]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002088:	f003 f9be 	bl	8005408 <HAL_TIM_PWM_ConfigChannel>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002092:	f7ff fb8d 	bl	80017b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002096:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800209a:	2204      	movs	r2, #4
 800209c:	4619      	mov	r1, r3
 800209e:	481d      	ldr	r0, [pc, #116]	@ (8002114 <MX_TIM1_Init+0x17c>)
 80020a0:	f003 f9b2 	bl	8005408 <HAL_TIM_PWM_ConfigChannel>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80020aa:	f7ff fb81 	bl	80017b0 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 80020ae:	4819      	ldr	r0, [pc, #100]	@ (8002114 <MX_TIM1_Init+0x17c>)
 80020b0:	f004 fa88 	bl	80065c4 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80020b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020b8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80020ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 10;
 80020c4:	230a      	movs	r3, #10
 80020c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80020da:	2300      	movs	r3, #0
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80020de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80020e8:	2300      	movs	r3, #0
 80020ea:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80020ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020f0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	4619      	mov	r1, r3
 80020f6:	4807      	ldr	r0, [pc, #28]	@ (8002114 <MX_TIM1_Init+0x17c>)
 80020f8:	f004 f9d0 	bl	800649c <HAL_TIMEx_ConfigBreakDeadTime>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM1_Init+0x16e>
  {
    Error_Handler();
 8002102:	f7ff fb55 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002106:	4803      	ldr	r0, [pc, #12]	@ (8002114 <MX_TIM1_Init+0x17c>)
 8002108:	f000 f896 	bl	8002238 <HAL_TIM_MspPostInit>

}
 800210c:	bf00      	nop
 800210e:	3770      	adds	r7, #112	@ 0x70
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	2000024c 	.word	0x2000024c
 8002118:	40012c00 	.word	0x40012c00

0800211c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b088      	sub	sp, #32
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800213c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002140:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002144:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002148:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214a:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 35;
 8002150:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002152:	2223      	movs	r2, #35	@ 0x23
 8002154:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002156:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215c:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800215e:	2200      	movs	r2, #0
 8002160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002162:	4814      	ldr	r0, [pc, #80]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002164:	f002 fd24 	bl	8004bb0 <HAL_TIM_Base_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800216e:	f7ff fb1f 	bl	80017b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002172:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002176:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	4619      	mov	r1, r3
 800217e:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002180:	f003 fa56 	bl	8005630 <HAL_TIM_ConfigClockSource>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800218a:	f7ff fb11 	bl	80017b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	4619      	mov	r1, r3
 800219a:	4806      	ldr	r0, [pc, #24]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800219c:	f004 f8e8 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80021a6:	f7ff fb03 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021aa:	bf00      	nop
 80021ac:	3720      	adds	r7, #32
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000298 	.word	0x20000298

080021b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a1a      	ldr	r2, [pc, #104]	@ (8002230 <HAL_TIM_Base_MspInit+0x78>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d114      	bne.n	80021f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 80021cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ce:	4a19      	ldr	r2, [pc, #100]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 80021d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80021d6:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 80021d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021e2:	2200      	movs	r2, #0
 80021e4:	2100      	movs	r1, #0
 80021e6:	2019      	movs	r0, #25
 80021e8:	f000 ffaf 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021ec:	2019      	movs	r0, #25
 80021ee:	f000 ffc6 	bl	800317e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80021f2:	e018      	b.n	8002226 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d113      	bne.n	8002226 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 8002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002202:	4a0c      	ldr	r2, [pc, #48]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6593      	str	r3, [r2, #88]	@ 0x58
 800220a:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <HAL_TIM_Base_MspInit+0x7c>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002216:	2200      	movs	r2, #0
 8002218:	2100      	movs	r1, #0
 800221a:	201c      	movs	r0, #28
 800221c:	f000 ff95 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002220:	201c      	movs	r0, #28
 8002222:	f000 ffac 	bl	800317e <HAL_NVIC_EnableIRQ>
}
 8002226:	bf00      	nop
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40012c00 	.word	0x40012c00
 8002234:	40021000 	.word	0x40021000

08002238 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	@ 0x28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a2d      	ldr	r2, [pc, #180]	@ (800230c <HAL_TIM_MspPostInit+0xd4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d154      	bne.n	8002304 <HAL_TIM_MspPostInit+0xcc>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	4b2d      	ldr	r3, [pc, #180]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 800225c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225e:	4a2c      	ldr	r2, [pc, #176]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002260:	f043 0304 	orr.w	r3, r3, #4
 8002264:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002266:	4b2a      	ldr	r3, [pc, #168]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	613b      	str	r3, [r7, #16]
 8002270:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002272:	4b27      	ldr	r3, [pc, #156]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002276:	4a26      	ldr	r2, [pc, #152]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800227e:	4b24      	ldr	r3, [pc, #144]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228a:	4b21      	ldr	r3, [pc, #132]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228e:	4a20      	ldr	r2, [pc, #128]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002296:	4b1e      	ldr	r3, [pc, #120]	@ (8002310 <HAL_TIM_MspPostInit+0xd8>)
 8002298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022a2:	2303      	movs	r3, #3
 80022a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80022b2:	2302      	movs	r3, #2
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	4815      	ldr	r0, [pc, #84]	@ (8002314 <HAL_TIM_MspPostInit+0xdc>)
 80022be:	f001 faad 	bl	800381c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2300      	movs	r3, #0
 80022d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80022d2:	2306      	movs	r3, #6
 80022d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d6:	f107 0314 	add.w	r3, r7, #20
 80022da:	4619      	mov	r1, r3
 80022dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e0:	f001 fa9c 	bl	800381c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022e4:	2301      	movs	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f0:	2300      	movs	r3, #0
 80022f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80022f4:	2306      	movs	r3, #6
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	4619      	mov	r1, r3
 80022fe:	4806      	ldr	r0, [pc, #24]	@ (8002318 <HAL_TIM_MspPostInit+0xe0>)
 8002300:	f001 fa8c 	bl	800381c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002304:	bf00      	nop
 8002306:	3728      	adds	r7, #40	@ 0x28
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40012c00 	.word	0x40012c00
 8002310:	40021000 	.word	0x40021000
 8002314:	48000800 	.word	0x48000800
 8002318:	48000400 	.word	0x48000400

0800231c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002320:	4b22      	ldr	r3, [pc, #136]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002322:	4a23      	ldr	r2, [pc, #140]	@ (80023b0 <MX_USART1_UART_Init+0x94>)
 8002324:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002326:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002328:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800232c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	4b1f      	ldr	r3, [pc, #124]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002334:	4b1d      	ldr	r3, [pc, #116]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800233a:	4b1c      	ldr	r3, [pc, #112]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002340:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002342:	220c      	movs	r2, #12
 8002344:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002346:	4b19      	ldr	r3, [pc, #100]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800234c:	4b17      	ldr	r3, [pc, #92]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002352:	4b16      	ldr	r3, [pc, #88]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002354:	2200      	movs	r2, #0
 8002356:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002358:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 800235a:	2200      	movs	r2, #0
 800235c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800235e:	4b13      	ldr	r3, [pc, #76]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002360:	2200      	movs	r2, #0
 8002362:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002364:	4811      	ldr	r0, [pc, #68]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002366:	f004 f9ab 	bl	80066c0 <HAL_UART_Init>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002370:	f7ff fa1e 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002374:	2100      	movs	r1, #0
 8002376:	480d      	ldr	r0, [pc, #52]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 8002378:	f006 fa25 	bl	80087c6 <HAL_UARTEx_SetTxFifoThreshold>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002382:	f7ff fa15 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002386:	2100      	movs	r1, #0
 8002388:	4808      	ldr	r0, [pc, #32]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 800238a:	f006 fa5a 	bl	8008842 <HAL_UARTEx_SetRxFifoThreshold>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002394:	f7ff fa0c 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002398:	4804      	ldr	r0, [pc, #16]	@ (80023ac <MX_USART1_UART_Init+0x90>)
 800239a:	f006 f9db 	bl	8008754 <HAL_UARTEx_DisableFifoMode>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80023a4:	f7ff fa04 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023a8:	bf00      	nop
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	2000030c 	.word	0x2000030c
 80023b0:	40013800 	.word	0x40013800

080023b4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023b8:	4b22      	ldr	r3, [pc, #136]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023ba:	4a23      	ldr	r2, [pc, #140]	@ (8002448 <MX_USART2_UART_Init+0x94>)
 80023bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 4800;
 80023be:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023c0:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 80023c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023da:	220c      	movs	r2, #12
 80023dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023de:	4b19      	ldr	r3, [pc, #100]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e4:	4b17      	ldr	r3, [pc, #92]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ea:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023f0:	4b14      	ldr	r3, [pc, #80]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023f6:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023fc:	4811      	ldr	r0, [pc, #68]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 80023fe:	f004 f95f 	bl	80066c0 <HAL_UART_Init>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002408:	f7ff f9d2 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800240c:	2100      	movs	r1, #0
 800240e:	480d      	ldr	r0, [pc, #52]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 8002410:	f006 f9d9 	bl	80087c6 <HAL_UARTEx_SetTxFifoThreshold>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800241a:	f7ff f9c9 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800241e:	2100      	movs	r1, #0
 8002420:	4808      	ldr	r0, [pc, #32]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 8002422:	f006 fa0e 	bl	8008842 <HAL_UARTEx_SetRxFifoThreshold>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800242c:	f7ff f9c0 	bl	80017b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002430:	4804      	ldr	r0, [pc, #16]	@ (8002444 <MX_USART2_UART_Init+0x90>)
 8002432:	f006 f98f 	bl	8008754 <HAL_UARTEx_DisableFifoMode>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800243c:	f7ff f9b8 	bl	80017b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	200003a0 	.word	0x200003a0
 8002448:	40004400 	.word	0x40004400

0800244c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b0a0      	sub	sp, #128	@ 0x80
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002464:	f107 0318 	add.w	r3, r7, #24
 8002468:	2254      	movs	r2, #84	@ 0x54
 800246a:	2100      	movs	r1, #0
 800246c:	4618      	mov	r0, r3
 800246e:	f007 f8d7 	bl	8009620 <memset>
  if(uartHandle->Instance==USART1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a45      	ldr	r2, [pc, #276]	@ (800258c <HAL_UART_MspInit+0x140>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d13e      	bne.n	80024fa <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800247c:	2301      	movs	r3, #1
 800247e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002484:	f107 0318 	add.w	r3, r7, #24
 8002488:	4618      	mov	r0, r3
 800248a:	f002 f943 	bl	8004714 <HAL_RCCEx_PeriphCLKConfig>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002494:	f7ff f98c 	bl	80017b0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002498:	4b3d      	ldr	r3, [pc, #244]	@ (8002590 <HAL_UART_MspInit+0x144>)
 800249a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800249c:	4a3c      	ldr	r2, [pc, #240]	@ (8002590 <HAL_UART_MspInit+0x144>)
 800249e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80024a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002590 <HAL_UART_MspInit+0x144>)
 80024a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b0:	4b37      	ldr	r3, [pc, #220]	@ (8002590 <HAL_UART_MspInit+0x144>)
 80024b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b4:	4a36      	ldr	r2, [pc, #216]	@ (8002590 <HAL_UART_MspInit+0x144>)
 80024b6:	f043 0304 	orr.w	r3, r3, #4
 80024ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024bc:	4b34      	ldr	r3, [pc, #208]	@ (8002590 <HAL_UART_MspInit+0x144>)
 80024be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	613b      	str	r3, [r7, #16]
 80024c6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024c8:	2330      	movs	r3, #48	@ 0x30
 80024ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d4:	2300      	movs	r3, #0
 80024d6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024d8:	2307      	movs	r3, #7
 80024da:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024dc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80024e0:	4619      	mov	r1, r3
 80024e2:	482c      	ldr	r0, [pc, #176]	@ (8002594 <HAL_UART_MspInit+0x148>)
 80024e4:	f001 f99a 	bl	800381c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2101      	movs	r1, #1
 80024ec:	2025      	movs	r0, #37	@ 0x25
 80024ee:	f000 fe2c 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024f2:	2025      	movs	r0, #37	@ 0x25
 80024f4:	f000 fe43 	bl	800317e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80024f8:	e043      	b.n	8002582 <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART2)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a26      	ldr	r2, [pc, #152]	@ (8002598 <HAL_UART_MspInit+0x14c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d13e      	bne.n	8002582 <HAL_UART_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002504:	2302      	movs	r3, #2
 8002506:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800250c:	f107 0318 	add.w	r3, r7, #24
 8002510:	4618      	mov	r0, r3
 8002512:	f002 f8ff 	bl	8004714 <HAL_RCCEx_PeriphCLKConfig>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 800251c:	f7ff f948 	bl	80017b0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <HAL_UART_MspInit+0x144>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002524:	4a1a      	ldr	r2, [pc, #104]	@ (8002590 <HAL_UART_MspInit+0x144>)
 8002526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800252a:	6593      	str	r3, [r2, #88]	@ 0x58
 800252c:	4b18      	ldr	r3, [pc, #96]	@ (8002590 <HAL_UART_MspInit+0x144>)
 800252e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002538:	4b15      	ldr	r3, [pc, #84]	@ (8002590 <HAL_UART_MspInit+0x144>)
 800253a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253c:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <HAL_UART_MspInit+0x144>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002544:	4b12      	ldr	r3, [pc, #72]	@ (8002590 <HAL_UART_MspInit+0x144>)
 8002546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002550:	230c      	movs	r3, #12
 8002552:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255c:	2300      	movs	r3, #0
 800255e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002560:	2307      	movs	r3, #7
 8002562:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002564:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002568:	4619      	mov	r1, r3
 800256a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800256e:	f001 f955 	bl	800381c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002572:	2200      	movs	r2, #0
 8002574:	2100      	movs	r1, #0
 8002576:	2026      	movs	r0, #38	@ 0x26
 8002578:	f000 fde7 	bl	800314a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800257c:	2026      	movs	r0, #38	@ 0x26
 800257e:	f000 fdfe 	bl	800317e <HAL_NVIC_EnableIRQ>
}
 8002582:	bf00      	nop
 8002584:	3780      	adds	r7, #128	@ 0x80
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40013800 	.word	0x40013800
 8002590:	40021000 	.word	0x40021000
 8002594:	48000800 	.word	0x48000800
 8002598:	40004400 	.word	0x40004400

0800259c <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
	uint8_t Byte;
	if(huart==&huart2){
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a27      	ldr	r2, [pc, #156]	@ (8002644 <HAL_UART_RxCpltCallback+0xa8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d146      	bne.n	800263a <HAL_UART_RxCpltCallback+0x9e>
		Byte=g_uart_rx_byte;//?????个一个字节地接收
 80025ac:	4b26      	ldr	r3, [pc, #152]	@ (8002648 <HAL_UART_RxCpltCallback+0xac>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	73fb      	strb	r3, [r7, #15]

		if (g_uart_rx_index == 0) {
 80025b2:	4b26      	ldr	r3, [pc, #152]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10d      	bne.n	80025d6 <HAL_UART_RxCpltCallback+0x3a>
			if (Byte == MODBUS_FRAME_DEVICE_BYTE) {
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d137      	bne.n	8002630 <HAL_UART_RxCpltCallback+0x94>
				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//赋�?�完后再递增
 80025c0:	4b22      	ldr	r3, [pc, #136]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	b2d1      	uxtb	r1, r2
 80025c8:	4a20      	ldr	r2, [pc, #128]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025ca:	7011      	strb	r1, [r2, #0]
 80025cc:	4619      	mov	r1, r3
 80025ce:	4a20      	ldr	r2, [pc, #128]	@ (8002650 <HAL_UART_RxCpltCallback+0xb4>)
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	5453      	strb	r3, [r2, r1]
 80025d4:	e02c      	b.n	8002630 <HAL_UART_RxCpltCallback+0x94>
			}
		}
		else if(g_uart_rx_index == 1){
 80025d6:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d114      	bne.n	8002608 <HAL_UART_RxCpltCallback+0x6c>
			if (Byte == MODBUS_FRAME_READ_BYTE || Byte == MODBUS_FRAME_WRITE_BYTE) {
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	d002      	beq.n	80025ea <HAL_UART_RxCpltCallback+0x4e>
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b10      	cmp	r3, #16
 80025e8:	d10a      	bne.n	8002600 <HAL_UART_RxCpltCallback+0x64>
				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//赋�?�完后再递增
 80025ea:	4b18      	ldr	r3, [pc, #96]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	1c5a      	adds	r2, r3, #1
 80025f0:	b2d1      	uxtb	r1, r2
 80025f2:	4a16      	ldr	r2, [pc, #88]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 80025f4:	7011      	strb	r1, [r2, #0]
 80025f6:	4619      	mov	r1, r3
 80025f8:	4a15      	ldr	r2, [pc, #84]	@ (8002650 <HAL_UART_RxCpltCallback+0xb4>)
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	5453      	strb	r3, [r2, r1]
 80025fe:	e017      	b.n	8002630 <HAL_UART_RxCpltCallback+0x94>
			}
			else{//无法识别为CFG服务
				g_uart_rx_index = 0;
 8002600:	4b12      	ldr	r3, [pc, #72]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 8002602:	2200      	movs	r2, #0
 8002604:	701a      	strb	r2, [r3, #0]
 8002606:	e013      	b.n	8002630 <HAL_UART_RxCpltCallback+0x94>
			}
		}
		else {
			g_uart_rx_buffer[g_uart_rx_index++] = Byte;
 8002608:	4b10      	ldr	r3, [pc, #64]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	b2d1      	uxtb	r1, r2
 8002610:	4a0e      	ldr	r2, [pc, #56]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 8002612:	7011      	strb	r1, [r2, #0]
 8002614:	4619      	mov	r1, r3
 8002616:	4a0e      	ldr	r2, [pc, #56]	@ (8002650 <HAL_UART_RxCpltCallback+0xb4>)
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	5453      	strb	r3, [r2, r1]
			if (g_uart_rx_index >= FRAME_RECEIVE_LENGTH) {
 800261c:	4b0b      	ldr	r3, [pc, #44]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b24      	cmp	r3, #36	@ 0x24
 8002622:	d905      	bls.n	8002630 <HAL_UART_RxCpltCallback+0x94>
				g_uart_rx_index = 0;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <HAL_UART_RxCpltCallback+0xb0>)
 8002626:	2200      	movs	r2, #0
 8002628:	701a      	strb	r2, [r3, #0]
				g_uart_frame_received = 1;
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_UART_RxCpltCallback+0xb8>)
 800262c:	2201      	movs	r2, #1
 800262e:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1);
 8002630:	2201      	movs	r2, #1
 8002632:	4905      	ldr	r1, [pc, #20]	@ (8002648 <HAL_UART_RxCpltCallback+0xac>)
 8002634:	4803      	ldr	r0, [pc, #12]	@ (8002644 <HAL_UART_RxCpltCallback+0xa8>)
 8002636:	f004 f921 	bl	800687c <HAL_UART_Receive_IT>
	}
}
 800263a:	bf00      	nop
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200003a0 	.word	0x200003a0
 8002648:	2000030b 	.word	0x2000030b
 800264c:	20000309 	.word	0x20000309
 8002650:	200002e4 	.word	0x200002e4
 8002654:	2000030a 	.word	0x2000030a

08002658 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002658:	480d      	ldr	r0, [pc, #52]	@ (8002690 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800265a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800265c:	f7ff fc8a 	bl	8001f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002660:	480c      	ldr	r0, [pc, #48]	@ (8002694 <LoopForever+0x6>)
  ldr r1, =_edata
 8002662:	490d      	ldr	r1, [pc, #52]	@ (8002698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002664:	4a0d      	ldr	r2, [pc, #52]	@ (800269c <LoopForever+0xe>)
  movs r3, #0
 8002666:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002668:	e002      	b.n	8002670 <LoopCopyDataInit>

0800266a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800266a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800266c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800266e:	3304      	adds	r3, #4

08002670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002674:	d3f9      	bcc.n	800266a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002676:	4a0a      	ldr	r2, [pc, #40]	@ (80026a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002678:	4c0a      	ldr	r4, [pc, #40]	@ (80026a4 <LoopForever+0x16>)
  movs r3, #0
 800267a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800267c:	e001      	b.n	8002682 <LoopFillZerobss>

0800267e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800267e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002680:	3204      	adds	r2, #4

08002682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002684:	d3fb      	bcc.n	800267e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002686:	f007 f823 	bl	80096d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800268a:	f7fe ffb5 	bl	80015f8 <main>

0800268e <LoopForever>:

LoopForever:
    b LoopForever
 800268e:	e7fe      	b.n	800268e <LoopForever>
  ldr   r0, =_estack
 8002690:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002698:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800269c:	0800bda8 	.word	0x0800bda8
  ldr r2, =_sbss
 80026a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80026a4:	20000584 	.word	0x20000584

080026a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026a8:	e7fe      	b.n	80026a8 <ADC1_2_IRQHandler>

080026aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026b0:	2300      	movs	r3, #0
 80026b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026b4:	2003      	movs	r0, #3
 80026b6:	f000 fd3d 	bl	8003134 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ba:	200f      	movs	r0, #15
 80026bc:	f000 f80e 	bl	80026dc <HAL_InitTick>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	71fb      	strb	r3, [r7, #7]
 80026ca:	e001      	b.n	80026d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026cc:	f7ff fb06 	bl	8001cdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026d0:	79fb      	ldrb	r3, [r7, #7]

}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026e8:	4b16      	ldr	r3, [pc, #88]	@ (8002744 <HAL_InitTick+0x68>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d022      	beq.n	8002736 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80026f0:	4b15      	ldr	r3, [pc, #84]	@ (8002748 <HAL_InitTick+0x6c>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <HAL_InitTick+0x68>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002700:	fbb2 f3f3 	udiv	r3, r2, r3
 8002704:	4618      	mov	r0, r3
 8002706:	f000 fd48 	bl	800319a <HAL_SYSTICK_Config>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10f      	bne.n	8002730 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	d809      	bhi.n	800272a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002716:	2200      	movs	r2, #0
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	f04f 30ff 	mov.w	r0, #4294967295
 800271e:	f000 fd14 	bl	800314a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002722:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <HAL_InitTick+0x70>)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	e007      	b.n	800273a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	73fb      	strb	r3, [r7, #15]
 800272e:	e004      	b.n	800273a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	73fb      	strb	r3, [r7, #15]
 8002734:	e001      	b.n	800273a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800273a:	7bfb      	ldrb	r3, [r7, #15]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20000010 	.word	0x20000010
 8002748:	20000008 	.word	0x20000008
 800274c:	2000000c 	.word	0x2000000c

08002750 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_IncTick+0x1c>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b05      	ldr	r3, [pc, #20]	@ (8002770 <HAL_IncTick+0x20>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4413      	add	r3, r2
 800275e:	4a03      	ldr	r2, [pc, #12]	@ (800276c <HAL_IncTick+0x1c>)
 8002760:	6013      	str	r3, [r2, #0]
}
 8002762:	bf00      	nop
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	20000434 	.word	0x20000434
 8002770:	20000010 	.word	0x20000010

08002774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  return uwTick;
 8002778:	4b03      	ldr	r3, [pc, #12]	@ (8002788 <HAL_GetTick+0x14>)
 800277a:	681b      	ldr	r3, [r3, #0]
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20000434 	.word	0x20000434

0800278c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff ffee 	bl	8002774 <HAL_GetTick>
 8002798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d004      	beq.n	80027b0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80027a6:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <HAL_Delay+0x40>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	4413      	add	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027b0:	bf00      	nop
 80027b2:	f7ff ffdf 	bl	8002774 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d8f7      	bhi.n	80027b2 <HAL_Delay+0x26>
  {
  }
}
 80027c2:	bf00      	nop
 80027c4:	bf00      	nop
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000010 	.word	0x20000010

080027d0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <LL_EXTI_EnableIT_0_31+0x20>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4904      	ldr	r1, [pc, #16]	@ (80027f0 <LL_EXTI_EnableIT_0_31+0x20>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	600b      	str	r3, [r1, #0]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	40010400 	.word	0x40010400

080027f4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <LL_EXTI_EnableIT_32_63+0x20>)
 80027fe:	6a1a      	ldr	r2, [r3, #32]
 8002800:	4904      	ldr	r1, [pc, #16]	@ (8002814 <LL_EXTI_EnableIT_32_63+0x20>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4313      	orrs	r3, r2
 8002806:	620b      	str	r3, [r1, #32]
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	40010400 	.word	0x40010400

08002818 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002820:	4b06      	ldr	r3, [pc, #24]	@ (800283c <LL_EXTI_DisableIT_0_31+0x24>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	43db      	mvns	r3, r3
 8002828:	4904      	ldr	r1, [pc, #16]	@ (800283c <LL_EXTI_DisableIT_0_31+0x24>)
 800282a:	4013      	ands	r3, r2
 800282c:	600b      	str	r3, [r1, #0]
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40010400 	.word	0x40010400

08002840 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <LL_EXTI_DisableIT_32_63+0x24>)
 800284a:	6a1a      	ldr	r2, [r3, #32]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	43db      	mvns	r3, r3
 8002850:	4904      	ldr	r1, [pc, #16]	@ (8002864 <LL_EXTI_DisableIT_32_63+0x24>)
 8002852:	4013      	ands	r3, r2
 8002854:	620b      	str	r3, [r1, #32]
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40010400 	.word	0x40010400

08002868 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002870:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	4904      	ldr	r1, [pc, #16]	@ (8002888 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4313      	orrs	r3, r2
 800287a:	604b      	str	r3, [r1, #4]

}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	40010400 	.word	0x40010400

0800288c <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002894:	4b05      	ldr	r3, [pc, #20]	@ (80028ac <LL_EXTI_EnableEvent_32_63+0x20>)
 8002896:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002898:	4904      	ldr	r1, [pc, #16]	@ (80028ac <LL_EXTI_EnableEvent_32_63+0x20>)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4313      	orrs	r3, r2
 800289e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	40010400 	.word	0x40010400

080028b0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	43db      	mvns	r3, r3
 80028c0:	4904      	ldr	r1, [pc, #16]	@ (80028d4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	604b      	str	r3, [r1, #4]
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	40010400 	.word	0x40010400

080028d8 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80028e0:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <LL_EXTI_DisableEvent_32_63+0x24>)
 80028e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	4904      	ldr	r1, [pc, #16]	@ (80028fc <LL_EXTI_DisableEvent_32_63+0x24>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	40010400 	.word	0x40010400

08002900 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002908:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	4904      	ldr	r1, [pc, #16]	@ (8002920 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]

}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	40010400 	.word	0x40010400

08002924 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800292e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002930:	4904      	ldr	r1, [pc, #16]	@ (8002944 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4313      	orrs	r3, r2
 8002936:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr
 8002944:	40010400 	.word	0x40010400

08002948 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	43db      	mvns	r3, r3
 8002958:	4904      	ldr	r1, [pc, #16]	@ (800296c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800295a:	4013      	ands	r3, r2
 800295c:	608b      	str	r3, [r1, #8]

}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40010400 	.word	0x40010400

08002970 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002978:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800297a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	43db      	mvns	r3, r3
 8002980:	4904      	ldr	r1, [pc, #16]	@ (8002994 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002982:	4013      	ands	r3, r2
 8002984:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40010400 	.word	0x40010400

08002998 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80029a0:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	4904      	ldr	r1, [pc, #16]	@ (80029b8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60cb      	str	r3, [r1, #12]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	40010400 	.word	0x40010400

080029bc <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80029c4:	4b05      	ldr	r3, [pc, #20]	@ (80029dc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80029c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029c8:	4904      	ldr	r1, [pc, #16]	@ (80029dc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	40010400 	.word	0x40010400

080029e0 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80029e8:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	4904      	ldr	r1, [pc, #16]	@ (8002a04 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80029f2:	4013      	ands	r3, r2
 80029f4:	60cb      	str	r3, [r1, #12]
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40010400 	.word	0x40010400

08002a08 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	43db      	mvns	r3, r3
 8002a18:	4904      	ldr	r1, [pc, #16]	@ (8002a2c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	40010400 	.word	0x40010400

08002a30 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8002a38:	4b07      	ldr	r3, [pc, #28]	@ (8002a58 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002a3a:	695a      	ldr	r2, [r3, #20]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d101      	bne.n	8002a4a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40010400 	.word	0x40010400

08002a5c <LL_EXTI_IsActiveFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8002a64:	4b07      	ldr	r3, [pc, #28]	@ (8002a84 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 8002a66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d101      	bne.n	8002a76 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	40010400 	.word	0x40010400

08002a88 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002a90:	4a04      	ldr	r2, [pc, #16]	@ (8002aa4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6153      	str	r3, [r2, #20]
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40010400 	.word	0x40010400

08002aa8 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8002ab0:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d102      	bne.n	8002ae4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	77fb      	strb	r3, [r7, #31]
 8002ae2:	e181      	b.n	8002de8 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002aee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002af2:	d102      	bne.n	8002afa <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	77fb      	strb	r3, [r7, #31]
 8002af8:	e176      	b.n	8002de8 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	7f5b      	ldrb	r3, [r3, #29]
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d108      	bne.n	8002b16 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7fe fbe3 	bl	80012dc <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b20:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	4b90      	ldr	r3, [pc, #576]	@ (8002d88 <HAL_COMP_Init+0x2c0>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	6979      	ldr	r1, [r7, #20]
 8002b50:	430b      	orrs	r3, r1
 8002b52:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d016      	beq.n	8002b90 <HAL_COMP_Init+0xc8>
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d113      	bne.n	8002b90 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b68:	4b88      	ldr	r3, [pc, #544]	@ (8002d8c <HAL_COMP_Init+0x2c4>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	099b      	lsrs	r3, r3, #6
 8002b6e:	4a88      	ldr	r2, [pc, #544]	@ (8002d90 <HAL_COMP_Init+0x2c8>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8002b82:	e002      	b.n	8002b8a <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f9      	bne.n	8002b84 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a7f      	ldr	r2, [pc, #508]	@ (8002d94 <HAL_COMP_Init+0x2cc>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d028      	beq.n	8002bec <HAL_COMP_Init+0x124>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d98 <HAL_COMP_Init+0x2d0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d020      	beq.n	8002be6 <HAL_COMP_Init+0x11e>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a7c      	ldr	r2, [pc, #496]	@ (8002d9c <HAL_COMP_Init+0x2d4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d018      	beq.n	8002be0 <HAL_COMP_Init+0x118>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a7b      	ldr	r2, [pc, #492]	@ (8002da0 <HAL_COMP_Init+0x2d8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d010      	beq.n	8002bda <HAL_COMP_Init+0x112>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a79      	ldr	r2, [pc, #484]	@ (8002da4 <HAL_COMP_Init+0x2dc>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d008      	beq.n	8002bd4 <HAL_COMP_Init+0x10c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a78      	ldr	r2, [pc, #480]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d101      	bne.n	8002bd0 <HAL_COMP_Init+0x108>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e00f      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	e00d      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002bd4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002bd8:	e00a      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002bda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bde:	e007      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002be0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002be4:	e004      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002be6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bea:	e001      	b.n	8002bf0 <HAL_COMP_Init+0x128>
 8002bec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002bf0:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80b6 	beq.w	8002d6c <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d011      	beq.n	8002c30 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a65      	ldr	r2, [pc, #404]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d004      	beq.n	8002c20 <HAL_COMP_Init+0x158>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a64      	ldr	r2, [pc, #400]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d103      	bne.n	8002c28 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8002c20:	6938      	ldr	r0, [r7, #16]
 8002c22:	f7ff fe7f 	bl	8002924 <LL_EXTI_EnableRisingTrig_32_63>
 8002c26:	e014      	b.n	8002c52 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8002c28:	6938      	ldr	r0, [r7, #16]
 8002c2a:	f7ff fe69 	bl	8002900 <LL_EXTI_EnableRisingTrig_0_31>
 8002c2e:	e010      	b.n	8002c52 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a5c      	ldr	r2, [pc, #368]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d004      	beq.n	8002c44 <HAL_COMP_Init+0x17c>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d103      	bne.n	8002c4c <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8002c44:	6938      	ldr	r0, [r7, #16]
 8002c46:	f7ff fe93 	bl	8002970 <LL_EXTI_DisableRisingTrig_32_63>
 8002c4a:	e002      	b.n	8002c52 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8002c4c:	6938      	ldr	r0, [r7, #16]
 8002c4e:	f7ff fe7b 	bl	8002948 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	f003 0320 	and.w	r3, r3, #32
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d011      	beq.n	8002c82 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a51      	ldr	r2, [pc, #324]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d004      	beq.n	8002c72 <HAL_COMP_Init+0x1aa>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a4f      	ldr	r2, [pc, #316]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d103      	bne.n	8002c7a <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8002c72:	6938      	ldr	r0, [r7, #16]
 8002c74:	f7ff fea2 	bl	80029bc <LL_EXTI_EnableFallingTrig_32_63>
 8002c78:	e014      	b.n	8002ca4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8002c7a:	6938      	ldr	r0, [r7, #16]
 8002c7c:	f7ff fe8c 	bl	8002998 <LL_EXTI_EnableFallingTrig_0_31>
 8002c80:	e010      	b.n	8002ca4 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a48      	ldr	r2, [pc, #288]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d004      	beq.n	8002c96 <HAL_COMP_Init+0x1ce>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a46      	ldr	r2, [pc, #280]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d103      	bne.n	8002c9e <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8002c96:	6938      	ldr	r0, [r7, #16]
 8002c98:	f7ff feb6 	bl	8002a08 <LL_EXTI_DisableFallingTrig_32_63>
 8002c9c:	e002      	b.n	8002ca4 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8002c9e:	6938      	ldr	r0, [r7, #16]
 8002ca0:	f7ff fe9e 	bl	80029e0 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a3f      	ldr	r2, [pc, #252]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d004      	beq.n	8002cb8 <HAL_COMP_Init+0x1f0>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d103      	bne.n	8002cc0 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8002cb8:	6938      	ldr	r0, [r7, #16]
 8002cba:	f7ff fef5 	bl	8002aa8 <LL_EXTI_ClearFlag_32_63>
 8002cbe:	e002      	b.n	8002cc6 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8002cc0:	6938      	ldr	r0, [r7, #16]
 8002cc2:	f7ff fee1 	bl	8002a88 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d011      	beq.n	8002cf6 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a34      	ldr	r2, [pc, #208]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d004      	beq.n	8002ce6 <HAL_COMP_Init+0x21e>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a32      	ldr	r2, [pc, #200]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d103      	bne.n	8002cee <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8002ce6:	6938      	ldr	r0, [r7, #16]
 8002ce8:	f7ff fdd0 	bl	800288c <LL_EXTI_EnableEvent_32_63>
 8002cec:	e014      	b.n	8002d18 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8002cee:	6938      	ldr	r0, [r7, #16]
 8002cf0:	f7ff fdba 	bl	8002868 <LL_EXTI_EnableEvent_0_31>
 8002cf4:	e010      	b.n	8002d18 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a2b      	ldr	r2, [pc, #172]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d004      	beq.n	8002d0a <HAL_COMP_Init+0x242>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a29      	ldr	r2, [pc, #164]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d103      	bne.n	8002d12 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8002d0a:	6938      	ldr	r0, [r7, #16]
 8002d0c:	f7ff fde4 	bl	80028d8 <LL_EXTI_DisableEvent_32_63>
 8002d10:	e002      	b.n	8002d18 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8002d12:	6938      	ldr	r0, [r7, #16]
 8002d14:	f7ff fdcc 	bl	80028b0 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d011      	beq.n	8002d48 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a1f      	ldr	r2, [pc, #124]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d004      	beq.n	8002d38 <HAL_COMP_Init+0x270>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a1e      	ldr	r2, [pc, #120]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d103      	bne.n	8002d40 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8002d38:	6938      	ldr	r0, [r7, #16]
 8002d3a:	f7ff fd5b 	bl	80027f4 <LL_EXTI_EnableIT_32_63>
 8002d3e:	e04b      	b.n	8002dd8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8002d40:	6938      	ldr	r0, [r7, #16]
 8002d42:	f7ff fd45 	bl	80027d0 <LL_EXTI_EnableIT_0_31>
 8002d46:	e047      	b.n	8002dd8 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a16      	ldr	r2, [pc, #88]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d004      	beq.n	8002d5c <HAL_COMP_Init+0x294>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a15      	ldr	r2, [pc, #84]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d103      	bne.n	8002d64 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8002d5c:	6938      	ldr	r0, [r7, #16]
 8002d5e:	f7ff fd6f 	bl	8002840 <LL_EXTI_DisableIT_32_63>
 8002d62:	e039      	b.n	8002dd8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8002d64:	6938      	ldr	r0, [r7, #16]
 8002d66:	f7ff fd57 	bl	8002818 <LL_EXTI_DisableIT_0_31>
 8002d6a:	e035      	b.n	8002dd8 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a0d      	ldr	r2, [pc, #52]	@ (8002da8 <HAL_COMP_Init+0x2e0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d004      	beq.n	8002d80 <HAL_COMP_Init+0x2b8>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002dac <HAL_COMP_Init+0x2e4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d117      	bne.n	8002db0 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8002d80:	6938      	ldr	r0, [r7, #16]
 8002d82:	f7ff fda9 	bl	80028d8 <LL_EXTI_DisableEvent_32_63>
 8002d86:	e016      	b.n	8002db6 <HAL_COMP_Init+0x2ee>
 8002d88:	ff007e0f 	.word	0xff007e0f
 8002d8c:	20000008 	.word	0x20000008
 8002d90:	053e2d63 	.word	0x053e2d63
 8002d94:	40010200 	.word	0x40010200
 8002d98:	40010204 	.word	0x40010204
 8002d9c:	40010208 	.word	0x40010208
 8002da0:	4001020c 	.word	0x4001020c
 8002da4:	40010210 	.word	0x40010210
 8002da8:	40010214 	.word	0x40010214
 8002dac:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8002db0:	6938      	ldr	r0, [r7, #16]
 8002db2:	f7ff fd7d 	bl	80028b0 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a0e      	ldr	r2, [pc, #56]	@ (8002df4 <HAL_COMP_Init+0x32c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d004      	beq.n	8002dca <HAL_COMP_Init+0x302>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8002df8 <HAL_COMP_Init+0x330>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d103      	bne.n	8002dd2 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8002dca:	6938      	ldr	r0, [r7, #16]
 8002dcc:	f7ff fd38 	bl	8002840 <LL_EXTI_DisableIT_32_63>
 8002dd0:	e002      	b.n	8002dd8 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8002dd2:	6938      	ldr	r0, [r7, #16]
 8002dd4:	f7ff fd20 	bl	8002818 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7f5b      	ldrb	r3, [r3, #29]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d102      	bne.n	8002de8 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8002de8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3720      	adds	r7, #32
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40010214 	.word	0x40010214
 8002df8:	40010218 	.word	0x40010218

08002dfc <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d102      	bne.n	8002e18 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
 8002e16:	e02e      	b.n	8002e76 <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e26:	d102      	bne.n	8002e2e <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
 8002e2c:	e023      	b.n	8002e76 <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	7f5b      	ldrb	r3, [r3, #29]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d11c      	bne.n	8002e72 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f042 0201 	orr.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <HAL_COMP_Start+0x88>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a0d      	ldr	r2, [pc, #52]	@ (8002e88 <HAL_COMP_Start+0x8c>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	0cda      	lsrs	r2, r3, #19
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e62:	e002      	b.n	8002e6a <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1f9      	bne.n	8002e64 <HAL_COMP_Start+0x68>
 8002e70:	e001      	b.n	8002e76 <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	20000008 	.word	0x20000008
 8002e88:	431bde83 	.word	0x431bde83

08002e8c <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a2f      	ldr	r2, [pc, #188]	@ (8002f58 <HAL_COMP_IRQHandler+0xcc>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d028      	beq.n	8002ef0 <HAL_COMP_IRQHandler+0x64>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a2e      	ldr	r2, [pc, #184]	@ (8002f5c <HAL_COMP_IRQHandler+0xd0>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d020      	beq.n	8002eea <HAL_COMP_IRQHandler+0x5e>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a2c      	ldr	r2, [pc, #176]	@ (8002f60 <HAL_COMP_IRQHandler+0xd4>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d018      	beq.n	8002ee4 <HAL_COMP_IRQHandler+0x58>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a2b      	ldr	r2, [pc, #172]	@ (8002f64 <HAL_COMP_IRQHandler+0xd8>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d010      	beq.n	8002ede <HAL_COMP_IRQHandler+0x52>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a29      	ldr	r2, [pc, #164]	@ (8002f68 <HAL_COMP_IRQHandler+0xdc>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d008      	beq.n	8002ed8 <HAL_COMP_IRQHandler+0x4c>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a28      	ldr	r2, [pc, #160]	@ (8002f6c <HAL_COMP_IRQHandler+0xe0>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d101      	bne.n	8002ed4 <HAL_COMP_IRQHandler+0x48>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e00f      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	e00d      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002ed8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002edc:	e00a      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002ede:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ee2:	e007      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002ee4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002ee8:	e004      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002eea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002eee:	e001      	b.n	8002ef4 <HAL_COMP_IRQHandler+0x68>
 8002ef0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002ef4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(COMP7)
  if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a1b      	ldr	r2, [pc, #108]	@ (8002f6c <HAL_COMP_IRQHandler+0xe0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d004      	beq.n	8002f0e <HAL_COMP_IRQHandler+0x82>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <HAL_COMP_IRQHandler+0xe4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d108      	bne.n	8002f20 <HAL_COMP_IRQHandler+0x94>
  {
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 8002f0e:	68b8      	ldr	r0, [r7, #8]
 8002f10:	f7ff fda4 	bl	8002a5c <LL_EXTI_IsActiveFlag_32_63>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	60fb      	str	r3, [r7, #12]
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 8002f1e:	e007      	b.n	8002f30 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 8002f20:	68b8      	ldr	r0, [r7, #8]
 8002f22:	f7ff fd85 	bl	8002a30 <LL_EXTI_IsActiveFlag_0_31>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00c      	beq.n	8002f50 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(COMP7)
    if (tmp_comp_exti_flag_set == 2UL)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d103      	bne.n	8002f44 <HAL_COMP_IRQHandler+0xb8>
    {
      LL_EXTI_ClearFlag_32_63(exti_line);
 8002f3c:	68b8      	ldr	r0, [r7, #8]
 8002f3e:	f7ff fdb3 	bl	8002aa8 <LL_EXTI_ClearFlag_32_63>
 8002f42:	e002      	b.n	8002f4a <HAL_COMP_IRQHandler+0xbe>
    }
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
 8002f44:	68b8      	ldr	r0, [r7, #8]
 8002f46:	f7ff fd9f 	bl	8002a88 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7fe faf2 	bl	8001534 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 8002f50:	bf00      	nop
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40010200 	.word	0x40010200
 8002f5c:	40010204 	.word	0x40010204
 8002f60:	40010208 	.word	0x40010208
 8002f64:	4001020c 	.word	0x4001020c
 8002f68:	40010210 	.word	0x40010210
 8002f6c:	40010214 	.word	0x40010214
 8002f70:	40010218 	.word	0x40010218

08002f74 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(const COMP_HandleTypeDef *hcomp)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	0f9b      	lsrs	r3, r3, #30
 8002f84:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fc6:	4a04      	ldr	r2, [pc, #16]	@ (8002fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	60d3      	str	r3, [r2, #12]
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe0:	4b04      	ldr	r3, [pc, #16]	@ (8002ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	0a1b      	lsrs	r3, r3, #8
 8002fe6:	f003 0307 	and.w	r3, r3, #7
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr
 8002ff4:	e000ed00 	.word	0xe000ed00

08002ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	4603      	mov	r3, r0
 8003000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	2b00      	cmp	r3, #0
 8003008:	db0b      	blt.n	8003022 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	f003 021f 	and.w	r2, r3, #31
 8003010:	4907      	ldr	r1, [pc, #28]	@ (8003030 <__NVIC_EnableIRQ+0x38>)
 8003012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	2001      	movs	r0, #1
 800301a:	fa00 f202 	lsl.w	r2, r0, r2
 800301e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	e000e100 	.word	0xe000e100

08003034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	6039      	str	r1, [r7, #0]
 800303e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003044:	2b00      	cmp	r3, #0
 8003046:	db0a      	blt.n	800305e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	b2da      	uxtb	r2, r3
 800304c:	490c      	ldr	r1, [pc, #48]	@ (8003080 <__NVIC_SetPriority+0x4c>)
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	0112      	lsls	r2, r2, #4
 8003054:	b2d2      	uxtb	r2, r2
 8003056:	440b      	add	r3, r1
 8003058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800305c:	e00a      	b.n	8003074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	b2da      	uxtb	r2, r3
 8003062:	4908      	ldr	r1, [pc, #32]	@ (8003084 <__NVIC_SetPriority+0x50>)
 8003064:	79fb      	ldrb	r3, [r7, #7]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	3b04      	subs	r3, #4
 800306c:	0112      	lsls	r2, r2, #4
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	440b      	add	r3, r1
 8003072:	761a      	strb	r2, [r3, #24]
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	e000e100 	.word	0xe000e100
 8003084:	e000ed00 	.word	0xe000ed00

08003088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003088:	b480      	push	{r7}
 800308a:	b089      	sub	sp, #36	@ 0x24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	f1c3 0307 	rsb	r3, r3, #7
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	bf28      	it	cs
 80030a6:	2304      	movcs	r3, #4
 80030a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	3304      	adds	r3, #4
 80030ae:	2b06      	cmp	r3, #6
 80030b0:	d902      	bls.n	80030b8 <NVIC_EncodePriority+0x30>
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3b03      	subs	r3, #3
 80030b6:	e000      	b.n	80030ba <NVIC_EncodePriority+0x32>
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030bc:	f04f 32ff 	mov.w	r2, #4294967295
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43da      	mvns	r2, r3
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	401a      	ands	r2, r3
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d0:	f04f 31ff 	mov.w	r1, #4294967295
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	43d9      	mvns	r1, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e0:	4313      	orrs	r3, r2
         );
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3724      	adds	r7, #36	@ 0x24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
	...

080030f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003100:	d301      	bcc.n	8003106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003102:	2301      	movs	r3, #1
 8003104:	e00f      	b.n	8003126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003106:	4a0a      	ldr	r2, [pc, #40]	@ (8003130 <SysTick_Config+0x40>)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3b01      	subs	r3, #1
 800310c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800310e:	210f      	movs	r1, #15
 8003110:	f04f 30ff 	mov.w	r0, #4294967295
 8003114:	f7ff ff8e 	bl	8003034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003118:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <SysTick_Config+0x40>)
 800311a:	2200      	movs	r2, #0
 800311c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800311e:	4b04      	ldr	r3, [pc, #16]	@ (8003130 <SysTick_Config+0x40>)
 8003120:	2207      	movs	r2, #7
 8003122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	e000e010 	.word	0xe000e010

08003134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff ff29 	bl	8002f94 <__NVIC_SetPriorityGrouping>
}
 8003142:	bf00      	nop
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b086      	sub	sp, #24
 800314e:	af00      	add	r7, sp, #0
 8003150:	4603      	mov	r3, r0
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003158:	f7ff ff40 	bl	8002fdc <__NVIC_GetPriorityGrouping>
 800315c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	68b9      	ldr	r1, [r7, #8]
 8003162:	6978      	ldr	r0, [r7, #20]
 8003164:	f7ff ff90 	bl	8003088 <NVIC_EncodePriority>
 8003168:	4602      	mov	r2, r0
 800316a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800316e:	4611      	mov	r1, r2
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff ff5f 	bl	8003034 <__NVIC_SetPriority>
}
 8003176:	bf00      	nop
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	4603      	mov	r3, r0
 8003186:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff ff33 	bl	8002ff8 <__NVIC_EnableIRQ>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7ff ffa4 	bl	80030f0 <SysTick_Config>
 80031a8:	4603      	mov	r3, r0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e014      	b.n	80031ee <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	791b      	ldrb	r3, [r3, #4]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d105      	bne.n	80031da <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7fe f907 	bl	80013e8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2202      	movs	r2, #2
 80031de:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e056      	b.n	80032ba <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	795b      	ldrb	r3, [r3, #5]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d101      	bne.n	8003218 <HAL_DAC_Start+0x20>
 8003214:	2302      	movs	r3, #2
 8003216:	e050      	b.n	80032ba <HAL_DAC_Start+0xc2>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2202      	movs	r2, #2
 8003222:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6819      	ldr	r1, [r3, #0]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2201      	movs	r2, #1
 8003232:	409a      	lsls	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	430a      	orrs	r2, r1
 800323a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800323c:	4b22      	ldr	r3, [pc, #136]	@ (80032c8 <HAL_DAC_Start+0xd0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	099b      	lsrs	r3, r3, #6
 8003242:	4a22      	ldr	r2, [pc, #136]	@ (80032cc <HAL_DAC_Start+0xd4>)
 8003244:	fba2 2303 	umull	r2, r3, r2, r3
 8003248:	099b      	lsrs	r3, r3, #6
 800324a:	3301      	adds	r3, #1
 800324c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800324e:	e002      	b.n	8003256 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	3b01      	subs	r3, #1
 8003254:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1f9      	bne.n	8003250 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10f      	bne.n	8003282 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800326c:	2b02      	cmp	r3, #2
 800326e:	d11d      	bne.n	80032ac <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	605a      	str	r2, [r3, #4]
 8003280:	e014      	b.n	80032ac <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	f003 0310 	and.w	r3, r3, #16
 8003292:	2102      	movs	r1, #2
 8003294:	fa01 f303 	lsl.w	r3, r1, r3
 8003298:	429a      	cmp	r2, r3
 800329a:	d107      	bne.n	80032ac <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0202 	orr.w	r2, r2, #2
 80032aa:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	20000008 	.word	0x20000008
 80032cc:	053e2d63 	.word	0x053e2d63

080032d0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e018      	b.n	800331e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d105      	bne.n	800330a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4413      	add	r3, r2
 8003304:	3308      	adds	r3, #8
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	e004      	b.n	8003314 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4413      	add	r3, r2
 8003310:	3314      	adds	r3, #20
 8003312:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	461a      	mov	r2, r3
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	371c      	adds	r7, #28
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
	...

0800332c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b08a      	sub	sp, #40	@ 0x28
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_DAC_ConfigChannel+0x1c>
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e19e      	b.n	800368a <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	795b      	ldrb	r3, [r3, #5]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_DAC_ConfigChannel+0x2c>
 8003354:	2302      	movs	r3, #2
 8003356:	e198      	b.n	800368a <HAL_DAC_ConfigChannel+0x35e>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2201      	movs	r2, #1
 800335c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2202      	movs	r2, #2
 8003362:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	2b04      	cmp	r3, #4
 800336a:	d17a      	bne.n	8003462 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800336c:	f7ff fa02 	bl	8002774 <HAL_GetTick>
 8003370:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d13d      	bne.n	80033f4 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003378:	e018      	b.n	80033ac <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800337a:	f7ff f9fb 	bl	8002774 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b01      	cmp	r3, #1
 8003386:	d911      	bls.n	80033ac <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f043 0208 	orr.w	r2, r3, #8
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2203      	movs	r2, #3
 80033a6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e16e      	b.n	800368a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1df      	bne.n	800337a <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80033c4:	e020      	b.n	8003408 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80033c6:	f7ff f9d5 	bl	8002774 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d90f      	bls.n	80033f4 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033da:	2b00      	cmp	r3, #0
 80033dc:	da0a      	bge.n	80033f4 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f043 0208 	orr.w	r2, r3, #8
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2203      	movs	r2, #3
 80033ee:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e14a      	b.n	800368a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	dbe3      	blt.n	80033c6 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003406:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003418:	fa01 f303 	lsl.w	r3, r1, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	ea02 0103 	and.w	r1, r2, r3
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	409a      	lsls	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f003 0310 	and.w	r3, r3, #16
 8003442:	21ff      	movs	r1, #255	@ 0xff
 8003444:	fa01 f303 	lsl.w	r3, r1, r3
 8003448:	43db      	mvns	r3, r3
 800344a:	ea02 0103 	and.w	r1, r2, r3
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	409a      	lsls	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d11d      	bne.n	80034a6 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	221f      	movs	r2, #31
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43db      	mvns	r3, r3
 8003480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003482:	4013      	ands	r3, r2
 8003484:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f003 0310 	and.w	r3, r3, #16
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800349a:	4313      	orrs	r3, r2
 800349c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2207      	movs	r2, #7
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43db      	mvns	r3, r3
 80034bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034be:	4013      	ands	r3, r2
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d102      	bne.n	80034d0 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	623b      	str	r3, [r7, #32]
 80034ce:	e00f      	b.n	80034f0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d102      	bne.n	80034de <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80034d8:	2301      	movs	r3, #1
 80034da:	623b      	str	r3, [r7, #32]
 80034dc:	e008      	b.n	80034f0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d102      	bne.n	80034ec <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80034e6:	2301      	movs	r3, #1
 80034e8:	623b      	str	r3, [r7, #32]
 80034ea:	e001      	b.n	80034f0 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	6a3a      	ldr	r2, [r7, #32]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43db      	mvns	r3, r3
 8003510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003512:	4013      	ands	r3, r2
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	791b      	ldrb	r3, [r3, #4]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d102      	bne.n	8003524 <HAL_DAC_ConfigChannel+0x1f8>
 800351e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003522:	e000      	b.n	8003526 <HAL_DAC_ConfigChannel+0x1fa>
 8003524:	2300      	movs	r3, #0
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	4313      	orrs	r3, r2
 800352a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800353e:	4013      	ands	r3, r2
 8003540:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	795b      	ldrb	r3, [r3, #5]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d102      	bne.n	8003550 <HAL_DAC_ConfigChannel+0x224>
 800354a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800354e:	e000      	b.n	8003552 <HAL_DAC_ConfigChannel+0x226>
 8003550:	2300      	movs	r3, #0
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800355e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b02      	cmp	r3, #2
 8003566:	d114      	bne.n	8003592 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003568:	f001 f856 	bl	8004618 <HAL_RCC_GetHCLKFreq>
 800356c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	4a48      	ldr	r2, [pc, #288]	@ (8003694 <HAL_DAC_ConfigChannel+0x368>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d904      	bls.n	8003580 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24
 800357e:	e00f      	b.n	80035a0 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	4a45      	ldr	r2, [pc, #276]	@ (8003698 <HAL_DAC_ConfigChannel+0x36c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d90a      	bls.n	800359e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003590:	e006      	b.n	80035a0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003598:	4313      	orrs	r3, r2
 800359a:	627b      	str	r3, [r7, #36]	@ 0x24
 800359c:	e000      	b.n	80035a0 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800359e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ae:	4313      	orrs	r3, r2
 80035b0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6819      	ldr	r1, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f003 0310 	and.w	r3, r3, #16
 80035c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	43da      	mvns	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	400a      	ands	r2, r1
 80035d6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	43db      	mvns	r3, r3
 80035f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035f2:	4013      	ands	r3, r2
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360a:	4313      	orrs	r3, r2
 800360c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003614:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6819      	ldr	r1, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f003 0310 	and.w	r3, r3, #16
 8003622:	22c0      	movs	r2, #192	@ 0xc0
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43da      	mvns	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	400a      	ands	r2, r1
 8003630:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	089b      	lsrs	r3, r3, #2
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	089b      	lsrs	r3, r3, #2
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4313      	orrs	r3, r2
 800364e:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f003 0310 	and.w	r3, r3, #16
 800365c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003660:	fa01 f303 	lsl.w	r3, r1, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	ea02 0103 	and.w	r1, r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	409a      	lsls	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2201      	movs	r2, #1
 8003680:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003688:	7ffb      	ldrb	r3, [r7, #31]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3728      	adds	r7, #40	@ 0x28
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	09896800 	.word	0x09896800
 8003698:	04c4b400 	.word	0x04c4b400

0800369c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d005      	beq.n	80036c0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2204      	movs	r2, #4
 80036b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	73fb      	strb	r3, [r7, #15]
 80036be:	e037      	b.n	8003730 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 020e 	bic.w	r2, r2, #14
 80036ce:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036de:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0201 	bic.w	r2, r2, #1
 80036ee:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	f003 021f 	and.w	r2, r3, #31
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	2101      	movs	r1, #1
 80036fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003702:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800370c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003720:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003724:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800372e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003740:	7bfb      	ldrb	r3, [r7, #15]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b084      	sub	sp, #16
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003756:	2300      	movs	r3, #0
 8003758:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d00d      	beq.n	8003782 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2204      	movs	r2, #4
 800376a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	73fb      	strb	r3, [r7, #15]
 8003780:	e047      	b.n	8003812 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 020e 	bic.w	r2, r2, #14
 8003790:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0201 	bic.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f003 021f 	and.w	r2, r3, #31
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037be:	2101      	movs	r1, #1
 80037c0:	fa01 f202 	lsl.w	r2, r1, r2
 80037c4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80037ce:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80037f0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	4798      	blx	r3
    }
  }
  return status;
 8003812:	7bfb      	ldrb	r3, [r7, #15]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800381c:	b480      	push	{r7}
 800381e:	b087      	sub	sp, #28
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800382a:	e15a      	b.n	8003ae2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	2101      	movs	r1, #1
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	fa01 f303 	lsl.w	r3, r1, r3
 8003838:	4013      	ands	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 814c 	beq.w	8003adc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d005      	beq.n	800385c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003858:	2b02      	cmp	r3, #2
 800385a:	d130      	bne.n	80038be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	2203      	movs	r2, #3
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4013      	ands	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003892:	2201      	movs	r2, #1
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43db      	mvns	r3, r3
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4013      	ands	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f003 0201 	and.w	r2, r3, #1
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	2b03      	cmp	r3, #3
 80038c8:	d017      	beq.n	80038fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	2203      	movs	r2, #3
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43db      	mvns	r3, r3
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	4013      	ands	r3, r2
 80038e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d123      	bne.n	800394e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	08da      	lsrs	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3208      	adds	r2, #8
 800390e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003912:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	220f      	movs	r2, #15
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	43db      	mvns	r3, r3
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4013      	ands	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	691a      	ldr	r2, [r3, #16]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f003 0307 	and.w	r3, r3, #7
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	08da      	lsrs	r2, r3, #3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3208      	adds	r2, #8
 8003948:	6939      	ldr	r1, [r7, #16]
 800394a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	2203      	movs	r2, #3
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43db      	mvns	r3, r3
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	4013      	ands	r3, r2
 8003964:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 0203 	and.w	r2, r3, #3
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80a6 	beq.w	8003adc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003990:	4b5b      	ldr	r3, [pc, #364]	@ (8003b00 <HAL_GPIO_Init+0x2e4>)
 8003992:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003994:	4a5a      	ldr	r2, [pc, #360]	@ (8003b00 <HAL_GPIO_Init+0x2e4>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6613      	str	r3, [r2, #96]	@ 0x60
 800399c:	4b58      	ldr	r3, [pc, #352]	@ (8003b00 <HAL_GPIO_Init+0x2e4>)
 800399e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	60bb      	str	r3, [r7, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039a8:	4a56      	ldr	r2, [pc, #344]	@ (8003b04 <HAL_GPIO_Init+0x2e8>)
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	089b      	lsrs	r3, r3, #2
 80039ae:	3302      	adds	r3, #2
 80039b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	220f      	movs	r2, #15
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4013      	ands	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80039d2:	d01f      	beq.n	8003a14 <HAL_GPIO_Init+0x1f8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a4c      	ldr	r2, [pc, #304]	@ (8003b08 <HAL_GPIO_Init+0x2ec>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d019      	beq.n	8003a10 <HAL_GPIO_Init+0x1f4>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a4b      	ldr	r2, [pc, #300]	@ (8003b0c <HAL_GPIO_Init+0x2f0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d013      	beq.n	8003a0c <HAL_GPIO_Init+0x1f0>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003b10 <HAL_GPIO_Init+0x2f4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d00d      	beq.n	8003a08 <HAL_GPIO_Init+0x1ec>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a49      	ldr	r2, [pc, #292]	@ (8003b14 <HAL_GPIO_Init+0x2f8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d007      	beq.n	8003a04 <HAL_GPIO_Init+0x1e8>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a48      	ldr	r2, [pc, #288]	@ (8003b18 <HAL_GPIO_Init+0x2fc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d101      	bne.n	8003a00 <HAL_GPIO_Init+0x1e4>
 80039fc:	2305      	movs	r3, #5
 80039fe:	e00a      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a00:	2306      	movs	r3, #6
 8003a02:	e008      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a04:	2304      	movs	r3, #4
 8003a06:	e006      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e004      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	e002      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a10:	2301      	movs	r3, #1
 8003a12:	e000      	b.n	8003a16 <HAL_GPIO_Init+0x1fa>
 8003a14:	2300      	movs	r3, #0
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	f002 0203 	and.w	r2, r2, #3
 8003a1c:	0092      	lsls	r2, r2, #2
 8003a1e:	4093      	lsls	r3, r2
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a26:	4937      	ldr	r1, [pc, #220]	@ (8003b04 <HAL_GPIO_Init+0x2e8>)
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	089b      	lsrs	r3, r3, #2
 8003a2c:	3302      	adds	r3, #2
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a34:	4b39      	ldr	r3, [pc, #228]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4013      	ands	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a58:	4a30      	ldr	r2, [pc, #192]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a82:	4a26      	ldr	r2, [pc, #152]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003a88:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	43db      	mvns	r3, r3
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4013      	ands	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003aac:	4a1b      	ldr	r2, [pc, #108]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	43db      	mvns	r3, r3
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ad6:	4a11      	ldr	r2, [pc, #68]	@ (8003b1c <HAL_GPIO_Init+0x300>)
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f47f ae9d 	bne.w	800382c <HAL_GPIO_Init+0x10>
  }
}
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
 8003af6:	371c      	adds	r7, #28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	40021000 	.word	0x40021000
 8003b04:	40010000 	.word	0x40010000
 8003b08:	48000400 	.word	0x48000400
 8003b0c:	48000800 	.word	0x48000800
 8003b10:	48000c00 	.word	0x48000c00
 8003b14:	48001000 	.word	0x48001000
 8003b18:	48001400 	.word	0x48001400
 8003b1c:	40010400 	.word	0x40010400

08003b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	807b      	strh	r3, [r7, #2]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b30:	787b      	ldrb	r3, [r7, #1]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b36:	887a      	ldrh	r2, [r7, #2]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b3c:	e002      	b.n	8003b44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b3e:	887a      	ldrh	r2, [r7, #2]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d141      	bne.n	8003be2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6a:	d131      	bne.n	8003bd0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b6c:	4b47      	ldr	r3, [pc, #284]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b72:	4a46      	ldr	r2, [pc, #280]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b7c:	4b43      	ldr	r3, [pc, #268]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b84:	4a41      	ldr	r2, [pc, #260]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b8c:	4b40      	ldr	r3, [pc, #256]	@ (8003c90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2232      	movs	r2, #50	@ 0x32
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	4a3f      	ldr	r2, [pc, #252]	@ (8003c94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	0c9b      	lsrs	r3, r3, #18
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba2:	e002      	b.n	8003baa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003baa:	4b38      	ldr	r3, [pc, #224]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb6:	d102      	bne.n	8003bbe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f2      	bne.n	8003ba4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bbe:	4b33      	ldr	r3, [pc, #204]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bca:	d158      	bne.n	8003c7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e057      	b.n	8003c80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bdc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003be0:	e04d      	b.n	8003c7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003be8:	d141      	bne.n	8003c6e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bea:	4b28      	ldr	r3, [pc, #160]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bf6:	d131      	bne.n	8003c5c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bf8:	4b24      	ldr	r3, [pc, #144]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfe:	4a23      	ldr	r2, [pc, #140]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c08:	4b20      	ldr	r3, [pc, #128]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c10:	4a1e      	ldr	r2, [pc, #120]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c18:	4b1d      	ldr	r3, [pc, #116]	@ (8003c90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2232      	movs	r2, #50	@ 0x32
 8003c1e:	fb02 f303 	mul.w	r3, r2, r3
 8003c22:	4a1c      	ldr	r2, [pc, #112]	@ (8003c94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c24:	fba2 2303 	umull	r2, r3, r2, r3
 8003c28:	0c9b      	lsrs	r3, r3, #18
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c2e:	e002      	b.n	8003c36 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c36:	4b15      	ldr	r3, [pc, #84]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c42:	d102      	bne.n	8003c4a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f2      	bne.n	8003c30 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c4a:	4b10      	ldr	r3, [pc, #64]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c56:	d112      	bne.n	8003c7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e011      	b.n	8003c80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c62:	4a0a      	ldr	r2, [pc, #40]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c6c:	e007      	b.n	8003c7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c6e:	4b07      	ldr	r3, [pc, #28]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c76:	4a05      	ldr	r2, [pc, #20]	@ (8003c8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c7c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	40007000 	.word	0x40007000
 8003c90:	20000008 	.word	0x20000008
 8003c94:	431bde83 	.word	0x431bde83

08003c98 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003c9c:	4b05      	ldr	r3, [pc, #20]	@ (8003cb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	4a04      	ldr	r2, [pc, #16]	@ (8003cb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ca2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ca6:	6093      	str	r3, [r2, #8]
}
 8003ca8:	bf00      	nop
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40007000 	.word	0x40007000

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e2fe      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d075      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cd6:	4b97      	ldr	r3, [pc, #604]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ce0:	4b94      	ldr	r3, [pc, #592]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b0c      	cmp	r3, #12
 8003cee:	d102      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x3e>
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d002      	beq.n	8003cfc <HAL_RCC_OscConfig+0x44>
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d10b      	bne.n	8003d14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	4b8d      	ldr	r3, [pc, #564]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d05b      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x108>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d157      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e2d9      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d1c:	d106      	bne.n	8003d2c <HAL_RCC_OscConfig+0x74>
 8003d1e:	4b85      	ldr	r3, [pc, #532]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a84      	ldr	r2, [pc, #528]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e01d      	b.n	8003d68 <HAL_RCC_OscConfig+0xb0>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0x98>
 8003d36:	4b7f      	ldr	r3, [pc, #508]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7e      	ldr	r2, [pc, #504]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b7c      	ldr	r3, [pc, #496]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a7b      	ldr	r2, [pc, #492]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e00b      	b.n	8003d68 <HAL_RCC_OscConfig+0xb0>
 8003d50:	4b78      	ldr	r3, [pc, #480]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a77      	ldr	r2, [pc, #476]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	4b75      	ldr	r3, [pc, #468]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a74      	ldr	r2, [pc, #464]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fe fd00 	bl	8002774 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fe fcfc 	bl	8002774 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e29e      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d8a:	4b6a      	ldr	r3, [pc, #424]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0xc0>
 8003d96:	e014      	b.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d98:	f7fe fcec 	bl	8002774 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da0:	f7fe fce8 	bl	8002774 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b64      	cmp	r3, #100	@ 0x64
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e28a      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003db2:	4b60      	ldr	r3, [pc, #384]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0xe8>
 8003dbe:	e000      	b.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d075      	beq.n	8003eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dce:	4b59      	ldr	r3, [pc, #356]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 030c 	and.w	r3, r3, #12
 8003dd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dd8:	4b56      	ldr	r3, [pc, #344]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b0c      	cmp	r3, #12
 8003de6:	d102      	bne.n	8003dee <HAL_RCC_OscConfig+0x136>
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d002      	beq.n	8003df4 <HAL_RCC_OscConfig+0x13c>
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d11f      	bne.n	8003e34 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df4:	4b4f      	ldr	r3, [pc, #316]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <HAL_RCC_OscConfig+0x154>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e25d      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0c:	4b49      	ldr	r3, [pc, #292]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	061b      	lsls	r3, r3, #24
 8003e1a:	4946      	ldr	r1, [pc, #280]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e20:	4b45      	ldr	r3, [pc, #276]	@ (8003f38 <HAL_RCC_OscConfig+0x280>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fe fc59 	bl	80026dc <HAL_InitTick>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d043      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e249      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d023      	beq.n	8003e84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e3c:	4b3d      	ldr	r3, [pc, #244]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a3c      	ldr	r2, [pc, #240]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e48:	f7fe fc94 	bl	8002774 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e50:	f7fe fc90 	bl	8002774 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e232      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e62:	4b34      	ldr	r3, [pc, #208]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e6e:	4b31      	ldr	r3, [pc, #196]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	061b      	lsls	r3, r3, #24
 8003e7c:	492d      	ldr	r1, [pc, #180]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	604b      	str	r3, [r1, #4]
 8003e82:	e01a      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e84:	4b2b      	ldr	r3, [pc, #172]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a2a      	ldr	r2, [pc, #168]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fe fc70 	bl	8002774 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e98:	f7fe fc6c 	bl	8002774 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e20e      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eaa:	4b22      	ldr	r3, [pc, #136]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1e0>
 8003eb6:	e000      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d041      	beq.n	8003f4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d01c      	beq.n	8003f08 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ece:	4b19      	ldr	r3, [pc, #100]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ed4:	4a17      	ldr	r2, [pc, #92]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ede:	f7fe fc49 	bl	8002774 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee6:	f7fe fc45 	bl	8002774 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1e7      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ef8:	4b0e      	ldr	r3, [pc, #56]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0ef      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x22e>
 8003f06:	e020      	b.n	8003f4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f08:	4b0a      	ldr	r3, [pc, #40]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f0e:	4a09      	ldr	r2, [pc, #36]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003f10:	f023 0301 	bic.w	r3, r3, #1
 8003f14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f18:	f7fe fc2c 	bl	8002774 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f1e:	e00d      	b.n	8003f3c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f20:	f7fe fc28 	bl	8002774 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d906      	bls.n	8003f3c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e1ca      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
 8003f32:	bf00      	nop
 8003f34:	40021000 	.word	0x40021000
 8003f38:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f3c:	4b8c      	ldr	r3, [pc, #560]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1ea      	bne.n	8003f20 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 80a6 	beq.w	80040a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f5c:	4b84      	ldr	r3, [pc, #528]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d101      	bne.n	8003f6c <HAL_RCC_OscConfig+0x2b4>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e000      	b.n	8003f6e <HAL_RCC_OscConfig+0x2b6>
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00d      	beq.n	8003f8e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f72:	4b7f      	ldr	r3, [pc, #508]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f76:	4a7e      	ldr	r2, [pc, #504]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f7e:	4b7c      	ldr	r3, [pc, #496]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f8e:	4b79      	ldr	r3, [pc, #484]	@ (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d118      	bne.n	8003fcc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f9a:	4b76      	ldr	r3, [pc, #472]	@ (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a75      	ldr	r2, [pc, #468]	@ (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003fa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa6:	f7fe fbe5 	bl	8002774 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fae:	f7fe fbe1 	bl	8002774 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e183      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fc0:	4b6c      	ldr	r3, [pc, #432]	@ (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d108      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x32e>
 8003fd4:	4b66      	ldr	r3, [pc, #408]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	4a65      	ldr	r2, [pc, #404]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fe4:	e024      	b.n	8004030 <HAL_RCC_OscConfig+0x378>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d110      	bne.n	8004010 <HAL_RCC_OscConfig+0x358>
 8003fee:	4b60      	ldr	r3, [pc, #384]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff4:	4a5e      	ldr	r2, [pc, #376]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003ff6:	f043 0304 	orr.w	r3, r3, #4
 8003ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ffe:	4b5c      	ldr	r3, [pc, #368]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004004:	4a5a      	ldr	r2, [pc, #360]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800400e:	e00f      	b.n	8004030 <HAL_RCC_OscConfig+0x378>
 8004010:	4b57      	ldr	r3, [pc, #348]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004016:	4a56      	ldr	r2, [pc, #344]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004018:	f023 0301 	bic.w	r3, r3, #1
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004020:	4b53      	ldr	r3, [pc, #332]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004026:	4a52      	ldr	r2, [pc, #328]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004028:	f023 0304 	bic.w	r3, r3, #4
 800402c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d016      	beq.n	8004066 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004038:	f7fe fb9c 	bl	8002774 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800403e:	e00a      	b.n	8004056 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004040:	f7fe fb98 	bl	8002774 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e138      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004056:	4b46      	ldr	r3, [pc, #280]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0ed      	beq.n	8004040 <HAL_RCC_OscConfig+0x388>
 8004064:	e015      	b.n	8004092 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004066:	f7fe fb85 	bl	8002774 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800406c:	e00a      	b.n	8004084 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406e:	f7fe fb81 	bl	8002774 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800407c:	4293      	cmp	r3, r2
 800407e:	d901      	bls.n	8004084 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e121      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004084:	4b3a      	ldr	r3, [pc, #232]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1ed      	bne.n	800406e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004092:	7ffb      	ldrb	r3, [r7, #31]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d105      	bne.n	80040a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004098:	4b35      	ldr	r3, [pc, #212]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800409a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409c:	4a34      	ldr	r2, [pc, #208]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800409e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d03c      	beq.n	800412a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01c      	beq.n	80040f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040be:	4a2c      	ldr	r2, [pc, #176]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040c0:	f043 0301 	orr.w	r3, r3, #1
 80040c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7fe fb54 	bl	8002774 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040d0:	f7fe fb50 	bl	8002774 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e0f2      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040e2:	4b23      	ldr	r3, [pc, #140]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0ef      	beq.n	80040d0 <HAL_RCC_OscConfig+0x418>
 80040f0:	e01b      	b.n	800412a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004102:	f7fe fb37 	bl	8002774 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800410a:	f7fe fb33 	bl	8002774 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e0d5      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800411c:	4b14      	ldr	r3, [pc, #80]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800411e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1ef      	bne.n	800410a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 80c9 	beq.w	80042c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004134:	4b0e      	ldr	r3, [pc, #56]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b0c      	cmp	r3, #12
 800413e:	f000 8083 	beq.w	8004248 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d15e      	bne.n	8004208 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414a:	4b09      	ldr	r3, [pc, #36]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a08      	ldr	r2, [pc, #32]	@ (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004150:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004156:	f7fe fb0d 	bl	8002774 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800415c:	e00c      	b.n	8004178 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415e:	f7fe fb09 	bl	8002774 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d905      	bls.n	8004178 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e0ab      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
 8004170:	40021000 	.word	0x40021000
 8004174:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004178:	4b55      	ldr	r3, [pc, #340]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1ec      	bne.n	800415e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004184:	4b52      	ldr	r3, [pc, #328]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	4b52      	ldr	r3, [pc, #328]	@ (80042d4 <HAL_RCC_OscConfig+0x61c>)
 800418a:	4013      	ands	r3, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6a11      	ldr	r1, [r2, #32]
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004194:	3a01      	subs	r2, #1
 8004196:	0112      	lsls	r2, r2, #4
 8004198:	4311      	orrs	r1, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800419e:	0212      	lsls	r2, r2, #8
 80041a0:	4311      	orrs	r1, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80041a6:	0852      	lsrs	r2, r2, #1
 80041a8:	3a01      	subs	r2, #1
 80041aa:	0552      	lsls	r2, r2, #21
 80041ac:	4311      	orrs	r1, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80041b2:	0852      	lsrs	r2, r2, #1
 80041b4:	3a01      	subs	r2, #1
 80041b6:	0652      	lsls	r2, r2, #25
 80041b8:	4311      	orrs	r1, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80041be:	06d2      	lsls	r2, r2, #27
 80041c0:	430a      	orrs	r2, r1
 80041c2:	4943      	ldr	r1, [pc, #268]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c8:	4b41      	ldr	r3, [pc, #260]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a40      	ldr	r2, [pc, #256]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041d4:	4b3e      	ldr	r3, [pc, #248]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a3d      	ldr	r2, [pc, #244]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fe fac8 	bl	8002774 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fe fac4 	bl	8002774 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e066      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fa:	4b35      	ldr	r3, [pc, #212]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCC_OscConfig+0x530>
 8004206:	e05e      	b.n	80042c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004208:	4b31      	ldr	r3, [pc, #196]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a30      	ldr	r2, [pc, #192]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 800420e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004212:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fe faae 	bl	8002774 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fe faaa 	bl	8002774 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e04c      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800422e:	4b28      	ldr	r3, [pc, #160]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800423a:	4b25      	ldr	r3, [pc, #148]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	4924      	ldr	r1, [pc, #144]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 8004240:	4b25      	ldr	r3, [pc, #148]	@ (80042d8 <HAL_RCC_OscConfig+0x620>)
 8004242:	4013      	ands	r3, r2
 8004244:	60cb      	str	r3, [r1, #12]
 8004246:	e03e      	b.n	80042c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69db      	ldr	r3, [r3, #28]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e039      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004254:	4b1e      	ldr	r3, [pc, #120]	@ (80042d0 <HAL_RCC_OscConfig+0x618>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0203 	and.w	r2, r3, #3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	429a      	cmp	r2, r3
 8004266:	d12c      	bne.n	80042c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004272:	3b01      	subs	r3, #1
 8004274:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004276:	429a      	cmp	r2, r3
 8004278:	d123      	bne.n	80042c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004284:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d11b      	bne.n	80042c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004294:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004296:	429a      	cmp	r2, r3
 8004298:	d113      	bne.n	80042c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a4:	085b      	lsrs	r3, r3, #1
 80042a6:	3b01      	subs	r3, #1
 80042a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d109      	bne.n	80042c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b8:	085b      	lsrs	r3, r3, #1
 80042ba:	3b01      	subs	r3, #1
 80042bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042be:	429a      	cmp	r2, r3
 80042c0:	d001      	beq.n	80042c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e000      	b.n	80042c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3720      	adds	r7, #32
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40021000 	.word	0x40021000
 80042d4:	019f800c 	.word	0x019f800c
 80042d8:	feeefffc 	.word	0xfeeefffc

080042dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80042e6:	2300      	movs	r3, #0
 80042e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e11e      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042f4:	4b91      	ldr	r3, [pc, #580]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 030f 	and.w	r3, r3, #15
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d910      	bls.n	8004324 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b8e      	ldr	r3, [pc, #568]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f023 020f 	bic.w	r2, r3, #15
 800430a:	498c      	ldr	r1, [pc, #560]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	4313      	orrs	r3, r2
 8004310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004312:	4b8a      	ldr	r3, [pc, #552]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d001      	beq.n	8004324 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e106      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b00      	cmp	r3, #0
 800432e:	d073      	beq.n	8004418 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b03      	cmp	r3, #3
 8004336:	d129      	bne.n	800438c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004338:	4b81      	ldr	r3, [pc, #516]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d101      	bne.n	8004348 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e0f4      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004348:	f000 f99e 	bl	8004688 <RCC_GetSysClockFreqFromPLLSource>
 800434c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	4a7c      	ldr	r2, [pc, #496]	@ (8004544 <HAL_RCC_ClockConfig+0x268>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d93f      	bls.n	80043d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004356:	4b7a      	ldr	r3, [pc, #488]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d009      	beq.n	8004376 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800436a:	2b00      	cmp	r3, #0
 800436c:	d033      	beq.n	80043d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004372:	2b00      	cmp	r3, #0
 8004374:	d12f      	bne.n	80043d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004376:	4b72      	ldr	r3, [pc, #456]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800437e:	4a70      	ldr	r2, [pc, #448]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004384:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004386:	2380      	movs	r3, #128	@ 0x80
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e024      	b.n	80043d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b02      	cmp	r3, #2
 8004392:	d107      	bne.n	80043a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004394:	4b6a      	ldr	r3, [pc, #424]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d109      	bne.n	80043b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e0c6      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a4:	4b66      	ldr	r3, [pc, #408]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e0be      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80043b4:	f000 f8ce 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 80043b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	4a61      	ldr	r2, [pc, #388]	@ (8004544 <HAL_RCC_ClockConfig+0x268>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d909      	bls.n	80043d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043ca:	4a5d      	ldr	r2, [pc, #372]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80043cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043d6:	4b5a      	ldr	r3, [pc, #360]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f023 0203 	bic.w	r2, r3, #3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	4957      	ldr	r1, [pc, #348]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043e8:	f7fe f9c4 	bl	8002774 <HAL_GetTick>
 80043ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ee:	e00a      	b.n	8004406 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043f0:	f7fe f9c0 	bl	8002774 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043fe:	4293      	cmp	r3, r2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e095      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004406:	4b4e      	ldr	r3, [pc, #312]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 020c 	and.w	r2, r3, #12
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	429a      	cmp	r2, r3
 8004416:	d1eb      	bne.n	80043f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d023      	beq.n	800446c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d005      	beq.n	800443c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004430:	4b43      	ldr	r3, [pc, #268]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	4a42      	ldr	r2, [pc, #264]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004436:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800443a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0308 	and.w	r3, r3, #8
 8004444:	2b00      	cmp	r3, #0
 8004446:	d007      	beq.n	8004458 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004448:	4b3d      	ldr	r3, [pc, #244]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004450:	4a3b      	ldr	r2, [pc, #236]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004452:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004456:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004458:	4b39      	ldr	r3, [pc, #228]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4936      	ldr	r1, [pc, #216]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004466:	4313      	orrs	r3, r2
 8004468:	608b      	str	r3, [r1, #8]
 800446a:	e008      	b.n	800447e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2b80      	cmp	r3, #128	@ 0x80
 8004470:	d105      	bne.n	800447e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004472:	4b33      	ldr	r3, [pc, #204]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	4a32      	ldr	r2, [pc, #200]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004478:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800447c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800447e:	4b2f      	ldr	r3, [pc, #188]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	429a      	cmp	r2, r3
 800448a:	d21d      	bcs.n	80044c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800448c:	4b2b      	ldr	r3, [pc, #172]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f023 020f 	bic.w	r2, r3, #15
 8004494:	4929      	ldr	r1, [pc, #164]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	4313      	orrs	r3, r2
 800449a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800449c:	f7fe f96a 	bl	8002774 <HAL_GetTick>
 80044a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a2:	e00a      	b.n	80044ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a4:	f7fe f966 	bl	8002774 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e03b      	b.n	8004532 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b20      	ldr	r3, [pc, #128]	@ (800453c <HAL_RCC_ClockConfig+0x260>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d1ed      	bne.n	80044a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d008      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4917      	ldr	r1, [pc, #92]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d009      	beq.n	8004506 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044f2:	4b13      	ldr	r3, [pc, #76]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	490f      	ldr	r1, [pc, #60]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 8004502:	4313      	orrs	r3, r2
 8004504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004506:	f000 f825 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 800450a:	4602      	mov	r2, r0
 800450c:	4b0c      	ldr	r3, [pc, #48]	@ (8004540 <HAL_RCC_ClockConfig+0x264>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	490c      	ldr	r1, [pc, #48]	@ (8004548 <HAL_RCC_ClockConfig+0x26c>)
 8004518:	5ccb      	ldrb	r3, [r1, r3]
 800451a:	f003 031f 	and.w	r3, r3, #31
 800451e:	fa22 f303 	lsr.w	r3, r2, r3
 8004522:	4a0a      	ldr	r2, [pc, #40]	@ (800454c <HAL_RCC_ClockConfig+0x270>)
 8004524:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004526:	4b0a      	ldr	r3, [pc, #40]	@ (8004550 <HAL_RCC_ClockConfig+0x274>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f7fe f8d6 	bl	80026dc <HAL_InitTick>
 8004530:	4603      	mov	r3, r0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40022000 	.word	0x40022000
 8004540:	40021000 	.word	0x40021000
 8004544:	04c4b400 	.word	0x04c4b400
 8004548:	0800b9e8 	.word	0x0800b9e8
 800454c:	20000008 	.word	0x20000008
 8004550:	2000000c 	.word	0x2000000c

08004554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800455a:	4b2c      	ldr	r3, [pc, #176]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 030c 	and.w	r3, r3, #12
 8004562:	2b04      	cmp	r3, #4
 8004564:	d102      	bne.n	800456c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004566:	4b2a      	ldr	r3, [pc, #168]	@ (8004610 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	e047      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800456c:	4b27      	ldr	r3, [pc, #156]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 030c 	and.w	r3, r3, #12
 8004574:	2b08      	cmp	r3, #8
 8004576:	d102      	bne.n	800457e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004578:	4b26      	ldr	r3, [pc, #152]	@ (8004614 <HAL_RCC_GetSysClockFreq+0xc0>)
 800457a:	613b      	str	r3, [r7, #16]
 800457c:	e03e      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800457e:	4b23      	ldr	r3, [pc, #140]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 030c 	and.w	r3, r3, #12
 8004586:	2b0c      	cmp	r3, #12
 8004588:	d136      	bne.n	80045f8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800458a:	4b20      	ldr	r3, [pc, #128]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004594:	4b1d      	ldr	r3, [pc, #116]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	3301      	adds	r3, #1
 80045a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10c      	bne.n	80045c2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004614 <HAL_RCC_GetSysClockFreq+0xc0>)
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b0:	4a16      	ldr	r2, [pc, #88]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 80045b2:	68d2      	ldr	r2, [r2, #12]
 80045b4:	0a12      	lsrs	r2, r2, #8
 80045b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80045ba:	fb02 f303 	mul.w	r3, r2, r3
 80045be:	617b      	str	r3, [r7, #20]
      break;
 80045c0:	e00c      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045c2:	4a13      	ldr	r2, [pc, #76]	@ (8004610 <HAL_RCC_GetSysClockFreq+0xbc>)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	4a10      	ldr	r2, [pc, #64]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 80045cc:	68d2      	ldr	r2, [r2, #12]
 80045ce:	0a12      	lsrs	r2, r2, #8
 80045d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	617b      	str	r3, [r7, #20]
      break;
 80045da:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045dc:	4b0b      	ldr	r3, [pc, #44]	@ (800460c <HAL_RCC_GetSysClockFreq+0xb8>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	0e5b      	lsrs	r3, r3, #25
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	3301      	adds	r3, #1
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	e001      	b.n	80045fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80045fc:	693b      	ldr	r3, [r7, #16]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	371c      	adds	r7, #28
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	40021000 	.word	0x40021000
 8004610:	00f42400 	.word	0x00f42400
 8004614:	007a1200 	.word	0x007a1200

08004618 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800461c:	4b03      	ldr	r3, [pc, #12]	@ (800462c <HAL_RCC_GetHCLKFreq+0x14>)
 800461e:	681b      	ldr	r3, [r3, #0]
}
 8004620:	4618      	mov	r0, r3
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	20000008 	.word	0x20000008

08004630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004634:	f7ff fff0 	bl	8004618 <HAL_RCC_GetHCLKFreq>
 8004638:	4602      	mov	r2, r0
 800463a:	4b06      	ldr	r3, [pc, #24]	@ (8004654 <HAL_RCC_GetPCLK1Freq+0x24>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	0a1b      	lsrs	r3, r3, #8
 8004640:	f003 0307 	and.w	r3, r3, #7
 8004644:	4904      	ldr	r1, [pc, #16]	@ (8004658 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004646:	5ccb      	ldrb	r3, [r1, r3]
 8004648:	f003 031f 	and.w	r3, r3, #31
 800464c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40021000 	.word	0x40021000
 8004658:	0800b9f8 	.word	0x0800b9f8

0800465c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004660:	f7ff ffda 	bl	8004618 <HAL_RCC_GetHCLKFreq>
 8004664:	4602      	mov	r2, r0
 8004666:	4b06      	ldr	r3, [pc, #24]	@ (8004680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	0adb      	lsrs	r3, r3, #11
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	4904      	ldr	r1, [pc, #16]	@ (8004684 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004672:	5ccb      	ldrb	r3, [r1, r3]
 8004674:	f003 031f 	and.w	r3, r3, #31
 8004678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800467c:	4618      	mov	r0, r3
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40021000 	.word	0x40021000
 8004684:	0800b9f8 	.word	0x0800b9f8

08004688 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800468e:	4b1e      	ldr	r3, [pc, #120]	@ (8004708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f003 0303 	and.w	r3, r3, #3
 8004696:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004698:	4b1b      	ldr	r3, [pc, #108]	@ (8004708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	091b      	lsrs	r3, r3, #4
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	3301      	adds	r3, #1
 80046a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	2b03      	cmp	r3, #3
 80046aa:	d10c      	bne.n	80046c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046ac:	4a17      	ldr	r2, [pc, #92]	@ (800470c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b4:	4a14      	ldr	r2, [pc, #80]	@ (8004708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046b6:	68d2      	ldr	r2, [r2, #12]
 80046b8:	0a12      	lsrs	r2, r2, #8
 80046ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	617b      	str	r3, [r7, #20]
    break;
 80046c4:	e00c      	b.n	80046e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046c6:	4a12      	ldr	r2, [pc, #72]	@ (8004710 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046d0:	68d2      	ldr	r2, [r2, #12]
 80046d2:	0a12      	lsrs	r2, r2, #8
 80046d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	617b      	str	r3, [r7, #20]
    break;
 80046de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046e0:	4b09      	ldr	r3, [pc, #36]	@ (8004708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	0e5b      	lsrs	r3, r3, #25
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	3301      	adds	r3, #1
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80046fa:	687b      	ldr	r3, [r7, #4]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	371c      	adds	r7, #28
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40021000 	.word	0x40021000
 800470c:	007a1200 	.word	0x007a1200
 8004710:	00f42400 	.word	0x00f42400

08004714 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800471c:	2300      	movs	r3, #0
 800471e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004720:	2300      	movs	r3, #0
 8004722:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 8098 	beq.w	8004862 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004732:	2300      	movs	r3, #0
 8004734:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004736:	4b43      	ldr	r3, [pc, #268]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10d      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004742:	4b40      	ldr	r3, [pc, #256]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004746:	4a3f      	ldr	r2, [pc, #252]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800474c:	6593      	str	r3, [r2, #88]	@ 0x58
 800474e:	4b3d      	ldr	r3, [pc, #244]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004756:	60bb      	str	r3, [r7, #8]
 8004758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800475a:	2301      	movs	r3, #1
 800475c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800475e:	4b3a      	ldr	r3, [pc, #232]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a39      	ldr	r2, [pc, #228]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004768:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800476a:	f7fe f803 	bl	8002774 <HAL_GetTick>
 800476e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004770:	e009      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004772:	f7fd ffff 	bl	8002774 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d902      	bls.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	74fb      	strb	r3, [r7, #19]
        break;
 8004784:	e005      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004786:	4b30      	ldr	r3, [pc, #192]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d0ef      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004792:	7cfb      	ldrb	r3, [r7, #19]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d159      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004798:	4b2a      	ldr	r3, [pc, #168]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800479a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d01e      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d019      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047b4:	4b23      	ldr	r3, [pc, #140]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047c0:	4b20      	ldr	r3, [pc, #128]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80047e0:	4a18      	ldr	r2, [pc, #96]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d016      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f2:	f7fd ffbf 	bl	8002774 <HAL_GetTick>
 80047f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047f8:	e00b      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fa:	f7fd ffbb 	bl	8002774 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004808:	4293      	cmp	r3, r2
 800480a:	d902      	bls.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	74fb      	strb	r3, [r7, #19]
            break;
 8004810:	e006      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004812:	4b0c      	ldr	r3, [pc, #48]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0ec      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004820:	7cfb      	ldrb	r3, [r7, #19]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10b      	bne.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004826:	4b07      	ldr	r3, [pc, #28]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004834:	4903      	ldr	r1, [pc, #12]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004836:	4313      	orrs	r3, r2
 8004838:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800483c:	e008      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800483e:	7cfb      	ldrb	r3, [r7, #19]
 8004840:	74bb      	strb	r3, [r7, #18]
 8004842:	e005      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004844:	40021000 	.word	0x40021000
 8004848:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800484c:	7cfb      	ldrb	r3, [r7, #19]
 800484e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004850:	7c7b      	ldrb	r3, [r7, #17]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d105      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004856:	4ba7      	ldr	r3, [pc, #668]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	4aa6      	ldr	r2, [pc, #664]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800485c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004860:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800486e:	4ba1      	ldr	r3, [pc, #644]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004874:	f023 0203 	bic.w	r2, r3, #3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	499d      	ldr	r1, [pc, #628]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800487e:	4313      	orrs	r3, r2
 8004880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004890:	4b98      	ldr	r3, [pc, #608]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004896:	f023 020c 	bic.w	r2, r3, #12
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	4995      	ldr	r1, [pc, #596]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048b2:	4b90      	ldr	r3, [pc, #576]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	498c      	ldr	r1, [pc, #560]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0308 	and.w	r3, r3, #8
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048d4:	4b87      	ldr	r3, [pc, #540]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	4984      	ldr	r1, [pc, #528]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0310 	and.w	r3, r3, #16
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048f6:	4b7f      	ldr	r3, [pc, #508]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	497b      	ldr	r1, [pc, #492]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004906:	4313      	orrs	r3, r2
 8004908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0320 	and.w	r3, r3, #32
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00a      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004918:	4b76      	ldr	r3, [pc, #472]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800491e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	4973      	ldr	r1, [pc, #460]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004928:	4313      	orrs	r3, r2
 800492a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800493a:	4b6e      	ldr	r3, [pc, #440]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004940:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	69db      	ldr	r3, [r3, #28]
 8004948:	496a      	ldr	r1, [pc, #424]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494a:	4313      	orrs	r3, r2
 800494c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00a      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800495c:	4b65      	ldr	r3, [pc, #404]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004962:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	4962      	ldr	r1, [pc, #392]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496c:	4313      	orrs	r3, r2
 800496e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800497e:	4b5d      	ldr	r3, [pc, #372]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004984:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	4959      	ldr	r1, [pc, #356]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800498e:	4313      	orrs	r3, r2
 8004990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00a      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80049a0:	4b54      	ldr	r3, [pc, #336]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049a6:	f023 0203 	bic.w	r2, r3, #3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ae:	4951      	ldr	r1, [pc, #324]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049c2:	4b4c      	ldr	r3, [pc, #304]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d0:	4948      	ldr	r1, [pc, #288]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d015      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049e4:	4b43      	ldr	r3, [pc, #268]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	4940      	ldr	r1, [pc, #256]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a02:	d105      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a04:	4b3b      	ldr	r3, [pc, #236]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4a3a      	ldr	r2, [pc, #232]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a0e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d015      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a1c:	4b35      	ldr	r3, [pc, #212]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a2a:	4932      	ldr	r1, [pc, #200]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a3a:	d105      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	4a2c      	ldr	r2, [pc, #176]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a46:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d015      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a54:	4b27      	ldr	r3, [pc, #156]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a62:	4924      	ldr	r1, [pc, #144]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a72:	d105      	bne.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a74:	4b1f      	ldr	r3, [pc, #124]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4a1e      	ldr	r2, [pc, #120]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a7e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a8c:	4b19      	ldr	r3, [pc, #100]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9a:	4916      	ldr	r1, [pc, #88]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aac:	4b11      	ldr	r3, [pc, #68]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	4a10      	ldr	r2, [pc, #64]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ab6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d019      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	4908      	ldr	r1, [pc, #32]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ae2:	d109      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae4:	4b03      	ldr	r3, [pc, #12]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4a02      	ldr	r2, [pc, #8]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aee:	60d3      	str	r3, [r2, #12]
 8004af0:	e002      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004af2:	bf00      	nop
 8004af4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d015      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b04:	4b29      	ldr	r3, [pc, #164]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b12:	4926      	ldr	r1, [pc, #152]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b22:	d105      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b24:	4b21      	ldr	r3, [pc, #132]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	4a20      	ldr	r2, [pc, #128]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b2e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d015      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b42:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b4a:	4918      	ldr	r1, [pc, #96]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b5a:	d105      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b5c:	4b13      	ldr	r3, [pc, #76]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	4a12      	ldr	r2, [pc, #72]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b66:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d015      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004b74:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b82:	490a      	ldr	r1, [pc, #40]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b92:	d105      	bne.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b94:	4b05      	ldr	r3, [pc, #20]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	4a04      	ldr	r2, [pc, #16]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b9e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004ba0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40021000 	.word	0x40021000

08004bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e049      	b.n	8004c56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fd faee 	bl	80021b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	4619      	mov	r1, r3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	f000 fe5c 	bl	80058ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d001      	beq.n	8004c78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e04c      	b.n	8004d12 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a26      	ldr	r2, [pc, #152]	@ (8004d20 <HAL_TIM_Base_Start+0xc0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d022      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c92:	d01d      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a22      	ldr	r2, [pc, #136]	@ (8004d24 <HAL_TIM_Base_Start+0xc4>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d018      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a21      	ldr	r2, [pc, #132]	@ (8004d28 <HAL_TIM_Base_Start+0xc8>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d013      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a1f      	ldr	r2, [pc, #124]	@ (8004d2c <HAL_TIM_Base_Start+0xcc>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00e      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a1e      	ldr	r2, [pc, #120]	@ (8004d30 <HAL_TIM_Base_Start+0xd0>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d009      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8004d34 <HAL_TIM_Base_Start+0xd4>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d004      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x70>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a1b      	ldr	r2, [pc, #108]	@ (8004d38 <HAL_TIM_Base_Start+0xd8>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d115      	bne.n	8004cfc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	4b19      	ldr	r3, [pc, #100]	@ (8004d3c <HAL_TIM_Base_Start+0xdc>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b06      	cmp	r3, #6
 8004ce0:	d015      	beq.n	8004d0e <HAL_TIM_Base_Start+0xae>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce8:	d011      	beq.n	8004d0e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0201 	orr.w	r2, r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfa:	e008      	b.n	8004d0e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 0201 	orr.w	r2, r2, #1
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	e000      	b.n	8004d10 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800
 8004d2c:	40000c00 	.word	0x40000c00
 8004d30:	40013400 	.word	0x40013400
 8004d34:	40014000 	.word	0x40014000
 8004d38:	40015000 	.word	0x40015000
 8004d3c:	00010007 	.word	0x00010007

08004d40 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	6a1a      	ldr	r2, [r3, #32]
 8004d4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10f      	bne.n	8004d78 <HAL_TIM_Base_Stop+0x38>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6a1a      	ldr	r2, [r3, #32]
 8004d5e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d107      	bne.n	8004d78 <HAL_TIM_Base_Stop+0x38>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
	...

08004d90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d001      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e054      	b.n	8004e52 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a26      	ldr	r2, [pc, #152]	@ (8004e60 <HAL_TIM_Base_Start_IT+0xd0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d022      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd2:	d01d      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a22      	ldr	r2, [pc, #136]	@ (8004e64 <HAL_TIM_Base_Start_IT+0xd4>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d018      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a21      	ldr	r2, [pc, #132]	@ (8004e68 <HAL_TIM_Base_Start_IT+0xd8>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d013      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1f      	ldr	r2, [pc, #124]	@ (8004e6c <HAL_TIM_Base_Start_IT+0xdc>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00e      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e70 <HAL_TIM_Base_Start_IT+0xe0>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d009      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a1c      	ldr	r2, [pc, #112]	@ (8004e74 <HAL_TIM_Base_Start_IT+0xe4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d004      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x80>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e78 <HAL_TIM_Base_Start_IT+0xe8>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d115      	bne.n	8004e3c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	4b19      	ldr	r3, [pc, #100]	@ (8004e7c <HAL_TIM_Base_Start_IT+0xec>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2b06      	cmp	r3, #6
 8004e20:	d015      	beq.n	8004e4e <HAL_TIM_Base_Start_IT+0xbe>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e28:	d011      	beq.n	8004e4e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f042 0201 	orr.w	r2, r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e3a:	e008      	b.n	8004e4e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0201 	orr.w	r2, r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	e000      	b.n	8004e50 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40012c00 	.word	0x40012c00
 8004e64:	40000400 	.word	0x40000400
 8004e68:	40000800 	.word	0x40000800
 8004e6c:	40000c00 	.word	0x40000c00
 8004e70:	40013400 	.word	0x40013400
 8004e74:	40014000 	.word	0x40014000
 8004e78:	40015000 	.word	0x40015000
 8004e7c:	00010007 	.word	0x00010007

08004e80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e049      	b.n	8004f26 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f841 	bl	8004f2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f000 fcf4 	bl	80058ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
	...

08004f44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d109      	bne.n	8004f68 <HAL_TIM_PWM_Start+0x24>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	bf14      	ite	ne
 8004f60:	2301      	movne	r3, #1
 8004f62:	2300      	moveq	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	e03c      	b.n	8004fe2 <HAL_TIM_PWM_Start+0x9e>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d109      	bne.n	8004f82 <HAL_TIM_PWM_Start+0x3e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	bf14      	ite	ne
 8004f7a:	2301      	movne	r3, #1
 8004f7c:	2300      	moveq	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	e02f      	b.n	8004fe2 <HAL_TIM_PWM_Start+0x9e>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d109      	bne.n	8004f9c <HAL_TIM_PWM_Start+0x58>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	bf14      	ite	ne
 8004f94:	2301      	movne	r3, #1
 8004f96:	2300      	moveq	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e022      	b.n	8004fe2 <HAL_TIM_PWM_Start+0x9e>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	2b0c      	cmp	r3, #12
 8004fa0:	d109      	bne.n	8004fb6 <HAL_TIM_PWM_Start+0x72>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	bf14      	ite	ne
 8004fae:	2301      	movne	r3, #1
 8004fb0:	2300      	moveq	r3, #0
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	e015      	b.n	8004fe2 <HAL_TIM_PWM_Start+0x9e>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d109      	bne.n	8004fd0 <HAL_TIM_PWM_Start+0x8c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	bf14      	ite	ne
 8004fc8:	2301      	movne	r3, #1
 8004fca:	2300      	moveq	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	e008      	b.n	8004fe2 <HAL_TIM_PWM_Start+0x9e>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	bf14      	ite	ne
 8004fdc:	2301      	movne	r3, #1
 8004fde:	2300      	moveq	r3, #0
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e0a6      	b.n	8005138 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d104      	bne.n	8004ffa <HAL_TIM_PWM_Start+0xb6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff8:	e023      	b.n	8005042 <HAL_TIM_PWM_Start+0xfe>
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d104      	bne.n	800500a <HAL_TIM_PWM_Start+0xc6>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005008:	e01b      	b.n	8005042 <HAL_TIM_PWM_Start+0xfe>
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b08      	cmp	r3, #8
 800500e:	d104      	bne.n	800501a <HAL_TIM_PWM_Start+0xd6>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005018:	e013      	b.n	8005042 <HAL_TIM_PWM_Start+0xfe>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b0c      	cmp	r3, #12
 800501e:	d104      	bne.n	800502a <HAL_TIM_PWM_Start+0xe6>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005028:	e00b      	b.n	8005042 <HAL_TIM_PWM_Start+0xfe>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b10      	cmp	r3, #16
 800502e:	d104      	bne.n	800503a <HAL_TIM_PWM_Start+0xf6>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005038:	e003      	b.n	8005042 <HAL_TIM_PWM_Start+0xfe>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2202      	movs	r2, #2
 800503e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2201      	movs	r2, #1
 8005048:	6839      	ldr	r1, [r7, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f001 f8a8 	bl	80061a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a3a      	ldr	r2, [pc, #232]	@ (8005140 <HAL_TIM_PWM_Start+0x1fc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d018      	beq.n	800508c <HAL_TIM_PWM_Start+0x148>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a39      	ldr	r2, [pc, #228]	@ (8005144 <HAL_TIM_PWM_Start+0x200>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d013      	beq.n	800508c <HAL_TIM_PWM_Start+0x148>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a37      	ldr	r2, [pc, #220]	@ (8005148 <HAL_TIM_PWM_Start+0x204>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00e      	beq.n	800508c <HAL_TIM_PWM_Start+0x148>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a36      	ldr	r2, [pc, #216]	@ (800514c <HAL_TIM_PWM_Start+0x208>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d009      	beq.n	800508c <HAL_TIM_PWM_Start+0x148>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a34      	ldr	r2, [pc, #208]	@ (8005150 <HAL_TIM_PWM_Start+0x20c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d004      	beq.n	800508c <HAL_TIM_PWM_Start+0x148>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a33      	ldr	r2, [pc, #204]	@ (8005154 <HAL_TIM_PWM_Start+0x210>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d101      	bne.n	8005090 <HAL_TIM_PWM_Start+0x14c>
 800508c:	2301      	movs	r3, #1
 800508e:	e000      	b.n	8005092 <HAL_TIM_PWM_Start+0x14e>
 8005090:	2300      	movs	r3, #0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a25      	ldr	r2, [pc, #148]	@ (8005140 <HAL_TIM_PWM_Start+0x1fc>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d022      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b8:	d01d      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a26      	ldr	r2, [pc, #152]	@ (8005158 <HAL_TIM_PWM_Start+0x214>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d018      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a24      	ldr	r2, [pc, #144]	@ (800515c <HAL_TIM_PWM_Start+0x218>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d013      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a23      	ldr	r2, [pc, #140]	@ (8005160 <HAL_TIM_PWM_Start+0x21c>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d00e      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a19      	ldr	r2, [pc, #100]	@ (8005144 <HAL_TIM_PWM_Start+0x200>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d009      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a18      	ldr	r2, [pc, #96]	@ (8005148 <HAL_TIM_PWM_Start+0x204>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d004      	beq.n	80050f6 <HAL_TIM_PWM_Start+0x1b2>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a18      	ldr	r2, [pc, #96]	@ (8005154 <HAL_TIM_PWM_Start+0x210>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d115      	bne.n	8005122 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	689a      	ldr	r2, [r3, #8]
 80050fc:	4b19      	ldr	r3, [pc, #100]	@ (8005164 <HAL_TIM_PWM_Start+0x220>)
 80050fe:	4013      	ands	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b06      	cmp	r3, #6
 8005106:	d015      	beq.n	8005134 <HAL_TIM_PWM_Start+0x1f0>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800510e:	d011      	beq.n	8005134 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0201 	orr.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005120:	e008      	b.n	8005134 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f042 0201 	orr.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]
 8005132:	e000      	b.n	8005136 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005134:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40012c00 	.word	0x40012c00
 8005144:	40013400 	.word	0x40013400
 8005148:	40014000 	.word	0x40014000
 800514c:	40014400 	.word	0x40014400
 8005150:	40014800 	.word	0x40014800
 8005154:	40015000 	.word	0x40015000
 8005158:	40000400 	.word	0x40000400
 800515c:	40000800 	.word	0x40000800
 8005160:	40000c00 	.word	0x40000c00
 8005164:	00010007 	.word	0x00010007

08005168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d020      	beq.n	80051cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d01b      	beq.n	80051cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0202 	mvn.w	r2, #2
 800519c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 fb5c 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 80051b8:	e005      	b.n	80051c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 fb4e 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 fb5f 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0304 	and.w	r3, r3, #4
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d020      	beq.n	8005218 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d01b      	beq.n	8005218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0204 	mvn.w	r2, #4
 80051e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fb36 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005204:	e005      	b.n	8005212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fb28 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fb39 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b00      	cmp	r3, #0
 8005220:	d020      	beq.n	8005264 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f003 0308 	and.w	r3, r3, #8
 8005228:	2b00      	cmp	r3, #0
 800522a:	d01b      	beq.n	8005264 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0208 	mvn.w	r2, #8
 8005234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2204      	movs	r2, #4
 800523a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f003 0303 	and.w	r3, r3, #3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fb10 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005250:	e005      	b.n	800525e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 fb02 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 fb13 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	f003 0310 	and.w	r3, r3, #16
 800526a:	2b00      	cmp	r3, #0
 800526c:	d020      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f003 0310 	and.w	r3, r3, #16
 8005274:	2b00      	cmp	r3, #0
 8005276:	d01b      	beq.n	80052b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f06f 0210 	mvn.w	r2, #16
 8005280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2208      	movs	r2, #8
 8005286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 faea 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 800529c:	e005      	b.n	80052aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 fadc 	bl	800585c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f000 faed 	bl	8005884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00c      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0201 	mvn.w	r2, #1
 80052cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7fc f94a 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d104      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00c      	beq.n	8005302 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d007      	beq.n	8005302 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80052fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f001 f97e 	bl	80065fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00c      	beq.n	8005326 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005312:	2b00      	cmp	r3, #0
 8005314:	d007      	beq.n	8005326 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800531e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f001 f976 	bl	8006612 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00c      	beq.n	800534a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005336:	2b00      	cmp	r3, #0
 8005338:	d007      	beq.n	800534a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 faa7 	bl	8005898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f003 0320 	and.w	r3, r3, #32
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00c      	beq.n	800536e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d007      	beq.n	800536e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f06f 0220 	mvn.w	r2, #32
 8005366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f001 f93e 	bl	80065ea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00c      	beq.n	8005392 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d007      	beq.n	8005392 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800538a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f001 f94a 	bl	8006626 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00c      	beq.n	80053b6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80053ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f001 f942 	bl	800663a <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00c      	beq.n	80053da <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d007      	beq.n	80053da <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80053d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f001 f93a 	bl	800664e <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00c      	beq.n	80053fe <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d007      	beq.n	80053fe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80053f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f001 f932 	bl	8006662 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005414:	2300      	movs	r3, #0
 8005416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005422:	2302      	movs	r3, #2
 8005424:	e0ff      	b.n	8005626 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b14      	cmp	r3, #20
 8005432:	f200 80f0 	bhi.w	8005616 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005436:	a201      	add	r2, pc, #4	@ (adr r2, 800543c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543c:	08005491 	.word	0x08005491
 8005440:	08005617 	.word	0x08005617
 8005444:	08005617 	.word	0x08005617
 8005448:	08005617 	.word	0x08005617
 800544c:	080054d1 	.word	0x080054d1
 8005450:	08005617 	.word	0x08005617
 8005454:	08005617 	.word	0x08005617
 8005458:	08005617 	.word	0x08005617
 800545c:	08005513 	.word	0x08005513
 8005460:	08005617 	.word	0x08005617
 8005464:	08005617 	.word	0x08005617
 8005468:	08005617 	.word	0x08005617
 800546c:	08005553 	.word	0x08005553
 8005470:	08005617 	.word	0x08005617
 8005474:	08005617 	.word	0x08005617
 8005478:	08005617 	.word	0x08005617
 800547c:	08005595 	.word	0x08005595
 8005480:	08005617 	.word	0x08005617
 8005484:	08005617 	.word	0x08005617
 8005488:	08005617 	.word	0x08005617
 800548c:	080055d5 	.word	0x080055d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fabc 	bl	8005a14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699a      	ldr	r2, [r3, #24]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0208 	orr.w	r2, r2, #8
 80054aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0204 	bic.w	r2, r2, #4
 80054ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6999      	ldr	r1, [r3, #24]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691a      	ldr	r2, [r3, #16]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	619a      	str	r2, [r3, #24]
      break;
 80054ce:	e0a5      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 fb36 	bl	8005b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	699a      	ldr	r2, [r3, #24]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699a      	ldr	r2, [r3, #24]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6999      	ldr	r1, [r3, #24]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	021a      	lsls	r2, r3, #8
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	619a      	str	r2, [r3, #24]
      break;
 8005510:	e084      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fba9 	bl	8005c70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69da      	ldr	r2, [r3, #28]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f042 0208 	orr.w	r2, r2, #8
 800552c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	69da      	ldr	r2, [r3, #28]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0204 	bic.w	r2, r2, #4
 800553c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69d9      	ldr	r1, [r3, #28]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	430a      	orrs	r2, r1
 800554e:	61da      	str	r2, [r3, #28]
      break;
 8005550:	e064      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	4618      	mov	r0, r3
 800555a:	f000 fc1b 	bl	8005d94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69da      	ldr	r2, [r3, #28]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800556c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69da      	ldr	r2, [r3, #28]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800557c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69d9      	ldr	r1, [r3, #28]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	021a      	lsls	r2, r3, #8
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	61da      	str	r2, [r3, #28]
      break;
 8005592:	e043      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fc8e 	bl	8005ebc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0208 	orr.w	r2, r2, #8
 80055ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0204 	bic.w	r2, r2, #4
 80055be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	691a      	ldr	r2, [r3, #16]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80055d2:	e023      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 fcd8 	bl	8005f90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055ee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055fe:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	021a      	lsls	r2, r3, #8
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	430a      	orrs	r2, r1
 8005612:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005614:	e002      	b.n	800561c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	75fb      	strb	r3, [r7, #23]
      break;
 800561a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005624:	7dfb      	ldrb	r3, [r7, #23]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop

08005630 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_TIM_ConfigClockSource+0x1c>
 8005648:	2302      	movs	r3, #2
 800564a:	e0f6      	b.n	800583a <HAL_TIM_ConfigClockSource+0x20a>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800566a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800566e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005676:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a6f      	ldr	r2, [pc, #444]	@ (8005844 <HAL_TIM_ConfigClockSource+0x214>)
 8005686:	4293      	cmp	r3, r2
 8005688:	f000 80c1 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 800568c:	4a6d      	ldr	r2, [pc, #436]	@ (8005844 <HAL_TIM_ConfigClockSource+0x214>)
 800568e:	4293      	cmp	r3, r2
 8005690:	f200 80c6 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005694:	4a6c      	ldr	r2, [pc, #432]	@ (8005848 <HAL_TIM_ConfigClockSource+0x218>)
 8005696:	4293      	cmp	r3, r2
 8005698:	f000 80b9 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 800569c:	4a6a      	ldr	r2, [pc, #424]	@ (8005848 <HAL_TIM_ConfigClockSource+0x218>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	f200 80be 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056a4:	4a69      	ldr	r2, [pc, #420]	@ (800584c <HAL_TIM_ConfigClockSource+0x21c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	f000 80b1 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056ac:	4a67      	ldr	r2, [pc, #412]	@ (800584c <HAL_TIM_ConfigClockSource+0x21c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	f200 80b6 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056b4:	4a66      	ldr	r2, [pc, #408]	@ (8005850 <HAL_TIM_ConfigClockSource+0x220>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	f000 80a9 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056bc:	4a64      	ldr	r2, [pc, #400]	@ (8005850 <HAL_TIM_ConfigClockSource+0x220>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	f200 80ae 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056c4:	4a63      	ldr	r2, [pc, #396]	@ (8005854 <HAL_TIM_ConfigClockSource+0x224>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	f000 80a1 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056cc:	4a61      	ldr	r2, [pc, #388]	@ (8005854 <HAL_TIM_ConfigClockSource+0x224>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	f200 80a6 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056d4:	4a60      	ldr	r2, [pc, #384]	@ (8005858 <HAL_TIM_ConfigClockSource+0x228>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	f000 8099 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056dc:	4a5e      	ldr	r2, [pc, #376]	@ (8005858 <HAL_TIM_ConfigClockSource+0x228>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	f200 809e 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80056e8:	f000 8091 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056ec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80056f0:	f200 8096 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 80056f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056f8:	f000 8089 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x1de>
 80056fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005700:	f200 808e 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005704:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005708:	d03e      	beq.n	8005788 <HAL_TIM_ConfigClockSource+0x158>
 800570a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800570e:	f200 8087 	bhi.w	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005716:	f000 8086 	beq.w	8005826 <HAL_TIM_ConfigClockSource+0x1f6>
 800571a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800571e:	d87f      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005720:	2b70      	cmp	r3, #112	@ 0x70
 8005722:	d01a      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x12a>
 8005724:	2b70      	cmp	r3, #112	@ 0x70
 8005726:	d87b      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005728:	2b60      	cmp	r3, #96	@ 0x60
 800572a:	d050      	beq.n	80057ce <HAL_TIM_ConfigClockSource+0x19e>
 800572c:	2b60      	cmp	r3, #96	@ 0x60
 800572e:	d877      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005730:	2b50      	cmp	r3, #80	@ 0x50
 8005732:	d03c      	beq.n	80057ae <HAL_TIM_ConfigClockSource+0x17e>
 8005734:	2b50      	cmp	r3, #80	@ 0x50
 8005736:	d873      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005738:	2b40      	cmp	r3, #64	@ 0x40
 800573a:	d058      	beq.n	80057ee <HAL_TIM_ConfigClockSource+0x1be>
 800573c:	2b40      	cmp	r3, #64	@ 0x40
 800573e:	d86f      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005740:	2b30      	cmp	r3, #48	@ 0x30
 8005742:	d064      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x1de>
 8005744:	2b30      	cmp	r3, #48	@ 0x30
 8005746:	d86b      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005748:	2b20      	cmp	r3, #32
 800574a:	d060      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x1de>
 800574c:	2b20      	cmp	r3, #32
 800574e:	d867      	bhi.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
 8005750:	2b00      	cmp	r3, #0
 8005752:	d05c      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x1de>
 8005754:	2b10      	cmp	r3, #16
 8005756:	d05a      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x1de>
 8005758:	e062      	b.n	8005820 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800576a:	f000 fcf9 	bl	8006160 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800577c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	609a      	str	r2, [r3, #8]
      break;
 8005786:	e04f      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005798:	f000 fce2 	bl	8006160 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689a      	ldr	r2, [r3, #8]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057aa:	609a      	str	r2, [r3, #8]
      break;
 80057ac:	e03c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ba:	461a      	mov	r2, r3
 80057bc:	f000 fc54 	bl	8006068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2150      	movs	r1, #80	@ 0x50
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fcad 	bl	8006126 <TIM_ITRx_SetConfig>
      break;
 80057cc:	e02c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057da:	461a      	mov	r2, r3
 80057dc:	f000 fc73 	bl	80060c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2160      	movs	r1, #96	@ 0x60
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fc9d 	bl	8006126 <TIM_ITRx_SetConfig>
      break;
 80057ec:	e01c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057fa:	461a      	mov	r2, r3
 80057fc:	f000 fc34 	bl	8006068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2140      	movs	r1, #64	@ 0x40
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fc8d 	bl	8006126 <TIM_ITRx_SetConfig>
      break;
 800580c:	e00c      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4619      	mov	r1, r3
 8005818:	4610      	mov	r0, r2
 800581a:	f000 fc84 	bl	8006126 <TIM_ITRx_SetConfig>
      break;
 800581e:	e003      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
      break;
 8005824:	e000      	b.n	8005828 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005838:	7bfb      	ldrb	r3, [r7, #15]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	00100070 	.word	0x00100070
 8005848:	00100060 	.word	0x00100060
 800584c:	00100050 	.word	0x00100050
 8005850:	00100040 	.word	0x00100040
 8005854:	00100030 	.word	0x00100030
 8005858:	00100020 	.word	0x00100020

0800585c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a4c      	ldr	r2, [pc, #304]	@ (80059f0 <TIM_Base_SetConfig+0x144>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d017      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ca:	d013      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a49      	ldr	r2, [pc, #292]	@ (80059f4 <TIM_Base_SetConfig+0x148>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d00f      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a48      	ldr	r2, [pc, #288]	@ (80059f8 <TIM_Base_SetConfig+0x14c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00b      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a47      	ldr	r2, [pc, #284]	@ (80059fc <TIM_Base_SetConfig+0x150>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d007      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a46      	ldr	r2, [pc, #280]	@ (8005a00 <TIM_Base_SetConfig+0x154>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_Base_SetConfig+0x48>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a45      	ldr	r2, [pc, #276]	@ (8005a04 <TIM_Base_SetConfig+0x158>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d108      	bne.n	8005906 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a39      	ldr	r2, [pc, #228]	@ (80059f0 <TIM_Base_SetConfig+0x144>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d023      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005914:	d01f      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a36      	ldr	r2, [pc, #216]	@ (80059f4 <TIM_Base_SetConfig+0x148>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01b      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a35      	ldr	r2, [pc, #212]	@ (80059f8 <TIM_Base_SetConfig+0x14c>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d017      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a34      	ldr	r2, [pc, #208]	@ (80059fc <TIM_Base_SetConfig+0x150>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a33      	ldr	r2, [pc, #204]	@ (8005a00 <TIM_Base_SetConfig+0x154>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00f      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a33      	ldr	r2, [pc, #204]	@ (8005a08 <TIM_Base_SetConfig+0x15c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a32      	ldr	r2, [pc, #200]	@ (8005a0c <TIM_Base_SetConfig+0x160>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a31      	ldr	r2, [pc, #196]	@ (8005a10 <TIM_Base_SetConfig+0x164>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0xaa>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a2c      	ldr	r2, [pc, #176]	@ (8005a04 <TIM_Base_SetConfig+0x158>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800595c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a18      	ldr	r2, [pc, #96]	@ (80059f0 <TIM_Base_SetConfig+0x144>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d013      	beq.n	80059bc <TIM_Base_SetConfig+0x110>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a1a      	ldr	r2, [pc, #104]	@ (8005a00 <TIM_Base_SetConfig+0x154>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00f      	beq.n	80059bc <TIM_Base_SetConfig+0x110>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a1a      	ldr	r2, [pc, #104]	@ (8005a08 <TIM_Base_SetConfig+0x15c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00b      	beq.n	80059bc <TIM_Base_SetConfig+0x110>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a19      	ldr	r2, [pc, #100]	@ (8005a0c <TIM_Base_SetConfig+0x160>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d007      	beq.n	80059bc <TIM_Base_SetConfig+0x110>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a18      	ldr	r2, [pc, #96]	@ (8005a10 <TIM_Base_SetConfig+0x164>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_Base_SetConfig+0x110>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a13      	ldr	r2, [pc, #76]	@ (8005a04 <TIM_Base_SetConfig+0x158>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d103      	bne.n	80059c4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	691a      	ldr	r2, [r3, #16]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	f023 0201 	bic.w	r2, r3, #1
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	611a      	str	r2, [r3, #16]
  }
}
 80059e2:	bf00      	nop
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	40012c00 	.word	0x40012c00
 80059f4:	40000400 	.word	0x40000400
 80059f8:	40000800 	.word	0x40000800
 80059fc:	40000c00 	.word	0x40000c00
 8005a00:	40013400 	.word	0x40013400
 8005a04:	40015000 	.word	0x40015000
 8005a08:	40014000 	.word	0x40014000
 8005a0c:	40014400 	.word	0x40014400
 8005a10:	40014800 	.word	0x40014800

08005a14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	f023 0201 	bic.w	r2, r3, #1
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0303 	bic.w	r3, r3, #3
 8005a4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f023 0302 	bic.w	r3, r3, #2
 8005a60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a30      	ldr	r2, [pc, #192]	@ (8005b30 <TIM_OC1_SetConfig+0x11c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d013      	beq.n	8005a9c <TIM_OC1_SetConfig+0x88>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <TIM_OC1_SetConfig+0x120>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d00f      	beq.n	8005a9c <TIM_OC1_SetConfig+0x88>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a2e      	ldr	r2, [pc, #184]	@ (8005b38 <TIM_OC1_SetConfig+0x124>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00b      	beq.n	8005a9c <TIM_OC1_SetConfig+0x88>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a2d      	ldr	r2, [pc, #180]	@ (8005b3c <TIM_OC1_SetConfig+0x128>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d007      	beq.n	8005a9c <TIM_OC1_SetConfig+0x88>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8005b40 <TIM_OC1_SetConfig+0x12c>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d003      	beq.n	8005a9c <TIM_OC1_SetConfig+0x88>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a2b      	ldr	r2, [pc, #172]	@ (8005b44 <TIM_OC1_SetConfig+0x130>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d10c      	bne.n	8005ab6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f023 0308 	bic.w	r3, r3, #8
 8005aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f023 0304 	bic.w	r3, r3, #4
 8005ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b30 <TIM_OC1_SetConfig+0x11c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d013      	beq.n	8005ae6 <TIM_OC1_SetConfig+0xd2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8005b34 <TIM_OC1_SetConfig+0x120>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d00f      	beq.n	8005ae6 <TIM_OC1_SetConfig+0xd2>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b38 <TIM_OC1_SetConfig+0x124>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00b      	beq.n	8005ae6 <TIM_OC1_SetConfig+0xd2>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8005b3c <TIM_OC1_SetConfig+0x128>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d007      	beq.n	8005ae6 <TIM_OC1_SetConfig+0xd2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a19      	ldr	r2, [pc, #100]	@ (8005b40 <TIM_OC1_SetConfig+0x12c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d003      	beq.n	8005ae6 <TIM_OC1_SetConfig+0xd2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a18      	ldr	r2, [pc, #96]	@ (8005b44 <TIM_OC1_SetConfig+0x130>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d111      	bne.n	8005b0a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	621a      	str	r2, [r3, #32]
}
 8005b24:	bf00      	nop
 8005b26:	371c      	adds	r7, #28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr
 8005b30:	40012c00 	.word	0x40012c00
 8005b34:	40013400 	.word	0x40013400
 8005b38:	40014000 	.word	0x40014000
 8005b3c:	40014400 	.word	0x40014400
 8005b40:	40014800 	.word	0x40014800
 8005b44:	40015000 	.word	0x40015000

08005b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	f023 0210 	bic.w	r2, r3, #16
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	021b      	lsls	r3, r3, #8
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f023 0320 	bic.w	r3, r3, #32
 8005b96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8005c58 <TIM_OC2_SetConfig+0x110>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d007      	beq.n	8005bbc <TIM_OC2_SetConfig+0x74>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a2b      	ldr	r2, [pc, #172]	@ (8005c5c <TIM_OC2_SetConfig+0x114>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d003      	beq.n	8005bbc <TIM_OC2_SetConfig+0x74>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8005c60 <TIM_OC2_SetConfig+0x118>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d10d      	bne.n	8005bd8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	011b      	lsls	r3, r3, #4
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bd6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a1f      	ldr	r2, [pc, #124]	@ (8005c58 <TIM_OC2_SetConfig+0x110>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d013      	beq.n	8005c08 <TIM_OC2_SetConfig+0xc0>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c5c <TIM_OC2_SetConfig+0x114>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00f      	beq.n	8005c08 <TIM_OC2_SetConfig+0xc0>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a1e      	ldr	r2, [pc, #120]	@ (8005c64 <TIM_OC2_SetConfig+0x11c>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d00b      	beq.n	8005c08 <TIM_OC2_SetConfig+0xc0>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8005c68 <TIM_OC2_SetConfig+0x120>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d007      	beq.n	8005c08 <TIM_OC2_SetConfig+0xc0>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a1c      	ldr	r2, [pc, #112]	@ (8005c6c <TIM_OC2_SetConfig+0x124>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d003      	beq.n	8005c08 <TIM_OC2_SetConfig+0xc0>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a17      	ldr	r2, [pc, #92]	@ (8005c60 <TIM_OC2_SetConfig+0x118>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d113      	bne.n	8005c30 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40012c00 	.word	0x40012c00
 8005c5c:	40013400 	.word	0x40013400
 8005c60:	40015000 	.word	0x40015000
 8005c64:	40014000 	.word	0x40014000
 8005c68:	40014400 	.word	0x40014400
 8005c6c:	40014800 	.word	0x40014800

08005c70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	69db      	ldr	r3, [r3, #28]
 8005c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	021b      	lsls	r3, r3, #8
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8005d7c <TIM_OC3_SetConfig+0x10c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d007      	beq.n	8005ce2 <TIM_OC3_SetConfig+0x72>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a2a      	ldr	r2, [pc, #168]	@ (8005d80 <TIM_OC3_SetConfig+0x110>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d003      	beq.n	8005ce2 <TIM_OC3_SetConfig+0x72>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a29      	ldr	r2, [pc, #164]	@ (8005d84 <TIM_OC3_SetConfig+0x114>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d10d      	bne.n	8005cfe <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a1e      	ldr	r2, [pc, #120]	@ (8005d7c <TIM_OC3_SetConfig+0x10c>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <TIM_OC3_SetConfig+0xbe>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a1d      	ldr	r2, [pc, #116]	@ (8005d80 <TIM_OC3_SetConfig+0x110>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d00f      	beq.n	8005d2e <TIM_OC3_SetConfig+0xbe>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a1d      	ldr	r2, [pc, #116]	@ (8005d88 <TIM_OC3_SetConfig+0x118>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d00b      	beq.n	8005d2e <TIM_OC3_SetConfig+0xbe>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <TIM_OC3_SetConfig+0x11c>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d007      	beq.n	8005d2e <TIM_OC3_SetConfig+0xbe>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a1b      	ldr	r2, [pc, #108]	@ (8005d90 <TIM_OC3_SetConfig+0x120>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d003      	beq.n	8005d2e <TIM_OC3_SetConfig+0xbe>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a16      	ldr	r2, [pc, #88]	@ (8005d84 <TIM_OC3_SetConfig+0x114>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d113      	bne.n	8005d56 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	011b      	lsls	r3, r3, #4
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	621a      	str	r2, [r3, #32]
}
 8005d70:	bf00      	nop
 8005d72:	371c      	adds	r7, #28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr
 8005d7c:	40012c00 	.word	0x40012c00
 8005d80:	40013400 	.word	0x40013400
 8005d84:	40015000 	.word	0x40015000
 8005d88:	40014000 	.word	0x40014000
 8005d8c:	40014400 	.word	0x40014400
 8005d90:	40014800 	.word	0x40014800

08005d94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	021b      	lsls	r3, r3, #8
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005de2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	031b      	lsls	r3, r3, #12
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a2c      	ldr	r2, [pc, #176]	@ (8005ea4 <TIM_OC4_SetConfig+0x110>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d007      	beq.n	8005e08 <TIM_OC4_SetConfig+0x74>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a2b      	ldr	r2, [pc, #172]	@ (8005ea8 <TIM_OC4_SetConfig+0x114>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_OC4_SetConfig+0x74>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a2a      	ldr	r2, [pc, #168]	@ (8005eac <TIM_OC4_SetConfig+0x118>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d10d      	bne.n	8005e24 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	031b      	lsls	r3, r3, #12
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a1f      	ldr	r2, [pc, #124]	@ (8005ea4 <TIM_OC4_SetConfig+0x110>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d013      	beq.n	8005e54 <TIM_OC4_SetConfig+0xc0>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea8 <TIM_OC4_SetConfig+0x114>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d00f      	beq.n	8005e54 <TIM_OC4_SetConfig+0xc0>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb0 <TIM_OC4_SetConfig+0x11c>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d00b      	beq.n	8005e54 <TIM_OC4_SetConfig+0xc0>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb4 <TIM_OC4_SetConfig+0x120>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d007      	beq.n	8005e54 <TIM_OC4_SetConfig+0xc0>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb8 <TIM_OC4_SetConfig+0x124>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d003      	beq.n	8005e54 <TIM_OC4_SetConfig+0xc0>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a17      	ldr	r2, [pc, #92]	@ (8005eac <TIM_OC4_SetConfig+0x118>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d113      	bne.n	8005e7c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e5a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e62:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	019b      	lsls	r3, r3, #6
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	019b      	lsls	r3, r3, #6
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40012c00 	.word	0x40012c00
 8005ea8:	40013400 	.word	0x40013400
 8005eac:	40015000 	.word	0x40015000
 8005eb0:	40014000 	.word	0x40014000
 8005eb4:	40014400 	.word	0x40014400
 8005eb8:	40014800 	.word	0x40014800

08005ebc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	041b      	lsls	r3, r3, #16
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a19      	ldr	r2, [pc, #100]	@ (8005f78 <TIM_OC5_SetConfig+0xbc>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d013      	beq.n	8005f3e <TIM_OC5_SetConfig+0x82>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a18      	ldr	r2, [pc, #96]	@ (8005f7c <TIM_OC5_SetConfig+0xc0>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d00f      	beq.n	8005f3e <TIM_OC5_SetConfig+0x82>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a17      	ldr	r2, [pc, #92]	@ (8005f80 <TIM_OC5_SetConfig+0xc4>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00b      	beq.n	8005f3e <TIM_OC5_SetConfig+0x82>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a16      	ldr	r2, [pc, #88]	@ (8005f84 <TIM_OC5_SetConfig+0xc8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d007      	beq.n	8005f3e <TIM_OC5_SetConfig+0x82>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a15      	ldr	r2, [pc, #84]	@ (8005f88 <TIM_OC5_SetConfig+0xcc>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d003      	beq.n	8005f3e <TIM_OC5_SetConfig+0x82>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a14      	ldr	r2, [pc, #80]	@ (8005f8c <TIM_OC5_SetConfig+0xd0>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d109      	bne.n	8005f52 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	021b      	lsls	r3, r3, #8
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	621a      	str	r2, [r3, #32]
}
 8005f6c:	bf00      	nop
 8005f6e:	371c      	adds	r7, #28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40013400 	.word	0x40013400
 8005f80:	40014000 	.word	0x40014000
 8005f84:	40014400 	.word	0x40014400
 8005f88:	40014800 	.word	0x40014800
 8005f8c:	40015000 	.word	0x40015000

08005f90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	021b      	lsls	r3, r3, #8
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005fd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	051b      	lsls	r3, r3, #20
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8006050 <TIM_OC6_SetConfig+0xc0>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d013      	beq.n	8006014 <TIM_OC6_SetConfig+0x84>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a19      	ldr	r2, [pc, #100]	@ (8006054 <TIM_OC6_SetConfig+0xc4>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d00f      	beq.n	8006014 <TIM_OC6_SetConfig+0x84>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a18      	ldr	r2, [pc, #96]	@ (8006058 <TIM_OC6_SetConfig+0xc8>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00b      	beq.n	8006014 <TIM_OC6_SetConfig+0x84>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a17      	ldr	r2, [pc, #92]	@ (800605c <TIM_OC6_SetConfig+0xcc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d007      	beq.n	8006014 <TIM_OC6_SetConfig+0x84>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a16      	ldr	r2, [pc, #88]	@ (8006060 <TIM_OC6_SetConfig+0xd0>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d003      	beq.n	8006014 <TIM_OC6_SetConfig+0x84>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a15      	ldr	r2, [pc, #84]	@ (8006064 <TIM_OC6_SetConfig+0xd4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d109      	bne.n	8006028 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800601a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	029b      	lsls	r3, r3, #10
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	4313      	orrs	r3, r2
 8006026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	621a      	str	r2, [r3, #32]
}
 8006042:	bf00      	nop
 8006044:	371c      	adds	r7, #28
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	40012c00 	.word	0x40012c00
 8006054:	40013400 	.word	0x40013400
 8006058:	40014000 	.word	0x40014000
 800605c:	40014400 	.word	0x40014400
 8006060:	40014800 	.word	0x40014800
 8006064:	40015000 	.word	0x40015000

08006068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006068:	b480      	push	{r7}
 800606a:	b087      	sub	sp, #28
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	f023 0201 	bic.w	r2, r3, #1
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	011b      	lsls	r3, r3, #4
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	4313      	orrs	r3, r2
 800609c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f023 030a 	bic.w	r3, r3, #10
 80060a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	621a      	str	r2, [r3, #32]
}
 80060ba:	bf00      	nop
 80060bc:	371c      	adds	r7, #28
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b087      	sub	sp, #28
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	60f8      	str	r0, [r7, #12]
 80060ce:	60b9      	str	r1, [r7, #8]
 80060d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	f023 0210 	bic.w	r2, r3, #16
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	031b      	lsls	r3, r3, #12
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006102:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	4313      	orrs	r3, r2
 800610c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	621a      	str	r2, [r3, #32]
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006126:	b480      	push	{r7}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800613c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006140:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	4313      	orrs	r3, r2
 8006148:	f043 0307 	orr.w	r3, r3, #7
 800614c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	609a      	str	r2, [r3, #8]
}
 8006154:	bf00      	nop
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800617a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	021a      	lsls	r2, r3, #8
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	431a      	orrs	r2, r3
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	4313      	orrs	r3, r2
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	609a      	str	r2, [r3, #8]
}
 8006194:	bf00      	nop
 8006196:	371c      	adds	r7, #28
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	f003 031f 	and.w	r3, r3, #31
 80061b2:	2201      	movs	r2, #1
 80061b4:	fa02 f303 	lsl.w	r3, r2, r3
 80061b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6a1a      	ldr	r2, [r3, #32]
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	43db      	mvns	r3, r3
 80061c2:	401a      	ands	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6a1a      	ldr	r2, [r3, #32]
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	f003 031f 	and.w	r3, r3, #31
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	fa01 f303 	lsl.w	r3, r1, r3
 80061d8:	431a      	orrs	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
	...

080061ec <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d109      	bne.n	8006210 <HAL_TIMEx_PWMN_Start+0x24>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b01      	cmp	r3, #1
 8006206:	bf14      	ite	ne
 8006208:	2301      	movne	r3, #1
 800620a:	2300      	moveq	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	e022      	b.n	8006256 <HAL_TIMEx_PWMN_Start+0x6a>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b04      	cmp	r3, #4
 8006214:	d109      	bne.n	800622a <HAL_TIMEx_PWMN_Start+0x3e>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b01      	cmp	r3, #1
 8006220:	bf14      	ite	ne
 8006222:	2301      	movne	r3, #1
 8006224:	2300      	moveq	r3, #0
 8006226:	b2db      	uxtb	r3, r3
 8006228:	e015      	b.n	8006256 <HAL_TIMEx_PWMN_Start+0x6a>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b08      	cmp	r3, #8
 800622e:	d109      	bne.n	8006244 <HAL_TIMEx_PWMN_Start+0x58>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006236:	b2db      	uxtb	r3, r3
 8006238:	2b01      	cmp	r3, #1
 800623a:	bf14      	ite	ne
 800623c:	2301      	movne	r3, #1
 800623e:	2300      	moveq	r3, #0
 8006240:	b2db      	uxtb	r3, r3
 8006242:	e008      	b.n	8006256 <HAL_TIMEx_PWMN_Start+0x6a>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b01      	cmp	r3, #1
 800624e:	bf14      	ite	ne
 8006250:	2301      	movne	r3, #1
 8006252:	2300      	moveq	r3, #0
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e073      	b.n	8006346 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d104      	bne.n	800626e <HAL_TIMEx_PWMN_Start+0x82>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800626c:	e013      	b.n	8006296 <HAL_TIMEx_PWMN_Start+0xaa>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b04      	cmp	r3, #4
 8006272:	d104      	bne.n	800627e <HAL_TIMEx_PWMN_Start+0x92>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800627c:	e00b      	b.n	8006296 <HAL_TIMEx_PWMN_Start+0xaa>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b08      	cmp	r3, #8
 8006282:	d104      	bne.n	800628e <HAL_TIMEx_PWMN_Start+0xa2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2202      	movs	r2, #2
 8006288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800628c:	e003      	b.n	8006296 <HAL_TIMEx_PWMN_Start+0xaa>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2202      	movs	r2, #2
 8006292:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2204      	movs	r2, #4
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 f9e9 	bl	8006676 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a25      	ldr	r2, [pc, #148]	@ (8006350 <HAL_TIMEx_PWMN_Start+0x164>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d022      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c6:	d01d      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a21      	ldr	r2, [pc, #132]	@ (8006354 <HAL_TIMEx_PWMN_Start+0x168>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d018      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a20      	ldr	r2, [pc, #128]	@ (8006358 <HAL_TIMEx_PWMN_Start+0x16c>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d013      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a1e      	ldr	r2, [pc, #120]	@ (800635c <HAL_TIMEx_PWMN_Start+0x170>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d00e      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006360 <HAL_TIMEx_PWMN_Start+0x174>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d009      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006364 <HAL_TIMEx_PWMN_Start+0x178>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d004      	beq.n	8006304 <HAL_TIMEx_PWMN_Start+0x118>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a1a      	ldr	r2, [pc, #104]	@ (8006368 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d115      	bne.n	8006330 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	4b18      	ldr	r3, [pc, #96]	@ (800636c <HAL_TIMEx_PWMN_Start+0x180>)
 800630c:	4013      	ands	r3, r2
 800630e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b06      	cmp	r3, #6
 8006314:	d015      	beq.n	8006342 <HAL_TIMEx_PWMN_Start+0x156>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800631c:	d011      	beq.n	8006342 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f042 0201 	orr.w	r2, r2, #1
 800632c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632e:	e008      	b.n	8006342 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	e000      	b.n	8006344 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006342:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	40012c00 	.word	0x40012c00
 8006354:	40000400 	.word	0x40000400
 8006358:	40000800 	.word	0x40000800
 800635c:	40000c00 	.word	0x40000c00
 8006360:	40013400 	.word	0x40013400
 8006364:	40014000 	.word	0x40014000
 8006368:	40015000 	.word	0x40015000
 800636c:	00010007 	.word	0x00010007

08006370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006384:	2302      	movs	r3, #2
 8006386:	e074      	b.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a34      	ldr	r2, [pc, #208]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d009      	beq.n	80063c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a33      	ldr	r2, [pc, #204]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d004      	beq.n	80063c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a31      	ldr	r2, [pc, #196]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d108      	bne.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80063de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a21      	ldr	r2, [pc, #132]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d022      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006408:	d01d      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1f      	ldr	r2, [pc, #124]	@ (800648c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1d      	ldr	r2, [pc, #116]	@ (8006490 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a1c      	ldr	r2, [pc, #112]	@ (8006494 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a18      	ldr	r2, [pc, #96]	@ (8006498 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a11      	ldr	r2, [pc, #68]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d10c      	bne.n	8006460 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800644c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	4313      	orrs	r3, r2
 8006456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40012c00 	.word	0x40012c00
 8006484:	40013400 	.word	0x40013400
 8006488:	40015000 	.word	0x40015000
 800648c:	40000400 	.word	0x40000400
 8006490:	40000800 	.word	0x40000800
 8006494:	40000c00 	.word	0x40000c00
 8006498:	40014000 	.word	0x40014000

0800649c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e078      	b.n	80065aa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	4313      	orrs	r3, r2
 8006504:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	041b      	lsls	r3, r3, #16
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	69db      	ldr	r3, [r3, #28]
 800653c:	4313      	orrs	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1c      	ldr	r2, [pc, #112]	@ (80065b8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d009      	beq.n	800655e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1b      	ldr	r2, [pc, #108]	@ (80065bc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d004      	beq.n	800655e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a19      	ldr	r2, [pc, #100]	@ (80065c0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d11c      	bne.n	8006598 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006568:	051b      	lsls	r3, r3, #20
 800656a:	4313      	orrs	r3, r2
 800656c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	4313      	orrs	r3, r2
 800657a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006594:	4313      	orrs	r3, r2
 8006596:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40015000 	.word	0x40015000

080065c4 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80065da:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065f2:	bf00      	nop
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065fe:	b480      	push	{r7}
 8006600:	b083      	sub	sp, #12
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800664e:	b480      	push	{r7}
 8006650:	b083      	sub	sp, #12
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006656:	bf00      	nop
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006662:	b480      	push	{r7}
 8006664:	b083      	sub	sp, #12
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006676:	b480      	push	{r7}
 8006678:	b087      	sub	sp, #28
 800667a:	af00      	add	r7, sp, #0
 800667c:	60f8      	str	r0, [r7, #12]
 800667e:	60b9      	str	r1, [r7, #8]
 8006680:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f003 030f 	and.w	r3, r3, #15
 8006688:	2204      	movs	r2, #4
 800668a:	fa02 f303 	lsl.w	r3, r2, r3
 800668e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6a1a      	ldr	r2, [r3, #32]
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	43db      	mvns	r3, r3
 8006698:	401a      	ands	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6a1a      	ldr	r2, [r3, #32]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	f003 030f 	and.w	r3, r3, #15
 80066a8:	6879      	ldr	r1, [r7, #4]
 80066aa:	fa01 f303 	lsl.w	r3, r1, r3
 80066ae:	431a      	orrs	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	621a      	str	r2, [r3, #32]
}
 80066b4:	bf00      	nop
 80066b6:	371c      	adds	r7, #28
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e042      	b.n	8006758 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d106      	bne.n	80066ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f7fb feb1 	bl	800244c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2224      	movs	r2, #36	@ 0x24
 80066ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0201 	bic.w	r2, r2, #1
 8006700:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 ff60 	bl	80075d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fc61 	bl	8006fd8 <UART_SetConfig>
 8006716:	4603      	mov	r3, r0
 8006718:	2b01      	cmp	r3, #1
 800671a:	d101      	bne.n	8006720 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e01b      	b.n	8006758 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800672e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800673e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 ffdf 	bl	8007714 <UART_CheckIdleState>
 8006756:	4603      	mov	r3, r0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b08a      	sub	sp, #40	@ 0x28
 8006764:	af02      	add	r7, sp, #8
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	603b      	str	r3, [r7, #0]
 800676c:	4613      	mov	r3, r2
 800676e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006776:	2b20      	cmp	r3, #32
 8006778:	d17b      	bne.n	8006872 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d002      	beq.n	8006786 <HAL_UART_Transmit+0x26>
 8006780:	88fb      	ldrh	r3, [r7, #6]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e074      	b.n	8006874 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2221      	movs	r2, #33	@ 0x21
 8006796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800679a:	f7fb ffeb 	bl	8002774 <HAL_GetTick>
 800679e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	88fa      	ldrh	r2, [r7, #6]
 80067a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	88fa      	ldrh	r2, [r7, #6]
 80067ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067b8:	d108      	bne.n	80067cc <HAL_UART_Transmit+0x6c>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d104      	bne.n	80067cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80067c2:	2300      	movs	r3, #0
 80067c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	61bb      	str	r3, [r7, #24]
 80067ca:	e003      	b.n	80067d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067d0:	2300      	movs	r3, #0
 80067d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80067d4:	e030      	b.n	8006838 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	2200      	movs	r2, #0
 80067de:	2180      	movs	r1, #128	@ 0x80
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f001 f841 	bl	8007868 <UART_WaitOnFlagUntilTimeout>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d005      	beq.n	80067f8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e03d      	b.n	8006874 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	881b      	ldrh	r3, [r3, #0]
 8006802:	461a      	mov	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800680c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	3302      	adds	r3, #2
 8006812:	61bb      	str	r3, [r7, #24]
 8006814:	e007      	b.n	8006826 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	781a      	ldrb	r2, [r3, #0]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	3301      	adds	r3, #1
 8006824:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800682c:	b29b      	uxth	r3, r3
 800682e:	3b01      	subs	r3, #1
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800683e:	b29b      	uxth	r3, r3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1c8      	bne.n	80067d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	2200      	movs	r2, #0
 800684c:	2140      	movs	r1, #64	@ 0x40
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f001 f80a 	bl	8007868 <UART_WaitOnFlagUntilTimeout>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2220      	movs	r2, #32
 800685e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e006      	b.n	8006874 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2220      	movs	r2, #32
 800686a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800686e:	2300      	movs	r3, #0
 8006870:	e000      	b.n	8006874 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006872:	2302      	movs	r3, #2
  }
}
 8006874:	4618      	mov	r0, r3
 8006876:	3720      	adds	r7, #32
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08a      	sub	sp, #40	@ 0x28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	4613      	mov	r3, r2
 8006888:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006890:	2b20      	cmp	r3, #32
 8006892:	d137      	bne.n	8006904 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d002      	beq.n	80068a0 <HAL_UART_Receive_IT+0x24>
 800689a:	88fb      	ldrh	r3, [r7, #6]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e030      	b.n	8006906 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a18      	ldr	r2, [pc, #96]	@ (8006910 <HAL_UART_Receive_IT+0x94>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d01f      	beq.n	80068f4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d018      	beq.n	80068f4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	e853 3f00 	ldrex	r3, [r3]
 80068ce:	613b      	str	r3, [r7, #16]
   return(result);
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80068d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	461a      	mov	r2, r3
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	623b      	str	r3, [r7, #32]
 80068e2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e4:	69f9      	ldr	r1, [r7, #28]
 80068e6:	6a3a      	ldr	r2, [r7, #32]
 80068e8:	e841 2300 	strex	r3, r2, [r1]
 80068ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1e6      	bne.n	80068c2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80068f4:	88fb      	ldrh	r3, [r7, #6]
 80068f6:	461a      	mov	r2, r3
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f001 f822 	bl	8007944 <UART_Start_Receive_IT>
 8006900:	4603      	mov	r3, r0
 8006902:	e000      	b.n	8006906 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006904:	2302      	movs	r3, #2
  }
}
 8006906:	4618      	mov	r0, r3
 8006908:	3728      	adds	r7, #40	@ 0x28
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	40008000 	.word	0x40008000

08006914 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b0ba      	sub	sp, #232	@ 0xe8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800693a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800693e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006942:	4013      	ands	r3, r2
 8006944:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006948:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800694c:	2b00      	cmp	r3, #0
 800694e:	d11b      	bne.n	8006988 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006954:	f003 0320 	and.w	r3, r3, #32
 8006958:	2b00      	cmp	r3, #0
 800695a:	d015      	beq.n	8006988 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800695c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006960:	f003 0320 	and.w	r3, r3, #32
 8006964:	2b00      	cmp	r3, #0
 8006966:	d105      	bne.n	8006974 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006968:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800696c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d009      	beq.n	8006988 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006978:	2b00      	cmp	r3, #0
 800697a:	f000 8300 	beq.w	8006f7e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	4798      	blx	r3
      }
      return;
 8006986:	e2fa      	b.n	8006f7e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006988:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 8123 	beq.w	8006bd8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006992:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006996:	4b8d      	ldr	r3, [pc, #564]	@ (8006bcc <HAL_UART_IRQHandler+0x2b8>)
 8006998:	4013      	ands	r3, r2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d106      	bne.n	80069ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800699e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069a2:	4b8b      	ldr	r3, [pc, #556]	@ (8006bd0 <HAL_UART_IRQHandler+0x2bc>)
 80069a4:	4013      	ands	r3, r2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f000 8116 	beq.w	8006bd8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80069ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d011      	beq.n	80069dc <HAL_UART_IRQHandler+0xc8>
 80069b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00b      	beq.n	80069dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2201      	movs	r2, #1
 80069ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d2:	f043 0201 	orr.w	r2, r3, #1
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d011      	beq.n	8006a0c <HAL_UART_IRQHandler+0xf8>
 80069e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069ec:	f003 0301 	and.w	r3, r3, #1
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00b      	beq.n	8006a0c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2202      	movs	r2, #2
 80069fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a02:	f043 0204 	orr.w	r2, r3, #4
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d011      	beq.n	8006a3c <HAL_UART_IRQHandler+0x128>
 8006a18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00b      	beq.n	8006a3c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2204      	movs	r2, #4
 8006a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a32:	f043 0202 	orr.w	r2, r3, #2
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a40:	f003 0308 	and.w	r3, r3, #8
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d017      	beq.n	8006a78 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a4c:	f003 0320 	and.w	r3, r3, #32
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d105      	bne.n	8006a60 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006a54:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006a58:	4b5c      	ldr	r3, [pc, #368]	@ (8006bcc <HAL_UART_IRQHandler+0x2b8>)
 8006a5a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00b      	beq.n	8006a78 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2208      	movs	r2, #8
 8006a66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a6e:	f043 0208 	orr.w	r2, r3, #8
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d012      	beq.n	8006aaa <HAL_UART_IRQHandler+0x196>
 8006a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00c      	beq.n	8006aaa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aa0:	f043 0220 	orr.w	r2, r3, #32
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 8266 	beq.w	8006f82 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aba:	f003 0320 	and.w	r3, r3, #32
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d013      	beq.n	8006aea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac6:	f003 0320 	and.w	r3, r3, #32
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d105      	bne.n	8006ada <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ace:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d007      	beq.n	8006aea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d003      	beq.n	8006aea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006af0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006afe:	2b40      	cmp	r3, #64	@ 0x40
 8006b00:	d005      	beq.n	8006b0e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d054      	beq.n	8006bb8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f001 f83a 	bl	8007b88 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1e:	2b40      	cmp	r3, #64	@ 0x40
 8006b20:	d146      	bne.n	8006bb0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	3308      	adds	r3, #8
 8006b28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b30:	e853 3f00 	ldrex	r3, [r3]
 8006b34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3308      	adds	r3, #8
 8006b4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006b5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006b66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1d9      	bne.n	8006b22 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d017      	beq.n	8006ba8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b7e:	4a15      	ldr	r2, [pc, #84]	@ (8006bd4 <HAL_UART_IRQHandler+0x2c0>)
 8006b80:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7fc fde0 	bl	800374e <HAL_DMA_Abort_IT>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d019      	beq.n	8006bc8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006ba2:	4610      	mov	r0, r2
 8006ba4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba6:	e00f      	b.n	8006bc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f9ff 	bl	8006fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bae:	e00b      	b.n	8006bc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f9fb 	bl	8006fac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb6:	e007      	b.n	8006bc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f9f7 	bl	8006fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006bc6:	e1dc      	b.n	8006f82 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bc8:	bf00      	nop
    return;
 8006bca:	e1da      	b.n	8006f82 <HAL_UART_IRQHandler+0x66e>
 8006bcc:	10000001 	.word	0x10000001
 8006bd0:	04000120 	.word	0x04000120
 8006bd4:	08007c55 	.word	0x08007c55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	f040 8170 	bne.w	8006ec2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 8169 	beq.w	8006ec2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bf4:	f003 0310 	and.w	r3, r3, #16
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 8162 	beq.w	8006ec2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2210      	movs	r2, #16
 8006c04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c10:	2b40      	cmp	r3, #64	@ 0x40
 8006c12:	f040 80d8 	bne.w	8006dc6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 80af 	beq.w	8006d8c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	f080 80a7 	bcs.w	8006d8c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f040 8087 	bne.w	8006d6a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006c92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006c96:	e841 2300 	strex	r3, r2, [r1]
 8006c9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1da      	bne.n	8006c5c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3308      	adds	r3, #8
 8006cac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006cb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cb8:	f023 0301 	bic.w	r3, r3, #1
 8006cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006cce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006cd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006cdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e1      	bne.n	8006ca6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3308      	adds	r3, #8
 8006ce8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006cf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3308      	adds	r3, #8
 8006d02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d0e:	e841 2300 	strex	r3, r2, [r1]
 8006d12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e3      	bne.n	8006ce2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d30:	e853 3f00 	ldrex	r3, [r3]
 8006d34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d38:	f023 0310 	bic.w	r3, r3, #16
 8006d3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	461a      	mov	r2, r3
 8006d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e4      	bne.n	8006d28 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7fc fc99 	bl	800369c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2202      	movs	r2, #2
 8006d6e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	4619      	mov	r1, r3
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f91b 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006d8a:	e0fc      	b.n	8006f86 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d96:	429a      	cmp	r2, r3
 8006d98:	f040 80f5 	bne.w	8006f86 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0320 	and.w	r3, r3, #32
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	f040 80eb 	bne.w	8006f86 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2202      	movs	r2, #2
 8006db4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f8fe 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
      return;
 8006dc4:	e0df      	b.n	8006f86 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f000 80d1 	beq.w	8006f8a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006de8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f000 80cc 	beq.w	8006f8a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e1c:	e841 2300 	strex	r3, r2, [r1]
 8006e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1e4      	bne.n	8006df2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3308      	adds	r3, #8
 8006e2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e32:	e853 3f00 	ldrex	r3, [r3]
 8006e36:	623b      	str	r3, [r7, #32]
   return(result);
 8006e38:	6a3b      	ldr	r3, [r7, #32]
 8006e3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e3e:	f023 0301 	bic.w	r3, r3, #1
 8006e42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	3308      	adds	r3, #8
 8006e4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e50:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e58:	e841 2300 	strex	r3, r2, [r1]
 8006e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e1      	bne.n	8006e28 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2220      	movs	r2, #32
 8006e68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	e853 3f00 	ldrex	r3, [r3]
 8006e84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f023 0310 	bic.w	r3, r3, #16
 8006e8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	461a      	mov	r2, r3
 8006e96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9e:	69b9      	ldr	r1, [r7, #24]
 8006ea0:	69fa      	ldr	r2, [r7, #28]
 8006ea2:	e841 2300 	strex	r3, r2, [r1]
 8006ea6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1e4      	bne.n	8006e78 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2202      	movs	r2, #2
 8006eb2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006eb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006eb8:	4619      	mov	r1, r3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f880 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ec0:	e063      	b.n	8006f8a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00e      	beq.n	8006eec <HAL_UART_IRQHandler+0x5d8>
 8006ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d008      	beq.n	8006eec <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006ee2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f001 fc17 	bl	8008718 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006eea:	e051      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d014      	beq.n	8006f22 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d105      	bne.n	8006f10 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006f04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d008      	beq.n	8006f22 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d03a      	beq.n	8006f8e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	4798      	blx	r3
    }
    return;
 8006f20:	e035      	b.n	8006f8e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d009      	beq.n	8006f42 <HAL_UART_IRQHandler+0x62e>
 8006f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fea0 	bl	8007c80 <UART_EndTransmit_IT>
    return;
 8006f40:	e026      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d009      	beq.n	8006f62 <HAL_UART_IRQHandler+0x64e>
 8006f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d003      	beq.n	8006f62 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 fbf0 	bl	8008740 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f60:	e016      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d010      	beq.n	8006f90 <HAL_UART_IRQHandler+0x67c>
 8006f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	da0c      	bge.n	8006f90 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f001 fbd8 	bl	800872c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f7c:	e008      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
      return;
 8006f7e:	bf00      	nop
 8006f80:	e006      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
    return;
 8006f82:	bf00      	nop
 8006f84:	e004      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
      return;
 8006f86:	bf00      	nop
 8006f88:	e002      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
      return;
 8006f8a:	bf00      	nop
 8006f8c:	e000      	b.n	8006f90 <HAL_UART_IRQHandler+0x67c>
    return;
 8006f8e:	bf00      	nop
  }
}
 8006f90:	37e8      	adds	r7, #232	@ 0xe8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop

08006f98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	460b      	mov	r3, r1
 8006fca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fdc:	b08c      	sub	sp, #48	@ 0x30
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	689a      	ldr	r2, [r3, #8]
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	69db      	ldr	r3, [r3, #28]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4baa      	ldr	r3, [pc, #680]	@ (80072b0 <UART_SetConfig+0x2d8>)
 8007008:	4013      	ands	r3, r2
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	6812      	ldr	r2, [r2, #0]
 800700e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007010:	430b      	orrs	r3, r1
 8007012:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a9f      	ldr	r2, [pc, #636]	@ (80072b4 <UART_SetConfig+0x2dc>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007040:	4313      	orrs	r3, r2
 8007042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800704e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	6812      	ldr	r2, [r2, #0]
 8007056:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007058:	430b      	orrs	r3, r1
 800705a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007062:	f023 010f 	bic.w	r1, r3, #15
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a90      	ldr	r2, [pc, #576]	@ (80072b8 <UART_SetConfig+0x2e0>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d125      	bne.n	80070c8 <UART_SetConfig+0xf0>
 800707c:	4b8f      	ldr	r3, [pc, #572]	@ (80072bc <UART_SetConfig+0x2e4>)
 800707e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007082:	f003 0303 	and.w	r3, r3, #3
 8007086:	2b03      	cmp	r3, #3
 8007088:	d81a      	bhi.n	80070c0 <UART_SetConfig+0xe8>
 800708a:	a201      	add	r2, pc, #4	@ (adr r2, 8007090 <UART_SetConfig+0xb8>)
 800708c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007090:	080070a1 	.word	0x080070a1
 8007094:	080070b1 	.word	0x080070b1
 8007098:	080070a9 	.word	0x080070a9
 800709c:	080070b9 	.word	0x080070b9
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070a6:	e116      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80070a8:	2302      	movs	r3, #2
 80070aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ae:	e112      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80070b0:	2304      	movs	r3, #4
 80070b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070b6:	e10e      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80070b8:	2308      	movs	r3, #8
 80070ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070be:	e10a      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80070c0:	2310      	movs	r3, #16
 80070c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c6:	e106      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a7c      	ldr	r2, [pc, #496]	@ (80072c0 <UART_SetConfig+0x2e8>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d138      	bne.n	8007144 <UART_SetConfig+0x16c>
 80070d2:	4b7a      	ldr	r3, [pc, #488]	@ (80072bc <UART_SetConfig+0x2e4>)
 80070d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070d8:	f003 030c 	and.w	r3, r3, #12
 80070dc:	2b0c      	cmp	r3, #12
 80070de:	d82d      	bhi.n	800713c <UART_SetConfig+0x164>
 80070e0:	a201      	add	r2, pc, #4	@ (adr r2, 80070e8 <UART_SetConfig+0x110>)
 80070e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e6:	bf00      	nop
 80070e8:	0800711d 	.word	0x0800711d
 80070ec:	0800713d 	.word	0x0800713d
 80070f0:	0800713d 	.word	0x0800713d
 80070f4:	0800713d 	.word	0x0800713d
 80070f8:	0800712d 	.word	0x0800712d
 80070fc:	0800713d 	.word	0x0800713d
 8007100:	0800713d 	.word	0x0800713d
 8007104:	0800713d 	.word	0x0800713d
 8007108:	08007125 	.word	0x08007125
 800710c:	0800713d 	.word	0x0800713d
 8007110:	0800713d 	.word	0x0800713d
 8007114:	0800713d 	.word	0x0800713d
 8007118:	08007135 	.word	0x08007135
 800711c:	2300      	movs	r3, #0
 800711e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007122:	e0d8      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007124:	2302      	movs	r3, #2
 8007126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800712a:	e0d4      	b.n	80072d6 <UART_SetConfig+0x2fe>
 800712c:	2304      	movs	r3, #4
 800712e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007132:	e0d0      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007134:	2308      	movs	r3, #8
 8007136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800713a:	e0cc      	b.n	80072d6 <UART_SetConfig+0x2fe>
 800713c:	2310      	movs	r3, #16
 800713e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007142:	e0c8      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a5e      	ldr	r2, [pc, #376]	@ (80072c4 <UART_SetConfig+0x2ec>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d125      	bne.n	800719a <UART_SetConfig+0x1c2>
 800714e:	4b5b      	ldr	r3, [pc, #364]	@ (80072bc <UART_SetConfig+0x2e4>)
 8007150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007154:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007158:	2b30      	cmp	r3, #48	@ 0x30
 800715a:	d016      	beq.n	800718a <UART_SetConfig+0x1b2>
 800715c:	2b30      	cmp	r3, #48	@ 0x30
 800715e:	d818      	bhi.n	8007192 <UART_SetConfig+0x1ba>
 8007160:	2b20      	cmp	r3, #32
 8007162:	d00a      	beq.n	800717a <UART_SetConfig+0x1a2>
 8007164:	2b20      	cmp	r3, #32
 8007166:	d814      	bhi.n	8007192 <UART_SetConfig+0x1ba>
 8007168:	2b00      	cmp	r3, #0
 800716a:	d002      	beq.n	8007172 <UART_SetConfig+0x19a>
 800716c:	2b10      	cmp	r3, #16
 800716e:	d008      	beq.n	8007182 <UART_SetConfig+0x1aa>
 8007170:	e00f      	b.n	8007192 <UART_SetConfig+0x1ba>
 8007172:	2300      	movs	r3, #0
 8007174:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007178:	e0ad      	b.n	80072d6 <UART_SetConfig+0x2fe>
 800717a:	2302      	movs	r3, #2
 800717c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007180:	e0a9      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007182:	2304      	movs	r3, #4
 8007184:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007188:	e0a5      	b.n	80072d6 <UART_SetConfig+0x2fe>
 800718a:	2308      	movs	r3, #8
 800718c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007190:	e0a1      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007192:	2310      	movs	r3, #16
 8007194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007198:	e09d      	b.n	80072d6 <UART_SetConfig+0x2fe>
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a4a      	ldr	r2, [pc, #296]	@ (80072c8 <UART_SetConfig+0x2f0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d125      	bne.n	80071f0 <UART_SetConfig+0x218>
 80071a4:	4b45      	ldr	r3, [pc, #276]	@ (80072bc <UART_SetConfig+0x2e4>)
 80071a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80071ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80071b0:	d016      	beq.n	80071e0 <UART_SetConfig+0x208>
 80071b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80071b4:	d818      	bhi.n	80071e8 <UART_SetConfig+0x210>
 80071b6:	2b80      	cmp	r3, #128	@ 0x80
 80071b8:	d00a      	beq.n	80071d0 <UART_SetConfig+0x1f8>
 80071ba:	2b80      	cmp	r3, #128	@ 0x80
 80071bc:	d814      	bhi.n	80071e8 <UART_SetConfig+0x210>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <UART_SetConfig+0x1f0>
 80071c2:	2b40      	cmp	r3, #64	@ 0x40
 80071c4:	d008      	beq.n	80071d8 <UART_SetConfig+0x200>
 80071c6:	e00f      	b.n	80071e8 <UART_SetConfig+0x210>
 80071c8:	2300      	movs	r3, #0
 80071ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ce:	e082      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80071d0:	2302      	movs	r3, #2
 80071d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071d6:	e07e      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80071d8:	2304      	movs	r3, #4
 80071da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071de:	e07a      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80071e0:	2308      	movs	r3, #8
 80071e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e6:	e076      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80071e8:	2310      	movs	r3, #16
 80071ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ee:	e072      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a35      	ldr	r2, [pc, #212]	@ (80072cc <UART_SetConfig+0x2f4>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d12a      	bne.n	8007250 <UART_SetConfig+0x278>
 80071fa:	4b30      	ldr	r3, [pc, #192]	@ (80072bc <UART_SetConfig+0x2e4>)
 80071fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007200:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007204:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007208:	d01a      	beq.n	8007240 <UART_SetConfig+0x268>
 800720a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800720e:	d81b      	bhi.n	8007248 <UART_SetConfig+0x270>
 8007210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007214:	d00c      	beq.n	8007230 <UART_SetConfig+0x258>
 8007216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800721a:	d815      	bhi.n	8007248 <UART_SetConfig+0x270>
 800721c:	2b00      	cmp	r3, #0
 800721e:	d003      	beq.n	8007228 <UART_SetConfig+0x250>
 8007220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007224:	d008      	beq.n	8007238 <UART_SetConfig+0x260>
 8007226:	e00f      	b.n	8007248 <UART_SetConfig+0x270>
 8007228:	2300      	movs	r3, #0
 800722a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800722e:	e052      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007230:	2302      	movs	r3, #2
 8007232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007236:	e04e      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007238:	2304      	movs	r3, #4
 800723a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800723e:	e04a      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007240:	2308      	movs	r3, #8
 8007242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007246:	e046      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007248:	2310      	movs	r3, #16
 800724a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800724e:	e042      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a17      	ldr	r2, [pc, #92]	@ (80072b4 <UART_SetConfig+0x2dc>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d13a      	bne.n	80072d0 <UART_SetConfig+0x2f8>
 800725a:	4b18      	ldr	r3, [pc, #96]	@ (80072bc <UART_SetConfig+0x2e4>)
 800725c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007260:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007264:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007268:	d01a      	beq.n	80072a0 <UART_SetConfig+0x2c8>
 800726a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800726e:	d81b      	bhi.n	80072a8 <UART_SetConfig+0x2d0>
 8007270:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007274:	d00c      	beq.n	8007290 <UART_SetConfig+0x2b8>
 8007276:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800727a:	d815      	bhi.n	80072a8 <UART_SetConfig+0x2d0>
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <UART_SetConfig+0x2b0>
 8007280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007284:	d008      	beq.n	8007298 <UART_SetConfig+0x2c0>
 8007286:	e00f      	b.n	80072a8 <UART_SetConfig+0x2d0>
 8007288:	2300      	movs	r3, #0
 800728a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728e:	e022      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007290:	2302      	movs	r3, #2
 8007292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007296:	e01e      	b.n	80072d6 <UART_SetConfig+0x2fe>
 8007298:	2304      	movs	r3, #4
 800729a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729e:	e01a      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80072a0:	2308      	movs	r3, #8
 80072a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a6:	e016      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80072a8:	2310      	movs	r3, #16
 80072aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ae:	e012      	b.n	80072d6 <UART_SetConfig+0x2fe>
 80072b0:	cfff69f3 	.word	0xcfff69f3
 80072b4:	40008000 	.word	0x40008000
 80072b8:	40013800 	.word	0x40013800
 80072bc:	40021000 	.word	0x40021000
 80072c0:	40004400 	.word	0x40004400
 80072c4:	40004800 	.word	0x40004800
 80072c8:	40004c00 	.word	0x40004c00
 80072cc:	40005000 	.word	0x40005000
 80072d0:	2310      	movs	r3, #16
 80072d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4aae      	ldr	r2, [pc, #696]	@ (8007594 <UART_SetConfig+0x5bc>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	f040 8097 	bne.w	8007410 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80072e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d823      	bhi.n	8007332 <UART_SetConfig+0x35a>
 80072ea:	a201      	add	r2, pc, #4	@ (adr r2, 80072f0 <UART_SetConfig+0x318>)
 80072ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f0:	08007315 	.word	0x08007315
 80072f4:	08007333 	.word	0x08007333
 80072f8:	0800731d 	.word	0x0800731d
 80072fc:	08007333 	.word	0x08007333
 8007300:	08007323 	.word	0x08007323
 8007304:	08007333 	.word	0x08007333
 8007308:	08007333 	.word	0x08007333
 800730c:	08007333 	.word	0x08007333
 8007310:	0800732b 	.word	0x0800732b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007314:	f7fd f98c 	bl	8004630 <HAL_RCC_GetPCLK1Freq>
 8007318:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800731a:	e010      	b.n	800733e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800731c:	4b9e      	ldr	r3, [pc, #632]	@ (8007598 <UART_SetConfig+0x5c0>)
 800731e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007320:	e00d      	b.n	800733e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007322:	f7fd f917 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8007326:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007328:	e009      	b.n	800733e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800732a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800732e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007330:	e005      	b.n	800733e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800733c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	2b00      	cmp	r3, #0
 8007342:	f000 8130 	beq.w	80075a6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734a:	4a94      	ldr	r2, [pc, #592]	@ (800759c <UART_SetConfig+0x5c4>)
 800734c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007350:	461a      	mov	r2, r3
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	fbb3 f3f2 	udiv	r3, r3, r2
 8007358:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	4613      	mov	r3, r2
 8007360:	005b      	lsls	r3, r3, #1
 8007362:	4413      	add	r3, r2
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	429a      	cmp	r2, r3
 8007368:	d305      	bcc.n	8007376 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	429a      	cmp	r2, r3
 8007374:	d903      	bls.n	800737e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800737c:	e113      	b.n	80075a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	2200      	movs	r2, #0
 8007382:	60bb      	str	r3, [r7, #8]
 8007384:	60fa      	str	r2, [r7, #12]
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800738a:	4a84      	ldr	r2, [pc, #528]	@ (800759c <UART_SetConfig+0x5c4>)
 800738c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007390:	b29b      	uxth	r3, r3
 8007392:	2200      	movs	r2, #0
 8007394:	603b      	str	r3, [r7, #0]
 8007396:	607a      	str	r2, [r7, #4]
 8007398:	e9d7 2300 	ldrd	r2, r3, [r7]
 800739c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073a0:	f7f9 fc2a 	bl	8000bf8 <__aeabi_uldivmod>
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	4610      	mov	r0, r2
 80073aa:	4619      	mov	r1, r3
 80073ac:	f04f 0200 	mov.w	r2, #0
 80073b0:	f04f 0300 	mov.w	r3, #0
 80073b4:	020b      	lsls	r3, r1, #8
 80073b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073ba:	0202      	lsls	r2, r0, #8
 80073bc:	6979      	ldr	r1, [r7, #20]
 80073be:	6849      	ldr	r1, [r1, #4]
 80073c0:	0849      	lsrs	r1, r1, #1
 80073c2:	2000      	movs	r0, #0
 80073c4:	460c      	mov	r4, r1
 80073c6:	4605      	mov	r5, r0
 80073c8:	eb12 0804 	adds.w	r8, r2, r4
 80073cc:	eb43 0905 	adc.w	r9, r3, r5
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	469a      	mov	sl, r3
 80073d8:	4693      	mov	fp, r2
 80073da:	4652      	mov	r2, sl
 80073dc:	465b      	mov	r3, fp
 80073de:	4640      	mov	r0, r8
 80073e0:	4649      	mov	r1, r9
 80073e2:	f7f9 fc09 	bl	8000bf8 <__aeabi_uldivmod>
 80073e6:	4602      	mov	r2, r0
 80073e8:	460b      	mov	r3, r1
 80073ea:	4613      	mov	r3, r2
 80073ec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073ee:	6a3b      	ldr	r3, [r7, #32]
 80073f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073f4:	d308      	bcc.n	8007408 <UART_SetConfig+0x430>
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073fc:	d204      	bcs.n	8007408 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6a3a      	ldr	r2, [r7, #32]
 8007404:	60da      	str	r2, [r3, #12]
 8007406:	e0ce      	b.n	80075a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800740e:	e0ca      	b.n	80075a6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	69db      	ldr	r3, [r3, #28]
 8007414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007418:	d166      	bne.n	80074e8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800741a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800741e:	2b08      	cmp	r3, #8
 8007420:	d827      	bhi.n	8007472 <UART_SetConfig+0x49a>
 8007422:	a201      	add	r2, pc, #4	@ (adr r2, 8007428 <UART_SetConfig+0x450>)
 8007424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007428:	0800744d 	.word	0x0800744d
 800742c:	08007455 	.word	0x08007455
 8007430:	0800745d 	.word	0x0800745d
 8007434:	08007473 	.word	0x08007473
 8007438:	08007463 	.word	0x08007463
 800743c:	08007473 	.word	0x08007473
 8007440:	08007473 	.word	0x08007473
 8007444:	08007473 	.word	0x08007473
 8007448:	0800746b 	.word	0x0800746b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800744c:	f7fd f8f0 	bl	8004630 <HAL_RCC_GetPCLK1Freq>
 8007450:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007452:	e014      	b.n	800747e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007454:	f7fd f902 	bl	800465c <HAL_RCC_GetPCLK2Freq>
 8007458:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800745a:	e010      	b.n	800747e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800745c:	4b4e      	ldr	r3, [pc, #312]	@ (8007598 <UART_SetConfig+0x5c0>)
 800745e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007460:	e00d      	b.n	800747e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007462:	f7fd f877 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8007466:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007468:	e009      	b.n	800747e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800746a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800746e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007470:	e005      	b.n	800747e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007472:	2300      	movs	r3, #0
 8007474:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800747c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800747e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 8090 	beq.w	80075a6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748a:	4a44      	ldr	r2, [pc, #272]	@ (800759c <UART_SetConfig+0x5c4>)
 800748c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007490:	461a      	mov	r2, r3
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	fbb3 f3f2 	udiv	r3, r3, r2
 8007498:	005a      	lsls	r2, r3, #1
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	085b      	lsrs	r3, r3, #1
 80074a0:	441a      	add	r2, r3
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	2b0f      	cmp	r3, #15
 80074b0:	d916      	bls.n	80074e0 <UART_SetConfig+0x508>
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b8:	d212      	bcs.n	80074e0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	b29b      	uxth	r3, r3
 80074be:	f023 030f 	bic.w	r3, r3, #15
 80074c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	085b      	lsrs	r3, r3, #1
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	8bfb      	ldrh	r3, [r7, #30]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	8bfa      	ldrh	r2, [r7, #30]
 80074dc:	60da      	str	r2, [r3, #12]
 80074de:	e062      	b.n	80075a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80074e6:	e05e      	b.n	80075a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80074e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d828      	bhi.n	8007542 <UART_SetConfig+0x56a>
 80074f0:	a201      	add	r2, pc, #4	@ (adr r2, 80074f8 <UART_SetConfig+0x520>)
 80074f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f6:	bf00      	nop
 80074f8:	0800751d 	.word	0x0800751d
 80074fc:	08007525 	.word	0x08007525
 8007500:	0800752d 	.word	0x0800752d
 8007504:	08007543 	.word	0x08007543
 8007508:	08007533 	.word	0x08007533
 800750c:	08007543 	.word	0x08007543
 8007510:	08007543 	.word	0x08007543
 8007514:	08007543 	.word	0x08007543
 8007518:	0800753b 	.word	0x0800753b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800751c:	f7fd f888 	bl	8004630 <HAL_RCC_GetPCLK1Freq>
 8007520:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007522:	e014      	b.n	800754e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007524:	f7fd f89a 	bl	800465c <HAL_RCC_GetPCLK2Freq>
 8007528:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800752a:	e010      	b.n	800754e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800752c:	4b1a      	ldr	r3, [pc, #104]	@ (8007598 <UART_SetConfig+0x5c0>)
 800752e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007530:	e00d      	b.n	800754e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007532:	f7fd f80f 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8007536:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007538:	e009      	b.n	800754e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800753a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800753e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007540:	e005      	b.n	800754e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007542:	2300      	movs	r3, #0
 8007544:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800754c:	bf00      	nop
    }

    if (pclk != 0U)
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	2b00      	cmp	r3, #0
 8007552:	d028      	beq.n	80075a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007558:	4a10      	ldr	r2, [pc, #64]	@ (800759c <UART_SetConfig+0x5c4>)
 800755a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800755e:	461a      	mov	r2, r3
 8007560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007562:	fbb3 f2f2 	udiv	r2, r3, r2
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	085b      	lsrs	r3, r3, #1
 800756c:	441a      	add	r2, r3
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	fbb2 f3f3 	udiv	r3, r2, r3
 8007576:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007578:	6a3b      	ldr	r3, [r7, #32]
 800757a:	2b0f      	cmp	r3, #15
 800757c:	d910      	bls.n	80075a0 <UART_SetConfig+0x5c8>
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007584:	d20c      	bcs.n	80075a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007586:	6a3b      	ldr	r3, [r7, #32]
 8007588:	b29a      	uxth	r2, r3
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	60da      	str	r2, [r3, #12]
 8007590:	e009      	b.n	80075a6 <UART_SetConfig+0x5ce>
 8007592:	bf00      	nop
 8007594:	40008000 	.word	0x40008000
 8007598:	00f42400 	.word	0x00f42400
 800759c:	0800ba00 	.word	0x0800ba00
      }
      else
      {
        ret = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2201      	movs	r2, #1
 80075aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2201      	movs	r2, #1
 80075b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2200      	movs	r2, #0
 80075ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	2200      	movs	r2, #0
 80075c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80075c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3730      	adds	r7, #48	@ 0x30
 80075ca:	46bd      	mov	sp, r7
 80075cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080075d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075dc:	f003 0308 	and.w	r3, r3, #8
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00a      	beq.n	80075fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fe:	f003 0301 	and.w	r3, r3, #1
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00a      	beq.n	800761c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	430a      	orrs	r2, r1
 800761a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00a      	beq.n	800763e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	f003 0304 	and.w	r3, r3, #4
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	430a      	orrs	r2, r1
 800765e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007664:	f003 0310 	and.w	r3, r3, #16
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00a      	beq.n	8007682 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	430a      	orrs	r2, r1
 8007680:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007686:	f003 0320 	and.w	r3, r3, #32
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00a      	beq.n	80076a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	430a      	orrs	r2, r1
 80076a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d01a      	beq.n	80076e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076ce:	d10a      	bne.n	80076e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00a      	beq.n	8007708 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	605a      	str	r2, [r3, #4]
  }
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b098      	sub	sp, #96	@ 0x60
 8007718:	af02      	add	r7, sp, #8
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007724:	f7fb f826 	bl	8002774 <HAL_GetTick>
 8007728:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0308 	and.w	r3, r3, #8
 8007734:	2b08      	cmp	r3, #8
 8007736:	d12f      	bne.n	8007798 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007738:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007740:	2200      	movs	r2, #0
 8007742:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f88e 	bl	8007868 <UART_WaitOnFlagUntilTimeout>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d022      	beq.n	8007798 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007762:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007766:	653b      	str	r3, [r7, #80]	@ 0x50
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	461a      	mov	r2, r3
 800776e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007770:	647b      	str	r3, [r7, #68]	@ 0x44
 8007772:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007774:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007776:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800777e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1e6      	bne.n	8007752 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2220      	movs	r2, #32
 8007788:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e063      	b.n	8007860 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f003 0304 	and.w	r3, r3, #4
 80077a2:	2b04      	cmp	r3, #4
 80077a4:	d149      	bne.n	800783a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077ae:	2200      	movs	r2, #0
 80077b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 f857 	bl	8007868 <UART_WaitOnFlagUntilTimeout>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d03c      	beq.n	800783a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c8:	e853 3f00 	ldrex	r3, [r3]
 80077cc:	623b      	str	r3, [r7, #32]
   return(result);
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	461a      	mov	r2, r3
 80077dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077de:	633b      	str	r3, [r7, #48]	@ 0x30
 80077e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077e6:	e841 2300 	strex	r3, r2, [r1]
 80077ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1e6      	bne.n	80077c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3308      	adds	r3, #8
 80077f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	e853 3f00 	ldrex	r3, [r3]
 8007800:	60fb      	str	r3, [r7, #12]
   return(result);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f023 0301 	bic.w	r3, r3, #1
 8007808:	64bb      	str	r3, [r7, #72]	@ 0x48
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3308      	adds	r3, #8
 8007810:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007812:	61fa      	str	r2, [r7, #28]
 8007814:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007816:	69b9      	ldr	r1, [r7, #24]
 8007818:	69fa      	ldr	r2, [r7, #28]
 800781a:	e841 2300 	strex	r3, r2, [r1]
 800781e:	617b      	str	r3, [r7, #20]
   return(result);
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d1e5      	bne.n	80077f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2220      	movs	r2, #32
 800782a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e012      	b.n	8007860 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2220      	movs	r2, #32
 800783e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2220      	movs	r2, #32
 8007846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3758      	adds	r7, #88	@ 0x58
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b084      	sub	sp, #16
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	603b      	str	r3, [r7, #0]
 8007874:	4613      	mov	r3, r2
 8007876:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007878:	e04f      	b.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007880:	d04b      	beq.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007882:	f7fa ff77 	bl	8002774 <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	69ba      	ldr	r2, [r7, #24]
 800788e:	429a      	cmp	r2, r3
 8007890:	d302      	bcc.n	8007898 <UART_WaitOnFlagUntilTimeout+0x30>
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007898:	2303      	movs	r3, #3
 800789a:	e04e      	b.n	800793a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0304 	and.w	r3, r3, #4
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d037      	beq.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	2b80      	cmp	r3, #128	@ 0x80
 80078ae:	d034      	beq.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2b40      	cmp	r3, #64	@ 0x40
 80078b4:	d031      	beq.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	69db      	ldr	r3, [r3, #28]
 80078bc:	f003 0308 	and.w	r3, r3, #8
 80078c0:	2b08      	cmp	r3, #8
 80078c2:	d110      	bne.n	80078e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2208      	movs	r2, #8
 80078ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078cc:	68f8      	ldr	r0, [r7, #12]
 80078ce:	f000 f95b 	bl	8007b88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2208      	movs	r2, #8
 80078d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2200      	movs	r2, #0
 80078de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e029      	b.n	800793a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	69db      	ldr	r3, [r3, #28]
 80078ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078f4:	d111      	bne.n	800791a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80078fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 f941 	bl	8007b88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2220      	movs	r2, #32
 800790a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e00f      	b.n	800793a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	69da      	ldr	r2, [r3, #28]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	4013      	ands	r3, r2
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	429a      	cmp	r2, r3
 8007928:	bf0c      	ite	eq
 800792a:	2301      	moveq	r3, #1
 800792c:	2300      	movne	r3, #0
 800792e:	b2db      	uxtb	r3, r3
 8007930:	461a      	mov	r2, r3
 8007932:	79fb      	ldrb	r3, [r7, #7]
 8007934:	429a      	cmp	r2, r3
 8007936:	d0a0      	beq.n	800787a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
	...

08007944 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007944:	b480      	push	{r7}
 8007946:	b0a3      	sub	sp, #140	@ 0x8c
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	4613      	mov	r3, r2
 8007950:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	88fa      	ldrh	r2, [r7, #6]
 800795c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	88fa      	ldrh	r2, [r7, #6]
 8007964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007976:	d10e      	bne.n	8007996 <UART_Start_Receive_IT+0x52>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d105      	bne.n	800798c <UART_Start_Receive_IT+0x48>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007986:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800798a:	e02d      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	22ff      	movs	r2, #255	@ 0xff
 8007990:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007994:	e028      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10d      	bne.n	80079ba <UART_Start_Receive_IT+0x76>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d104      	bne.n	80079b0 <UART_Start_Receive_IT+0x6c>
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	22ff      	movs	r2, #255	@ 0xff
 80079aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079ae:	e01b      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	227f      	movs	r2, #127	@ 0x7f
 80079b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079b8:	e016      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079c2:	d10d      	bne.n	80079e0 <UART_Start_Receive_IT+0x9c>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d104      	bne.n	80079d6 <UART_Start_Receive_IT+0x92>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	227f      	movs	r2, #127	@ 0x7f
 80079d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079d4:	e008      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	223f      	movs	r2, #63	@ 0x3f
 80079da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80079de:	e003      	b.n	80079e8 <UART_Start_Receive_IT+0xa4>
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2222      	movs	r2, #34	@ 0x22
 80079f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3308      	adds	r3, #8
 80079fe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a02:	e853 3f00 	ldrex	r3, [r3]
 8007a06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007a08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a0a:	f043 0301 	orr.w	r3, r3, #1
 8007a0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3308      	adds	r3, #8
 8007a18:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007a1c:	673a      	str	r2, [r7, #112]	@ 0x70
 8007a1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a20:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007a22:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007a24:	e841 2300 	strex	r3, r2, [r1]
 8007a28:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007a2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1e3      	bne.n	80079f8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a38:	d14f      	bne.n	8007ada <UART_Start_Receive_IT+0x196>
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a40:	88fa      	ldrh	r2, [r7, #6]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d349      	bcc.n	8007ada <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a4e:	d107      	bne.n	8007a60 <UART_Start_Receive_IT+0x11c>
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d103      	bne.n	8007a60 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4a47      	ldr	r2, [pc, #284]	@ (8007b78 <UART_Start_Receive_IT+0x234>)
 8007a5c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007a5e:	e002      	b.n	8007a66 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	4a46      	ldr	r2, [pc, #280]	@ (8007b7c <UART_Start_Receive_IT+0x238>)
 8007a64:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d01a      	beq.n	8007aa4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a92:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007a96:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a98:	e841 2300 	strex	r3, r2, [r1]
 8007a9c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e4      	bne.n	8007a6e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	3308      	adds	r3, #8
 8007aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aae:	e853 3f00 	ldrex	r3, [r3]
 8007ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	3308      	adds	r3, #8
 8007ac2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ac4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007ac6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007aca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007acc:	e841 2300 	strex	r3, r2, [r1]
 8007ad0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1e5      	bne.n	8007aa4 <UART_Start_Receive_IT+0x160>
 8007ad8:	e046      	b.n	8007b68 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ae2:	d107      	bne.n	8007af4 <UART_Start_Receive_IT+0x1b0>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d103      	bne.n	8007af4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	4a24      	ldr	r2, [pc, #144]	@ (8007b80 <UART_Start_Receive_IT+0x23c>)
 8007af0:	675a      	str	r2, [r3, #116]	@ 0x74
 8007af2:	e002      	b.n	8007afa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4a23      	ldr	r2, [pc, #140]	@ (8007b84 <UART_Start_Receive_IT+0x240>)
 8007af8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d019      	beq.n	8007b36 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0a:	e853 3f00 	ldrex	r3, [r3]
 8007b0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b12:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007b16:	677b      	str	r3, [r7, #116]	@ 0x74
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b22:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b28:	e841 2300 	strex	r3, r2, [r1]
 8007b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1e6      	bne.n	8007b02 <UART_Start_Receive_IT+0x1be>
 8007b34:	e018      	b.n	8007b68 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	e853 3f00 	ldrex	r3, [r3]
 8007b42:	613b      	str	r3, [r7, #16]
   return(result);
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f043 0320 	orr.w	r3, r3, #32
 8007b4a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	461a      	mov	r2, r3
 8007b52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b54:	623b      	str	r3, [r7, #32]
 8007b56:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	69f9      	ldr	r1, [r7, #28]
 8007b5a:	6a3a      	ldr	r2, [r7, #32]
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b62:	69bb      	ldr	r3, [r7, #24]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e6      	bne.n	8007b36 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	378c      	adds	r7, #140	@ 0x8c
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	080083ad 	.word	0x080083ad
 8007b7c:	08008049 	.word	0x08008049
 8007b80:	08007e91 	.word	0x08007e91
 8007b84:	08007cd9 	.word	0x08007cd9

08007b88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b095      	sub	sp, #84	@ 0x54
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b98:	e853 3f00 	ldrex	r3, [r3]
 8007b9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bae:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bb6:	e841 2300 	strex	r3, r2, [r1]
 8007bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1e6      	bne.n	8007b90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	3308      	adds	r3, #8
 8007bc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bca:	6a3b      	ldr	r3, [r7, #32]
 8007bcc:	e853 3f00 	ldrex	r3, [r3]
 8007bd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bd8:	f023 0301 	bic.w	r3, r3, #1
 8007bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	3308      	adds	r3, #8
 8007be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007be6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007be8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bee:	e841 2300 	strex	r3, r2, [r1]
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1e3      	bne.n	8007bc2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d118      	bne.n	8007c34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	e853 3f00 	ldrex	r3, [r3]
 8007c0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f023 0310 	bic.w	r3, r3, #16
 8007c16:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c24:	6979      	ldr	r1, [r7, #20]
 8007c26:	69ba      	ldr	r2, [r7, #24]
 8007c28:	e841 2300 	strex	r3, r2, [r1]
 8007c2c:	613b      	str	r3, [r7, #16]
   return(result);
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1e6      	bne.n	8007c02 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2220      	movs	r2, #32
 8007c38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007c48:	bf00      	nop
 8007c4a:	3754      	adds	r7, #84	@ 0x54
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f7ff f99a 	bl	8006fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c78:	bf00      	nop
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b088      	sub	sp, #32
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	e853 3f00 	ldrex	r3, [r3]
 8007c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c9c:	61fb      	str	r3, [r7, #28]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	61bb      	str	r3, [r7, #24]
 8007ca8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007caa:	6979      	ldr	r1, [r7, #20]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	e841 2300 	strex	r3, r2, [r1]
 8007cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1e6      	bne.n	8007c88 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7ff f965 	bl	8006f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cce:	bf00      	nop
 8007cd0:	3720      	adds	r7, #32
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
	...

08007cd8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b09c      	sub	sp, #112	@ 0x70
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007ce6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cf0:	2b22      	cmp	r3, #34	@ 0x22
 8007cf2:	f040 80be 	bne.w	8007e72 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007d00:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007d04:	b2d9      	uxtb	r1, r3
 8007d06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007d0a:	b2da      	uxtb	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d10:	400a      	ands	r2, r1
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d1a:	1c5a      	adds	r2, r3, #1
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f040 80a1 	bne.w	8007e82 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d48:	e853 3f00 	ldrex	r3, [r3]
 8007d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e6      	bne.n	8007d40 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	3308      	adds	r3, #8
 8007d78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d84:	f023 0301 	bic.w	r3, r3, #1
 8007d88:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3308      	adds	r3, #8
 8007d90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d92:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d9a:	e841 2300 	strex	r3, r2, [r1]
 8007d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1e5      	bne.n	8007d72 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a33      	ldr	r2, [pc, #204]	@ (8007e8c <UART_RxISR_8BIT+0x1b4>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d01f      	beq.n	8007e04 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d018      	beq.n	8007e04 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dda:	e853 3f00 	ldrex	r3, [r3]
 8007dde:	623b      	str	r3, [r7, #32]
   return(result);
 8007de0:	6a3b      	ldr	r3, [r7, #32]
 8007de2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007de6:	663b      	str	r3, [r7, #96]	@ 0x60
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	461a      	mov	r2, r3
 8007dee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007df2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df8:	e841 2300 	strex	r3, r2, [r1]
 8007dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d1e6      	bne.n	8007dd2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d12e      	bne.n	8007e6a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	e853 3f00 	ldrex	r3, [r3]
 8007e1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f023 0310 	bic.w	r3, r3, #16
 8007e26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e30:	61fb      	str	r3, [r7, #28]
 8007e32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e34:	69b9      	ldr	r1, [r7, #24]
 8007e36:	69fa      	ldr	r2, [r7, #28]
 8007e38:	e841 2300 	strex	r3, r2, [r1]
 8007e3c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e6      	bne.n	8007e12 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	69db      	ldr	r3, [r3, #28]
 8007e4a:	f003 0310 	and.w	r3, r3, #16
 8007e4e:	2b10      	cmp	r3, #16
 8007e50:	d103      	bne.n	8007e5a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2210      	movs	r2, #16
 8007e58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7ff f8ac 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e68:	e00b      	b.n	8007e82 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f7fa fb96 	bl	800259c <HAL_UART_RxCpltCallback>
}
 8007e70:	e007      	b.n	8007e82 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	699a      	ldr	r2, [r3, #24]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f042 0208 	orr.w	r2, r2, #8
 8007e80:	619a      	str	r2, [r3, #24]
}
 8007e82:	bf00      	nop
 8007e84:	3770      	adds	r7, #112	@ 0x70
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	40008000 	.word	0x40008000

08007e90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b09c      	sub	sp, #112	@ 0x70
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007e9e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ea8:	2b22      	cmp	r3, #34	@ 0x22
 8007eaa:	f040 80be 	bne.w	800802a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007ebe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007ec2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007ec6:	4013      	ands	r3, r2
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ecc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ed2:	1c9a      	adds	r2, r3, #2
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	b29a      	uxth	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f040 80a1 	bne.w	800803a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f00:	e853 3f00 	ldrex	r3, [r3]
 8007f04:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007f06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f16:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f18:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007f1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f1e:	e841 2300 	strex	r3, r2, [r1]
 8007f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007f24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d1e6      	bne.n	8007ef8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3308      	adds	r3, #8
 8007f30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f34:	e853 3f00 	ldrex	r3, [r3]
 8007f38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	f023 0301 	bic.w	r3, r3, #1
 8007f40:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	3308      	adds	r3, #8
 8007f48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007f4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f52:	e841 2300 	strex	r3, r2, [r1]
 8007f56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1e5      	bne.n	8007f2a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2220      	movs	r2, #32
 8007f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a33      	ldr	r2, [pc, #204]	@ (8008044 <UART_RxISR_16BIT+0x1b4>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d01f      	beq.n	8007fbc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d018      	beq.n	8007fbc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	e853 3f00 	ldrex	r3, [r3]
 8007f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007faa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e6      	bne.n	8007f8a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d12e      	bne.n	8008022 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	e853 3f00 	ldrex	r3, [r3]
 8007fd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	f023 0310 	bic.w	r3, r3, #16
 8007fde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007fe8:	61bb      	str	r3, [r7, #24]
 8007fea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fec:	6979      	ldr	r1, [r7, #20]
 8007fee:	69ba      	ldr	r2, [r7, #24]
 8007ff0:	e841 2300 	strex	r3, r2, [r1]
 8007ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d1e6      	bne.n	8007fca <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	69db      	ldr	r3, [r3, #28]
 8008002:	f003 0310 	and.w	r3, r3, #16
 8008006:	2b10      	cmp	r3, #16
 8008008:	d103      	bne.n	8008012 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2210      	movs	r2, #16
 8008010:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fe ffd0 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008020:	e00b      	b.n	800803a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f7fa faba 	bl	800259c <HAL_UART_RxCpltCallback>
}
 8008028:	e007      	b.n	800803a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	699a      	ldr	r2, [r3, #24]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0208 	orr.w	r2, r2, #8
 8008038:	619a      	str	r2, [r3, #24]
}
 800803a:	bf00      	nop
 800803c:	3770      	adds	r7, #112	@ 0x70
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	40008000 	.word	0x40008000

08008048 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b0ac      	sub	sp, #176	@ 0xb0
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008056:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800807e:	2b22      	cmp	r3, #34	@ 0x22
 8008080:	f040 8183 	bne.w	800838a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800808a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800808e:	e126      	b.n	80082de <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008096:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800809a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800809e:	b2d9      	uxtb	r1, r3
 80080a0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80080a4:	b2da      	uxtb	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080aa:	400a      	ands	r2, r1
 80080ac:	b2d2      	uxtb	r2, r2
 80080ae:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b4:	1c5a      	adds	r2, r3, #1
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	3b01      	subs	r3, #1
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	69db      	ldr	r3, [r3, #28]
 80080d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80080d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080da:	f003 0307 	and.w	r3, r3, #7
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d053      	beq.n	800818a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d011      	beq.n	8008112 <UART_RxISR_8BIT_FIFOEN+0xca>
 80080ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80080f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00b      	beq.n	8008112 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2201      	movs	r2, #1
 8008100:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008108:	f043 0201 	orr.w	r2, r3, #1
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008116:	f003 0302 	and.w	r3, r3, #2
 800811a:	2b00      	cmp	r3, #0
 800811c:	d011      	beq.n	8008142 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800811e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00b      	beq.n	8008142 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2202      	movs	r2, #2
 8008130:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008138:	f043 0204 	orr.w	r2, r3, #4
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008146:	f003 0304 	and.w	r3, r3, #4
 800814a:	2b00      	cmp	r3, #0
 800814c:	d011      	beq.n	8008172 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800814e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00b      	beq.n	8008172 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2204      	movs	r2, #4
 8008160:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008168:	f043 0202 	orr.w	r2, r3, #2
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008178:	2b00      	cmp	r3, #0
 800817a:	d006      	beq.n	800818a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f7fe ff15 	bl	8006fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008190:	b29b      	uxth	r3, r3
 8008192:	2b00      	cmp	r3, #0
 8008194:	f040 80a3 	bne.w	80082de <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081a0:	e853 3f00 	ldrex	r3, [r3]
 80081a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80081a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	461a      	mov	r2, r3
 80081b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80081bc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081be:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80081c0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80081c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d1e4      	bne.n	8008198 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3308      	adds	r3, #8
 80081d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081d8:	e853 3f00 	ldrex	r3, [r3]
 80081dc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80081de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80081f6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80081f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80081fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80081fe:	e841 2300 	strex	r3, r2, [r1]
 8008202:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008204:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1e1      	bne.n	80081ce <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a60      	ldr	r2, [pc, #384]	@ (80083a4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d021      	beq.n	800826c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d01a      	beq.n	800826c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800823e:	e853 3f00 	ldrex	r3, [r3]
 8008242:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008246:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800824a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008258:	657b      	str	r3, [r7, #84]	@ 0x54
 800825a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800825e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e4      	bne.n	8008236 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008270:	2b01      	cmp	r3, #1
 8008272:	d130      	bne.n	80082d6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	f023 0310 	bic.w	r3, r3, #16
 800828e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	461a      	mov	r2, r3
 8008298:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800829c:	643b      	str	r3, [r7, #64]	@ 0x40
 800829e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082a4:	e841 2300 	strex	r3, r2, [r1]
 80082a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1e4      	bne.n	800827a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	69db      	ldr	r3, [r3, #28]
 80082b6:	f003 0310 	and.w	r3, r3, #16
 80082ba:	2b10      	cmp	r3, #16
 80082bc:	d103      	bne.n	80082c6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2210      	movs	r2, #16
 80082c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082cc:	4619      	mov	r1, r3
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f7fe fe76 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80082d4:	e00e      	b.n	80082f4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7fa f960 	bl	800259c <HAL_UART_RxCpltCallback>
        break;
 80082dc:	e00a      	b.n	80082f4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80082de:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d006      	beq.n	80082f4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80082e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082ea:	f003 0320 	and.w	r3, r3, #32
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f47f aece 	bne.w	8008090 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082fa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80082fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008302:	2b00      	cmp	r3, #0
 8008304:	d049      	beq.n	800839a <UART_RxISR_8BIT_FIFOEN+0x352>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800830c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008310:	429a      	cmp	r2, r3
 8008312:	d242      	bcs.n	800839a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	3308      	adds	r3, #8
 800831a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	6a3b      	ldr	r3, [r7, #32]
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	61fb      	str	r3, [r7, #28]
   return(result);
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800832a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3308      	adds	r3, #8
 8008334:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008338:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800833a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800833e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008340:	e841 2300 	strex	r3, r2, [r1]
 8008344:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008348:	2b00      	cmp	r3, #0
 800834a:	d1e3      	bne.n	8008314 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a16      	ldr	r2, [pc, #88]	@ (80083a8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008350:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	e853 3f00 	ldrex	r3, [r3]
 800835e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	f043 0320 	orr.w	r3, r3, #32
 8008366:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	461a      	mov	r2, r3
 8008370:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008374:	61bb      	str	r3, [r7, #24]
 8008376:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008378:	6979      	ldr	r1, [r7, #20]
 800837a:	69ba      	ldr	r2, [r7, #24]
 800837c:	e841 2300 	strex	r3, r2, [r1]
 8008380:	613b      	str	r3, [r7, #16]
   return(result);
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1e4      	bne.n	8008352 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008388:	e007      	b.n	800839a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	699a      	ldr	r2, [r3, #24]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f042 0208 	orr.w	r2, r2, #8
 8008398:	619a      	str	r2, [r3, #24]
}
 800839a:	bf00      	nop
 800839c:	37b0      	adds	r7, #176	@ 0xb0
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	40008000 	.word	0x40008000
 80083a8:	08007cd9 	.word	0x08007cd9

080083ac <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b0ae      	sub	sp, #184	@ 0xb8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80083ba:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	69db      	ldr	r3, [r3, #28]
 80083c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083e2:	2b22      	cmp	r3, #34	@ 0x22
 80083e4:	f040 8187 	bne.w	80086f6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80083ee:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80083f2:	e12a      	b.n	800864a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083fa:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008406:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800840a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800840e:	4013      	ands	r3, r2
 8008410:	b29a      	uxth	r2, r3
 8008412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008416:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800841c:	1c9a      	adds	r2, r3, #2
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b01      	subs	r3, #1
 800842c:	b29a      	uxth	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	69db      	ldr	r3, [r3, #28]
 800843a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800843e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008442:	f003 0307 	and.w	r3, r3, #7
 8008446:	2b00      	cmp	r3, #0
 8008448:	d053      	beq.n	80084f2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800844a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d011      	beq.n	800847a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800845a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800845e:	2b00      	cmp	r3, #0
 8008460:	d00b      	beq.n	800847a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2201      	movs	r2, #1
 8008468:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008470:	f043 0201 	orr.w	r2, r3, #1
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800847a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800847e:	f003 0302 	and.w	r3, r3, #2
 8008482:	2b00      	cmp	r3, #0
 8008484:	d011      	beq.n	80084aa <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008486:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00b      	beq.n	80084aa <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2202      	movs	r2, #2
 8008498:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a0:	f043 0204 	orr.w	r2, r3, #4
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80084ae:	f003 0304 	and.w	r3, r3, #4
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d011      	beq.n	80084da <UART_RxISR_16BIT_FIFOEN+0x12e>
 80084b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00b      	beq.n	80084da <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2204      	movs	r2, #4
 80084c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084d0:	f043 0202 	orr.w	r2, r3, #2
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d006      	beq.n	80084f2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7fe fd61 	bl	8006fac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f040 80a5 	bne.w	800864a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008506:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008508:	e853 3f00 	ldrex	r3, [r3]
 800850c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800850e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008514:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	461a      	mov	r2, r3
 800851e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008522:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008526:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800852a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008534:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e2      	bne.n	8008500 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3308      	adds	r3, #8
 8008540:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800854a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800854c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008550:	f023 0301 	bic.w	r3, r3, #1
 8008554:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	3308      	adds	r3, #8
 800855e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008562:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008564:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008566:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008568:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800856a:	e841 2300 	strex	r3, r2, [r1]
 800856e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1e1      	bne.n	800853a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2220      	movs	r2, #32
 800857a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a60      	ldr	r2, [pc, #384]	@ (8008710 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d021      	beq.n	80085d8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d01a      	beq.n	80085d8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085aa:	e853 3f00 	ldrex	r3, [r3]
 80085ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	461a      	mov	r2, r3
 80085c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80085c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085c6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085cc:	e841 2300 	strex	r3, r2, [r1]
 80085d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d1e4      	bne.n	80085a2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d130      	bne.n	8008642 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ee:	e853 3f00 	ldrex	r3, [r3]
 80085f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f6:	f023 0310 	bic.w	r3, r3, #16
 80085fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008608:	647b      	str	r3, [r7, #68]	@ 0x44
 800860a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800860e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008610:	e841 2300 	strex	r3, r2, [r1]
 8008614:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1e4      	bne.n	80085e6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	f003 0310 	and.w	r3, r3, #16
 8008626:	2b10      	cmp	r3, #16
 8008628:	d103      	bne.n	8008632 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2210      	movs	r2, #16
 8008630:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7fe fcc0 	bl	8006fc0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008640:	e00e      	b.n	8008660 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7f9 ffaa 	bl	800259c <HAL_UART_RxCpltCallback>
        break;
 8008648:	e00a      	b.n	8008660 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800864a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800864e:	2b00      	cmp	r3, #0
 8008650:	d006      	beq.n	8008660 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008652:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008656:	f003 0320 	and.w	r3, r3, #32
 800865a:	2b00      	cmp	r3, #0
 800865c:	f47f aeca 	bne.w	80083f4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008666:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800866a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800866e:	2b00      	cmp	r3, #0
 8008670:	d049      	beq.n	8008706 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008678:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800867c:	429a      	cmp	r2, r3
 800867e:	d242      	bcs.n	8008706 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3308      	adds	r3, #8
 8008686:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868a:	e853 3f00 	ldrex	r3, [r3]
 800868e:	623b      	str	r3, [r7, #32]
   return(result);
 8008690:	6a3b      	ldr	r3, [r7, #32]
 8008692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008696:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3308      	adds	r3, #8
 80086a0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80086a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80086a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e3      	bne.n	8008680 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a16      	ldr	r2, [pc, #88]	@ (8008714 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80086bc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	e853 3f00 	ldrex	r3, [r3]
 80086ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f043 0320 	orr.w	r3, r3, #32
 80086d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086e0:	61fb      	str	r3, [r7, #28]
 80086e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e4:	69b9      	ldr	r1, [r7, #24]
 80086e6:	69fa      	ldr	r2, [r7, #28]
 80086e8:	e841 2300 	strex	r3, r2, [r1]
 80086ec:	617b      	str	r3, [r7, #20]
   return(result);
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d1e4      	bne.n	80086be <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086f4:	e007      	b.n	8008706 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	699a      	ldr	r2, [r3, #24]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f042 0208 	orr.w	r2, r2, #8
 8008704:	619a      	str	r2, [r3, #24]
}
 8008706:	bf00      	nop
 8008708:	37b8      	adds	r7, #184	@ 0xb8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	40008000 	.word	0x40008000
 8008714:	08007e91 	.word	0x08007e91

08008718 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008734:	bf00      	nop
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008762:	2b01      	cmp	r3, #1
 8008764:	d101      	bne.n	800876a <HAL_UARTEx_DisableFifoMode+0x16>
 8008766:	2302      	movs	r3, #2
 8008768:	e027      	b.n	80087ba <HAL_UARTEx_DisableFifoMode+0x66>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2224      	movs	r2, #36	@ 0x24
 8008776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f022 0201 	bic.w	r2, r2, #1
 8008790:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008798:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2220      	movs	r2, #32
 80087ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3714      	adds	r7, #20
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b084      	sub	sp, #16
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d101      	bne.n	80087de <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80087da:	2302      	movs	r3, #2
 80087dc:	e02d      	b.n	800883a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2224      	movs	r2, #36	@ 0x24
 80087ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0201 	bic.w	r2, r2, #1
 8008804:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	430a      	orrs	r2, r1
 8008818:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f850 	bl	80088c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2220      	movs	r2, #32
 800882c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008842:	b580      	push	{r7, lr}
 8008844:	b084      	sub	sp, #16
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
 800884a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008852:	2b01      	cmp	r3, #1
 8008854:	d101      	bne.n	800885a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008856:	2302      	movs	r3, #2
 8008858:	e02d      	b.n	80088b6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2201      	movs	r2, #1
 800885e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2224      	movs	r2, #36	@ 0x24
 8008866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f022 0201 	bic.w	r2, r2, #1
 8008880:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	430a      	orrs	r2, r1
 8008894:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f812 	bl	80088c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2220      	movs	r2, #32
 80088a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
	...

080088c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d108      	bne.n	80088e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80088e0:	e031      	b.n	8008946 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80088e2:	2308      	movs	r3, #8
 80088e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80088e6:	2308      	movs	r3, #8
 80088e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	0e5b      	lsrs	r3, r3, #25
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	f003 0307 	and.w	r3, r3, #7
 80088f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	0f5b      	lsrs	r3, r3, #29
 8008902:	b2db      	uxtb	r3, r3
 8008904:	f003 0307 	and.w	r3, r3, #7
 8008908:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800890a:	7bbb      	ldrb	r3, [r7, #14]
 800890c:	7b3a      	ldrb	r2, [r7, #12]
 800890e:	4911      	ldr	r1, [pc, #68]	@ (8008954 <UARTEx_SetNbDataToProcess+0x94>)
 8008910:	5c8a      	ldrb	r2, [r1, r2]
 8008912:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008916:	7b3a      	ldrb	r2, [r7, #12]
 8008918:	490f      	ldr	r1, [pc, #60]	@ (8008958 <UARTEx_SetNbDataToProcess+0x98>)
 800891a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800891c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008920:	b29a      	uxth	r2, r3
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008928:	7bfb      	ldrb	r3, [r7, #15]
 800892a:	7b7a      	ldrb	r2, [r7, #13]
 800892c:	4909      	ldr	r1, [pc, #36]	@ (8008954 <UARTEx_SetNbDataToProcess+0x94>)
 800892e:	5c8a      	ldrb	r2, [r1, r2]
 8008930:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008934:	7b7a      	ldrb	r2, [r7, #13]
 8008936:	4908      	ldr	r1, [pc, #32]	@ (8008958 <UARTEx_SetNbDataToProcess+0x98>)
 8008938:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800893a:	fb93 f3f2 	sdiv	r3, r3, r2
 800893e:	b29a      	uxth	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008946:	bf00      	nop
 8008948:	3714      	adds	r7, #20
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	0800ba18 	.word	0x0800ba18
 8008958:	0800ba20 	.word	0x0800ba20

0800895c <__cvt>:
 800895c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008960:	ec57 6b10 	vmov	r6, r7, d0
 8008964:	2f00      	cmp	r7, #0
 8008966:	460c      	mov	r4, r1
 8008968:	4619      	mov	r1, r3
 800896a:	463b      	mov	r3, r7
 800896c:	bfbb      	ittet	lt
 800896e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008972:	461f      	movlt	r7, r3
 8008974:	2300      	movge	r3, #0
 8008976:	232d      	movlt	r3, #45	@ 0x2d
 8008978:	700b      	strb	r3, [r1, #0]
 800897a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800897c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008980:	4691      	mov	r9, r2
 8008982:	f023 0820 	bic.w	r8, r3, #32
 8008986:	bfbc      	itt	lt
 8008988:	4632      	movlt	r2, r6
 800898a:	4616      	movlt	r6, r2
 800898c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008990:	d005      	beq.n	800899e <__cvt+0x42>
 8008992:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008996:	d100      	bne.n	800899a <__cvt+0x3e>
 8008998:	3401      	adds	r4, #1
 800899a:	2102      	movs	r1, #2
 800899c:	e000      	b.n	80089a0 <__cvt+0x44>
 800899e:	2103      	movs	r1, #3
 80089a0:	ab03      	add	r3, sp, #12
 80089a2:	9301      	str	r3, [sp, #4]
 80089a4:	ab02      	add	r3, sp, #8
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	ec47 6b10 	vmov	d0, r6, r7
 80089ac:	4653      	mov	r3, sl
 80089ae:	4622      	mov	r2, r4
 80089b0:	f000 ff3e 	bl	8009830 <_dtoa_r>
 80089b4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80089b8:	4605      	mov	r5, r0
 80089ba:	d119      	bne.n	80089f0 <__cvt+0x94>
 80089bc:	f019 0f01 	tst.w	r9, #1
 80089c0:	d00e      	beq.n	80089e0 <__cvt+0x84>
 80089c2:	eb00 0904 	add.w	r9, r0, r4
 80089c6:	2200      	movs	r2, #0
 80089c8:	2300      	movs	r3, #0
 80089ca:	4630      	mov	r0, r6
 80089cc:	4639      	mov	r1, r7
 80089ce:	f7f8 f8a3 	bl	8000b18 <__aeabi_dcmpeq>
 80089d2:	b108      	cbz	r0, 80089d8 <__cvt+0x7c>
 80089d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80089d8:	2230      	movs	r2, #48	@ 0x30
 80089da:	9b03      	ldr	r3, [sp, #12]
 80089dc:	454b      	cmp	r3, r9
 80089de:	d31e      	bcc.n	8008a1e <__cvt+0xc2>
 80089e0:	9b03      	ldr	r3, [sp, #12]
 80089e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089e4:	1b5b      	subs	r3, r3, r5
 80089e6:	4628      	mov	r0, r5
 80089e8:	6013      	str	r3, [r2, #0]
 80089ea:	b004      	add	sp, #16
 80089ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80089f4:	eb00 0904 	add.w	r9, r0, r4
 80089f8:	d1e5      	bne.n	80089c6 <__cvt+0x6a>
 80089fa:	7803      	ldrb	r3, [r0, #0]
 80089fc:	2b30      	cmp	r3, #48	@ 0x30
 80089fe:	d10a      	bne.n	8008a16 <__cvt+0xba>
 8008a00:	2200      	movs	r2, #0
 8008a02:	2300      	movs	r3, #0
 8008a04:	4630      	mov	r0, r6
 8008a06:	4639      	mov	r1, r7
 8008a08:	f7f8 f886 	bl	8000b18 <__aeabi_dcmpeq>
 8008a0c:	b918      	cbnz	r0, 8008a16 <__cvt+0xba>
 8008a0e:	f1c4 0401 	rsb	r4, r4, #1
 8008a12:	f8ca 4000 	str.w	r4, [sl]
 8008a16:	f8da 3000 	ldr.w	r3, [sl]
 8008a1a:	4499      	add	r9, r3
 8008a1c:	e7d3      	b.n	80089c6 <__cvt+0x6a>
 8008a1e:	1c59      	adds	r1, r3, #1
 8008a20:	9103      	str	r1, [sp, #12]
 8008a22:	701a      	strb	r2, [r3, #0]
 8008a24:	e7d9      	b.n	80089da <__cvt+0x7e>

08008a26 <__exponent>:
 8008a26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a28:	2900      	cmp	r1, #0
 8008a2a:	bfba      	itte	lt
 8008a2c:	4249      	neglt	r1, r1
 8008a2e:	232d      	movlt	r3, #45	@ 0x2d
 8008a30:	232b      	movge	r3, #43	@ 0x2b
 8008a32:	2909      	cmp	r1, #9
 8008a34:	7002      	strb	r2, [r0, #0]
 8008a36:	7043      	strb	r3, [r0, #1]
 8008a38:	dd29      	ble.n	8008a8e <__exponent+0x68>
 8008a3a:	f10d 0307 	add.w	r3, sp, #7
 8008a3e:	461d      	mov	r5, r3
 8008a40:	270a      	movs	r7, #10
 8008a42:	461a      	mov	r2, r3
 8008a44:	fbb1 f6f7 	udiv	r6, r1, r7
 8008a48:	fb07 1416 	mls	r4, r7, r6, r1
 8008a4c:	3430      	adds	r4, #48	@ 0x30
 8008a4e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008a52:	460c      	mov	r4, r1
 8008a54:	2c63      	cmp	r4, #99	@ 0x63
 8008a56:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	dcf1      	bgt.n	8008a42 <__exponent+0x1c>
 8008a5e:	3130      	adds	r1, #48	@ 0x30
 8008a60:	1e94      	subs	r4, r2, #2
 8008a62:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008a66:	1c41      	adds	r1, r0, #1
 8008a68:	4623      	mov	r3, r4
 8008a6a:	42ab      	cmp	r3, r5
 8008a6c:	d30a      	bcc.n	8008a84 <__exponent+0x5e>
 8008a6e:	f10d 0309 	add.w	r3, sp, #9
 8008a72:	1a9b      	subs	r3, r3, r2
 8008a74:	42ac      	cmp	r4, r5
 8008a76:	bf88      	it	hi
 8008a78:	2300      	movhi	r3, #0
 8008a7a:	3302      	adds	r3, #2
 8008a7c:	4403      	add	r3, r0
 8008a7e:	1a18      	subs	r0, r3, r0
 8008a80:	b003      	add	sp, #12
 8008a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a84:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008a88:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008a8c:	e7ed      	b.n	8008a6a <__exponent+0x44>
 8008a8e:	2330      	movs	r3, #48	@ 0x30
 8008a90:	3130      	adds	r1, #48	@ 0x30
 8008a92:	7083      	strb	r3, [r0, #2]
 8008a94:	70c1      	strb	r1, [r0, #3]
 8008a96:	1d03      	adds	r3, r0, #4
 8008a98:	e7f1      	b.n	8008a7e <__exponent+0x58>
	...

08008a9c <_printf_float>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	b08d      	sub	sp, #52	@ 0x34
 8008aa2:	460c      	mov	r4, r1
 8008aa4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008aa8:	4616      	mov	r6, r2
 8008aaa:	461f      	mov	r7, r3
 8008aac:	4605      	mov	r5, r0
 8008aae:	f000 fdbf 	bl	8009630 <_localeconv_r>
 8008ab2:	6803      	ldr	r3, [r0, #0]
 8008ab4:	9304      	str	r3, [sp, #16]
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7f7 fc02 	bl	80002c0 <strlen>
 8008abc:	2300      	movs	r3, #0
 8008abe:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ac0:	f8d8 3000 	ldr.w	r3, [r8]
 8008ac4:	9005      	str	r0, [sp, #20]
 8008ac6:	3307      	adds	r3, #7
 8008ac8:	f023 0307 	bic.w	r3, r3, #7
 8008acc:	f103 0208 	add.w	r2, r3, #8
 8008ad0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ad4:	f8d4 b000 	ldr.w	fp, [r4]
 8008ad8:	f8c8 2000 	str.w	r2, [r8]
 8008adc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ae0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008ae4:	9307      	str	r3, [sp, #28]
 8008ae6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008aea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008aee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008af2:	4b9c      	ldr	r3, [pc, #624]	@ (8008d64 <_printf_float+0x2c8>)
 8008af4:	f04f 32ff 	mov.w	r2, #4294967295
 8008af8:	f7f8 f840 	bl	8000b7c <__aeabi_dcmpun>
 8008afc:	bb70      	cbnz	r0, 8008b5c <_printf_float+0xc0>
 8008afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b02:	4b98      	ldr	r3, [pc, #608]	@ (8008d64 <_printf_float+0x2c8>)
 8008b04:	f04f 32ff 	mov.w	r2, #4294967295
 8008b08:	f7f8 f81a 	bl	8000b40 <__aeabi_dcmple>
 8008b0c:	bb30      	cbnz	r0, 8008b5c <_printf_float+0xc0>
 8008b0e:	2200      	movs	r2, #0
 8008b10:	2300      	movs	r3, #0
 8008b12:	4640      	mov	r0, r8
 8008b14:	4649      	mov	r1, r9
 8008b16:	f7f8 f809 	bl	8000b2c <__aeabi_dcmplt>
 8008b1a:	b110      	cbz	r0, 8008b22 <_printf_float+0x86>
 8008b1c:	232d      	movs	r3, #45	@ 0x2d
 8008b1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b22:	4a91      	ldr	r2, [pc, #580]	@ (8008d68 <_printf_float+0x2cc>)
 8008b24:	4b91      	ldr	r3, [pc, #580]	@ (8008d6c <_printf_float+0x2d0>)
 8008b26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008b2a:	bf94      	ite	ls
 8008b2c:	4690      	movls	r8, r2
 8008b2e:	4698      	movhi	r8, r3
 8008b30:	2303      	movs	r3, #3
 8008b32:	6123      	str	r3, [r4, #16]
 8008b34:	f02b 0304 	bic.w	r3, fp, #4
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	f04f 0900 	mov.w	r9, #0
 8008b3e:	9700      	str	r7, [sp, #0]
 8008b40:	4633      	mov	r3, r6
 8008b42:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008b44:	4621      	mov	r1, r4
 8008b46:	4628      	mov	r0, r5
 8008b48:	f000 f9d2 	bl	8008ef0 <_printf_common>
 8008b4c:	3001      	adds	r0, #1
 8008b4e:	f040 808d 	bne.w	8008c6c <_printf_float+0x1d0>
 8008b52:	f04f 30ff 	mov.w	r0, #4294967295
 8008b56:	b00d      	add	sp, #52	@ 0x34
 8008b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b5c:	4642      	mov	r2, r8
 8008b5e:	464b      	mov	r3, r9
 8008b60:	4640      	mov	r0, r8
 8008b62:	4649      	mov	r1, r9
 8008b64:	f7f8 f80a 	bl	8000b7c <__aeabi_dcmpun>
 8008b68:	b140      	cbz	r0, 8008b7c <_printf_float+0xe0>
 8008b6a:	464b      	mov	r3, r9
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	bfbc      	itt	lt
 8008b70:	232d      	movlt	r3, #45	@ 0x2d
 8008b72:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008b76:	4a7e      	ldr	r2, [pc, #504]	@ (8008d70 <_printf_float+0x2d4>)
 8008b78:	4b7e      	ldr	r3, [pc, #504]	@ (8008d74 <_printf_float+0x2d8>)
 8008b7a:	e7d4      	b.n	8008b26 <_printf_float+0x8a>
 8008b7c:	6863      	ldr	r3, [r4, #4]
 8008b7e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008b82:	9206      	str	r2, [sp, #24]
 8008b84:	1c5a      	adds	r2, r3, #1
 8008b86:	d13b      	bne.n	8008c00 <_printf_float+0x164>
 8008b88:	2306      	movs	r3, #6
 8008b8a:	6063      	str	r3, [r4, #4]
 8008b8c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008b90:	2300      	movs	r3, #0
 8008b92:	6022      	str	r2, [r4, #0]
 8008b94:	9303      	str	r3, [sp, #12]
 8008b96:	ab0a      	add	r3, sp, #40	@ 0x28
 8008b98:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008b9c:	ab09      	add	r3, sp, #36	@ 0x24
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	6861      	ldr	r1, [r4, #4]
 8008ba2:	ec49 8b10 	vmov	d0, r8, r9
 8008ba6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008baa:	4628      	mov	r0, r5
 8008bac:	f7ff fed6 	bl	800895c <__cvt>
 8008bb0:	9b06      	ldr	r3, [sp, #24]
 8008bb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bb4:	2b47      	cmp	r3, #71	@ 0x47
 8008bb6:	4680      	mov	r8, r0
 8008bb8:	d129      	bne.n	8008c0e <_printf_float+0x172>
 8008bba:	1cc8      	adds	r0, r1, #3
 8008bbc:	db02      	blt.n	8008bc4 <_printf_float+0x128>
 8008bbe:	6863      	ldr	r3, [r4, #4]
 8008bc0:	4299      	cmp	r1, r3
 8008bc2:	dd41      	ble.n	8008c48 <_printf_float+0x1ac>
 8008bc4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008bc8:	fa5f fa8a 	uxtb.w	sl, sl
 8008bcc:	3901      	subs	r1, #1
 8008bce:	4652      	mov	r2, sl
 8008bd0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008bd4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008bd6:	f7ff ff26 	bl	8008a26 <__exponent>
 8008bda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bdc:	1813      	adds	r3, r2, r0
 8008bde:	2a01      	cmp	r2, #1
 8008be0:	4681      	mov	r9, r0
 8008be2:	6123      	str	r3, [r4, #16]
 8008be4:	dc02      	bgt.n	8008bec <_printf_float+0x150>
 8008be6:	6822      	ldr	r2, [r4, #0]
 8008be8:	07d2      	lsls	r2, r2, #31
 8008bea:	d501      	bpl.n	8008bf0 <_printf_float+0x154>
 8008bec:	3301      	adds	r3, #1
 8008bee:	6123      	str	r3, [r4, #16]
 8008bf0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d0a2      	beq.n	8008b3e <_printf_float+0xa2>
 8008bf8:	232d      	movs	r3, #45	@ 0x2d
 8008bfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bfe:	e79e      	b.n	8008b3e <_printf_float+0xa2>
 8008c00:	9a06      	ldr	r2, [sp, #24]
 8008c02:	2a47      	cmp	r2, #71	@ 0x47
 8008c04:	d1c2      	bne.n	8008b8c <_printf_float+0xf0>
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1c0      	bne.n	8008b8c <_printf_float+0xf0>
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e7bd      	b.n	8008b8a <_printf_float+0xee>
 8008c0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c12:	d9db      	bls.n	8008bcc <_printf_float+0x130>
 8008c14:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008c18:	d118      	bne.n	8008c4c <_printf_float+0x1b0>
 8008c1a:	2900      	cmp	r1, #0
 8008c1c:	6863      	ldr	r3, [r4, #4]
 8008c1e:	dd0b      	ble.n	8008c38 <_printf_float+0x19c>
 8008c20:	6121      	str	r1, [r4, #16]
 8008c22:	b913      	cbnz	r3, 8008c2a <_printf_float+0x18e>
 8008c24:	6822      	ldr	r2, [r4, #0]
 8008c26:	07d0      	lsls	r0, r2, #31
 8008c28:	d502      	bpl.n	8008c30 <_printf_float+0x194>
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	440b      	add	r3, r1
 8008c2e:	6123      	str	r3, [r4, #16]
 8008c30:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008c32:	f04f 0900 	mov.w	r9, #0
 8008c36:	e7db      	b.n	8008bf0 <_printf_float+0x154>
 8008c38:	b913      	cbnz	r3, 8008c40 <_printf_float+0x1a4>
 8008c3a:	6822      	ldr	r2, [r4, #0]
 8008c3c:	07d2      	lsls	r2, r2, #31
 8008c3e:	d501      	bpl.n	8008c44 <_printf_float+0x1a8>
 8008c40:	3302      	adds	r3, #2
 8008c42:	e7f4      	b.n	8008c2e <_printf_float+0x192>
 8008c44:	2301      	movs	r3, #1
 8008c46:	e7f2      	b.n	8008c2e <_printf_float+0x192>
 8008c48:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c4e:	4299      	cmp	r1, r3
 8008c50:	db05      	blt.n	8008c5e <_printf_float+0x1c2>
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	6121      	str	r1, [r4, #16]
 8008c56:	07d8      	lsls	r0, r3, #31
 8008c58:	d5ea      	bpl.n	8008c30 <_printf_float+0x194>
 8008c5a:	1c4b      	adds	r3, r1, #1
 8008c5c:	e7e7      	b.n	8008c2e <_printf_float+0x192>
 8008c5e:	2900      	cmp	r1, #0
 8008c60:	bfd4      	ite	le
 8008c62:	f1c1 0202 	rsble	r2, r1, #2
 8008c66:	2201      	movgt	r2, #1
 8008c68:	4413      	add	r3, r2
 8008c6a:	e7e0      	b.n	8008c2e <_printf_float+0x192>
 8008c6c:	6823      	ldr	r3, [r4, #0]
 8008c6e:	055a      	lsls	r2, r3, #21
 8008c70:	d407      	bmi.n	8008c82 <_printf_float+0x1e6>
 8008c72:	6923      	ldr	r3, [r4, #16]
 8008c74:	4642      	mov	r2, r8
 8008c76:	4631      	mov	r1, r6
 8008c78:	4628      	mov	r0, r5
 8008c7a:	47b8      	blx	r7
 8008c7c:	3001      	adds	r0, #1
 8008c7e:	d12b      	bne.n	8008cd8 <_printf_float+0x23c>
 8008c80:	e767      	b.n	8008b52 <_printf_float+0xb6>
 8008c82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c86:	f240 80dd 	bls.w	8008e44 <_printf_float+0x3a8>
 8008c8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c8e:	2200      	movs	r2, #0
 8008c90:	2300      	movs	r3, #0
 8008c92:	f7f7 ff41 	bl	8000b18 <__aeabi_dcmpeq>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d033      	beq.n	8008d02 <_printf_float+0x266>
 8008c9a:	4a37      	ldr	r2, [pc, #220]	@ (8008d78 <_printf_float+0x2dc>)
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	4631      	mov	r1, r6
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	47b8      	blx	r7
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	f43f af54 	beq.w	8008b52 <_printf_float+0xb6>
 8008caa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008cae:	4543      	cmp	r3, r8
 8008cb0:	db02      	blt.n	8008cb8 <_printf_float+0x21c>
 8008cb2:	6823      	ldr	r3, [r4, #0]
 8008cb4:	07d8      	lsls	r0, r3, #31
 8008cb6:	d50f      	bpl.n	8008cd8 <_printf_float+0x23c>
 8008cb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cbc:	4631      	mov	r1, r6
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	47b8      	blx	r7
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	f43f af45 	beq.w	8008b52 <_printf_float+0xb6>
 8008cc8:	f04f 0900 	mov.w	r9, #0
 8008ccc:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cd0:	f104 0a1a 	add.w	sl, r4, #26
 8008cd4:	45c8      	cmp	r8, r9
 8008cd6:	dc09      	bgt.n	8008cec <_printf_float+0x250>
 8008cd8:	6823      	ldr	r3, [r4, #0]
 8008cda:	079b      	lsls	r3, r3, #30
 8008cdc:	f100 8103 	bmi.w	8008ee6 <_printf_float+0x44a>
 8008ce0:	68e0      	ldr	r0, [r4, #12]
 8008ce2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ce4:	4298      	cmp	r0, r3
 8008ce6:	bfb8      	it	lt
 8008ce8:	4618      	movlt	r0, r3
 8008cea:	e734      	b.n	8008b56 <_printf_float+0xba>
 8008cec:	2301      	movs	r3, #1
 8008cee:	4652      	mov	r2, sl
 8008cf0:	4631      	mov	r1, r6
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	47b8      	blx	r7
 8008cf6:	3001      	adds	r0, #1
 8008cf8:	f43f af2b 	beq.w	8008b52 <_printf_float+0xb6>
 8008cfc:	f109 0901 	add.w	r9, r9, #1
 8008d00:	e7e8      	b.n	8008cd4 <_printf_float+0x238>
 8008d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	dc39      	bgt.n	8008d7c <_printf_float+0x2e0>
 8008d08:	4a1b      	ldr	r2, [pc, #108]	@ (8008d78 <_printf_float+0x2dc>)
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	4631      	mov	r1, r6
 8008d0e:	4628      	mov	r0, r5
 8008d10:	47b8      	blx	r7
 8008d12:	3001      	adds	r0, #1
 8008d14:	f43f af1d 	beq.w	8008b52 <_printf_float+0xb6>
 8008d18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008d1c:	ea59 0303 	orrs.w	r3, r9, r3
 8008d20:	d102      	bne.n	8008d28 <_printf_float+0x28c>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	07d9      	lsls	r1, r3, #31
 8008d26:	d5d7      	bpl.n	8008cd8 <_printf_float+0x23c>
 8008d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d2c:	4631      	mov	r1, r6
 8008d2e:	4628      	mov	r0, r5
 8008d30:	47b8      	blx	r7
 8008d32:	3001      	adds	r0, #1
 8008d34:	f43f af0d 	beq.w	8008b52 <_printf_float+0xb6>
 8008d38:	f04f 0a00 	mov.w	sl, #0
 8008d3c:	f104 0b1a 	add.w	fp, r4, #26
 8008d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d42:	425b      	negs	r3, r3
 8008d44:	4553      	cmp	r3, sl
 8008d46:	dc01      	bgt.n	8008d4c <_printf_float+0x2b0>
 8008d48:	464b      	mov	r3, r9
 8008d4a:	e793      	b.n	8008c74 <_printf_float+0x1d8>
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	465a      	mov	r2, fp
 8008d50:	4631      	mov	r1, r6
 8008d52:	4628      	mov	r0, r5
 8008d54:	47b8      	blx	r7
 8008d56:	3001      	adds	r0, #1
 8008d58:	f43f aefb 	beq.w	8008b52 <_printf_float+0xb6>
 8008d5c:	f10a 0a01 	add.w	sl, sl, #1
 8008d60:	e7ee      	b.n	8008d40 <_printf_float+0x2a4>
 8008d62:	bf00      	nop
 8008d64:	7fefffff 	.word	0x7fefffff
 8008d68:	0800ba28 	.word	0x0800ba28
 8008d6c:	0800ba2c 	.word	0x0800ba2c
 8008d70:	0800ba30 	.word	0x0800ba30
 8008d74:	0800ba34 	.word	0x0800ba34
 8008d78:	0800ba38 	.word	0x0800ba38
 8008d7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008d7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008d82:	4553      	cmp	r3, sl
 8008d84:	bfa8      	it	ge
 8008d86:	4653      	movge	r3, sl
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	4699      	mov	r9, r3
 8008d8c:	dc36      	bgt.n	8008dfc <_printf_float+0x360>
 8008d8e:	f04f 0b00 	mov.w	fp, #0
 8008d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d96:	f104 021a 	add.w	r2, r4, #26
 8008d9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008d9c:	9306      	str	r3, [sp, #24]
 8008d9e:	eba3 0309 	sub.w	r3, r3, r9
 8008da2:	455b      	cmp	r3, fp
 8008da4:	dc31      	bgt.n	8008e0a <_printf_float+0x36e>
 8008da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da8:	459a      	cmp	sl, r3
 8008daa:	dc3a      	bgt.n	8008e22 <_printf_float+0x386>
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	07da      	lsls	r2, r3, #31
 8008db0:	d437      	bmi.n	8008e22 <_printf_float+0x386>
 8008db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008db4:	ebaa 0903 	sub.w	r9, sl, r3
 8008db8:	9b06      	ldr	r3, [sp, #24]
 8008dba:	ebaa 0303 	sub.w	r3, sl, r3
 8008dbe:	4599      	cmp	r9, r3
 8008dc0:	bfa8      	it	ge
 8008dc2:	4699      	movge	r9, r3
 8008dc4:	f1b9 0f00 	cmp.w	r9, #0
 8008dc8:	dc33      	bgt.n	8008e32 <_printf_float+0x396>
 8008dca:	f04f 0800 	mov.w	r8, #0
 8008dce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dd2:	f104 0b1a 	add.w	fp, r4, #26
 8008dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd8:	ebaa 0303 	sub.w	r3, sl, r3
 8008ddc:	eba3 0309 	sub.w	r3, r3, r9
 8008de0:	4543      	cmp	r3, r8
 8008de2:	f77f af79 	ble.w	8008cd8 <_printf_float+0x23c>
 8008de6:	2301      	movs	r3, #1
 8008de8:	465a      	mov	r2, fp
 8008dea:	4631      	mov	r1, r6
 8008dec:	4628      	mov	r0, r5
 8008dee:	47b8      	blx	r7
 8008df0:	3001      	adds	r0, #1
 8008df2:	f43f aeae 	beq.w	8008b52 <_printf_float+0xb6>
 8008df6:	f108 0801 	add.w	r8, r8, #1
 8008dfa:	e7ec      	b.n	8008dd6 <_printf_float+0x33a>
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	4631      	mov	r1, r6
 8008e00:	4628      	mov	r0, r5
 8008e02:	47b8      	blx	r7
 8008e04:	3001      	adds	r0, #1
 8008e06:	d1c2      	bne.n	8008d8e <_printf_float+0x2f2>
 8008e08:	e6a3      	b.n	8008b52 <_printf_float+0xb6>
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	4631      	mov	r1, r6
 8008e0e:	4628      	mov	r0, r5
 8008e10:	9206      	str	r2, [sp, #24]
 8008e12:	47b8      	blx	r7
 8008e14:	3001      	adds	r0, #1
 8008e16:	f43f ae9c 	beq.w	8008b52 <_printf_float+0xb6>
 8008e1a:	9a06      	ldr	r2, [sp, #24]
 8008e1c:	f10b 0b01 	add.w	fp, fp, #1
 8008e20:	e7bb      	b.n	8008d9a <_printf_float+0x2fe>
 8008e22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d1c0      	bne.n	8008db2 <_printf_float+0x316>
 8008e30:	e68f      	b.n	8008b52 <_printf_float+0xb6>
 8008e32:	9a06      	ldr	r2, [sp, #24]
 8008e34:	464b      	mov	r3, r9
 8008e36:	4442      	add	r2, r8
 8008e38:	4631      	mov	r1, r6
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	47b8      	blx	r7
 8008e3e:	3001      	adds	r0, #1
 8008e40:	d1c3      	bne.n	8008dca <_printf_float+0x32e>
 8008e42:	e686      	b.n	8008b52 <_printf_float+0xb6>
 8008e44:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e48:	f1ba 0f01 	cmp.w	sl, #1
 8008e4c:	dc01      	bgt.n	8008e52 <_printf_float+0x3b6>
 8008e4e:	07db      	lsls	r3, r3, #31
 8008e50:	d536      	bpl.n	8008ec0 <_printf_float+0x424>
 8008e52:	2301      	movs	r3, #1
 8008e54:	4642      	mov	r2, r8
 8008e56:	4631      	mov	r1, r6
 8008e58:	4628      	mov	r0, r5
 8008e5a:	47b8      	blx	r7
 8008e5c:	3001      	adds	r0, #1
 8008e5e:	f43f ae78 	beq.w	8008b52 <_printf_float+0xb6>
 8008e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e66:	4631      	mov	r1, r6
 8008e68:	4628      	mov	r0, r5
 8008e6a:	47b8      	blx	r7
 8008e6c:	3001      	adds	r0, #1
 8008e6e:	f43f ae70 	beq.w	8008b52 <_printf_float+0xb6>
 8008e72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e76:	2200      	movs	r2, #0
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e7e:	f7f7 fe4b 	bl	8000b18 <__aeabi_dcmpeq>
 8008e82:	b9c0      	cbnz	r0, 8008eb6 <_printf_float+0x41a>
 8008e84:	4653      	mov	r3, sl
 8008e86:	f108 0201 	add.w	r2, r8, #1
 8008e8a:	4631      	mov	r1, r6
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	47b8      	blx	r7
 8008e90:	3001      	adds	r0, #1
 8008e92:	d10c      	bne.n	8008eae <_printf_float+0x412>
 8008e94:	e65d      	b.n	8008b52 <_printf_float+0xb6>
 8008e96:	2301      	movs	r3, #1
 8008e98:	465a      	mov	r2, fp
 8008e9a:	4631      	mov	r1, r6
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	47b8      	blx	r7
 8008ea0:	3001      	adds	r0, #1
 8008ea2:	f43f ae56 	beq.w	8008b52 <_printf_float+0xb6>
 8008ea6:	f108 0801 	add.w	r8, r8, #1
 8008eaa:	45d0      	cmp	r8, sl
 8008eac:	dbf3      	blt.n	8008e96 <_printf_float+0x3fa>
 8008eae:	464b      	mov	r3, r9
 8008eb0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008eb4:	e6df      	b.n	8008c76 <_printf_float+0x1da>
 8008eb6:	f04f 0800 	mov.w	r8, #0
 8008eba:	f104 0b1a 	add.w	fp, r4, #26
 8008ebe:	e7f4      	b.n	8008eaa <_printf_float+0x40e>
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	4642      	mov	r2, r8
 8008ec4:	e7e1      	b.n	8008e8a <_printf_float+0x3ee>
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	464a      	mov	r2, r9
 8008eca:	4631      	mov	r1, r6
 8008ecc:	4628      	mov	r0, r5
 8008ece:	47b8      	blx	r7
 8008ed0:	3001      	adds	r0, #1
 8008ed2:	f43f ae3e 	beq.w	8008b52 <_printf_float+0xb6>
 8008ed6:	f108 0801 	add.w	r8, r8, #1
 8008eda:	68e3      	ldr	r3, [r4, #12]
 8008edc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ede:	1a5b      	subs	r3, r3, r1
 8008ee0:	4543      	cmp	r3, r8
 8008ee2:	dcf0      	bgt.n	8008ec6 <_printf_float+0x42a>
 8008ee4:	e6fc      	b.n	8008ce0 <_printf_float+0x244>
 8008ee6:	f04f 0800 	mov.w	r8, #0
 8008eea:	f104 0919 	add.w	r9, r4, #25
 8008eee:	e7f4      	b.n	8008eda <_printf_float+0x43e>

08008ef0 <_printf_common>:
 8008ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef4:	4616      	mov	r6, r2
 8008ef6:	4698      	mov	r8, r3
 8008ef8:	688a      	ldr	r2, [r1, #8]
 8008efa:	690b      	ldr	r3, [r1, #16]
 8008efc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f00:	4293      	cmp	r3, r2
 8008f02:	bfb8      	it	lt
 8008f04:	4613      	movlt	r3, r2
 8008f06:	6033      	str	r3, [r6, #0]
 8008f08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	b10a      	cbz	r2, 8008f16 <_printf_common+0x26>
 8008f12:	3301      	adds	r3, #1
 8008f14:	6033      	str	r3, [r6, #0]
 8008f16:	6823      	ldr	r3, [r4, #0]
 8008f18:	0699      	lsls	r1, r3, #26
 8008f1a:	bf42      	ittt	mi
 8008f1c:	6833      	ldrmi	r3, [r6, #0]
 8008f1e:	3302      	addmi	r3, #2
 8008f20:	6033      	strmi	r3, [r6, #0]
 8008f22:	6825      	ldr	r5, [r4, #0]
 8008f24:	f015 0506 	ands.w	r5, r5, #6
 8008f28:	d106      	bne.n	8008f38 <_printf_common+0x48>
 8008f2a:	f104 0a19 	add.w	sl, r4, #25
 8008f2e:	68e3      	ldr	r3, [r4, #12]
 8008f30:	6832      	ldr	r2, [r6, #0]
 8008f32:	1a9b      	subs	r3, r3, r2
 8008f34:	42ab      	cmp	r3, r5
 8008f36:	dc26      	bgt.n	8008f86 <_printf_common+0x96>
 8008f38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f3c:	6822      	ldr	r2, [r4, #0]
 8008f3e:	3b00      	subs	r3, #0
 8008f40:	bf18      	it	ne
 8008f42:	2301      	movne	r3, #1
 8008f44:	0692      	lsls	r2, r2, #26
 8008f46:	d42b      	bmi.n	8008fa0 <_printf_common+0xb0>
 8008f48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f4c:	4641      	mov	r1, r8
 8008f4e:	4638      	mov	r0, r7
 8008f50:	47c8      	blx	r9
 8008f52:	3001      	adds	r0, #1
 8008f54:	d01e      	beq.n	8008f94 <_printf_common+0xa4>
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	6922      	ldr	r2, [r4, #16]
 8008f5a:	f003 0306 	and.w	r3, r3, #6
 8008f5e:	2b04      	cmp	r3, #4
 8008f60:	bf02      	ittt	eq
 8008f62:	68e5      	ldreq	r5, [r4, #12]
 8008f64:	6833      	ldreq	r3, [r6, #0]
 8008f66:	1aed      	subeq	r5, r5, r3
 8008f68:	68a3      	ldr	r3, [r4, #8]
 8008f6a:	bf0c      	ite	eq
 8008f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f70:	2500      	movne	r5, #0
 8008f72:	4293      	cmp	r3, r2
 8008f74:	bfc4      	itt	gt
 8008f76:	1a9b      	subgt	r3, r3, r2
 8008f78:	18ed      	addgt	r5, r5, r3
 8008f7a:	2600      	movs	r6, #0
 8008f7c:	341a      	adds	r4, #26
 8008f7e:	42b5      	cmp	r5, r6
 8008f80:	d11a      	bne.n	8008fb8 <_printf_common+0xc8>
 8008f82:	2000      	movs	r0, #0
 8008f84:	e008      	b.n	8008f98 <_printf_common+0xa8>
 8008f86:	2301      	movs	r3, #1
 8008f88:	4652      	mov	r2, sl
 8008f8a:	4641      	mov	r1, r8
 8008f8c:	4638      	mov	r0, r7
 8008f8e:	47c8      	blx	r9
 8008f90:	3001      	adds	r0, #1
 8008f92:	d103      	bne.n	8008f9c <_printf_common+0xac>
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295
 8008f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9c:	3501      	adds	r5, #1
 8008f9e:	e7c6      	b.n	8008f2e <_printf_common+0x3e>
 8008fa0:	18e1      	adds	r1, r4, r3
 8008fa2:	1c5a      	adds	r2, r3, #1
 8008fa4:	2030      	movs	r0, #48	@ 0x30
 8008fa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008faa:	4422      	add	r2, r4
 8008fac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008fb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008fb4:	3302      	adds	r3, #2
 8008fb6:	e7c7      	b.n	8008f48 <_printf_common+0x58>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	4622      	mov	r2, r4
 8008fbc:	4641      	mov	r1, r8
 8008fbe:	4638      	mov	r0, r7
 8008fc0:	47c8      	blx	r9
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	d0e6      	beq.n	8008f94 <_printf_common+0xa4>
 8008fc6:	3601      	adds	r6, #1
 8008fc8:	e7d9      	b.n	8008f7e <_printf_common+0x8e>
	...

08008fcc <_printf_i>:
 8008fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd0:	7e0f      	ldrb	r7, [r1, #24]
 8008fd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008fd4:	2f78      	cmp	r7, #120	@ 0x78
 8008fd6:	4691      	mov	r9, r2
 8008fd8:	4680      	mov	r8, r0
 8008fda:	460c      	mov	r4, r1
 8008fdc:	469a      	mov	sl, r3
 8008fde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008fe2:	d807      	bhi.n	8008ff4 <_printf_i+0x28>
 8008fe4:	2f62      	cmp	r7, #98	@ 0x62
 8008fe6:	d80a      	bhi.n	8008ffe <_printf_i+0x32>
 8008fe8:	2f00      	cmp	r7, #0
 8008fea:	f000 80d2 	beq.w	8009192 <_printf_i+0x1c6>
 8008fee:	2f58      	cmp	r7, #88	@ 0x58
 8008ff0:	f000 80b9 	beq.w	8009166 <_printf_i+0x19a>
 8008ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ff8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ffc:	e03a      	b.n	8009074 <_printf_i+0xa8>
 8008ffe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009002:	2b15      	cmp	r3, #21
 8009004:	d8f6      	bhi.n	8008ff4 <_printf_i+0x28>
 8009006:	a101      	add	r1, pc, #4	@ (adr r1, 800900c <_printf_i+0x40>)
 8009008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800900c:	08009065 	.word	0x08009065
 8009010:	08009079 	.word	0x08009079
 8009014:	08008ff5 	.word	0x08008ff5
 8009018:	08008ff5 	.word	0x08008ff5
 800901c:	08008ff5 	.word	0x08008ff5
 8009020:	08008ff5 	.word	0x08008ff5
 8009024:	08009079 	.word	0x08009079
 8009028:	08008ff5 	.word	0x08008ff5
 800902c:	08008ff5 	.word	0x08008ff5
 8009030:	08008ff5 	.word	0x08008ff5
 8009034:	08008ff5 	.word	0x08008ff5
 8009038:	08009179 	.word	0x08009179
 800903c:	080090a3 	.word	0x080090a3
 8009040:	08009133 	.word	0x08009133
 8009044:	08008ff5 	.word	0x08008ff5
 8009048:	08008ff5 	.word	0x08008ff5
 800904c:	0800919b 	.word	0x0800919b
 8009050:	08008ff5 	.word	0x08008ff5
 8009054:	080090a3 	.word	0x080090a3
 8009058:	08008ff5 	.word	0x08008ff5
 800905c:	08008ff5 	.word	0x08008ff5
 8009060:	0800913b 	.word	0x0800913b
 8009064:	6833      	ldr	r3, [r6, #0]
 8009066:	1d1a      	adds	r2, r3, #4
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6032      	str	r2, [r6, #0]
 800906c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009070:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009074:	2301      	movs	r3, #1
 8009076:	e09d      	b.n	80091b4 <_printf_i+0x1e8>
 8009078:	6833      	ldr	r3, [r6, #0]
 800907a:	6820      	ldr	r0, [r4, #0]
 800907c:	1d19      	adds	r1, r3, #4
 800907e:	6031      	str	r1, [r6, #0]
 8009080:	0606      	lsls	r6, r0, #24
 8009082:	d501      	bpl.n	8009088 <_printf_i+0xbc>
 8009084:	681d      	ldr	r5, [r3, #0]
 8009086:	e003      	b.n	8009090 <_printf_i+0xc4>
 8009088:	0645      	lsls	r5, r0, #25
 800908a:	d5fb      	bpl.n	8009084 <_printf_i+0xb8>
 800908c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009090:	2d00      	cmp	r5, #0
 8009092:	da03      	bge.n	800909c <_printf_i+0xd0>
 8009094:	232d      	movs	r3, #45	@ 0x2d
 8009096:	426d      	negs	r5, r5
 8009098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800909c:	4859      	ldr	r0, [pc, #356]	@ (8009204 <_printf_i+0x238>)
 800909e:	230a      	movs	r3, #10
 80090a0:	e011      	b.n	80090c6 <_printf_i+0xfa>
 80090a2:	6821      	ldr	r1, [r4, #0]
 80090a4:	6833      	ldr	r3, [r6, #0]
 80090a6:	0608      	lsls	r0, r1, #24
 80090a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80090ac:	d402      	bmi.n	80090b4 <_printf_i+0xe8>
 80090ae:	0649      	lsls	r1, r1, #25
 80090b0:	bf48      	it	mi
 80090b2:	b2ad      	uxthmi	r5, r5
 80090b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80090b6:	4853      	ldr	r0, [pc, #332]	@ (8009204 <_printf_i+0x238>)
 80090b8:	6033      	str	r3, [r6, #0]
 80090ba:	bf14      	ite	ne
 80090bc:	230a      	movne	r3, #10
 80090be:	2308      	moveq	r3, #8
 80090c0:	2100      	movs	r1, #0
 80090c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80090c6:	6866      	ldr	r6, [r4, #4]
 80090c8:	60a6      	str	r6, [r4, #8]
 80090ca:	2e00      	cmp	r6, #0
 80090cc:	bfa2      	ittt	ge
 80090ce:	6821      	ldrge	r1, [r4, #0]
 80090d0:	f021 0104 	bicge.w	r1, r1, #4
 80090d4:	6021      	strge	r1, [r4, #0]
 80090d6:	b90d      	cbnz	r5, 80090dc <_printf_i+0x110>
 80090d8:	2e00      	cmp	r6, #0
 80090da:	d04b      	beq.n	8009174 <_printf_i+0x1a8>
 80090dc:	4616      	mov	r6, r2
 80090de:	fbb5 f1f3 	udiv	r1, r5, r3
 80090e2:	fb03 5711 	mls	r7, r3, r1, r5
 80090e6:	5dc7      	ldrb	r7, [r0, r7]
 80090e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80090ec:	462f      	mov	r7, r5
 80090ee:	42bb      	cmp	r3, r7
 80090f0:	460d      	mov	r5, r1
 80090f2:	d9f4      	bls.n	80090de <_printf_i+0x112>
 80090f4:	2b08      	cmp	r3, #8
 80090f6:	d10b      	bne.n	8009110 <_printf_i+0x144>
 80090f8:	6823      	ldr	r3, [r4, #0]
 80090fa:	07df      	lsls	r7, r3, #31
 80090fc:	d508      	bpl.n	8009110 <_printf_i+0x144>
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	6861      	ldr	r1, [r4, #4]
 8009102:	4299      	cmp	r1, r3
 8009104:	bfde      	ittt	le
 8009106:	2330      	movle	r3, #48	@ 0x30
 8009108:	f806 3c01 	strble.w	r3, [r6, #-1]
 800910c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009110:	1b92      	subs	r2, r2, r6
 8009112:	6122      	str	r2, [r4, #16]
 8009114:	f8cd a000 	str.w	sl, [sp]
 8009118:	464b      	mov	r3, r9
 800911a:	aa03      	add	r2, sp, #12
 800911c:	4621      	mov	r1, r4
 800911e:	4640      	mov	r0, r8
 8009120:	f7ff fee6 	bl	8008ef0 <_printf_common>
 8009124:	3001      	adds	r0, #1
 8009126:	d14a      	bne.n	80091be <_printf_i+0x1f2>
 8009128:	f04f 30ff 	mov.w	r0, #4294967295
 800912c:	b004      	add	sp, #16
 800912e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009132:	6823      	ldr	r3, [r4, #0]
 8009134:	f043 0320 	orr.w	r3, r3, #32
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	4833      	ldr	r0, [pc, #204]	@ (8009208 <_printf_i+0x23c>)
 800913c:	2778      	movs	r7, #120	@ 0x78
 800913e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	6831      	ldr	r1, [r6, #0]
 8009146:	061f      	lsls	r7, r3, #24
 8009148:	f851 5b04 	ldr.w	r5, [r1], #4
 800914c:	d402      	bmi.n	8009154 <_printf_i+0x188>
 800914e:	065f      	lsls	r7, r3, #25
 8009150:	bf48      	it	mi
 8009152:	b2ad      	uxthmi	r5, r5
 8009154:	6031      	str	r1, [r6, #0]
 8009156:	07d9      	lsls	r1, r3, #31
 8009158:	bf44      	itt	mi
 800915a:	f043 0320 	orrmi.w	r3, r3, #32
 800915e:	6023      	strmi	r3, [r4, #0]
 8009160:	b11d      	cbz	r5, 800916a <_printf_i+0x19e>
 8009162:	2310      	movs	r3, #16
 8009164:	e7ac      	b.n	80090c0 <_printf_i+0xf4>
 8009166:	4827      	ldr	r0, [pc, #156]	@ (8009204 <_printf_i+0x238>)
 8009168:	e7e9      	b.n	800913e <_printf_i+0x172>
 800916a:	6823      	ldr	r3, [r4, #0]
 800916c:	f023 0320 	bic.w	r3, r3, #32
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	e7f6      	b.n	8009162 <_printf_i+0x196>
 8009174:	4616      	mov	r6, r2
 8009176:	e7bd      	b.n	80090f4 <_printf_i+0x128>
 8009178:	6833      	ldr	r3, [r6, #0]
 800917a:	6825      	ldr	r5, [r4, #0]
 800917c:	6961      	ldr	r1, [r4, #20]
 800917e:	1d18      	adds	r0, r3, #4
 8009180:	6030      	str	r0, [r6, #0]
 8009182:	062e      	lsls	r6, r5, #24
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	d501      	bpl.n	800918c <_printf_i+0x1c0>
 8009188:	6019      	str	r1, [r3, #0]
 800918a:	e002      	b.n	8009192 <_printf_i+0x1c6>
 800918c:	0668      	lsls	r0, r5, #25
 800918e:	d5fb      	bpl.n	8009188 <_printf_i+0x1bc>
 8009190:	8019      	strh	r1, [r3, #0]
 8009192:	2300      	movs	r3, #0
 8009194:	6123      	str	r3, [r4, #16]
 8009196:	4616      	mov	r6, r2
 8009198:	e7bc      	b.n	8009114 <_printf_i+0x148>
 800919a:	6833      	ldr	r3, [r6, #0]
 800919c:	1d1a      	adds	r2, r3, #4
 800919e:	6032      	str	r2, [r6, #0]
 80091a0:	681e      	ldr	r6, [r3, #0]
 80091a2:	6862      	ldr	r2, [r4, #4]
 80091a4:	2100      	movs	r1, #0
 80091a6:	4630      	mov	r0, r6
 80091a8:	f7f7 f83a 	bl	8000220 <memchr>
 80091ac:	b108      	cbz	r0, 80091b2 <_printf_i+0x1e6>
 80091ae:	1b80      	subs	r0, r0, r6
 80091b0:	6060      	str	r0, [r4, #4]
 80091b2:	6863      	ldr	r3, [r4, #4]
 80091b4:	6123      	str	r3, [r4, #16]
 80091b6:	2300      	movs	r3, #0
 80091b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091bc:	e7aa      	b.n	8009114 <_printf_i+0x148>
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	4632      	mov	r2, r6
 80091c2:	4649      	mov	r1, r9
 80091c4:	4640      	mov	r0, r8
 80091c6:	47d0      	blx	sl
 80091c8:	3001      	adds	r0, #1
 80091ca:	d0ad      	beq.n	8009128 <_printf_i+0x15c>
 80091cc:	6823      	ldr	r3, [r4, #0]
 80091ce:	079b      	lsls	r3, r3, #30
 80091d0:	d413      	bmi.n	80091fa <_printf_i+0x22e>
 80091d2:	68e0      	ldr	r0, [r4, #12]
 80091d4:	9b03      	ldr	r3, [sp, #12]
 80091d6:	4298      	cmp	r0, r3
 80091d8:	bfb8      	it	lt
 80091da:	4618      	movlt	r0, r3
 80091dc:	e7a6      	b.n	800912c <_printf_i+0x160>
 80091de:	2301      	movs	r3, #1
 80091e0:	4632      	mov	r2, r6
 80091e2:	4649      	mov	r1, r9
 80091e4:	4640      	mov	r0, r8
 80091e6:	47d0      	blx	sl
 80091e8:	3001      	adds	r0, #1
 80091ea:	d09d      	beq.n	8009128 <_printf_i+0x15c>
 80091ec:	3501      	adds	r5, #1
 80091ee:	68e3      	ldr	r3, [r4, #12]
 80091f0:	9903      	ldr	r1, [sp, #12]
 80091f2:	1a5b      	subs	r3, r3, r1
 80091f4:	42ab      	cmp	r3, r5
 80091f6:	dcf2      	bgt.n	80091de <_printf_i+0x212>
 80091f8:	e7eb      	b.n	80091d2 <_printf_i+0x206>
 80091fa:	2500      	movs	r5, #0
 80091fc:	f104 0619 	add.w	r6, r4, #25
 8009200:	e7f5      	b.n	80091ee <_printf_i+0x222>
 8009202:	bf00      	nop
 8009204:	0800ba3a 	.word	0x0800ba3a
 8009208:	0800ba4b 	.word	0x0800ba4b

0800920c <std>:
 800920c:	2300      	movs	r3, #0
 800920e:	b510      	push	{r4, lr}
 8009210:	4604      	mov	r4, r0
 8009212:	e9c0 3300 	strd	r3, r3, [r0]
 8009216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800921a:	6083      	str	r3, [r0, #8]
 800921c:	8181      	strh	r1, [r0, #12]
 800921e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009220:	81c2      	strh	r2, [r0, #14]
 8009222:	6183      	str	r3, [r0, #24]
 8009224:	4619      	mov	r1, r3
 8009226:	2208      	movs	r2, #8
 8009228:	305c      	adds	r0, #92	@ 0x5c
 800922a:	f000 f9f9 	bl	8009620 <memset>
 800922e:	4b0d      	ldr	r3, [pc, #52]	@ (8009264 <std+0x58>)
 8009230:	6263      	str	r3, [r4, #36]	@ 0x24
 8009232:	4b0d      	ldr	r3, [pc, #52]	@ (8009268 <std+0x5c>)
 8009234:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009236:	4b0d      	ldr	r3, [pc, #52]	@ (800926c <std+0x60>)
 8009238:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800923a:	4b0d      	ldr	r3, [pc, #52]	@ (8009270 <std+0x64>)
 800923c:	6323      	str	r3, [r4, #48]	@ 0x30
 800923e:	4b0d      	ldr	r3, [pc, #52]	@ (8009274 <std+0x68>)
 8009240:	6224      	str	r4, [r4, #32]
 8009242:	429c      	cmp	r4, r3
 8009244:	d006      	beq.n	8009254 <std+0x48>
 8009246:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800924a:	4294      	cmp	r4, r2
 800924c:	d002      	beq.n	8009254 <std+0x48>
 800924e:	33d0      	adds	r3, #208	@ 0xd0
 8009250:	429c      	cmp	r4, r3
 8009252:	d105      	bne.n	8009260 <std+0x54>
 8009254:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800925c:	f000 ba5c 	b.w	8009718 <__retarget_lock_init_recursive>
 8009260:	bd10      	pop	{r4, pc}
 8009262:	bf00      	nop
 8009264:	08009471 	.word	0x08009471
 8009268:	08009493 	.word	0x08009493
 800926c:	080094cb 	.word	0x080094cb
 8009270:	080094ef 	.word	0x080094ef
 8009274:	20000438 	.word	0x20000438

08009278 <stdio_exit_handler>:
 8009278:	4a02      	ldr	r2, [pc, #8]	@ (8009284 <stdio_exit_handler+0xc>)
 800927a:	4903      	ldr	r1, [pc, #12]	@ (8009288 <stdio_exit_handler+0x10>)
 800927c:	4803      	ldr	r0, [pc, #12]	@ (800928c <stdio_exit_handler+0x14>)
 800927e:	f000 b869 	b.w	8009354 <_fwalk_sglue>
 8009282:	bf00      	nop
 8009284:	20000014 	.word	0x20000014
 8009288:	0800b049 	.word	0x0800b049
 800928c:	20000024 	.word	0x20000024

08009290 <cleanup_stdio>:
 8009290:	6841      	ldr	r1, [r0, #4]
 8009292:	4b0c      	ldr	r3, [pc, #48]	@ (80092c4 <cleanup_stdio+0x34>)
 8009294:	4299      	cmp	r1, r3
 8009296:	b510      	push	{r4, lr}
 8009298:	4604      	mov	r4, r0
 800929a:	d001      	beq.n	80092a0 <cleanup_stdio+0x10>
 800929c:	f001 fed4 	bl	800b048 <_fflush_r>
 80092a0:	68a1      	ldr	r1, [r4, #8]
 80092a2:	4b09      	ldr	r3, [pc, #36]	@ (80092c8 <cleanup_stdio+0x38>)
 80092a4:	4299      	cmp	r1, r3
 80092a6:	d002      	beq.n	80092ae <cleanup_stdio+0x1e>
 80092a8:	4620      	mov	r0, r4
 80092aa:	f001 fecd 	bl	800b048 <_fflush_r>
 80092ae:	68e1      	ldr	r1, [r4, #12]
 80092b0:	4b06      	ldr	r3, [pc, #24]	@ (80092cc <cleanup_stdio+0x3c>)
 80092b2:	4299      	cmp	r1, r3
 80092b4:	d004      	beq.n	80092c0 <cleanup_stdio+0x30>
 80092b6:	4620      	mov	r0, r4
 80092b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092bc:	f001 bec4 	b.w	800b048 <_fflush_r>
 80092c0:	bd10      	pop	{r4, pc}
 80092c2:	bf00      	nop
 80092c4:	20000438 	.word	0x20000438
 80092c8:	200004a0 	.word	0x200004a0
 80092cc:	20000508 	.word	0x20000508

080092d0 <global_stdio_init.part.0>:
 80092d0:	b510      	push	{r4, lr}
 80092d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009300 <global_stdio_init.part.0+0x30>)
 80092d4:	4c0b      	ldr	r4, [pc, #44]	@ (8009304 <global_stdio_init.part.0+0x34>)
 80092d6:	4a0c      	ldr	r2, [pc, #48]	@ (8009308 <global_stdio_init.part.0+0x38>)
 80092d8:	601a      	str	r2, [r3, #0]
 80092da:	4620      	mov	r0, r4
 80092dc:	2200      	movs	r2, #0
 80092de:	2104      	movs	r1, #4
 80092e0:	f7ff ff94 	bl	800920c <std>
 80092e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80092e8:	2201      	movs	r2, #1
 80092ea:	2109      	movs	r1, #9
 80092ec:	f7ff ff8e 	bl	800920c <std>
 80092f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80092f4:	2202      	movs	r2, #2
 80092f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092fa:	2112      	movs	r1, #18
 80092fc:	f7ff bf86 	b.w	800920c <std>
 8009300:	20000570 	.word	0x20000570
 8009304:	20000438 	.word	0x20000438
 8009308:	08009279 	.word	0x08009279

0800930c <__sfp_lock_acquire>:
 800930c:	4801      	ldr	r0, [pc, #4]	@ (8009314 <__sfp_lock_acquire+0x8>)
 800930e:	f000 ba04 	b.w	800971a <__retarget_lock_acquire_recursive>
 8009312:	bf00      	nop
 8009314:	20000579 	.word	0x20000579

08009318 <__sfp_lock_release>:
 8009318:	4801      	ldr	r0, [pc, #4]	@ (8009320 <__sfp_lock_release+0x8>)
 800931a:	f000 b9ff 	b.w	800971c <__retarget_lock_release_recursive>
 800931e:	bf00      	nop
 8009320:	20000579 	.word	0x20000579

08009324 <__sinit>:
 8009324:	b510      	push	{r4, lr}
 8009326:	4604      	mov	r4, r0
 8009328:	f7ff fff0 	bl	800930c <__sfp_lock_acquire>
 800932c:	6a23      	ldr	r3, [r4, #32]
 800932e:	b11b      	cbz	r3, 8009338 <__sinit+0x14>
 8009330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009334:	f7ff bff0 	b.w	8009318 <__sfp_lock_release>
 8009338:	4b04      	ldr	r3, [pc, #16]	@ (800934c <__sinit+0x28>)
 800933a:	6223      	str	r3, [r4, #32]
 800933c:	4b04      	ldr	r3, [pc, #16]	@ (8009350 <__sinit+0x2c>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1f5      	bne.n	8009330 <__sinit+0xc>
 8009344:	f7ff ffc4 	bl	80092d0 <global_stdio_init.part.0>
 8009348:	e7f2      	b.n	8009330 <__sinit+0xc>
 800934a:	bf00      	nop
 800934c:	08009291 	.word	0x08009291
 8009350:	20000570 	.word	0x20000570

08009354 <_fwalk_sglue>:
 8009354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009358:	4607      	mov	r7, r0
 800935a:	4688      	mov	r8, r1
 800935c:	4614      	mov	r4, r2
 800935e:	2600      	movs	r6, #0
 8009360:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009364:	f1b9 0901 	subs.w	r9, r9, #1
 8009368:	d505      	bpl.n	8009376 <_fwalk_sglue+0x22>
 800936a:	6824      	ldr	r4, [r4, #0]
 800936c:	2c00      	cmp	r4, #0
 800936e:	d1f7      	bne.n	8009360 <_fwalk_sglue+0xc>
 8009370:	4630      	mov	r0, r6
 8009372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009376:	89ab      	ldrh	r3, [r5, #12]
 8009378:	2b01      	cmp	r3, #1
 800937a:	d907      	bls.n	800938c <_fwalk_sglue+0x38>
 800937c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009380:	3301      	adds	r3, #1
 8009382:	d003      	beq.n	800938c <_fwalk_sglue+0x38>
 8009384:	4629      	mov	r1, r5
 8009386:	4638      	mov	r0, r7
 8009388:	47c0      	blx	r8
 800938a:	4306      	orrs	r6, r0
 800938c:	3568      	adds	r5, #104	@ 0x68
 800938e:	e7e9      	b.n	8009364 <_fwalk_sglue+0x10>

08009390 <iprintf>:
 8009390:	b40f      	push	{r0, r1, r2, r3}
 8009392:	b507      	push	{r0, r1, r2, lr}
 8009394:	4906      	ldr	r1, [pc, #24]	@ (80093b0 <iprintf+0x20>)
 8009396:	ab04      	add	r3, sp, #16
 8009398:	6808      	ldr	r0, [r1, #0]
 800939a:	f853 2b04 	ldr.w	r2, [r3], #4
 800939e:	6881      	ldr	r1, [r0, #8]
 80093a0:	9301      	str	r3, [sp, #4]
 80093a2:	f001 fcb5 	bl	800ad10 <_vfiprintf_r>
 80093a6:	b003      	add	sp, #12
 80093a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093ac:	b004      	add	sp, #16
 80093ae:	4770      	bx	lr
 80093b0:	20000020 	.word	0x20000020

080093b4 <_puts_r>:
 80093b4:	6a03      	ldr	r3, [r0, #32]
 80093b6:	b570      	push	{r4, r5, r6, lr}
 80093b8:	6884      	ldr	r4, [r0, #8]
 80093ba:	4605      	mov	r5, r0
 80093bc:	460e      	mov	r6, r1
 80093be:	b90b      	cbnz	r3, 80093c4 <_puts_r+0x10>
 80093c0:	f7ff ffb0 	bl	8009324 <__sinit>
 80093c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093c6:	07db      	lsls	r3, r3, #31
 80093c8:	d405      	bmi.n	80093d6 <_puts_r+0x22>
 80093ca:	89a3      	ldrh	r3, [r4, #12]
 80093cc:	0598      	lsls	r0, r3, #22
 80093ce:	d402      	bmi.n	80093d6 <_puts_r+0x22>
 80093d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093d2:	f000 f9a2 	bl	800971a <__retarget_lock_acquire_recursive>
 80093d6:	89a3      	ldrh	r3, [r4, #12]
 80093d8:	0719      	lsls	r1, r3, #28
 80093da:	d502      	bpl.n	80093e2 <_puts_r+0x2e>
 80093dc:	6923      	ldr	r3, [r4, #16]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d135      	bne.n	800944e <_puts_r+0x9a>
 80093e2:	4621      	mov	r1, r4
 80093e4:	4628      	mov	r0, r5
 80093e6:	f000 f8c5 	bl	8009574 <__swsetup_r>
 80093ea:	b380      	cbz	r0, 800944e <_puts_r+0x9a>
 80093ec:	f04f 35ff 	mov.w	r5, #4294967295
 80093f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093f2:	07da      	lsls	r2, r3, #31
 80093f4:	d405      	bmi.n	8009402 <_puts_r+0x4e>
 80093f6:	89a3      	ldrh	r3, [r4, #12]
 80093f8:	059b      	lsls	r3, r3, #22
 80093fa:	d402      	bmi.n	8009402 <_puts_r+0x4e>
 80093fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093fe:	f000 f98d 	bl	800971c <__retarget_lock_release_recursive>
 8009402:	4628      	mov	r0, r5
 8009404:	bd70      	pop	{r4, r5, r6, pc}
 8009406:	2b00      	cmp	r3, #0
 8009408:	da04      	bge.n	8009414 <_puts_r+0x60>
 800940a:	69a2      	ldr	r2, [r4, #24]
 800940c:	429a      	cmp	r2, r3
 800940e:	dc17      	bgt.n	8009440 <_puts_r+0x8c>
 8009410:	290a      	cmp	r1, #10
 8009412:	d015      	beq.n	8009440 <_puts_r+0x8c>
 8009414:	6823      	ldr	r3, [r4, #0]
 8009416:	1c5a      	adds	r2, r3, #1
 8009418:	6022      	str	r2, [r4, #0]
 800941a:	7019      	strb	r1, [r3, #0]
 800941c:	68a3      	ldr	r3, [r4, #8]
 800941e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009422:	3b01      	subs	r3, #1
 8009424:	60a3      	str	r3, [r4, #8]
 8009426:	2900      	cmp	r1, #0
 8009428:	d1ed      	bne.n	8009406 <_puts_r+0x52>
 800942a:	2b00      	cmp	r3, #0
 800942c:	da11      	bge.n	8009452 <_puts_r+0x9e>
 800942e:	4622      	mov	r2, r4
 8009430:	210a      	movs	r1, #10
 8009432:	4628      	mov	r0, r5
 8009434:	f000 f85f 	bl	80094f6 <__swbuf_r>
 8009438:	3001      	adds	r0, #1
 800943a:	d0d7      	beq.n	80093ec <_puts_r+0x38>
 800943c:	250a      	movs	r5, #10
 800943e:	e7d7      	b.n	80093f0 <_puts_r+0x3c>
 8009440:	4622      	mov	r2, r4
 8009442:	4628      	mov	r0, r5
 8009444:	f000 f857 	bl	80094f6 <__swbuf_r>
 8009448:	3001      	adds	r0, #1
 800944a:	d1e7      	bne.n	800941c <_puts_r+0x68>
 800944c:	e7ce      	b.n	80093ec <_puts_r+0x38>
 800944e:	3e01      	subs	r6, #1
 8009450:	e7e4      	b.n	800941c <_puts_r+0x68>
 8009452:	6823      	ldr	r3, [r4, #0]
 8009454:	1c5a      	adds	r2, r3, #1
 8009456:	6022      	str	r2, [r4, #0]
 8009458:	220a      	movs	r2, #10
 800945a:	701a      	strb	r2, [r3, #0]
 800945c:	e7ee      	b.n	800943c <_puts_r+0x88>
	...

08009460 <puts>:
 8009460:	4b02      	ldr	r3, [pc, #8]	@ (800946c <puts+0xc>)
 8009462:	4601      	mov	r1, r0
 8009464:	6818      	ldr	r0, [r3, #0]
 8009466:	f7ff bfa5 	b.w	80093b4 <_puts_r>
 800946a:	bf00      	nop
 800946c:	20000020 	.word	0x20000020

08009470 <__sread>:
 8009470:	b510      	push	{r4, lr}
 8009472:	460c      	mov	r4, r1
 8009474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009478:	f000 f900 	bl	800967c <_read_r>
 800947c:	2800      	cmp	r0, #0
 800947e:	bfab      	itete	ge
 8009480:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009482:	89a3      	ldrhlt	r3, [r4, #12]
 8009484:	181b      	addge	r3, r3, r0
 8009486:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800948a:	bfac      	ite	ge
 800948c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800948e:	81a3      	strhlt	r3, [r4, #12]
 8009490:	bd10      	pop	{r4, pc}

08009492 <__swrite>:
 8009492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009496:	461f      	mov	r7, r3
 8009498:	898b      	ldrh	r3, [r1, #12]
 800949a:	05db      	lsls	r3, r3, #23
 800949c:	4605      	mov	r5, r0
 800949e:	460c      	mov	r4, r1
 80094a0:	4616      	mov	r6, r2
 80094a2:	d505      	bpl.n	80094b0 <__swrite+0x1e>
 80094a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094a8:	2302      	movs	r3, #2
 80094aa:	2200      	movs	r2, #0
 80094ac:	f000 f8d4 	bl	8009658 <_lseek_r>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	4632      	mov	r2, r6
 80094be:	463b      	mov	r3, r7
 80094c0:	4628      	mov	r0, r5
 80094c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094c6:	f000 b8eb 	b.w	80096a0 <_write_r>

080094ca <__sseek>:
 80094ca:	b510      	push	{r4, lr}
 80094cc:	460c      	mov	r4, r1
 80094ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d2:	f000 f8c1 	bl	8009658 <_lseek_r>
 80094d6:	1c43      	adds	r3, r0, #1
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	bf15      	itete	ne
 80094dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094e6:	81a3      	strheq	r3, [r4, #12]
 80094e8:	bf18      	it	ne
 80094ea:	81a3      	strhne	r3, [r4, #12]
 80094ec:	bd10      	pop	{r4, pc}

080094ee <__sclose>:
 80094ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094f2:	f000 b8a1 	b.w	8009638 <_close_r>

080094f6 <__swbuf_r>:
 80094f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094f8:	460e      	mov	r6, r1
 80094fa:	4614      	mov	r4, r2
 80094fc:	4605      	mov	r5, r0
 80094fe:	b118      	cbz	r0, 8009508 <__swbuf_r+0x12>
 8009500:	6a03      	ldr	r3, [r0, #32]
 8009502:	b90b      	cbnz	r3, 8009508 <__swbuf_r+0x12>
 8009504:	f7ff ff0e 	bl	8009324 <__sinit>
 8009508:	69a3      	ldr	r3, [r4, #24]
 800950a:	60a3      	str	r3, [r4, #8]
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	071a      	lsls	r2, r3, #28
 8009510:	d501      	bpl.n	8009516 <__swbuf_r+0x20>
 8009512:	6923      	ldr	r3, [r4, #16]
 8009514:	b943      	cbnz	r3, 8009528 <__swbuf_r+0x32>
 8009516:	4621      	mov	r1, r4
 8009518:	4628      	mov	r0, r5
 800951a:	f000 f82b 	bl	8009574 <__swsetup_r>
 800951e:	b118      	cbz	r0, 8009528 <__swbuf_r+0x32>
 8009520:	f04f 37ff 	mov.w	r7, #4294967295
 8009524:	4638      	mov	r0, r7
 8009526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	6922      	ldr	r2, [r4, #16]
 800952c:	1a98      	subs	r0, r3, r2
 800952e:	6963      	ldr	r3, [r4, #20]
 8009530:	b2f6      	uxtb	r6, r6
 8009532:	4283      	cmp	r3, r0
 8009534:	4637      	mov	r7, r6
 8009536:	dc05      	bgt.n	8009544 <__swbuf_r+0x4e>
 8009538:	4621      	mov	r1, r4
 800953a:	4628      	mov	r0, r5
 800953c:	f001 fd84 	bl	800b048 <_fflush_r>
 8009540:	2800      	cmp	r0, #0
 8009542:	d1ed      	bne.n	8009520 <__swbuf_r+0x2a>
 8009544:	68a3      	ldr	r3, [r4, #8]
 8009546:	3b01      	subs	r3, #1
 8009548:	60a3      	str	r3, [r4, #8]
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	1c5a      	adds	r2, r3, #1
 800954e:	6022      	str	r2, [r4, #0]
 8009550:	701e      	strb	r6, [r3, #0]
 8009552:	6962      	ldr	r2, [r4, #20]
 8009554:	1c43      	adds	r3, r0, #1
 8009556:	429a      	cmp	r2, r3
 8009558:	d004      	beq.n	8009564 <__swbuf_r+0x6e>
 800955a:	89a3      	ldrh	r3, [r4, #12]
 800955c:	07db      	lsls	r3, r3, #31
 800955e:	d5e1      	bpl.n	8009524 <__swbuf_r+0x2e>
 8009560:	2e0a      	cmp	r6, #10
 8009562:	d1df      	bne.n	8009524 <__swbuf_r+0x2e>
 8009564:	4621      	mov	r1, r4
 8009566:	4628      	mov	r0, r5
 8009568:	f001 fd6e 	bl	800b048 <_fflush_r>
 800956c:	2800      	cmp	r0, #0
 800956e:	d0d9      	beq.n	8009524 <__swbuf_r+0x2e>
 8009570:	e7d6      	b.n	8009520 <__swbuf_r+0x2a>
	...

08009574 <__swsetup_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4b29      	ldr	r3, [pc, #164]	@ (800961c <__swsetup_r+0xa8>)
 8009578:	4605      	mov	r5, r0
 800957a:	6818      	ldr	r0, [r3, #0]
 800957c:	460c      	mov	r4, r1
 800957e:	b118      	cbz	r0, 8009588 <__swsetup_r+0x14>
 8009580:	6a03      	ldr	r3, [r0, #32]
 8009582:	b90b      	cbnz	r3, 8009588 <__swsetup_r+0x14>
 8009584:	f7ff fece 	bl	8009324 <__sinit>
 8009588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800958c:	0719      	lsls	r1, r3, #28
 800958e:	d422      	bmi.n	80095d6 <__swsetup_r+0x62>
 8009590:	06da      	lsls	r2, r3, #27
 8009592:	d407      	bmi.n	80095a4 <__swsetup_r+0x30>
 8009594:	2209      	movs	r2, #9
 8009596:	602a      	str	r2, [r5, #0]
 8009598:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800959c:	81a3      	strh	r3, [r4, #12]
 800959e:	f04f 30ff 	mov.w	r0, #4294967295
 80095a2:	e033      	b.n	800960c <__swsetup_r+0x98>
 80095a4:	0758      	lsls	r0, r3, #29
 80095a6:	d512      	bpl.n	80095ce <__swsetup_r+0x5a>
 80095a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095aa:	b141      	cbz	r1, 80095be <__swsetup_r+0x4a>
 80095ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095b0:	4299      	cmp	r1, r3
 80095b2:	d002      	beq.n	80095ba <__swsetup_r+0x46>
 80095b4:	4628      	mov	r0, r5
 80095b6:	f000 feff 	bl	800a3b8 <_free_r>
 80095ba:	2300      	movs	r3, #0
 80095bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80095be:	89a3      	ldrh	r3, [r4, #12]
 80095c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80095c4:	81a3      	strh	r3, [r4, #12]
 80095c6:	2300      	movs	r3, #0
 80095c8:	6063      	str	r3, [r4, #4]
 80095ca:	6923      	ldr	r3, [r4, #16]
 80095cc:	6023      	str	r3, [r4, #0]
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	f043 0308 	orr.w	r3, r3, #8
 80095d4:	81a3      	strh	r3, [r4, #12]
 80095d6:	6923      	ldr	r3, [r4, #16]
 80095d8:	b94b      	cbnz	r3, 80095ee <__swsetup_r+0x7a>
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80095e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095e4:	d003      	beq.n	80095ee <__swsetup_r+0x7a>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4628      	mov	r0, r5
 80095ea:	f001 fd7b 	bl	800b0e4 <__smakebuf_r>
 80095ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095f2:	f013 0201 	ands.w	r2, r3, #1
 80095f6:	d00a      	beq.n	800960e <__swsetup_r+0x9a>
 80095f8:	2200      	movs	r2, #0
 80095fa:	60a2      	str	r2, [r4, #8]
 80095fc:	6962      	ldr	r2, [r4, #20]
 80095fe:	4252      	negs	r2, r2
 8009600:	61a2      	str	r2, [r4, #24]
 8009602:	6922      	ldr	r2, [r4, #16]
 8009604:	b942      	cbnz	r2, 8009618 <__swsetup_r+0xa4>
 8009606:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800960a:	d1c5      	bne.n	8009598 <__swsetup_r+0x24>
 800960c:	bd38      	pop	{r3, r4, r5, pc}
 800960e:	0799      	lsls	r1, r3, #30
 8009610:	bf58      	it	pl
 8009612:	6962      	ldrpl	r2, [r4, #20]
 8009614:	60a2      	str	r2, [r4, #8]
 8009616:	e7f4      	b.n	8009602 <__swsetup_r+0x8e>
 8009618:	2000      	movs	r0, #0
 800961a:	e7f7      	b.n	800960c <__swsetup_r+0x98>
 800961c:	20000020 	.word	0x20000020

08009620 <memset>:
 8009620:	4402      	add	r2, r0
 8009622:	4603      	mov	r3, r0
 8009624:	4293      	cmp	r3, r2
 8009626:	d100      	bne.n	800962a <memset+0xa>
 8009628:	4770      	bx	lr
 800962a:	f803 1b01 	strb.w	r1, [r3], #1
 800962e:	e7f9      	b.n	8009624 <memset+0x4>

08009630 <_localeconv_r>:
 8009630:	4800      	ldr	r0, [pc, #0]	@ (8009634 <_localeconv_r+0x4>)
 8009632:	4770      	bx	lr
 8009634:	20000160 	.word	0x20000160

08009638 <_close_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	4d06      	ldr	r5, [pc, #24]	@ (8009654 <_close_r+0x1c>)
 800963c:	2300      	movs	r3, #0
 800963e:	4604      	mov	r4, r0
 8009640:	4608      	mov	r0, r1
 8009642:	602b      	str	r3, [r5, #0]
 8009644:	f7f8 fc2c 	bl	8001ea0 <_close>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	d102      	bne.n	8009652 <_close_r+0x1a>
 800964c:	682b      	ldr	r3, [r5, #0]
 800964e:	b103      	cbz	r3, 8009652 <_close_r+0x1a>
 8009650:	6023      	str	r3, [r4, #0]
 8009652:	bd38      	pop	{r3, r4, r5, pc}
 8009654:	20000574 	.word	0x20000574

08009658 <_lseek_r>:
 8009658:	b538      	push	{r3, r4, r5, lr}
 800965a:	4d07      	ldr	r5, [pc, #28]	@ (8009678 <_lseek_r+0x20>)
 800965c:	4604      	mov	r4, r0
 800965e:	4608      	mov	r0, r1
 8009660:	4611      	mov	r1, r2
 8009662:	2200      	movs	r2, #0
 8009664:	602a      	str	r2, [r5, #0]
 8009666:	461a      	mov	r2, r3
 8009668:	f7f8 fc41 	bl	8001eee <_lseek>
 800966c:	1c43      	adds	r3, r0, #1
 800966e:	d102      	bne.n	8009676 <_lseek_r+0x1e>
 8009670:	682b      	ldr	r3, [r5, #0]
 8009672:	b103      	cbz	r3, 8009676 <_lseek_r+0x1e>
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	bd38      	pop	{r3, r4, r5, pc}
 8009678:	20000574 	.word	0x20000574

0800967c <_read_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	4d07      	ldr	r5, [pc, #28]	@ (800969c <_read_r+0x20>)
 8009680:	4604      	mov	r4, r0
 8009682:	4608      	mov	r0, r1
 8009684:	4611      	mov	r1, r2
 8009686:	2200      	movs	r2, #0
 8009688:	602a      	str	r2, [r5, #0]
 800968a:	461a      	mov	r2, r3
 800968c:	f7f8 fbcf 	bl	8001e2e <_read>
 8009690:	1c43      	adds	r3, r0, #1
 8009692:	d102      	bne.n	800969a <_read_r+0x1e>
 8009694:	682b      	ldr	r3, [r5, #0]
 8009696:	b103      	cbz	r3, 800969a <_read_r+0x1e>
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	bd38      	pop	{r3, r4, r5, pc}
 800969c:	20000574 	.word	0x20000574

080096a0 <_write_r>:
 80096a0:	b538      	push	{r3, r4, r5, lr}
 80096a2:	4d07      	ldr	r5, [pc, #28]	@ (80096c0 <_write_r+0x20>)
 80096a4:	4604      	mov	r4, r0
 80096a6:	4608      	mov	r0, r1
 80096a8:	4611      	mov	r1, r2
 80096aa:	2200      	movs	r2, #0
 80096ac:	602a      	str	r2, [r5, #0]
 80096ae:	461a      	mov	r2, r3
 80096b0:	f7f8 fbda 	bl	8001e68 <_write>
 80096b4:	1c43      	adds	r3, r0, #1
 80096b6:	d102      	bne.n	80096be <_write_r+0x1e>
 80096b8:	682b      	ldr	r3, [r5, #0]
 80096ba:	b103      	cbz	r3, 80096be <_write_r+0x1e>
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	bd38      	pop	{r3, r4, r5, pc}
 80096c0:	20000574 	.word	0x20000574

080096c4 <__errno>:
 80096c4:	4b01      	ldr	r3, [pc, #4]	@ (80096cc <__errno+0x8>)
 80096c6:	6818      	ldr	r0, [r3, #0]
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	20000020 	.word	0x20000020

080096d0 <__libc_init_array>:
 80096d0:	b570      	push	{r4, r5, r6, lr}
 80096d2:	4d0d      	ldr	r5, [pc, #52]	@ (8009708 <__libc_init_array+0x38>)
 80096d4:	4c0d      	ldr	r4, [pc, #52]	@ (800970c <__libc_init_array+0x3c>)
 80096d6:	1b64      	subs	r4, r4, r5
 80096d8:	10a4      	asrs	r4, r4, #2
 80096da:	2600      	movs	r6, #0
 80096dc:	42a6      	cmp	r6, r4
 80096de:	d109      	bne.n	80096f4 <__libc_init_array+0x24>
 80096e0:	4d0b      	ldr	r5, [pc, #44]	@ (8009710 <__libc_init_array+0x40>)
 80096e2:	4c0c      	ldr	r4, [pc, #48]	@ (8009714 <__libc_init_array+0x44>)
 80096e4:	f001 fe2a 	bl	800b33c <_init>
 80096e8:	1b64      	subs	r4, r4, r5
 80096ea:	10a4      	asrs	r4, r4, #2
 80096ec:	2600      	movs	r6, #0
 80096ee:	42a6      	cmp	r6, r4
 80096f0:	d105      	bne.n	80096fe <__libc_init_array+0x2e>
 80096f2:	bd70      	pop	{r4, r5, r6, pc}
 80096f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80096f8:	4798      	blx	r3
 80096fa:	3601      	adds	r6, #1
 80096fc:	e7ee      	b.n	80096dc <__libc_init_array+0xc>
 80096fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009702:	4798      	blx	r3
 8009704:	3601      	adds	r6, #1
 8009706:	e7f2      	b.n	80096ee <__libc_init_array+0x1e>
 8009708:	0800bda0 	.word	0x0800bda0
 800970c:	0800bda0 	.word	0x0800bda0
 8009710:	0800bda0 	.word	0x0800bda0
 8009714:	0800bda4 	.word	0x0800bda4

08009718 <__retarget_lock_init_recursive>:
 8009718:	4770      	bx	lr

0800971a <__retarget_lock_acquire_recursive>:
 800971a:	4770      	bx	lr

0800971c <__retarget_lock_release_recursive>:
 800971c:	4770      	bx	lr

0800971e <quorem>:
 800971e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009722:	6903      	ldr	r3, [r0, #16]
 8009724:	690c      	ldr	r4, [r1, #16]
 8009726:	42a3      	cmp	r3, r4
 8009728:	4607      	mov	r7, r0
 800972a:	db7e      	blt.n	800982a <quorem+0x10c>
 800972c:	3c01      	subs	r4, #1
 800972e:	f101 0814 	add.w	r8, r1, #20
 8009732:	00a3      	lsls	r3, r4, #2
 8009734:	f100 0514 	add.w	r5, r0, #20
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800973e:	9301      	str	r3, [sp, #4]
 8009740:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009744:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009748:	3301      	adds	r3, #1
 800974a:	429a      	cmp	r2, r3
 800974c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009750:	fbb2 f6f3 	udiv	r6, r2, r3
 8009754:	d32e      	bcc.n	80097b4 <quorem+0x96>
 8009756:	f04f 0a00 	mov.w	sl, #0
 800975a:	46c4      	mov	ip, r8
 800975c:	46ae      	mov	lr, r5
 800975e:	46d3      	mov	fp, sl
 8009760:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009764:	b298      	uxth	r0, r3
 8009766:	fb06 a000 	mla	r0, r6, r0, sl
 800976a:	0c02      	lsrs	r2, r0, #16
 800976c:	0c1b      	lsrs	r3, r3, #16
 800976e:	fb06 2303 	mla	r3, r6, r3, r2
 8009772:	f8de 2000 	ldr.w	r2, [lr]
 8009776:	b280      	uxth	r0, r0
 8009778:	b292      	uxth	r2, r2
 800977a:	1a12      	subs	r2, r2, r0
 800977c:	445a      	add	r2, fp
 800977e:	f8de 0000 	ldr.w	r0, [lr]
 8009782:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009786:	b29b      	uxth	r3, r3
 8009788:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800978c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009790:	b292      	uxth	r2, r2
 8009792:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009796:	45e1      	cmp	r9, ip
 8009798:	f84e 2b04 	str.w	r2, [lr], #4
 800979c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80097a0:	d2de      	bcs.n	8009760 <quorem+0x42>
 80097a2:	9b00      	ldr	r3, [sp, #0]
 80097a4:	58eb      	ldr	r3, [r5, r3]
 80097a6:	b92b      	cbnz	r3, 80097b4 <quorem+0x96>
 80097a8:	9b01      	ldr	r3, [sp, #4]
 80097aa:	3b04      	subs	r3, #4
 80097ac:	429d      	cmp	r5, r3
 80097ae:	461a      	mov	r2, r3
 80097b0:	d32f      	bcc.n	8009812 <quorem+0xf4>
 80097b2:	613c      	str	r4, [r7, #16]
 80097b4:	4638      	mov	r0, r7
 80097b6:	f001 f979 	bl	800aaac <__mcmp>
 80097ba:	2800      	cmp	r0, #0
 80097bc:	db25      	blt.n	800980a <quorem+0xec>
 80097be:	4629      	mov	r1, r5
 80097c0:	2000      	movs	r0, #0
 80097c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80097c6:	f8d1 c000 	ldr.w	ip, [r1]
 80097ca:	fa1f fe82 	uxth.w	lr, r2
 80097ce:	fa1f f38c 	uxth.w	r3, ip
 80097d2:	eba3 030e 	sub.w	r3, r3, lr
 80097d6:	4403      	add	r3, r0
 80097d8:	0c12      	lsrs	r2, r2, #16
 80097da:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80097de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097e8:	45c1      	cmp	r9, r8
 80097ea:	f841 3b04 	str.w	r3, [r1], #4
 80097ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 80097f2:	d2e6      	bcs.n	80097c2 <quorem+0xa4>
 80097f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097fc:	b922      	cbnz	r2, 8009808 <quorem+0xea>
 80097fe:	3b04      	subs	r3, #4
 8009800:	429d      	cmp	r5, r3
 8009802:	461a      	mov	r2, r3
 8009804:	d30b      	bcc.n	800981e <quorem+0x100>
 8009806:	613c      	str	r4, [r7, #16]
 8009808:	3601      	adds	r6, #1
 800980a:	4630      	mov	r0, r6
 800980c:	b003      	add	sp, #12
 800980e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009812:	6812      	ldr	r2, [r2, #0]
 8009814:	3b04      	subs	r3, #4
 8009816:	2a00      	cmp	r2, #0
 8009818:	d1cb      	bne.n	80097b2 <quorem+0x94>
 800981a:	3c01      	subs	r4, #1
 800981c:	e7c6      	b.n	80097ac <quorem+0x8e>
 800981e:	6812      	ldr	r2, [r2, #0]
 8009820:	3b04      	subs	r3, #4
 8009822:	2a00      	cmp	r2, #0
 8009824:	d1ef      	bne.n	8009806 <quorem+0xe8>
 8009826:	3c01      	subs	r4, #1
 8009828:	e7ea      	b.n	8009800 <quorem+0xe2>
 800982a:	2000      	movs	r0, #0
 800982c:	e7ee      	b.n	800980c <quorem+0xee>
	...

08009830 <_dtoa_r>:
 8009830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009834:	69c7      	ldr	r7, [r0, #28]
 8009836:	b099      	sub	sp, #100	@ 0x64
 8009838:	ed8d 0b02 	vstr	d0, [sp, #8]
 800983c:	ec55 4b10 	vmov	r4, r5, d0
 8009840:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009842:	9109      	str	r1, [sp, #36]	@ 0x24
 8009844:	4683      	mov	fp, r0
 8009846:	920e      	str	r2, [sp, #56]	@ 0x38
 8009848:	9313      	str	r3, [sp, #76]	@ 0x4c
 800984a:	b97f      	cbnz	r7, 800986c <_dtoa_r+0x3c>
 800984c:	2010      	movs	r0, #16
 800984e:	f000 fdfd 	bl	800a44c <malloc>
 8009852:	4602      	mov	r2, r0
 8009854:	f8cb 001c 	str.w	r0, [fp, #28]
 8009858:	b920      	cbnz	r0, 8009864 <_dtoa_r+0x34>
 800985a:	4ba7      	ldr	r3, [pc, #668]	@ (8009af8 <_dtoa_r+0x2c8>)
 800985c:	21ef      	movs	r1, #239	@ 0xef
 800985e:	48a7      	ldr	r0, [pc, #668]	@ (8009afc <_dtoa_r+0x2cc>)
 8009860:	f001 fcbc 	bl	800b1dc <__assert_func>
 8009864:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009868:	6007      	str	r7, [r0, #0]
 800986a:	60c7      	str	r7, [r0, #12]
 800986c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009870:	6819      	ldr	r1, [r3, #0]
 8009872:	b159      	cbz	r1, 800988c <_dtoa_r+0x5c>
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	604a      	str	r2, [r1, #4]
 8009878:	2301      	movs	r3, #1
 800987a:	4093      	lsls	r3, r2
 800987c:	608b      	str	r3, [r1, #8]
 800987e:	4658      	mov	r0, fp
 8009880:	f000 feda 	bl	800a638 <_Bfree>
 8009884:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009888:	2200      	movs	r2, #0
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	1e2b      	subs	r3, r5, #0
 800988e:	bfb9      	ittee	lt
 8009890:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009894:	9303      	strlt	r3, [sp, #12]
 8009896:	2300      	movge	r3, #0
 8009898:	6033      	strge	r3, [r6, #0]
 800989a:	9f03      	ldr	r7, [sp, #12]
 800989c:	4b98      	ldr	r3, [pc, #608]	@ (8009b00 <_dtoa_r+0x2d0>)
 800989e:	bfbc      	itt	lt
 80098a0:	2201      	movlt	r2, #1
 80098a2:	6032      	strlt	r2, [r6, #0]
 80098a4:	43bb      	bics	r3, r7
 80098a6:	d112      	bne.n	80098ce <_dtoa_r+0x9e>
 80098a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80098aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80098ae:	6013      	str	r3, [r2, #0]
 80098b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098b4:	4323      	orrs	r3, r4
 80098b6:	f000 854d 	beq.w	800a354 <_dtoa_r+0xb24>
 80098ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80098bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009b14 <_dtoa_r+0x2e4>
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f000 854f 	beq.w	800a364 <_dtoa_r+0xb34>
 80098c6:	f10a 0303 	add.w	r3, sl, #3
 80098ca:	f000 bd49 	b.w	800a360 <_dtoa_r+0xb30>
 80098ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80098d2:	2200      	movs	r2, #0
 80098d4:	ec51 0b17 	vmov	r0, r1, d7
 80098d8:	2300      	movs	r3, #0
 80098da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80098de:	f7f7 f91b 	bl	8000b18 <__aeabi_dcmpeq>
 80098e2:	4680      	mov	r8, r0
 80098e4:	b158      	cbz	r0, 80098fe <_dtoa_r+0xce>
 80098e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80098e8:	2301      	movs	r3, #1
 80098ea:	6013      	str	r3, [r2, #0]
 80098ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80098ee:	b113      	cbz	r3, 80098f6 <_dtoa_r+0xc6>
 80098f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80098f2:	4b84      	ldr	r3, [pc, #528]	@ (8009b04 <_dtoa_r+0x2d4>)
 80098f4:	6013      	str	r3, [r2, #0]
 80098f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009b18 <_dtoa_r+0x2e8>
 80098fa:	f000 bd33 	b.w	800a364 <_dtoa_r+0xb34>
 80098fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009902:	aa16      	add	r2, sp, #88	@ 0x58
 8009904:	a917      	add	r1, sp, #92	@ 0x5c
 8009906:	4658      	mov	r0, fp
 8009908:	f001 f980 	bl	800ac0c <__d2b>
 800990c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009910:	4681      	mov	r9, r0
 8009912:	2e00      	cmp	r6, #0
 8009914:	d077      	beq.n	8009a06 <_dtoa_r+0x1d6>
 8009916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009918:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800991c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009920:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009924:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009928:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800992c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009930:	4619      	mov	r1, r3
 8009932:	2200      	movs	r2, #0
 8009934:	4b74      	ldr	r3, [pc, #464]	@ (8009b08 <_dtoa_r+0x2d8>)
 8009936:	f7f6 fccf 	bl	80002d8 <__aeabi_dsub>
 800993a:	a369      	add	r3, pc, #420	@ (adr r3, 8009ae0 <_dtoa_r+0x2b0>)
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	f7f6 fe82 	bl	8000648 <__aeabi_dmul>
 8009944:	a368      	add	r3, pc, #416	@ (adr r3, 8009ae8 <_dtoa_r+0x2b8>)
 8009946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994a:	f7f6 fcc7 	bl	80002dc <__adddf3>
 800994e:	4604      	mov	r4, r0
 8009950:	4630      	mov	r0, r6
 8009952:	460d      	mov	r5, r1
 8009954:	f7f6 fe0e 	bl	8000574 <__aeabi_i2d>
 8009958:	a365      	add	r3, pc, #404	@ (adr r3, 8009af0 <_dtoa_r+0x2c0>)
 800995a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995e:	f7f6 fe73 	bl	8000648 <__aeabi_dmul>
 8009962:	4602      	mov	r2, r0
 8009964:	460b      	mov	r3, r1
 8009966:	4620      	mov	r0, r4
 8009968:	4629      	mov	r1, r5
 800996a:	f7f6 fcb7 	bl	80002dc <__adddf3>
 800996e:	4604      	mov	r4, r0
 8009970:	460d      	mov	r5, r1
 8009972:	f7f7 f919 	bl	8000ba8 <__aeabi_d2iz>
 8009976:	2200      	movs	r2, #0
 8009978:	4607      	mov	r7, r0
 800997a:	2300      	movs	r3, #0
 800997c:	4620      	mov	r0, r4
 800997e:	4629      	mov	r1, r5
 8009980:	f7f7 f8d4 	bl	8000b2c <__aeabi_dcmplt>
 8009984:	b140      	cbz	r0, 8009998 <_dtoa_r+0x168>
 8009986:	4638      	mov	r0, r7
 8009988:	f7f6 fdf4 	bl	8000574 <__aeabi_i2d>
 800998c:	4622      	mov	r2, r4
 800998e:	462b      	mov	r3, r5
 8009990:	f7f7 f8c2 	bl	8000b18 <__aeabi_dcmpeq>
 8009994:	b900      	cbnz	r0, 8009998 <_dtoa_r+0x168>
 8009996:	3f01      	subs	r7, #1
 8009998:	2f16      	cmp	r7, #22
 800999a:	d851      	bhi.n	8009a40 <_dtoa_r+0x210>
 800999c:	4b5b      	ldr	r3, [pc, #364]	@ (8009b0c <_dtoa_r+0x2dc>)
 800999e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099aa:	f7f7 f8bf 	bl	8000b2c <__aeabi_dcmplt>
 80099ae:	2800      	cmp	r0, #0
 80099b0:	d048      	beq.n	8009a44 <_dtoa_r+0x214>
 80099b2:	3f01      	subs	r7, #1
 80099b4:	2300      	movs	r3, #0
 80099b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80099b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80099ba:	1b9b      	subs	r3, r3, r6
 80099bc:	1e5a      	subs	r2, r3, #1
 80099be:	bf44      	itt	mi
 80099c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80099c4:	2300      	movmi	r3, #0
 80099c6:	9208      	str	r2, [sp, #32]
 80099c8:	bf54      	ite	pl
 80099ca:	f04f 0800 	movpl.w	r8, #0
 80099ce:	9308      	strmi	r3, [sp, #32]
 80099d0:	2f00      	cmp	r7, #0
 80099d2:	db39      	blt.n	8009a48 <_dtoa_r+0x218>
 80099d4:	9b08      	ldr	r3, [sp, #32]
 80099d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80099d8:	443b      	add	r3, r7
 80099da:	9308      	str	r3, [sp, #32]
 80099dc:	2300      	movs	r3, #0
 80099de:	930a      	str	r3, [sp, #40]	@ 0x28
 80099e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099e2:	2b09      	cmp	r3, #9
 80099e4:	d864      	bhi.n	8009ab0 <_dtoa_r+0x280>
 80099e6:	2b05      	cmp	r3, #5
 80099e8:	bfc4      	itt	gt
 80099ea:	3b04      	subgt	r3, #4
 80099ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80099ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099f0:	f1a3 0302 	sub.w	r3, r3, #2
 80099f4:	bfcc      	ite	gt
 80099f6:	2400      	movgt	r4, #0
 80099f8:	2401      	movle	r4, #1
 80099fa:	2b03      	cmp	r3, #3
 80099fc:	d863      	bhi.n	8009ac6 <_dtoa_r+0x296>
 80099fe:	e8df f003 	tbb	[pc, r3]
 8009a02:	372a      	.short	0x372a
 8009a04:	5535      	.short	0x5535
 8009a06:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009a0a:	441e      	add	r6, r3
 8009a0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a10:	2b20      	cmp	r3, #32
 8009a12:	bfc1      	itttt	gt
 8009a14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a18:	409f      	lslgt	r7, r3
 8009a1a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a1e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009a22:	bfd6      	itet	le
 8009a24:	f1c3 0320 	rsble	r3, r3, #32
 8009a28:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a2c:	fa04 f003 	lslle.w	r0, r4, r3
 8009a30:	f7f6 fd90 	bl	8000554 <__aeabi_ui2d>
 8009a34:	2201      	movs	r2, #1
 8009a36:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009a3a:	3e01      	subs	r6, #1
 8009a3c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009a3e:	e777      	b.n	8009930 <_dtoa_r+0x100>
 8009a40:	2301      	movs	r3, #1
 8009a42:	e7b8      	b.n	80099b6 <_dtoa_r+0x186>
 8009a44:	9012      	str	r0, [sp, #72]	@ 0x48
 8009a46:	e7b7      	b.n	80099b8 <_dtoa_r+0x188>
 8009a48:	427b      	negs	r3, r7
 8009a4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	eba8 0807 	sub.w	r8, r8, r7
 8009a52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a54:	e7c4      	b.n	80099e0 <_dtoa_r+0x1b0>
 8009a56:	2300      	movs	r3, #0
 8009a58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	dc35      	bgt.n	8009acc <_dtoa_r+0x29c>
 8009a60:	2301      	movs	r3, #1
 8009a62:	9300      	str	r3, [sp, #0]
 8009a64:	9307      	str	r3, [sp, #28]
 8009a66:	461a      	mov	r2, r3
 8009a68:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a6a:	e00b      	b.n	8009a84 <_dtoa_r+0x254>
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e7f3      	b.n	8009a58 <_dtoa_r+0x228>
 8009a70:	2300      	movs	r3, #0
 8009a72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a76:	18fb      	adds	r3, r7, r3
 8009a78:	9300      	str	r3, [sp, #0]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	9307      	str	r3, [sp, #28]
 8009a80:	bfb8      	it	lt
 8009a82:	2301      	movlt	r3, #1
 8009a84:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009a88:	2100      	movs	r1, #0
 8009a8a:	2204      	movs	r2, #4
 8009a8c:	f102 0514 	add.w	r5, r2, #20
 8009a90:	429d      	cmp	r5, r3
 8009a92:	d91f      	bls.n	8009ad4 <_dtoa_r+0x2a4>
 8009a94:	6041      	str	r1, [r0, #4]
 8009a96:	4658      	mov	r0, fp
 8009a98:	f000 fd8e 	bl	800a5b8 <_Balloc>
 8009a9c:	4682      	mov	sl, r0
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	d13c      	bne.n	8009b1c <_dtoa_r+0x2ec>
 8009aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8009b10 <_dtoa_r+0x2e0>)
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	f240 11af 	movw	r1, #431	@ 0x1af
 8009aaa:	e6d8      	b.n	800985e <_dtoa_r+0x2e>
 8009aac:	2301      	movs	r3, #1
 8009aae:	e7e0      	b.n	8009a72 <_dtoa_r+0x242>
 8009ab0:	2401      	movs	r4, #1
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ab6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8009abc:	9300      	str	r3, [sp, #0]
 8009abe:	9307      	str	r3, [sp, #28]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2312      	movs	r3, #18
 8009ac4:	e7d0      	b.n	8009a68 <_dtoa_r+0x238>
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009aca:	e7f5      	b.n	8009ab8 <_dtoa_r+0x288>
 8009acc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	9307      	str	r3, [sp, #28]
 8009ad2:	e7d7      	b.n	8009a84 <_dtoa_r+0x254>
 8009ad4:	3101      	adds	r1, #1
 8009ad6:	0052      	lsls	r2, r2, #1
 8009ad8:	e7d8      	b.n	8009a8c <_dtoa_r+0x25c>
 8009ada:	bf00      	nop
 8009adc:	f3af 8000 	nop.w
 8009ae0:	636f4361 	.word	0x636f4361
 8009ae4:	3fd287a7 	.word	0x3fd287a7
 8009ae8:	8b60c8b3 	.word	0x8b60c8b3
 8009aec:	3fc68a28 	.word	0x3fc68a28
 8009af0:	509f79fb 	.word	0x509f79fb
 8009af4:	3fd34413 	.word	0x3fd34413
 8009af8:	0800ba69 	.word	0x0800ba69
 8009afc:	0800ba80 	.word	0x0800ba80
 8009b00:	7ff00000 	.word	0x7ff00000
 8009b04:	0800ba39 	.word	0x0800ba39
 8009b08:	3ff80000 	.word	0x3ff80000
 8009b0c:	0800bb78 	.word	0x0800bb78
 8009b10:	0800bad8 	.word	0x0800bad8
 8009b14:	0800ba65 	.word	0x0800ba65
 8009b18:	0800ba38 	.word	0x0800ba38
 8009b1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009b20:	6018      	str	r0, [r3, #0]
 8009b22:	9b07      	ldr	r3, [sp, #28]
 8009b24:	2b0e      	cmp	r3, #14
 8009b26:	f200 80a4 	bhi.w	8009c72 <_dtoa_r+0x442>
 8009b2a:	2c00      	cmp	r4, #0
 8009b2c:	f000 80a1 	beq.w	8009c72 <_dtoa_r+0x442>
 8009b30:	2f00      	cmp	r7, #0
 8009b32:	dd33      	ble.n	8009b9c <_dtoa_r+0x36c>
 8009b34:	4bad      	ldr	r3, [pc, #692]	@ (8009dec <_dtoa_r+0x5bc>)
 8009b36:	f007 020f 	and.w	r2, r7, #15
 8009b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b3e:	ed93 7b00 	vldr	d7, [r3]
 8009b42:	05f8      	lsls	r0, r7, #23
 8009b44:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009b48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009b4c:	d516      	bpl.n	8009b7c <_dtoa_r+0x34c>
 8009b4e:	4ba8      	ldr	r3, [pc, #672]	@ (8009df0 <_dtoa_r+0x5c0>)
 8009b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b58:	f7f6 fea0 	bl	800089c <__aeabi_ddiv>
 8009b5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b60:	f004 040f 	and.w	r4, r4, #15
 8009b64:	2603      	movs	r6, #3
 8009b66:	4da2      	ldr	r5, [pc, #648]	@ (8009df0 <_dtoa_r+0x5c0>)
 8009b68:	b954      	cbnz	r4, 8009b80 <_dtoa_r+0x350>
 8009b6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b72:	f7f6 fe93 	bl	800089c <__aeabi_ddiv>
 8009b76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b7a:	e028      	b.n	8009bce <_dtoa_r+0x39e>
 8009b7c:	2602      	movs	r6, #2
 8009b7e:	e7f2      	b.n	8009b66 <_dtoa_r+0x336>
 8009b80:	07e1      	lsls	r1, r4, #31
 8009b82:	d508      	bpl.n	8009b96 <_dtoa_r+0x366>
 8009b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b8c:	f7f6 fd5c 	bl	8000648 <__aeabi_dmul>
 8009b90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b94:	3601      	adds	r6, #1
 8009b96:	1064      	asrs	r4, r4, #1
 8009b98:	3508      	adds	r5, #8
 8009b9a:	e7e5      	b.n	8009b68 <_dtoa_r+0x338>
 8009b9c:	f000 80d2 	beq.w	8009d44 <_dtoa_r+0x514>
 8009ba0:	427c      	negs	r4, r7
 8009ba2:	4b92      	ldr	r3, [pc, #584]	@ (8009dec <_dtoa_r+0x5bc>)
 8009ba4:	4d92      	ldr	r5, [pc, #584]	@ (8009df0 <_dtoa_r+0x5c0>)
 8009ba6:	f004 020f 	and.w	r2, r4, #15
 8009baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009bb6:	f7f6 fd47 	bl	8000648 <__aeabi_dmul>
 8009bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bbe:	1124      	asrs	r4, r4, #4
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	2602      	movs	r6, #2
 8009bc4:	2c00      	cmp	r4, #0
 8009bc6:	f040 80b2 	bne.w	8009d2e <_dtoa_r+0x4fe>
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1d3      	bne.n	8009b76 <_dtoa_r+0x346>
 8009bce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009bd0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	f000 80b7 	beq.w	8009d48 <_dtoa_r+0x518>
 8009bda:	4b86      	ldr	r3, [pc, #536]	@ (8009df4 <_dtoa_r+0x5c4>)
 8009bdc:	2200      	movs	r2, #0
 8009bde:	4620      	mov	r0, r4
 8009be0:	4629      	mov	r1, r5
 8009be2:	f7f6 ffa3 	bl	8000b2c <__aeabi_dcmplt>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f000 80ae 	beq.w	8009d48 <_dtoa_r+0x518>
 8009bec:	9b07      	ldr	r3, [sp, #28]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 80aa 	beq.w	8009d48 <_dtoa_r+0x518>
 8009bf4:	9b00      	ldr	r3, [sp, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dd37      	ble.n	8009c6a <_dtoa_r+0x43a>
 8009bfa:	1e7b      	subs	r3, r7, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	4b7d      	ldr	r3, [pc, #500]	@ (8009df8 <_dtoa_r+0x5c8>)
 8009c02:	2200      	movs	r2, #0
 8009c04:	4629      	mov	r1, r5
 8009c06:	f7f6 fd1f 	bl	8000648 <__aeabi_dmul>
 8009c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c0e:	9c00      	ldr	r4, [sp, #0]
 8009c10:	3601      	adds	r6, #1
 8009c12:	4630      	mov	r0, r6
 8009c14:	f7f6 fcae 	bl	8000574 <__aeabi_i2d>
 8009c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c1c:	f7f6 fd14 	bl	8000648 <__aeabi_dmul>
 8009c20:	4b76      	ldr	r3, [pc, #472]	@ (8009dfc <_dtoa_r+0x5cc>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	f7f6 fb5a 	bl	80002dc <__adddf3>
 8009c28:	4605      	mov	r5, r0
 8009c2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c2e:	2c00      	cmp	r4, #0
 8009c30:	f040 808d 	bne.w	8009d4e <_dtoa_r+0x51e>
 8009c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c38:	4b71      	ldr	r3, [pc, #452]	@ (8009e00 <_dtoa_r+0x5d0>)
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f7f6 fb4c 	bl	80002d8 <__aeabi_dsub>
 8009c40:	4602      	mov	r2, r0
 8009c42:	460b      	mov	r3, r1
 8009c44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c48:	462a      	mov	r2, r5
 8009c4a:	4633      	mov	r3, r6
 8009c4c:	f7f6 ff8c 	bl	8000b68 <__aeabi_dcmpgt>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	f040 828b 	bne.w	800a16c <_dtoa_r+0x93c>
 8009c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c5a:	462a      	mov	r2, r5
 8009c5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009c60:	f7f6 ff64 	bl	8000b2c <__aeabi_dcmplt>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	f040 8128 	bne.w	8009eba <_dtoa_r+0x68a>
 8009c6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009c6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009c72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f2c0 815a 	blt.w	8009f2e <_dtoa_r+0x6fe>
 8009c7a:	2f0e      	cmp	r7, #14
 8009c7c:	f300 8157 	bgt.w	8009f2e <_dtoa_r+0x6fe>
 8009c80:	4b5a      	ldr	r3, [pc, #360]	@ (8009dec <_dtoa_r+0x5bc>)
 8009c82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c86:	ed93 7b00 	vldr	d7, [r3]
 8009c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	ed8d 7b00 	vstr	d7, [sp]
 8009c92:	da03      	bge.n	8009c9c <_dtoa_r+0x46c>
 8009c94:	9b07      	ldr	r3, [sp, #28]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	f340 8101 	ble.w	8009e9e <_dtoa_r+0x66e>
 8009c9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ca0:	4656      	mov	r6, sl
 8009ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	4629      	mov	r1, r5
 8009caa:	f7f6 fdf7 	bl	800089c <__aeabi_ddiv>
 8009cae:	f7f6 ff7b 	bl	8000ba8 <__aeabi_d2iz>
 8009cb2:	4680      	mov	r8, r0
 8009cb4:	f7f6 fc5e 	bl	8000574 <__aeabi_i2d>
 8009cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cbc:	f7f6 fcc4 	bl	8000648 <__aeabi_dmul>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009ccc:	f7f6 fb04 	bl	80002d8 <__aeabi_dsub>
 8009cd0:	f806 4b01 	strb.w	r4, [r6], #1
 8009cd4:	9d07      	ldr	r5, [sp, #28]
 8009cd6:	eba6 040a 	sub.w	r4, r6, sl
 8009cda:	42a5      	cmp	r5, r4
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	f040 8117 	bne.w	8009f12 <_dtoa_r+0x6e2>
 8009ce4:	f7f6 fafa 	bl	80002dc <__adddf3>
 8009ce8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cec:	4604      	mov	r4, r0
 8009cee:	460d      	mov	r5, r1
 8009cf0:	f7f6 ff3a 	bl	8000b68 <__aeabi_dcmpgt>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	f040 80f9 	bne.w	8009eec <_dtoa_r+0x6bc>
 8009cfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cfe:	4620      	mov	r0, r4
 8009d00:	4629      	mov	r1, r5
 8009d02:	f7f6 ff09 	bl	8000b18 <__aeabi_dcmpeq>
 8009d06:	b118      	cbz	r0, 8009d10 <_dtoa_r+0x4e0>
 8009d08:	f018 0f01 	tst.w	r8, #1
 8009d0c:	f040 80ee 	bne.w	8009eec <_dtoa_r+0x6bc>
 8009d10:	4649      	mov	r1, r9
 8009d12:	4658      	mov	r0, fp
 8009d14:	f000 fc90 	bl	800a638 <_Bfree>
 8009d18:	2300      	movs	r3, #0
 8009d1a:	7033      	strb	r3, [r6, #0]
 8009d1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d1e:	3701      	adds	r7, #1
 8009d20:	601f      	str	r7, [r3, #0]
 8009d22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f000 831d 	beq.w	800a364 <_dtoa_r+0xb34>
 8009d2a:	601e      	str	r6, [r3, #0]
 8009d2c:	e31a      	b.n	800a364 <_dtoa_r+0xb34>
 8009d2e:	07e2      	lsls	r2, r4, #31
 8009d30:	d505      	bpl.n	8009d3e <_dtoa_r+0x50e>
 8009d32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d36:	f7f6 fc87 	bl	8000648 <__aeabi_dmul>
 8009d3a:	3601      	adds	r6, #1
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	1064      	asrs	r4, r4, #1
 8009d40:	3508      	adds	r5, #8
 8009d42:	e73f      	b.n	8009bc4 <_dtoa_r+0x394>
 8009d44:	2602      	movs	r6, #2
 8009d46:	e742      	b.n	8009bce <_dtoa_r+0x39e>
 8009d48:	9c07      	ldr	r4, [sp, #28]
 8009d4a:	9704      	str	r7, [sp, #16]
 8009d4c:	e761      	b.n	8009c12 <_dtoa_r+0x3e2>
 8009d4e:	4b27      	ldr	r3, [pc, #156]	@ (8009dec <_dtoa_r+0x5bc>)
 8009d50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d5a:	4454      	add	r4, sl
 8009d5c:	2900      	cmp	r1, #0
 8009d5e:	d053      	beq.n	8009e08 <_dtoa_r+0x5d8>
 8009d60:	4928      	ldr	r1, [pc, #160]	@ (8009e04 <_dtoa_r+0x5d4>)
 8009d62:	2000      	movs	r0, #0
 8009d64:	f7f6 fd9a 	bl	800089c <__aeabi_ddiv>
 8009d68:	4633      	mov	r3, r6
 8009d6a:	462a      	mov	r2, r5
 8009d6c:	f7f6 fab4 	bl	80002d8 <__aeabi_dsub>
 8009d70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009d74:	4656      	mov	r6, sl
 8009d76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d7a:	f7f6 ff15 	bl	8000ba8 <__aeabi_d2iz>
 8009d7e:	4605      	mov	r5, r0
 8009d80:	f7f6 fbf8 	bl	8000574 <__aeabi_i2d>
 8009d84:	4602      	mov	r2, r0
 8009d86:	460b      	mov	r3, r1
 8009d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d8c:	f7f6 faa4 	bl	80002d8 <__aeabi_dsub>
 8009d90:	3530      	adds	r5, #48	@ 0x30
 8009d92:	4602      	mov	r2, r0
 8009d94:	460b      	mov	r3, r1
 8009d96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d9a:	f806 5b01 	strb.w	r5, [r6], #1
 8009d9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009da2:	f7f6 fec3 	bl	8000b2c <__aeabi_dcmplt>
 8009da6:	2800      	cmp	r0, #0
 8009da8:	d171      	bne.n	8009e8e <_dtoa_r+0x65e>
 8009daa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dae:	4911      	ldr	r1, [pc, #68]	@ (8009df4 <_dtoa_r+0x5c4>)
 8009db0:	2000      	movs	r0, #0
 8009db2:	f7f6 fa91 	bl	80002d8 <__aeabi_dsub>
 8009db6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009dba:	f7f6 feb7 	bl	8000b2c <__aeabi_dcmplt>
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	f040 8095 	bne.w	8009eee <_dtoa_r+0x6be>
 8009dc4:	42a6      	cmp	r6, r4
 8009dc6:	f43f af50 	beq.w	8009c6a <_dtoa_r+0x43a>
 8009dca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009dce:	4b0a      	ldr	r3, [pc, #40]	@ (8009df8 <_dtoa_r+0x5c8>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f7f6 fc39 	bl	8000648 <__aeabi_dmul>
 8009dd6:	4b08      	ldr	r3, [pc, #32]	@ (8009df8 <_dtoa_r+0x5c8>)
 8009dd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ddc:	2200      	movs	r2, #0
 8009dde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009de2:	f7f6 fc31 	bl	8000648 <__aeabi_dmul>
 8009de6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009dea:	e7c4      	b.n	8009d76 <_dtoa_r+0x546>
 8009dec:	0800bb78 	.word	0x0800bb78
 8009df0:	0800bb50 	.word	0x0800bb50
 8009df4:	3ff00000 	.word	0x3ff00000
 8009df8:	40240000 	.word	0x40240000
 8009dfc:	401c0000 	.word	0x401c0000
 8009e00:	40140000 	.word	0x40140000
 8009e04:	3fe00000 	.word	0x3fe00000
 8009e08:	4631      	mov	r1, r6
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	f7f6 fc1c 	bl	8000648 <__aeabi_dmul>
 8009e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e14:	9415      	str	r4, [sp, #84]	@ 0x54
 8009e16:	4656      	mov	r6, sl
 8009e18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e1c:	f7f6 fec4 	bl	8000ba8 <__aeabi_d2iz>
 8009e20:	4605      	mov	r5, r0
 8009e22:	f7f6 fba7 	bl	8000574 <__aeabi_i2d>
 8009e26:	4602      	mov	r2, r0
 8009e28:	460b      	mov	r3, r1
 8009e2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e2e:	f7f6 fa53 	bl	80002d8 <__aeabi_dsub>
 8009e32:	3530      	adds	r5, #48	@ 0x30
 8009e34:	f806 5b01 	strb.w	r5, [r6], #1
 8009e38:	4602      	mov	r2, r0
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	42a6      	cmp	r6, r4
 8009e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e42:	f04f 0200 	mov.w	r2, #0
 8009e46:	d124      	bne.n	8009e92 <_dtoa_r+0x662>
 8009e48:	4bac      	ldr	r3, [pc, #688]	@ (800a0fc <_dtoa_r+0x8cc>)
 8009e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009e4e:	f7f6 fa45 	bl	80002dc <__adddf3>
 8009e52:	4602      	mov	r2, r0
 8009e54:	460b      	mov	r3, r1
 8009e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e5a:	f7f6 fe85 	bl	8000b68 <__aeabi_dcmpgt>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	d145      	bne.n	8009eee <_dtoa_r+0x6be>
 8009e62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e66:	49a5      	ldr	r1, [pc, #660]	@ (800a0fc <_dtoa_r+0x8cc>)
 8009e68:	2000      	movs	r0, #0
 8009e6a:	f7f6 fa35 	bl	80002d8 <__aeabi_dsub>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	460b      	mov	r3, r1
 8009e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e76:	f7f6 fe59 	bl	8000b2c <__aeabi_dcmplt>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	f43f aef5 	beq.w	8009c6a <_dtoa_r+0x43a>
 8009e80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009e82:	1e73      	subs	r3, r6, #1
 8009e84:	9315      	str	r3, [sp, #84]	@ 0x54
 8009e86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e8a:	2b30      	cmp	r3, #48	@ 0x30
 8009e8c:	d0f8      	beq.n	8009e80 <_dtoa_r+0x650>
 8009e8e:	9f04      	ldr	r7, [sp, #16]
 8009e90:	e73e      	b.n	8009d10 <_dtoa_r+0x4e0>
 8009e92:	4b9b      	ldr	r3, [pc, #620]	@ (800a100 <_dtoa_r+0x8d0>)
 8009e94:	f7f6 fbd8 	bl	8000648 <__aeabi_dmul>
 8009e98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e9c:	e7bc      	b.n	8009e18 <_dtoa_r+0x5e8>
 8009e9e:	d10c      	bne.n	8009eba <_dtoa_r+0x68a>
 8009ea0:	4b98      	ldr	r3, [pc, #608]	@ (800a104 <_dtoa_r+0x8d4>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ea8:	f7f6 fbce 	bl	8000648 <__aeabi_dmul>
 8009eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009eb0:	f7f6 fe50 	bl	8000b54 <__aeabi_dcmpge>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	f000 8157 	beq.w	800a168 <_dtoa_r+0x938>
 8009eba:	2400      	movs	r4, #0
 8009ebc:	4625      	mov	r5, r4
 8009ebe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ec0:	43db      	mvns	r3, r3
 8009ec2:	9304      	str	r3, [sp, #16]
 8009ec4:	4656      	mov	r6, sl
 8009ec6:	2700      	movs	r7, #0
 8009ec8:	4621      	mov	r1, r4
 8009eca:	4658      	mov	r0, fp
 8009ecc:	f000 fbb4 	bl	800a638 <_Bfree>
 8009ed0:	2d00      	cmp	r5, #0
 8009ed2:	d0dc      	beq.n	8009e8e <_dtoa_r+0x65e>
 8009ed4:	b12f      	cbz	r7, 8009ee2 <_dtoa_r+0x6b2>
 8009ed6:	42af      	cmp	r7, r5
 8009ed8:	d003      	beq.n	8009ee2 <_dtoa_r+0x6b2>
 8009eda:	4639      	mov	r1, r7
 8009edc:	4658      	mov	r0, fp
 8009ede:	f000 fbab 	bl	800a638 <_Bfree>
 8009ee2:	4629      	mov	r1, r5
 8009ee4:	4658      	mov	r0, fp
 8009ee6:	f000 fba7 	bl	800a638 <_Bfree>
 8009eea:	e7d0      	b.n	8009e8e <_dtoa_r+0x65e>
 8009eec:	9704      	str	r7, [sp, #16]
 8009eee:	4633      	mov	r3, r6
 8009ef0:	461e      	mov	r6, r3
 8009ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ef6:	2a39      	cmp	r2, #57	@ 0x39
 8009ef8:	d107      	bne.n	8009f0a <_dtoa_r+0x6da>
 8009efa:	459a      	cmp	sl, r3
 8009efc:	d1f8      	bne.n	8009ef0 <_dtoa_r+0x6c0>
 8009efe:	9a04      	ldr	r2, [sp, #16]
 8009f00:	3201      	adds	r2, #1
 8009f02:	9204      	str	r2, [sp, #16]
 8009f04:	2230      	movs	r2, #48	@ 0x30
 8009f06:	f88a 2000 	strb.w	r2, [sl]
 8009f0a:	781a      	ldrb	r2, [r3, #0]
 8009f0c:	3201      	adds	r2, #1
 8009f0e:	701a      	strb	r2, [r3, #0]
 8009f10:	e7bd      	b.n	8009e8e <_dtoa_r+0x65e>
 8009f12:	4b7b      	ldr	r3, [pc, #492]	@ (800a100 <_dtoa_r+0x8d0>)
 8009f14:	2200      	movs	r2, #0
 8009f16:	f7f6 fb97 	bl	8000648 <__aeabi_dmul>
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	4604      	mov	r4, r0
 8009f20:	460d      	mov	r5, r1
 8009f22:	f7f6 fdf9 	bl	8000b18 <__aeabi_dcmpeq>
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f43f aebb 	beq.w	8009ca2 <_dtoa_r+0x472>
 8009f2c:	e6f0      	b.n	8009d10 <_dtoa_r+0x4e0>
 8009f2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009f30:	2a00      	cmp	r2, #0
 8009f32:	f000 80db 	beq.w	800a0ec <_dtoa_r+0x8bc>
 8009f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f38:	2a01      	cmp	r2, #1
 8009f3a:	f300 80bf 	bgt.w	800a0bc <_dtoa_r+0x88c>
 8009f3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009f40:	2a00      	cmp	r2, #0
 8009f42:	f000 80b7 	beq.w	800a0b4 <_dtoa_r+0x884>
 8009f46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009f4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009f4c:	4646      	mov	r6, r8
 8009f4e:	9a08      	ldr	r2, [sp, #32]
 8009f50:	2101      	movs	r1, #1
 8009f52:	441a      	add	r2, r3
 8009f54:	4658      	mov	r0, fp
 8009f56:	4498      	add	r8, r3
 8009f58:	9208      	str	r2, [sp, #32]
 8009f5a:	f000 fc21 	bl	800a7a0 <__i2b>
 8009f5e:	4605      	mov	r5, r0
 8009f60:	b15e      	cbz	r6, 8009f7a <_dtoa_r+0x74a>
 8009f62:	9b08      	ldr	r3, [sp, #32]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dd08      	ble.n	8009f7a <_dtoa_r+0x74a>
 8009f68:	42b3      	cmp	r3, r6
 8009f6a:	9a08      	ldr	r2, [sp, #32]
 8009f6c:	bfa8      	it	ge
 8009f6e:	4633      	movge	r3, r6
 8009f70:	eba8 0803 	sub.w	r8, r8, r3
 8009f74:	1af6      	subs	r6, r6, r3
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	9308      	str	r3, [sp, #32]
 8009f7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f7c:	b1f3      	cbz	r3, 8009fbc <_dtoa_r+0x78c>
 8009f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 80b7 	beq.w	800a0f4 <_dtoa_r+0x8c4>
 8009f86:	b18c      	cbz	r4, 8009fac <_dtoa_r+0x77c>
 8009f88:	4629      	mov	r1, r5
 8009f8a:	4622      	mov	r2, r4
 8009f8c:	4658      	mov	r0, fp
 8009f8e:	f000 fcc7 	bl	800a920 <__pow5mult>
 8009f92:	464a      	mov	r2, r9
 8009f94:	4601      	mov	r1, r0
 8009f96:	4605      	mov	r5, r0
 8009f98:	4658      	mov	r0, fp
 8009f9a:	f000 fc17 	bl	800a7cc <__multiply>
 8009f9e:	4649      	mov	r1, r9
 8009fa0:	9004      	str	r0, [sp, #16]
 8009fa2:	4658      	mov	r0, fp
 8009fa4:	f000 fb48 	bl	800a638 <_Bfree>
 8009fa8:	9b04      	ldr	r3, [sp, #16]
 8009faa:	4699      	mov	r9, r3
 8009fac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fae:	1b1a      	subs	r2, r3, r4
 8009fb0:	d004      	beq.n	8009fbc <_dtoa_r+0x78c>
 8009fb2:	4649      	mov	r1, r9
 8009fb4:	4658      	mov	r0, fp
 8009fb6:	f000 fcb3 	bl	800a920 <__pow5mult>
 8009fba:	4681      	mov	r9, r0
 8009fbc:	2101      	movs	r1, #1
 8009fbe:	4658      	mov	r0, fp
 8009fc0:	f000 fbee 	bl	800a7a0 <__i2b>
 8009fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fc6:	4604      	mov	r4, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 81cf 	beq.w	800a36c <_dtoa_r+0xb3c>
 8009fce:	461a      	mov	r2, r3
 8009fd0:	4601      	mov	r1, r0
 8009fd2:	4658      	mov	r0, fp
 8009fd4:	f000 fca4 	bl	800a920 <__pow5mult>
 8009fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	4604      	mov	r4, r0
 8009fde:	f300 8095 	bgt.w	800a10c <_dtoa_r+0x8dc>
 8009fe2:	9b02      	ldr	r3, [sp, #8]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	f040 8087 	bne.w	800a0f8 <_dtoa_r+0x8c8>
 8009fea:	9b03      	ldr	r3, [sp, #12]
 8009fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f040 8089 	bne.w	800a108 <_dtoa_r+0x8d8>
 8009ff6:	9b03      	ldr	r3, [sp, #12]
 8009ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ffc:	0d1b      	lsrs	r3, r3, #20
 8009ffe:	051b      	lsls	r3, r3, #20
 800a000:	b12b      	cbz	r3, 800a00e <_dtoa_r+0x7de>
 800a002:	9b08      	ldr	r3, [sp, #32]
 800a004:	3301      	adds	r3, #1
 800a006:	9308      	str	r3, [sp, #32]
 800a008:	f108 0801 	add.w	r8, r8, #1
 800a00c:	2301      	movs	r3, #1
 800a00e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a012:	2b00      	cmp	r3, #0
 800a014:	f000 81b0 	beq.w	800a378 <_dtoa_r+0xb48>
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a01e:	6918      	ldr	r0, [r3, #16]
 800a020:	f000 fb72 	bl	800a708 <__hi0bits>
 800a024:	f1c0 0020 	rsb	r0, r0, #32
 800a028:	9b08      	ldr	r3, [sp, #32]
 800a02a:	4418      	add	r0, r3
 800a02c:	f010 001f 	ands.w	r0, r0, #31
 800a030:	d077      	beq.n	800a122 <_dtoa_r+0x8f2>
 800a032:	f1c0 0320 	rsb	r3, r0, #32
 800a036:	2b04      	cmp	r3, #4
 800a038:	dd6b      	ble.n	800a112 <_dtoa_r+0x8e2>
 800a03a:	9b08      	ldr	r3, [sp, #32]
 800a03c:	f1c0 001c 	rsb	r0, r0, #28
 800a040:	4403      	add	r3, r0
 800a042:	4480      	add	r8, r0
 800a044:	4406      	add	r6, r0
 800a046:	9308      	str	r3, [sp, #32]
 800a048:	f1b8 0f00 	cmp.w	r8, #0
 800a04c:	dd05      	ble.n	800a05a <_dtoa_r+0x82a>
 800a04e:	4649      	mov	r1, r9
 800a050:	4642      	mov	r2, r8
 800a052:	4658      	mov	r0, fp
 800a054:	f000 fcbe 	bl	800a9d4 <__lshift>
 800a058:	4681      	mov	r9, r0
 800a05a:	9b08      	ldr	r3, [sp, #32]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	dd05      	ble.n	800a06c <_dtoa_r+0x83c>
 800a060:	4621      	mov	r1, r4
 800a062:	461a      	mov	r2, r3
 800a064:	4658      	mov	r0, fp
 800a066:	f000 fcb5 	bl	800a9d4 <__lshift>
 800a06a:	4604      	mov	r4, r0
 800a06c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d059      	beq.n	800a126 <_dtoa_r+0x8f6>
 800a072:	4621      	mov	r1, r4
 800a074:	4648      	mov	r0, r9
 800a076:	f000 fd19 	bl	800aaac <__mcmp>
 800a07a:	2800      	cmp	r0, #0
 800a07c:	da53      	bge.n	800a126 <_dtoa_r+0x8f6>
 800a07e:	1e7b      	subs	r3, r7, #1
 800a080:	9304      	str	r3, [sp, #16]
 800a082:	4649      	mov	r1, r9
 800a084:	2300      	movs	r3, #0
 800a086:	220a      	movs	r2, #10
 800a088:	4658      	mov	r0, fp
 800a08a:	f000 faf7 	bl	800a67c <__multadd>
 800a08e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a090:	4681      	mov	r9, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	f000 8172 	beq.w	800a37c <_dtoa_r+0xb4c>
 800a098:	2300      	movs	r3, #0
 800a09a:	4629      	mov	r1, r5
 800a09c:	220a      	movs	r2, #10
 800a09e:	4658      	mov	r0, fp
 800a0a0:	f000 faec 	bl	800a67c <__multadd>
 800a0a4:	9b00      	ldr	r3, [sp, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	4605      	mov	r5, r0
 800a0aa:	dc67      	bgt.n	800a17c <_dtoa_r+0x94c>
 800a0ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	dc41      	bgt.n	800a136 <_dtoa_r+0x906>
 800a0b2:	e063      	b.n	800a17c <_dtoa_r+0x94c>
 800a0b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a0b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a0ba:	e746      	b.n	8009f4a <_dtoa_r+0x71a>
 800a0bc:	9b07      	ldr	r3, [sp, #28]
 800a0be:	1e5c      	subs	r4, r3, #1
 800a0c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0c2:	42a3      	cmp	r3, r4
 800a0c4:	bfbf      	itttt	lt
 800a0c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a0c8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a0ca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a0cc:	1ae3      	sublt	r3, r4, r3
 800a0ce:	bfb4      	ite	lt
 800a0d0:	18d2      	addlt	r2, r2, r3
 800a0d2:	1b1c      	subge	r4, r3, r4
 800a0d4:	9b07      	ldr	r3, [sp, #28]
 800a0d6:	bfbc      	itt	lt
 800a0d8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a0da:	2400      	movlt	r4, #0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	bfb5      	itete	lt
 800a0e0:	eba8 0603 	sublt.w	r6, r8, r3
 800a0e4:	9b07      	ldrge	r3, [sp, #28]
 800a0e6:	2300      	movlt	r3, #0
 800a0e8:	4646      	movge	r6, r8
 800a0ea:	e730      	b.n	8009f4e <_dtoa_r+0x71e>
 800a0ec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a0ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a0f0:	4646      	mov	r6, r8
 800a0f2:	e735      	b.n	8009f60 <_dtoa_r+0x730>
 800a0f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0f6:	e75c      	b.n	8009fb2 <_dtoa_r+0x782>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	e788      	b.n	800a00e <_dtoa_r+0x7de>
 800a0fc:	3fe00000 	.word	0x3fe00000
 800a100:	40240000 	.word	0x40240000
 800a104:	40140000 	.word	0x40140000
 800a108:	9b02      	ldr	r3, [sp, #8]
 800a10a:	e780      	b.n	800a00e <_dtoa_r+0x7de>
 800a10c:	2300      	movs	r3, #0
 800a10e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a110:	e782      	b.n	800a018 <_dtoa_r+0x7e8>
 800a112:	d099      	beq.n	800a048 <_dtoa_r+0x818>
 800a114:	9a08      	ldr	r2, [sp, #32]
 800a116:	331c      	adds	r3, #28
 800a118:	441a      	add	r2, r3
 800a11a:	4498      	add	r8, r3
 800a11c:	441e      	add	r6, r3
 800a11e:	9208      	str	r2, [sp, #32]
 800a120:	e792      	b.n	800a048 <_dtoa_r+0x818>
 800a122:	4603      	mov	r3, r0
 800a124:	e7f6      	b.n	800a114 <_dtoa_r+0x8e4>
 800a126:	9b07      	ldr	r3, [sp, #28]
 800a128:	9704      	str	r7, [sp, #16]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	dc20      	bgt.n	800a170 <_dtoa_r+0x940>
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a132:	2b02      	cmp	r3, #2
 800a134:	dd1e      	ble.n	800a174 <_dtoa_r+0x944>
 800a136:	9b00      	ldr	r3, [sp, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f47f aec0 	bne.w	8009ebe <_dtoa_r+0x68e>
 800a13e:	4621      	mov	r1, r4
 800a140:	2205      	movs	r2, #5
 800a142:	4658      	mov	r0, fp
 800a144:	f000 fa9a 	bl	800a67c <__multadd>
 800a148:	4601      	mov	r1, r0
 800a14a:	4604      	mov	r4, r0
 800a14c:	4648      	mov	r0, r9
 800a14e:	f000 fcad 	bl	800aaac <__mcmp>
 800a152:	2800      	cmp	r0, #0
 800a154:	f77f aeb3 	ble.w	8009ebe <_dtoa_r+0x68e>
 800a158:	4656      	mov	r6, sl
 800a15a:	2331      	movs	r3, #49	@ 0x31
 800a15c:	f806 3b01 	strb.w	r3, [r6], #1
 800a160:	9b04      	ldr	r3, [sp, #16]
 800a162:	3301      	adds	r3, #1
 800a164:	9304      	str	r3, [sp, #16]
 800a166:	e6ae      	b.n	8009ec6 <_dtoa_r+0x696>
 800a168:	9c07      	ldr	r4, [sp, #28]
 800a16a:	9704      	str	r7, [sp, #16]
 800a16c:	4625      	mov	r5, r4
 800a16e:	e7f3      	b.n	800a158 <_dtoa_r+0x928>
 800a170:	9b07      	ldr	r3, [sp, #28]
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a176:	2b00      	cmp	r3, #0
 800a178:	f000 8104 	beq.w	800a384 <_dtoa_r+0xb54>
 800a17c:	2e00      	cmp	r6, #0
 800a17e:	dd05      	ble.n	800a18c <_dtoa_r+0x95c>
 800a180:	4629      	mov	r1, r5
 800a182:	4632      	mov	r2, r6
 800a184:	4658      	mov	r0, fp
 800a186:	f000 fc25 	bl	800a9d4 <__lshift>
 800a18a:	4605      	mov	r5, r0
 800a18c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d05a      	beq.n	800a248 <_dtoa_r+0xa18>
 800a192:	6869      	ldr	r1, [r5, #4]
 800a194:	4658      	mov	r0, fp
 800a196:	f000 fa0f 	bl	800a5b8 <_Balloc>
 800a19a:	4606      	mov	r6, r0
 800a19c:	b928      	cbnz	r0, 800a1aa <_dtoa_r+0x97a>
 800a19e:	4b84      	ldr	r3, [pc, #528]	@ (800a3b0 <_dtoa_r+0xb80>)
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a1a6:	f7ff bb5a 	b.w	800985e <_dtoa_r+0x2e>
 800a1aa:	692a      	ldr	r2, [r5, #16]
 800a1ac:	3202      	adds	r2, #2
 800a1ae:	0092      	lsls	r2, r2, #2
 800a1b0:	f105 010c 	add.w	r1, r5, #12
 800a1b4:	300c      	adds	r0, #12
 800a1b6:	f001 f803 	bl	800b1c0 <memcpy>
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	4631      	mov	r1, r6
 800a1be:	4658      	mov	r0, fp
 800a1c0:	f000 fc08 	bl	800a9d4 <__lshift>
 800a1c4:	f10a 0301 	add.w	r3, sl, #1
 800a1c8:	9307      	str	r3, [sp, #28]
 800a1ca:	9b00      	ldr	r3, [sp, #0]
 800a1cc:	4453      	add	r3, sl
 800a1ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1d0:	9b02      	ldr	r3, [sp, #8]
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	462f      	mov	r7, r5
 800a1d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1da:	4605      	mov	r5, r0
 800a1dc:	9b07      	ldr	r3, [sp, #28]
 800a1de:	4621      	mov	r1, r4
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	4648      	mov	r0, r9
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	f7ff fa9a 	bl	800971e <quorem>
 800a1ea:	4639      	mov	r1, r7
 800a1ec:	9002      	str	r0, [sp, #8]
 800a1ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a1f2:	4648      	mov	r0, r9
 800a1f4:	f000 fc5a 	bl	800aaac <__mcmp>
 800a1f8:	462a      	mov	r2, r5
 800a1fa:	9008      	str	r0, [sp, #32]
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	4658      	mov	r0, fp
 800a200:	f000 fc70 	bl	800aae4 <__mdiff>
 800a204:	68c2      	ldr	r2, [r0, #12]
 800a206:	4606      	mov	r6, r0
 800a208:	bb02      	cbnz	r2, 800a24c <_dtoa_r+0xa1c>
 800a20a:	4601      	mov	r1, r0
 800a20c:	4648      	mov	r0, r9
 800a20e:	f000 fc4d 	bl	800aaac <__mcmp>
 800a212:	4602      	mov	r2, r0
 800a214:	4631      	mov	r1, r6
 800a216:	4658      	mov	r0, fp
 800a218:	920e      	str	r2, [sp, #56]	@ 0x38
 800a21a:	f000 fa0d 	bl	800a638 <_Bfree>
 800a21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a220:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a222:	9e07      	ldr	r6, [sp, #28]
 800a224:	ea43 0102 	orr.w	r1, r3, r2
 800a228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a22a:	4319      	orrs	r1, r3
 800a22c:	d110      	bne.n	800a250 <_dtoa_r+0xa20>
 800a22e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a232:	d029      	beq.n	800a288 <_dtoa_r+0xa58>
 800a234:	9b08      	ldr	r3, [sp, #32]
 800a236:	2b00      	cmp	r3, #0
 800a238:	dd02      	ble.n	800a240 <_dtoa_r+0xa10>
 800a23a:	9b02      	ldr	r3, [sp, #8]
 800a23c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a240:	9b00      	ldr	r3, [sp, #0]
 800a242:	f883 8000 	strb.w	r8, [r3]
 800a246:	e63f      	b.n	8009ec8 <_dtoa_r+0x698>
 800a248:	4628      	mov	r0, r5
 800a24a:	e7bb      	b.n	800a1c4 <_dtoa_r+0x994>
 800a24c:	2201      	movs	r2, #1
 800a24e:	e7e1      	b.n	800a214 <_dtoa_r+0x9e4>
 800a250:	9b08      	ldr	r3, [sp, #32]
 800a252:	2b00      	cmp	r3, #0
 800a254:	db04      	blt.n	800a260 <_dtoa_r+0xa30>
 800a256:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a258:	430b      	orrs	r3, r1
 800a25a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a25c:	430b      	orrs	r3, r1
 800a25e:	d120      	bne.n	800a2a2 <_dtoa_r+0xa72>
 800a260:	2a00      	cmp	r2, #0
 800a262:	dded      	ble.n	800a240 <_dtoa_r+0xa10>
 800a264:	4649      	mov	r1, r9
 800a266:	2201      	movs	r2, #1
 800a268:	4658      	mov	r0, fp
 800a26a:	f000 fbb3 	bl	800a9d4 <__lshift>
 800a26e:	4621      	mov	r1, r4
 800a270:	4681      	mov	r9, r0
 800a272:	f000 fc1b 	bl	800aaac <__mcmp>
 800a276:	2800      	cmp	r0, #0
 800a278:	dc03      	bgt.n	800a282 <_dtoa_r+0xa52>
 800a27a:	d1e1      	bne.n	800a240 <_dtoa_r+0xa10>
 800a27c:	f018 0f01 	tst.w	r8, #1
 800a280:	d0de      	beq.n	800a240 <_dtoa_r+0xa10>
 800a282:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a286:	d1d8      	bne.n	800a23a <_dtoa_r+0xa0a>
 800a288:	9a00      	ldr	r2, [sp, #0]
 800a28a:	2339      	movs	r3, #57	@ 0x39
 800a28c:	7013      	strb	r3, [r2, #0]
 800a28e:	4633      	mov	r3, r6
 800a290:	461e      	mov	r6, r3
 800a292:	3b01      	subs	r3, #1
 800a294:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a298:	2a39      	cmp	r2, #57	@ 0x39
 800a29a:	d052      	beq.n	800a342 <_dtoa_r+0xb12>
 800a29c:	3201      	adds	r2, #1
 800a29e:	701a      	strb	r2, [r3, #0]
 800a2a0:	e612      	b.n	8009ec8 <_dtoa_r+0x698>
 800a2a2:	2a00      	cmp	r2, #0
 800a2a4:	dd07      	ble.n	800a2b6 <_dtoa_r+0xa86>
 800a2a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a2aa:	d0ed      	beq.n	800a288 <_dtoa_r+0xa58>
 800a2ac:	9a00      	ldr	r2, [sp, #0]
 800a2ae:	f108 0301 	add.w	r3, r8, #1
 800a2b2:	7013      	strb	r3, [r2, #0]
 800a2b4:	e608      	b.n	8009ec8 <_dtoa_r+0x698>
 800a2b6:	9b07      	ldr	r3, [sp, #28]
 800a2b8:	9a07      	ldr	r2, [sp, #28]
 800a2ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a2be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d028      	beq.n	800a316 <_dtoa_r+0xae6>
 800a2c4:	4649      	mov	r1, r9
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	220a      	movs	r2, #10
 800a2ca:	4658      	mov	r0, fp
 800a2cc:	f000 f9d6 	bl	800a67c <__multadd>
 800a2d0:	42af      	cmp	r7, r5
 800a2d2:	4681      	mov	r9, r0
 800a2d4:	f04f 0300 	mov.w	r3, #0
 800a2d8:	f04f 020a 	mov.w	r2, #10
 800a2dc:	4639      	mov	r1, r7
 800a2de:	4658      	mov	r0, fp
 800a2e0:	d107      	bne.n	800a2f2 <_dtoa_r+0xac2>
 800a2e2:	f000 f9cb 	bl	800a67c <__multadd>
 800a2e6:	4607      	mov	r7, r0
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	9b07      	ldr	r3, [sp, #28]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	9307      	str	r3, [sp, #28]
 800a2f0:	e774      	b.n	800a1dc <_dtoa_r+0x9ac>
 800a2f2:	f000 f9c3 	bl	800a67c <__multadd>
 800a2f6:	4629      	mov	r1, r5
 800a2f8:	4607      	mov	r7, r0
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	220a      	movs	r2, #10
 800a2fe:	4658      	mov	r0, fp
 800a300:	f000 f9bc 	bl	800a67c <__multadd>
 800a304:	4605      	mov	r5, r0
 800a306:	e7f0      	b.n	800a2ea <_dtoa_r+0xaba>
 800a308:	9b00      	ldr	r3, [sp, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	bfcc      	ite	gt
 800a30e:	461e      	movgt	r6, r3
 800a310:	2601      	movle	r6, #1
 800a312:	4456      	add	r6, sl
 800a314:	2700      	movs	r7, #0
 800a316:	4649      	mov	r1, r9
 800a318:	2201      	movs	r2, #1
 800a31a:	4658      	mov	r0, fp
 800a31c:	f000 fb5a 	bl	800a9d4 <__lshift>
 800a320:	4621      	mov	r1, r4
 800a322:	4681      	mov	r9, r0
 800a324:	f000 fbc2 	bl	800aaac <__mcmp>
 800a328:	2800      	cmp	r0, #0
 800a32a:	dcb0      	bgt.n	800a28e <_dtoa_r+0xa5e>
 800a32c:	d102      	bne.n	800a334 <_dtoa_r+0xb04>
 800a32e:	f018 0f01 	tst.w	r8, #1
 800a332:	d1ac      	bne.n	800a28e <_dtoa_r+0xa5e>
 800a334:	4633      	mov	r3, r6
 800a336:	461e      	mov	r6, r3
 800a338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a33c:	2a30      	cmp	r2, #48	@ 0x30
 800a33e:	d0fa      	beq.n	800a336 <_dtoa_r+0xb06>
 800a340:	e5c2      	b.n	8009ec8 <_dtoa_r+0x698>
 800a342:	459a      	cmp	sl, r3
 800a344:	d1a4      	bne.n	800a290 <_dtoa_r+0xa60>
 800a346:	9b04      	ldr	r3, [sp, #16]
 800a348:	3301      	adds	r3, #1
 800a34a:	9304      	str	r3, [sp, #16]
 800a34c:	2331      	movs	r3, #49	@ 0x31
 800a34e:	f88a 3000 	strb.w	r3, [sl]
 800a352:	e5b9      	b.n	8009ec8 <_dtoa_r+0x698>
 800a354:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a356:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a3b4 <_dtoa_r+0xb84>
 800a35a:	b11b      	cbz	r3, 800a364 <_dtoa_r+0xb34>
 800a35c:	f10a 0308 	add.w	r3, sl, #8
 800a360:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a362:	6013      	str	r3, [r2, #0]
 800a364:	4650      	mov	r0, sl
 800a366:	b019      	add	sp, #100	@ 0x64
 800a368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36e:	2b01      	cmp	r3, #1
 800a370:	f77f ae37 	ble.w	8009fe2 <_dtoa_r+0x7b2>
 800a374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a376:	930a      	str	r3, [sp, #40]	@ 0x28
 800a378:	2001      	movs	r0, #1
 800a37a:	e655      	b.n	800a028 <_dtoa_r+0x7f8>
 800a37c:	9b00      	ldr	r3, [sp, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	f77f aed6 	ble.w	800a130 <_dtoa_r+0x900>
 800a384:	4656      	mov	r6, sl
 800a386:	4621      	mov	r1, r4
 800a388:	4648      	mov	r0, r9
 800a38a:	f7ff f9c8 	bl	800971e <quorem>
 800a38e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a392:	f806 8b01 	strb.w	r8, [r6], #1
 800a396:	9b00      	ldr	r3, [sp, #0]
 800a398:	eba6 020a 	sub.w	r2, r6, sl
 800a39c:	4293      	cmp	r3, r2
 800a39e:	ddb3      	ble.n	800a308 <_dtoa_r+0xad8>
 800a3a0:	4649      	mov	r1, r9
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	220a      	movs	r2, #10
 800a3a6:	4658      	mov	r0, fp
 800a3a8:	f000 f968 	bl	800a67c <__multadd>
 800a3ac:	4681      	mov	r9, r0
 800a3ae:	e7ea      	b.n	800a386 <_dtoa_r+0xb56>
 800a3b0:	0800bad8 	.word	0x0800bad8
 800a3b4:	0800ba5c 	.word	0x0800ba5c

0800a3b8 <_free_r>:
 800a3b8:	b538      	push	{r3, r4, r5, lr}
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	d041      	beq.n	800a444 <_free_r+0x8c>
 800a3c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3c4:	1f0c      	subs	r4, r1, #4
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	bfb8      	it	lt
 800a3ca:	18e4      	addlt	r4, r4, r3
 800a3cc:	f000 f8e8 	bl	800a5a0 <__malloc_lock>
 800a3d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a448 <_free_r+0x90>)
 800a3d2:	6813      	ldr	r3, [r2, #0]
 800a3d4:	b933      	cbnz	r3, 800a3e4 <_free_r+0x2c>
 800a3d6:	6063      	str	r3, [r4, #4]
 800a3d8:	6014      	str	r4, [r2, #0]
 800a3da:	4628      	mov	r0, r5
 800a3dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3e0:	f000 b8e4 	b.w	800a5ac <__malloc_unlock>
 800a3e4:	42a3      	cmp	r3, r4
 800a3e6:	d908      	bls.n	800a3fa <_free_r+0x42>
 800a3e8:	6820      	ldr	r0, [r4, #0]
 800a3ea:	1821      	adds	r1, r4, r0
 800a3ec:	428b      	cmp	r3, r1
 800a3ee:	bf01      	itttt	eq
 800a3f0:	6819      	ldreq	r1, [r3, #0]
 800a3f2:	685b      	ldreq	r3, [r3, #4]
 800a3f4:	1809      	addeq	r1, r1, r0
 800a3f6:	6021      	streq	r1, [r4, #0]
 800a3f8:	e7ed      	b.n	800a3d6 <_free_r+0x1e>
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	b10b      	cbz	r3, 800a404 <_free_r+0x4c>
 800a400:	42a3      	cmp	r3, r4
 800a402:	d9fa      	bls.n	800a3fa <_free_r+0x42>
 800a404:	6811      	ldr	r1, [r2, #0]
 800a406:	1850      	adds	r0, r2, r1
 800a408:	42a0      	cmp	r0, r4
 800a40a:	d10b      	bne.n	800a424 <_free_r+0x6c>
 800a40c:	6820      	ldr	r0, [r4, #0]
 800a40e:	4401      	add	r1, r0
 800a410:	1850      	adds	r0, r2, r1
 800a412:	4283      	cmp	r3, r0
 800a414:	6011      	str	r1, [r2, #0]
 800a416:	d1e0      	bne.n	800a3da <_free_r+0x22>
 800a418:	6818      	ldr	r0, [r3, #0]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	6053      	str	r3, [r2, #4]
 800a41e:	4408      	add	r0, r1
 800a420:	6010      	str	r0, [r2, #0]
 800a422:	e7da      	b.n	800a3da <_free_r+0x22>
 800a424:	d902      	bls.n	800a42c <_free_r+0x74>
 800a426:	230c      	movs	r3, #12
 800a428:	602b      	str	r3, [r5, #0]
 800a42a:	e7d6      	b.n	800a3da <_free_r+0x22>
 800a42c:	6820      	ldr	r0, [r4, #0]
 800a42e:	1821      	adds	r1, r4, r0
 800a430:	428b      	cmp	r3, r1
 800a432:	bf04      	itt	eq
 800a434:	6819      	ldreq	r1, [r3, #0]
 800a436:	685b      	ldreq	r3, [r3, #4]
 800a438:	6063      	str	r3, [r4, #4]
 800a43a:	bf04      	itt	eq
 800a43c:	1809      	addeq	r1, r1, r0
 800a43e:	6021      	streq	r1, [r4, #0]
 800a440:	6054      	str	r4, [r2, #4]
 800a442:	e7ca      	b.n	800a3da <_free_r+0x22>
 800a444:	bd38      	pop	{r3, r4, r5, pc}
 800a446:	bf00      	nop
 800a448:	20000580 	.word	0x20000580

0800a44c <malloc>:
 800a44c:	4b02      	ldr	r3, [pc, #8]	@ (800a458 <malloc+0xc>)
 800a44e:	4601      	mov	r1, r0
 800a450:	6818      	ldr	r0, [r3, #0]
 800a452:	f000 b825 	b.w	800a4a0 <_malloc_r>
 800a456:	bf00      	nop
 800a458:	20000020 	.word	0x20000020

0800a45c <sbrk_aligned>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	4e0f      	ldr	r6, [pc, #60]	@ (800a49c <sbrk_aligned+0x40>)
 800a460:	460c      	mov	r4, r1
 800a462:	6831      	ldr	r1, [r6, #0]
 800a464:	4605      	mov	r5, r0
 800a466:	b911      	cbnz	r1, 800a46e <sbrk_aligned+0x12>
 800a468:	f000 fe9a 	bl	800b1a0 <_sbrk_r>
 800a46c:	6030      	str	r0, [r6, #0]
 800a46e:	4621      	mov	r1, r4
 800a470:	4628      	mov	r0, r5
 800a472:	f000 fe95 	bl	800b1a0 <_sbrk_r>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	d103      	bne.n	800a482 <sbrk_aligned+0x26>
 800a47a:	f04f 34ff 	mov.w	r4, #4294967295
 800a47e:	4620      	mov	r0, r4
 800a480:	bd70      	pop	{r4, r5, r6, pc}
 800a482:	1cc4      	adds	r4, r0, #3
 800a484:	f024 0403 	bic.w	r4, r4, #3
 800a488:	42a0      	cmp	r0, r4
 800a48a:	d0f8      	beq.n	800a47e <sbrk_aligned+0x22>
 800a48c:	1a21      	subs	r1, r4, r0
 800a48e:	4628      	mov	r0, r5
 800a490:	f000 fe86 	bl	800b1a0 <_sbrk_r>
 800a494:	3001      	adds	r0, #1
 800a496:	d1f2      	bne.n	800a47e <sbrk_aligned+0x22>
 800a498:	e7ef      	b.n	800a47a <sbrk_aligned+0x1e>
 800a49a:	bf00      	nop
 800a49c:	2000057c 	.word	0x2000057c

0800a4a0 <_malloc_r>:
 800a4a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4a4:	1ccd      	adds	r5, r1, #3
 800a4a6:	f025 0503 	bic.w	r5, r5, #3
 800a4aa:	3508      	adds	r5, #8
 800a4ac:	2d0c      	cmp	r5, #12
 800a4ae:	bf38      	it	cc
 800a4b0:	250c      	movcc	r5, #12
 800a4b2:	2d00      	cmp	r5, #0
 800a4b4:	4606      	mov	r6, r0
 800a4b6:	db01      	blt.n	800a4bc <_malloc_r+0x1c>
 800a4b8:	42a9      	cmp	r1, r5
 800a4ba:	d904      	bls.n	800a4c6 <_malloc_r+0x26>
 800a4bc:	230c      	movs	r3, #12
 800a4be:	6033      	str	r3, [r6, #0]
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a59c <_malloc_r+0xfc>
 800a4ca:	f000 f869 	bl	800a5a0 <__malloc_lock>
 800a4ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a4d2:	461c      	mov	r4, r3
 800a4d4:	bb44      	cbnz	r4, 800a528 <_malloc_r+0x88>
 800a4d6:	4629      	mov	r1, r5
 800a4d8:	4630      	mov	r0, r6
 800a4da:	f7ff ffbf 	bl	800a45c <sbrk_aligned>
 800a4de:	1c43      	adds	r3, r0, #1
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	d158      	bne.n	800a596 <_malloc_r+0xf6>
 800a4e4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4e8:	4627      	mov	r7, r4
 800a4ea:	2f00      	cmp	r7, #0
 800a4ec:	d143      	bne.n	800a576 <_malloc_r+0xd6>
 800a4ee:	2c00      	cmp	r4, #0
 800a4f0:	d04b      	beq.n	800a58a <_malloc_r+0xea>
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	4639      	mov	r1, r7
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	eb04 0903 	add.w	r9, r4, r3
 800a4fc:	f000 fe50 	bl	800b1a0 <_sbrk_r>
 800a500:	4581      	cmp	r9, r0
 800a502:	d142      	bne.n	800a58a <_malloc_r+0xea>
 800a504:	6821      	ldr	r1, [r4, #0]
 800a506:	1a6d      	subs	r5, r5, r1
 800a508:	4629      	mov	r1, r5
 800a50a:	4630      	mov	r0, r6
 800a50c:	f7ff ffa6 	bl	800a45c <sbrk_aligned>
 800a510:	3001      	adds	r0, #1
 800a512:	d03a      	beq.n	800a58a <_malloc_r+0xea>
 800a514:	6823      	ldr	r3, [r4, #0]
 800a516:	442b      	add	r3, r5
 800a518:	6023      	str	r3, [r4, #0]
 800a51a:	f8d8 3000 	ldr.w	r3, [r8]
 800a51e:	685a      	ldr	r2, [r3, #4]
 800a520:	bb62      	cbnz	r2, 800a57c <_malloc_r+0xdc>
 800a522:	f8c8 7000 	str.w	r7, [r8]
 800a526:	e00f      	b.n	800a548 <_malloc_r+0xa8>
 800a528:	6822      	ldr	r2, [r4, #0]
 800a52a:	1b52      	subs	r2, r2, r5
 800a52c:	d420      	bmi.n	800a570 <_malloc_r+0xd0>
 800a52e:	2a0b      	cmp	r2, #11
 800a530:	d917      	bls.n	800a562 <_malloc_r+0xc2>
 800a532:	1961      	adds	r1, r4, r5
 800a534:	42a3      	cmp	r3, r4
 800a536:	6025      	str	r5, [r4, #0]
 800a538:	bf18      	it	ne
 800a53a:	6059      	strne	r1, [r3, #4]
 800a53c:	6863      	ldr	r3, [r4, #4]
 800a53e:	bf08      	it	eq
 800a540:	f8c8 1000 	streq.w	r1, [r8]
 800a544:	5162      	str	r2, [r4, r5]
 800a546:	604b      	str	r3, [r1, #4]
 800a548:	4630      	mov	r0, r6
 800a54a:	f000 f82f 	bl	800a5ac <__malloc_unlock>
 800a54e:	f104 000b 	add.w	r0, r4, #11
 800a552:	1d23      	adds	r3, r4, #4
 800a554:	f020 0007 	bic.w	r0, r0, #7
 800a558:	1ac2      	subs	r2, r0, r3
 800a55a:	bf1c      	itt	ne
 800a55c:	1a1b      	subne	r3, r3, r0
 800a55e:	50a3      	strne	r3, [r4, r2]
 800a560:	e7af      	b.n	800a4c2 <_malloc_r+0x22>
 800a562:	6862      	ldr	r2, [r4, #4]
 800a564:	42a3      	cmp	r3, r4
 800a566:	bf0c      	ite	eq
 800a568:	f8c8 2000 	streq.w	r2, [r8]
 800a56c:	605a      	strne	r2, [r3, #4]
 800a56e:	e7eb      	b.n	800a548 <_malloc_r+0xa8>
 800a570:	4623      	mov	r3, r4
 800a572:	6864      	ldr	r4, [r4, #4]
 800a574:	e7ae      	b.n	800a4d4 <_malloc_r+0x34>
 800a576:	463c      	mov	r4, r7
 800a578:	687f      	ldr	r7, [r7, #4]
 800a57a:	e7b6      	b.n	800a4ea <_malloc_r+0x4a>
 800a57c:	461a      	mov	r2, r3
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	42a3      	cmp	r3, r4
 800a582:	d1fb      	bne.n	800a57c <_malloc_r+0xdc>
 800a584:	2300      	movs	r3, #0
 800a586:	6053      	str	r3, [r2, #4]
 800a588:	e7de      	b.n	800a548 <_malloc_r+0xa8>
 800a58a:	230c      	movs	r3, #12
 800a58c:	6033      	str	r3, [r6, #0]
 800a58e:	4630      	mov	r0, r6
 800a590:	f000 f80c 	bl	800a5ac <__malloc_unlock>
 800a594:	e794      	b.n	800a4c0 <_malloc_r+0x20>
 800a596:	6005      	str	r5, [r0, #0]
 800a598:	e7d6      	b.n	800a548 <_malloc_r+0xa8>
 800a59a:	bf00      	nop
 800a59c:	20000580 	.word	0x20000580

0800a5a0 <__malloc_lock>:
 800a5a0:	4801      	ldr	r0, [pc, #4]	@ (800a5a8 <__malloc_lock+0x8>)
 800a5a2:	f7ff b8ba 	b.w	800971a <__retarget_lock_acquire_recursive>
 800a5a6:	bf00      	nop
 800a5a8:	20000578 	.word	0x20000578

0800a5ac <__malloc_unlock>:
 800a5ac:	4801      	ldr	r0, [pc, #4]	@ (800a5b4 <__malloc_unlock+0x8>)
 800a5ae:	f7ff b8b5 	b.w	800971c <__retarget_lock_release_recursive>
 800a5b2:	bf00      	nop
 800a5b4:	20000578 	.word	0x20000578

0800a5b8 <_Balloc>:
 800a5b8:	b570      	push	{r4, r5, r6, lr}
 800a5ba:	69c6      	ldr	r6, [r0, #28]
 800a5bc:	4604      	mov	r4, r0
 800a5be:	460d      	mov	r5, r1
 800a5c0:	b976      	cbnz	r6, 800a5e0 <_Balloc+0x28>
 800a5c2:	2010      	movs	r0, #16
 800a5c4:	f7ff ff42 	bl	800a44c <malloc>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	61e0      	str	r0, [r4, #28]
 800a5cc:	b920      	cbnz	r0, 800a5d8 <_Balloc+0x20>
 800a5ce:	4b18      	ldr	r3, [pc, #96]	@ (800a630 <_Balloc+0x78>)
 800a5d0:	4818      	ldr	r0, [pc, #96]	@ (800a634 <_Balloc+0x7c>)
 800a5d2:	216b      	movs	r1, #107	@ 0x6b
 800a5d4:	f000 fe02 	bl	800b1dc <__assert_func>
 800a5d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5dc:	6006      	str	r6, [r0, #0]
 800a5de:	60c6      	str	r6, [r0, #12]
 800a5e0:	69e6      	ldr	r6, [r4, #28]
 800a5e2:	68f3      	ldr	r3, [r6, #12]
 800a5e4:	b183      	cbz	r3, 800a608 <_Balloc+0x50>
 800a5e6:	69e3      	ldr	r3, [r4, #28]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a5ee:	b9b8      	cbnz	r0, 800a620 <_Balloc+0x68>
 800a5f0:	2101      	movs	r1, #1
 800a5f2:	fa01 f605 	lsl.w	r6, r1, r5
 800a5f6:	1d72      	adds	r2, r6, #5
 800a5f8:	0092      	lsls	r2, r2, #2
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	f000 fe0c 	bl	800b218 <_calloc_r>
 800a600:	b160      	cbz	r0, 800a61c <_Balloc+0x64>
 800a602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a606:	e00e      	b.n	800a626 <_Balloc+0x6e>
 800a608:	2221      	movs	r2, #33	@ 0x21
 800a60a:	2104      	movs	r1, #4
 800a60c:	4620      	mov	r0, r4
 800a60e:	f000 fe03 	bl	800b218 <_calloc_r>
 800a612:	69e3      	ldr	r3, [r4, #28]
 800a614:	60f0      	str	r0, [r6, #12]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1e4      	bne.n	800a5e6 <_Balloc+0x2e>
 800a61c:	2000      	movs	r0, #0
 800a61e:	bd70      	pop	{r4, r5, r6, pc}
 800a620:	6802      	ldr	r2, [r0, #0]
 800a622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a626:	2300      	movs	r3, #0
 800a628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a62c:	e7f7      	b.n	800a61e <_Balloc+0x66>
 800a62e:	bf00      	nop
 800a630:	0800ba69 	.word	0x0800ba69
 800a634:	0800bae9 	.word	0x0800bae9

0800a638 <_Bfree>:
 800a638:	b570      	push	{r4, r5, r6, lr}
 800a63a:	69c6      	ldr	r6, [r0, #28]
 800a63c:	4605      	mov	r5, r0
 800a63e:	460c      	mov	r4, r1
 800a640:	b976      	cbnz	r6, 800a660 <_Bfree+0x28>
 800a642:	2010      	movs	r0, #16
 800a644:	f7ff ff02 	bl	800a44c <malloc>
 800a648:	4602      	mov	r2, r0
 800a64a:	61e8      	str	r0, [r5, #28]
 800a64c:	b920      	cbnz	r0, 800a658 <_Bfree+0x20>
 800a64e:	4b09      	ldr	r3, [pc, #36]	@ (800a674 <_Bfree+0x3c>)
 800a650:	4809      	ldr	r0, [pc, #36]	@ (800a678 <_Bfree+0x40>)
 800a652:	218f      	movs	r1, #143	@ 0x8f
 800a654:	f000 fdc2 	bl	800b1dc <__assert_func>
 800a658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a65c:	6006      	str	r6, [r0, #0]
 800a65e:	60c6      	str	r6, [r0, #12]
 800a660:	b13c      	cbz	r4, 800a672 <_Bfree+0x3a>
 800a662:	69eb      	ldr	r3, [r5, #28]
 800a664:	6862      	ldr	r2, [r4, #4]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a66c:	6021      	str	r1, [r4, #0]
 800a66e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a672:	bd70      	pop	{r4, r5, r6, pc}
 800a674:	0800ba69 	.word	0x0800ba69
 800a678:	0800bae9 	.word	0x0800bae9

0800a67c <__multadd>:
 800a67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a680:	690d      	ldr	r5, [r1, #16]
 800a682:	4607      	mov	r7, r0
 800a684:	460c      	mov	r4, r1
 800a686:	461e      	mov	r6, r3
 800a688:	f101 0c14 	add.w	ip, r1, #20
 800a68c:	2000      	movs	r0, #0
 800a68e:	f8dc 3000 	ldr.w	r3, [ip]
 800a692:	b299      	uxth	r1, r3
 800a694:	fb02 6101 	mla	r1, r2, r1, r6
 800a698:	0c1e      	lsrs	r6, r3, #16
 800a69a:	0c0b      	lsrs	r3, r1, #16
 800a69c:	fb02 3306 	mla	r3, r2, r6, r3
 800a6a0:	b289      	uxth	r1, r1
 800a6a2:	3001      	adds	r0, #1
 800a6a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a6a8:	4285      	cmp	r5, r0
 800a6aa:	f84c 1b04 	str.w	r1, [ip], #4
 800a6ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6b2:	dcec      	bgt.n	800a68e <__multadd+0x12>
 800a6b4:	b30e      	cbz	r6, 800a6fa <__multadd+0x7e>
 800a6b6:	68a3      	ldr	r3, [r4, #8]
 800a6b8:	42ab      	cmp	r3, r5
 800a6ba:	dc19      	bgt.n	800a6f0 <__multadd+0x74>
 800a6bc:	6861      	ldr	r1, [r4, #4]
 800a6be:	4638      	mov	r0, r7
 800a6c0:	3101      	adds	r1, #1
 800a6c2:	f7ff ff79 	bl	800a5b8 <_Balloc>
 800a6c6:	4680      	mov	r8, r0
 800a6c8:	b928      	cbnz	r0, 800a6d6 <__multadd+0x5a>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	4b0c      	ldr	r3, [pc, #48]	@ (800a700 <__multadd+0x84>)
 800a6ce:	480d      	ldr	r0, [pc, #52]	@ (800a704 <__multadd+0x88>)
 800a6d0:	21ba      	movs	r1, #186	@ 0xba
 800a6d2:	f000 fd83 	bl	800b1dc <__assert_func>
 800a6d6:	6922      	ldr	r2, [r4, #16]
 800a6d8:	3202      	adds	r2, #2
 800a6da:	f104 010c 	add.w	r1, r4, #12
 800a6de:	0092      	lsls	r2, r2, #2
 800a6e0:	300c      	adds	r0, #12
 800a6e2:	f000 fd6d 	bl	800b1c0 <memcpy>
 800a6e6:	4621      	mov	r1, r4
 800a6e8:	4638      	mov	r0, r7
 800a6ea:	f7ff ffa5 	bl	800a638 <_Bfree>
 800a6ee:	4644      	mov	r4, r8
 800a6f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a6f4:	3501      	adds	r5, #1
 800a6f6:	615e      	str	r6, [r3, #20]
 800a6f8:	6125      	str	r5, [r4, #16]
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a700:	0800bad8 	.word	0x0800bad8
 800a704:	0800bae9 	.word	0x0800bae9

0800a708 <__hi0bits>:
 800a708:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a70c:	4603      	mov	r3, r0
 800a70e:	bf36      	itet	cc
 800a710:	0403      	lslcc	r3, r0, #16
 800a712:	2000      	movcs	r0, #0
 800a714:	2010      	movcc	r0, #16
 800a716:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a71a:	bf3c      	itt	cc
 800a71c:	021b      	lslcc	r3, r3, #8
 800a71e:	3008      	addcc	r0, #8
 800a720:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a724:	bf3c      	itt	cc
 800a726:	011b      	lslcc	r3, r3, #4
 800a728:	3004      	addcc	r0, #4
 800a72a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a72e:	bf3c      	itt	cc
 800a730:	009b      	lslcc	r3, r3, #2
 800a732:	3002      	addcc	r0, #2
 800a734:	2b00      	cmp	r3, #0
 800a736:	db05      	blt.n	800a744 <__hi0bits+0x3c>
 800a738:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a73c:	f100 0001 	add.w	r0, r0, #1
 800a740:	bf08      	it	eq
 800a742:	2020      	moveq	r0, #32
 800a744:	4770      	bx	lr

0800a746 <__lo0bits>:
 800a746:	6803      	ldr	r3, [r0, #0]
 800a748:	4602      	mov	r2, r0
 800a74a:	f013 0007 	ands.w	r0, r3, #7
 800a74e:	d00b      	beq.n	800a768 <__lo0bits+0x22>
 800a750:	07d9      	lsls	r1, r3, #31
 800a752:	d421      	bmi.n	800a798 <__lo0bits+0x52>
 800a754:	0798      	lsls	r0, r3, #30
 800a756:	bf49      	itett	mi
 800a758:	085b      	lsrmi	r3, r3, #1
 800a75a:	089b      	lsrpl	r3, r3, #2
 800a75c:	2001      	movmi	r0, #1
 800a75e:	6013      	strmi	r3, [r2, #0]
 800a760:	bf5c      	itt	pl
 800a762:	6013      	strpl	r3, [r2, #0]
 800a764:	2002      	movpl	r0, #2
 800a766:	4770      	bx	lr
 800a768:	b299      	uxth	r1, r3
 800a76a:	b909      	cbnz	r1, 800a770 <__lo0bits+0x2a>
 800a76c:	0c1b      	lsrs	r3, r3, #16
 800a76e:	2010      	movs	r0, #16
 800a770:	b2d9      	uxtb	r1, r3
 800a772:	b909      	cbnz	r1, 800a778 <__lo0bits+0x32>
 800a774:	3008      	adds	r0, #8
 800a776:	0a1b      	lsrs	r3, r3, #8
 800a778:	0719      	lsls	r1, r3, #28
 800a77a:	bf04      	itt	eq
 800a77c:	091b      	lsreq	r3, r3, #4
 800a77e:	3004      	addeq	r0, #4
 800a780:	0799      	lsls	r1, r3, #30
 800a782:	bf04      	itt	eq
 800a784:	089b      	lsreq	r3, r3, #2
 800a786:	3002      	addeq	r0, #2
 800a788:	07d9      	lsls	r1, r3, #31
 800a78a:	d403      	bmi.n	800a794 <__lo0bits+0x4e>
 800a78c:	085b      	lsrs	r3, r3, #1
 800a78e:	f100 0001 	add.w	r0, r0, #1
 800a792:	d003      	beq.n	800a79c <__lo0bits+0x56>
 800a794:	6013      	str	r3, [r2, #0]
 800a796:	4770      	bx	lr
 800a798:	2000      	movs	r0, #0
 800a79a:	4770      	bx	lr
 800a79c:	2020      	movs	r0, #32
 800a79e:	4770      	bx	lr

0800a7a0 <__i2b>:
 800a7a0:	b510      	push	{r4, lr}
 800a7a2:	460c      	mov	r4, r1
 800a7a4:	2101      	movs	r1, #1
 800a7a6:	f7ff ff07 	bl	800a5b8 <_Balloc>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	b928      	cbnz	r0, 800a7ba <__i2b+0x1a>
 800a7ae:	4b05      	ldr	r3, [pc, #20]	@ (800a7c4 <__i2b+0x24>)
 800a7b0:	4805      	ldr	r0, [pc, #20]	@ (800a7c8 <__i2b+0x28>)
 800a7b2:	f240 1145 	movw	r1, #325	@ 0x145
 800a7b6:	f000 fd11 	bl	800b1dc <__assert_func>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	6144      	str	r4, [r0, #20]
 800a7be:	6103      	str	r3, [r0, #16]
 800a7c0:	bd10      	pop	{r4, pc}
 800a7c2:	bf00      	nop
 800a7c4:	0800bad8 	.word	0x0800bad8
 800a7c8:	0800bae9 	.word	0x0800bae9

0800a7cc <__multiply>:
 800a7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d0:	4614      	mov	r4, r2
 800a7d2:	690a      	ldr	r2, [r1, #16]
 800a7d4:	6923      	ldr	r3, [r4, #16]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	bfa8      	it	ge
 800a7da:	4623      	movge	r3, r4
 800a7dc:	460f      	mov	r7, r1
 800a7de:	bfa4      	itt	ge
 800a7e0:	460c      	movge	r4, r1
 800a7e2:	461f      	movge	r7, r3
 800a7e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a7e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a7ec:	68a3      	ldr	r3, [r4, #8]
 800a7ee:	6861      	ldr	r1, [r4, #4]
 800a7f0:	eb0a 0609 	add.w	r6, sl, r9
 800a7f4:	42b3      	cmp	r3, r6
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	bfb8      	it	lt
 800a7fa:	3101      	addlt	r1, #1
 800a7fc:	f7ff fedc 	bl	800a5b8 <_Balloc>
 800a800:	b930      	cbnz	r0, 800a810 <__multiply+0x44>
 800a802:	4602      	mov	r2, r0
 800a804:	4b44      	ldr	r3, [pc, #272]	@ (800a918 <__multiply+0x14c>)
 800a806:	4845      	ldr	r0, [pc, #276]	@ (800a91c <__multiply+0x150>)
 800a808:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a80c:	f000 fce6 	bl	800b1dc <__assert_func>
 800a810:	f100 0514 	add.w	r5, r0, #20
 800a814:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a818:	462b      	mov	r3, r5
 800a81a:	2200      	movs	r2, #0
 800a81c:	4543      	cmp	r3, r8
 800a81e:	d321      	bcc.n	800a864 <__multiply+0x98>
 800a820:	f107 0114 	add.w	r1, r7, #20
 800a824:	f104 0214 	add.w	r2, r4, #20
 800a828:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a82c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a830:	9302      	str	r3, [sp, #8]
 800a832:	1b13      	subs	r3, r2, r4
 800a834:	3b15      	subs	r3, #21
 800a836:	f023 0303 	bic.w	r3, r3, #3
 800a83a:	3304      	adds	r3, #4
 800a83c:	f104 0715 	add.w	r7, r4, #21
 800a840:	42ba      	cmp	r2, r7
 800a842:	bf38      	it	cc
 800a844:	2304      	movcc	r3, #4
 800a846:	9301      	str	r3, [sp, #4]
 800a848:	9b02      	ldr	r3, [sp, #8]
 800a84a:	9103      	str	r1, [sp, #12]
 800a84c:	428b      	cmp	r3, r1
 800a84e:	d80c      	bhi.n	800a86a <__multiply+0x9e>
 800a850:	2e00      	cmp	r6, #0
 800a852:	dd03      	ble.n	800a85c <__multiply+0x90>
 800a854:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d05b      	beq.n	800a914 <__multiply+0x148>
 800a85c:	6106      	str	r6, [r0, #16]
 800a85e:	b005      	add	sp, #20
 800a860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a864:	f843 2b04 	str.w	r2, [r3], #4
 800a868:	e7d8      	b.n	800a81c <__multiply+0x50>
 800a86a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a86e:	f1ba 0f00 	cmp.w	sl, #0
 800a872:	d024      	beq.n	800a8be <__multiply+0xf2>
 800a874:	f104 0e14 	add.w	lr, r4, #20
 800a878:	46a9      	mov	r9, r5
 800a87a:	f04f 0c00 	mov.w	ip, #0
 800a87e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a882:	f8d9 3000 	ldr.w	r3, [r9]
 800a886:	fa1f fb87 	uxth.w	fp, r7
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a890:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a894:	f8d9 7000 	ldr.w	r7, [r9]
 800a898:	4463      	add	r3, ip
 800a89a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a89e:	fb0a c70b 	mla	r7, sl, fp, ip
 800a8a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a8ac:	4572      	cmp	r2, lr
 800a8ae:	f849 3b04 	str.w	r3, [r9], #4
 800a8b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a8b6:	d8e2      	bhi.n	800a87e <__multiply+0xb2>
 800a8b8:	9b01      	ldr	r3, [sp, #4]
 800a8ba:	f845 c003 	str.w	ip, [r5, r3]
 800a8be:	9b03      	ldr	r3, [sp, #12]
 800a8c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a8c4:	3104      	adds	r1, #4
 800a8c6:	f1b9 0f00 	cmp.w	r9, #0
 800a8ca:	d021      	beq.n	800a910 <__multiply+0x144>
 800a8cc:	682b      	ldr	r3, [r5, #0]
 800a8ce:	f104 0c14 	add.w	ip, r4, #20
 800a8d2:	46ae      	mov	lr, r5
 800a8d4:	f04f 0a00 	mov.w	sl, #0
 800a8d8:	f8bc b000 	ldrh.w	fp, [ip]
 800a8dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a8e0:	fb09 770b 	mla	r7, r9, fp, r7
 800a8e4:	4457      	add	r7, sl
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a8ec:	f84e 3b04 	str.w	r3, [lr], #4
 800a8f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8f8:	f8be 3000 	ldrh.w	r3, [lr]
 800a8fc:	fb09 330a 	mla	r3, r9, sl, r3
 800a900:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a904:	4562      	cmp	r2, ip
 800a906:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a90a:	d8e5      	bhi.n	800a8d8 <__multiply+0x10c>
 800a90c:	9f01      	ldr	r7, [sp, #4]
 800a90e:	51eb      	str	r3, [r5, r7]
 800a910:	3504      	adds	r5, #4
 800a912:	e799      	b.n	800a848 <__multiply+0x7c>
 800a914:	3e01      	subs	r6, #1
 800a916:	e79b      	b.n	800a850 <__multiply+0x84>
 800a918:	0800bad8 	.word	0x0800bad8
 800a91c:	0800bae9 	.word	0x0800bae9

0800a920 <__pow5mult>:
 800a920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a924:	4615      	mov	r5, r2
 800a926:	f012 0203 	ands.w	r2, r2, #3
 800a92a:	4607      	mov	r7, r0
 800a92c:	460e      	mov	r6, r1
 800a92e:	d007      	beq.n	800a940 <__pow5mult+0x20>
 800a930:	4c25      	ldr	r4, [pc, #148]	@ (800a9c8 <__pow5mult+0xa8>)
 800a932:	3a01      	subs	r2, #1
 800a934:	2300      	movs	r3, #0
 800a936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a93a:	f7ff fe9f 	bl	800a67c <__multadd>
 800a93e:	4606      	mov	r6, r0
 800a940:	10ad      	asrs	r5, r5, #2
 800a942:	d03d      	beq.n	800a9c0 <__pow5mult+0xa0>
 800a944:	69fc      	ldr	r4, [r7, #28]
 800a946:	b97c      	cbnz	r4, 800a968 <__pow5mult+0x48>
 800a948:	2010      	movs	r0, #16
 800a94a:	f7ff fd7f 	bl	800a44c <malloc>
 800a94e:	4602      	mov	r2, r0
 800a950:	61f8      	str	r0, [r7, #28]
 800a952:	b928      	cbnz	r0, 800a960 <__pow5mult+0x40>
 800a954:	4b1d      	ldr	r3, [pc, #116]	@ (800a9cc <__pow5mult+0xac>)
 800a956:	481e      	ldr	r0, [pc, #120]	@ (800a9d0 <__pow5mult+0xb0>)
 800a958:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a95c:	f000 fc3e 	bl	800b1dc <__assert_func>
 800a960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a964:	6004      	str	r4, [r0, #0]
 800a966:	60c4      	str	r4, [r0, #12]
 800a968:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a96c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a970:	b94c      	cbnz	r4, 800a986 <__pow5mult+0x66>
 800a972:	f240 2171 	movw	r1, #625	@ 0x271
 800a976:	4638      	mov	r0, r7
 800a978:	f7ff ff12 	bl	800a7a0 <__i2b>
 800a97c:	2300      	movs	r3, #0
 800a97e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a982:	4604      	mov	r4, r0
 800a984:	6003      	str	r3, [r0, #0]
 800a986:	f04f 0900 	mov.w	r9, #0
 800a98a:	07eb      	lsls	r3, r5, #31
 800a98c:	d50a      	bpl.n	800a9a4 <__pow5mult+0x84>
 800a98e:	4631      	mov	r1, r6
 800a990:	4622      	mov	r2, r4
 800a992:	4638      	mov	r0, r7
 800a994:	f7ff ff1a 	bl	800a7cc <__multiply>
 800a998:	4631      	mov	r1, r6
 800a99a:	4680      	mov	r8, r0
 800a99c:	4638      	mov	r0, r7
 800a99e:	f7ff fe4b 	bl	800a638 <_Bfree>
 800a9a2:	4646      	mov	r6, r8
 800a9a4:	106d      	asrs	r5, r5, #1
 800a9a6:	d00b      	beq.n	800a9c0 <__pow5mult+0xa0>
 800a9a8:	6820      	ldr	r0, [r4, #0]
 800a9aa:	b938      	cbnz	r0, 800a9bc <__pow5mult+0x9c>
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	4621      	mov	r1, r4
 800a9b0:	4638      	mov	r0, r7
 800a9b2:	f7ff ff0b 	bl	800a7cc <__multiply>
 800a9b6:	6020      	str	r0, [r4, #0]
 800a9b8:	f8c0 9000 	str.w	r9, [r0]
 800a9bc:	4604      	mov	r4, r0
 800a9be:	e7e4      	b.n	800a98a <__pow5mult+0x6a>
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9c6:	bf00      	nop
 800a9c8:	0800bb44 	.word	0x0800bb44
 800a9cc:	0800ba69 	.word	0x0800ba69
 800a9d0:	0800bae9 	.word	0x0800bae9

0800a9d4 <__lshift>:
 800a9d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d8:	460c      	mov	r4, r1
 800a9da:	6849      	ldr	r1, [r1, #4]
 800a9dc:	6923      	ldr	r3, [r4, #16]
 800a9de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9e2:	68a3      	ldr	r3, [r4, #8]
 800a9e4:	4607      	mov	r7, r0
 800a9e6:	4691      	mov	r9, r2
 800a9e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9ec:	f108 0601 	add.w	r6, r8, #1
 800a9f0:	42b3      	cmp	r3, r6
 800a9f2:	db0b      	blt.n	800aa0c <__lshift+0x38>
 800a9f4:	4638      	mov	r0, r7
 800a9f6:	f7ff fddf 	bl	800a5b8 <_Balloc>
 800a9fa:	4605      	mov	r5, r0
 800a9fc:	b948      	cbnz	r0, 800aa12 <__lshift+0x3e>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	4b28      	ldr	r3, [pc, #160]	@ (800aaa4 <__lshift+0xd0>)
 800aa02:	4829      	ldr	r0, [pc, #164]	@ (800aaa8 <__lshift+0xd4>)
 800aa04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aa08:	f000 fbe8 	bl	800b1dc <__assert_func>
 800aa0c:	3101      	adds	r1, #1
 800aa0e:	005b      	lsls	r3, r3, #1
 800aa10:	e7ee      	b.n	800a9f0 <__lshift+0x1c>
 800aa12:	2300      	movs	r3, #0
 800aa14:	f100 0114 	add.w	r1, r0, #20
 800aa18:	f100 0210 	add.w	r2, r0, #16
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	4553      	cmp	r3, sl
 800aa20:	db33      	blt.n	800aa8a <__lshift+0xb6>
 800aa22:	6920      	ldr	r0, [r4, #16]
 800aa24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa28:	f104 0314 	add.w	r3, r4, #20
 800aa2c:	f019 091f 	ands.w	r9, r9, #31
 800aa30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa38:	d02b      	beq.n	800aa92 <__lshift+0xbe>
 800aa3a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa3e:	468a      	mov	sl, r1
 800aa40:	2200      	movs	r2, #0
 800aa42:	6818      	ldr	r0, [r3, #0]
 800aa44:	fa00 f009 	lsl.w	r0, r0, r9
 800aa48:	4310      	orrs	r0, r2
 800aa4a:	f84a 0b04 	str.w	r0, [sl], #4
 800aa4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa52:	459c      	cmp	ip, r3
 800aa54:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa58:	d8f3      	bhi.n	800aa42 <__lshift+0x6e>
 800aa5a:	ebac 0304 	sub.w	r3, ip, r4
 800aa5e:	3b15      	subs	r3, #21
 800aa60:	f023 0303 	bic.w	r3, r3, #3
 800aa64:	3304      	adds	r3, #4
 800aa66:	f104 0015 	add.w	r0, r4, #21
 800aa6a:	4584      	cmp	ip, r0
 800aa6c:	bf38      	it	cc
 800aa6e:	2304      	movcc	r3, #4
 800aa70:	50ca      	str	r2, [r1, r3]
 800aa72:	b10a      	cbz	r2, 800aa78 <__lshift+0xa4>
 800aa74:	f108 0602 	add.w	r6, r8, #2
 800aa78:	3e01      	subs	r6, #1
 800aa7a:	4638      	mov	r0, r7
 800aa7c:	612e      	str	r6, [r5, #16]
 800aa7e:	4621      	mov	r1, r4
 800aa80:	f7ff fdda 	bl	800a638 <_Bfree>
 800aa84:	4628      	mov	r0, r5
 800aa86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa8e:	3301      	adds	r3, #1
 800aa90:	e7c5      	b.n	800aa1e <__lshift+0x4a>
 800aa92:	3904      	subs	r1, #4
 800aa94:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa98:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa9c:	459c      	cmp	ip, r3
 800aa9e:	d8f9      	bhi.n	800aa94 <__lshift+0xc0>
 800aaa0:	e7ea      	b.n	800aa78 <__lshift+0xa4>
 800aaa2:	bf00      	nop
 800aaa4:	0800bad8 	.word	0x0800bad8
 800aaa8:	0800bae9 	.word	0x0800bae9

0800aaac <__mcmp>:
 800aaac:	690a      	ldr	r2, [r1, #16]
 800aaae:	4603      	mov	r3, r0
 800aab0:	6900      	ldr	r0, [r0, #16]
 800aab2:	1a80      	subs	r0, r0, r2
 800aab4:	b530      	push	{r4, r5, lr}
 800aab6:	d10e      	bne.n	800aad6 <__mcmp+0x2a>
 800aab8:	3314      	adds	r3, #20
 800aaba:	3114      	adds	r1, #20
 800aabc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aac0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aac4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aac8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aacc:	4295      	cmp	r5, r2
 800aace:	d003      	beq.n	800aad8 <__mcmp+0x2c>
 800aad0:	d205      	bcs.n	800aade <__mcmp+0x32>
 800aad2:	f04f 30ff 	mov.w	r0, #4294967295
 800aad6:	bd30      	pop	{r4, r5, pc}
 800aad8:	42a3      	cmp	r3, r4
 800aada:	d3f3      	bcc.n	800aac4 <__mcmp+0x18>
 800aadc:	e7fb      	b.n	800aad6 <__mcmp+0x2a>
 800aade:	2001      	movs	r0, #1
 800aae0:	e7f9      	b.n	800aad6 <__mcmp+0x2a>
	...

0800aae4 <__mdiff>:
 800aae4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae8:	4689      	mov	r9, r1
 800aaea:	4606      	mov	r6, r0
 800aaec:	4611      	mov	r1, r2
 800aaee:	4648      	mov	r0, r9
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	f7ff ffdb 	bl	800aaac <__mcmp>
 800aaf6:	1e05      	subs	r5, r0, #0
 800aaf8:	d112      	bne.n	800ab20 <__mdiff+0x3c>
 800aafa:	4629      	mov	r1, r5
 800aafc:	4630      	mov	r0, r6
 800aafe:	f7ff fd5b 	bl	800a5b8 <_Balloc>
 800ab02:	4602      	mov	r2, r0
 800ab04:	b928      	cbnz	r0, 800ab12 <__mdiff+0x2e>
 800ab06:	4b3f      	ldr	r3, [pc, #252]	@ (800ac04 <__mdiff+0x120>)
 800ab08:	f240 2137 	movw	r1, #567	@ 0x237
 800ab0c:	483e      	ldr	r0, [pc, #248]	@ (800ac08 <__mdiff+0x124>)
 800ab0e:	f000 fb65 	bl	800b1dc <__assert_func>
 800ab12:	2301      	movs	r3, #1
 800ab14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab18:	4610      	mov	r0, r2
 800ab1a:	b003      	add	sp, #12
 800ab1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab20:	bfbc      	itt	lt
 800ab22:	464b      	movlt	r3, r9
 800ab24:	46a1      	movlt	r9, r4
 800ab26:	4630      	mov	r0, r6
 800ab28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ab2c:	bfba      	itte	lt
 800ab2e:	461c      	movlt	r4, r3
 800ab30:	2501      	movlt	r5, #1
 800ab32:	2500      	movge	r5, #0
 800ab34:	f7ff fd40 	bl	800a5b8 <_Balloc>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	b918      	cbnz	r0, 800ab44 <__mdiff+0x60>
 800ab3c:	4b31      	ldr	r3, [pc, #196]	@ (800ac04 <__mdiff+0x120>)
 800ab3e:	f240 2145 	movw	r1, #581	@ 0x245
 800ab42:	e7e3      	b.n	800ab0c <__mdiff+0x28>
 800ab44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ab48:	6926      	ldr	r6, [r4, #16]
 800ab4a:	60c5      	str	r5, [r0, #12]
 800ab4c:	f109 0310 	add.w	r3, r9, #16
 800ab50:	f109 0514 	add.w	r5, r9, #20
 800ab54:	f104 0e14 	add.w	lr, r4, #20
 800ab58:	f100 0b14 	add.w	fp, r0, #20
 800ab5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ab60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ab64:	9301      	str	r3, [sp, #4]
 800ab66:	46d9      	mov	r9, fp
 800ab68:	f04f 0c00 	mov.w	ip, #0
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ab72:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab76:	9301      	str	r3, [sp, #4]
 800ab78:	fa1f f38a 	uxth.w	r3, sl
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	b283      	uxth	r3, r0
 800ab80:	1acb      	subs	r3, r1, r3
 800ab82:	0c00      	lsrs	r0, r0, #16
 800ab84:	4463      	add	r3, ip
 800ab86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab94:	4576      	cmp	r6, lr
 800ab96:	f849 3b04 	str.w	r3, [r9], #4
 800ab9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab9e:	d8e5      	bhi.n	800ab6c <__mdiff+0x88>
 800aba0:	1b33      	subs	r3, r6, r4
 800aba2:	3b15      	subs	r3, #21
 800aba4:	f023 0303 	bic.w	r3, r3, #3
 800aba8:	3415      	adds	r4, #21
 800abaa:	3304      	adds	r3, #4
 800abac:	42a6      	cmp	r6, r4
 800abae:	bf38      	it	cc
 800abb0:	2304      	movcc	r3, #4
 800abb2:	441d      	add	r5, r3
 800abb4:	445b      	add	r3, fp
 800abb6:	461e      	mov	r6, r3
 800abb8:	462c      	mov	r4, r5
 800abba:	4544      	cmp	r4, r8
 800abbc:	d30e      	bcc.n	800abdc <__mdiff+0xf8>
 800abbe:	f108 0103 	add.w	r1, r8, #3
 800abc2:	1b49      	subs	r1, r1, r5
 800abc4:	f021 0103 	bic.w	r1, r1, #3
 800abc8:	3d03      	subs	r5, #3
 800abca:	45a8      	cmp	r8, r5
 800abcc:	bf38      	it	cc
 800abce:	2100      	movcc	r1, #0
 800abd0:	440b      	add	r3, r1
 800abd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abd6:	b191      	cbz	r1, 800abfe <__mdiff+0x11a>
 800abd8:	6117      	str	r7, [r2, #16]
 800abda:	e79d      	b.n	800ab18 <__mdiff+0x34>
 800abdc:	f854 1b04 	ldr.w	r1, [r4], #4
 800abe0:	46e6      	mov	lr, ip
 800abe2:	0c08      	lsrs	r0, r1, #16
 800abe4:	fa1c fc81 	uxtah	ip, ip, r1
 800abe8:	4471      	add	r1, lr
 800abea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800abee:	b289      	uxth	r1, r1
 800abf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800abf4:	f846 1b04 	str.w	r1, [r6], #4
 800abf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800abfc:	e7dd      	b.n	800abba <__mdiff+0xd6>
 800abfe:	3f01      	subs	r7, #1
 800ac00:	e7e7      	b.n	800abd2 <__mdiff+0xee>
 800ac02:	bf00      	nop
 800ac04:	0800bad8 	.word	0x0800bad8
 800ac08:	0800bae9 	.word	0x0800bae9

0800ac0c <__d2b>:
 800ac0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac10:	460f      	mov	r7, r1
 800ac12:	2101      	movs	r1, #1
 800ac14:	ec59 8b10 	vmov	r8, r9, d0
 800ac18:	4616      	mov	r6, r2
 800ac1a:	f7ff fccd 	bl	800a5b8 <_Balloc>
 800ac1e:	4604      	mov	r4, r0
 800ac20:	b930      	cbnz	r0, 800ac30 <__d2b+0x24>
 800ac22:	4602      	mov	r2, r0
 800ac24:	4b23      	ldr	r3, [pc, #140]	@ (800acb4 <__d2b+0xa8>)
 800ac26:	4824      	ldr	r0, [pc, #144]	@ (800acb8 <__d2b+0xac>)
 800ac28:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac2c:	f000 fad6 	bl	800b1dc <__assert_func>
 800ac30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ac34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac38:	b10d      	cbz	r5, 800ac3e <__d2b+0x32>
 800ac3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	f1b8 0300 	subs.w	r3, r8, #0
 800ac44:	d023      	beq.n	800ac8e <__d2b+0x82>
 800ac46:	4668      	mov	r0, sp
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	f7ff fd7c 	bl	800a746 <__lo0bits>
 800ac4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ac52:	b1d0      	cbz	r0, 800ac8a <__d2b+0x7e>
 800ac54:	f1c0 0320 	rsb	r3, r0, #32
 800ac58:	fa02 f303 	lsl.w	r3, r2, r3
 800ac5c:	430b      	orrs	r3, r1
 800ac5e:	40c2      	lsrs	r2, r0
 800ac60:	6163      	str	r3, [r4, #20]
 800ac62:	9201      	str	r2, [sp, #4]
 800ac64:	9b01      	ldr	r3, [sp, #4]
 800ac66:	61a3      	str	r3, [r4, #24]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	bf0c      	ite	eq
 800ac6c:	2201      	moveq	r2, #1
 800ac6e:	2202      	movne	r2, #2
 800ac70:	6122      	str	r2, [r4, #16]
 800ac72:	b1a5      	cbz	r5, 800ac9e <__d2b+0x92>
 800ac74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ac78:	4405      	add	r5, r0
 800ac7a:	603d      	str	r5, [r7, #0]
 800ac7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ac80:	6030      	str	r0, [r6, #0]
 800ac82:	4620      	mov	r0, r4
 800ac84:	b003      	add	sp, #12
 800ac86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac8a:	6161      	str	r1, [r4, #20]
 800ac8c:	e7ea      	b.n	800ac64 <__d2b+0x58>
 800ac8e:	a801      	add	r0, sp, #4
 800ac90:	f7ff fd59 	bl	800a746 <__lo0bits>
 800ac94:	9b01      	ldr	r3, [sp, #4]
 800ac96:	6163      	str	r3, [r4, #20]
 800ac98:	3020      	adds	r0, #32
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	e7e8      	b.n	800ac70 <__d2b+0x64>
 800ac9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aca2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aca6:	6038      	str	r0, [r7, #0]
 800aca8:	6918      	ldr	r0, [r3, #16]
 800acaa:	f7ff fd2d 	bl	800a708 <__hi0bits>
 800acae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acb2:	e7e5      	b.n	800ac80 <__d2b+0x74>
 800acb4:	0800bad8 	.word	0x0800bad8
 800acb8:	0800bae9 	.word	0x0800bae9

0800acbc <__sfputc_r>:
 800acbc:	6893      	ldr	r3, [r2, #8]
 800acbe:	3b01      	subs	r3, #1
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	b410      	push	{r4}
 800acc4:	6093      	str	r3, [r2, #8]
 800acc6:	da08      	bge.n	800acda <__sfputc_r+0x1e>
 800acc8:	6994      	ldr	r4, [r2, #24]
 800acca:	42a3      	cmp	r3, r4
 800accc:	db01      	blt.n	800acd2 <__sfputc_r+0x16>
 800acce:	290a      	cmp	r1, #10
 800acd0:	d103      	bne.n	800acda <__sfputc_r+0x1e>
 800acd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acd6:	f7fe bc0e 	b.w	80094f6 <__swbuf_r>
 800acda:	6813      	ldr	r3, [r2, #0]
 800acdc:	1c58      	adds	r0, r3, #1
 800acde:	6010      	str	r0, [r2, #0]
 800ace0:	7019      	strb	r1, [r3, #0]
 800ace2:	4608      	mov	r0, r1
 800ace4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <__sfputs_r>:
 800acea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acec:	4606      	mov	r6, r0
 800acee:	460f      	mov	r7, r1
 800acf0:	4614      	mov	r4, r2
 800acf2:	18d5      	adds	r5, r2, r3
 800acf4:	42ac      	cmp	r4, r5
 800acf6:	d101      	bne.n	800acfc <__sfputs_r+0x12>
 800acf8:	2000      	movs	r0, #0
 800acfa:	e007      	b.n	800ad0c <__sfputs_r+0x22>
 800acfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad00:	463a      	mov	r2, r7
 800ad02:	4630      	mov	r0, r6
 800ad04:	f7ff ffda 	bl	800acbc <__sfputc_r>
 800ad08:	1c43      	adds	r3, r0, #1
 800ad0a:	d1f3      	bne.n	800acf4 <__sfputs_r+0xa>
 800ad0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad10 <_vfiprintf_r>:
 800ad10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad14:	460d      	mov	r5, r1
 800ad16:	b09d      	sub	sp, #116	@ 0x74
 800ad18:	4614      	mov	r4, r2
 800ad1a:	4698      	mov	r8, r3
 800ad1c:	4606      	mov	r6, r0
 800ad1e:	b118      	cbz	r0, 800ad28 <_vfiprintf_r+0x18>
 800ad20:	6a03      	ldr	r3, [r0, #32]
 800ad22:	b90b      	cbnz	r3, 800ad28 <_vfiprintf_r+0x18>
 800ad24:	f7fe fafe 	bl	8009324 <__sinit>
 800ad28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad2a:	07d9      	lsls	r1, r3, #31
 800ad2c:	d405      	bmi.n	800ad3a <_vfiprintf_r+0x2a>
 800ad2e:	89ab      	ldrh	r3, [r5, #12]
 800ad30:	059a      	lsls	r2, r3, #22
 800ad32:	d402      	bmi.n	800ad3a <_vfiprintf_r+0x2a>
 800ad34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad36:	f7fe fcf0 	bl	800971a <__retarget_lock_acquire_recursive>
 800ad3a:	89ab      	ldrh	r3, [r5, #12]
 800ad3c:	071b      	lsls	r3, r3, #28
 800ad3e:	d501      	bpl.n	800ad44 <_vfiprintf_r+0x34>
 800ad40:	692b      	ldr	r3, [r5, #16]
 800ad42:	b99b      	cbnz	r3, 800ad6c <_vfiprintf_r+0x5c>
 800ad44:	4629      	mov	r1, r5
 800ad46:	4630      	mov	r0, r6
 800ad48:	f7fe fc14 	bl	8009574 <__swsetup_r>
 800ad4c:	b170      	cbz	r0, 800ad6c <_vfiprintf_r+0x5c>
 800ad4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad50:	07dc      	lsls	r4, r3, #31
 800ad52:	d504      	bpl.n	800ad5e <_vfiprintf_r+0x4e>
 800ad54:	f04f 30ff 	mov.w	r0, #4294967295
 800ad58:	b01d      	add	sp, #116	@ 0x74
 800ad5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5e:	89ab      	ldrh	r3, [r5, #12]
 800ad60:	0598      	lsls	r0, r3, #22
 800ad62:	d4f7      	bmi.n	800ad54 <_vfiprintf_r+0x44>
 800ad64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad66:	f7fe fcd9 	bl	800971c <__retarget_lock_release_recursive>
 800ad6a:	e7f3      	b.n	800ad54 <_vfiprintf_r+0x44>
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad70:	2320      	movs	r3, #32
 800ad72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad76:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad7a:	2330      	movs	r3, #48	@ 0x30
 800ad7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af2c <_vfiprintf_r+0x21c>
 800ad80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad84:	f04f 0901 	mov.w	r9, #1
 800ad88:	4623      	mov	r3, r4
 800ad8a:	469a      	mov	sl, r3
 800ad8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad90:	b10a      	cbz	r2, 800ad96 <_vfiprintf_r+0x86>
 800ad92:	2a25      	cmp	r2, #37	@ 0x25
 800ad94:	d1f9      	bne.n	800ad8a <_vfiprintf_r+0x7a>
 800ad96:	ebba 0b04 	subs.w	fp, sl, r4
 800ad9a:	d00b      	beq.n	800adb4 <_vfiprintf_r+0xa4>
 800ad9c:	465b      	mov	r3, fp
 800ad9e:	4622      	mov	r2, r4
 800ada0:	4629      	mov	r1, r5
 800ada2:	4630      	mov	r0, r6
 800ada4:	f7ff ffa1 	bl	800acea <__sfputs_r>
 800ada8:	3001      	adds	r0, #1
 800adaa:	f000 80a7 	beq.w	800aefc <_vfiprintf_r+0x1ec>
 800adae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adb0:	445a      	add	r2, fp
 800adb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800adb4:	f89a 3000 	ldrb.w	r3, [sl]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	f000 809f 	beq.w	800aefc <_vfiprintf_r+0x1ec>
 800adbe:	2300      	movs	r3, #0
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adc8:	f10a 0a01 	add.w	sl, sl, #1
 800adcc:	9304      	str	r3, [sp, #16]
 800adce:	9307      	str	r3, [sp, #28]
 800add0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800add4:	931a      	str	r3, [sp, #104]	@ 0x68
 800add6:	4654      	mov	r4, sl
 800add8:	2205      	movs	r2, #5
 800adda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adde:	4853      	ldr	r0, [pc, #332]	@ (800af2c <_vfiprintf_r+0x21c>)
 800ade0:	f7f5 fa1e 	bl	8000220 <memchr>
 800ade4:	9a04      	ldr	r2, [sp, #16]
 800ade6:	b9d8      	cbnz	r0, 800ae20 <_vfiprintf_r+0x110>
 800ade8:	06d1      	lsls	r1, r2, #27
 800adea:	bf44      	itt	mi
 800adec:	2320      	movmi	r3, #32
 800adee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adf2:	0713      	lsls	r3, r2, #28
 800adf4:	bf44      	itt	mi
 800adf6:	232b      	movmi	r3, #43	@ 0x2b
 800adf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ae00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae02:	d015      	beq.n	800ae30 <_vfiprintf_r+0x120>
 800ae04:	9a07      	ldr	r2, [sp, #28]
 800ae06:	4654      	mov	r4, sl
 800ae08:	2000      	movs	r0, #0
 800ae0a:	f04f 0c0a 	mov.w	ip, #10
 800ae0e:	4621      	mov	r1, r4
 800ae10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae14:	3b30      	subs	r3, #48	@ 0x30
 800ae16:	2b09      	cmp	r3, #9
 800ae18:	d94b      	bls.n	800aeb2 <_vfiprintf_r+0x1a2>
 800ae1a:	b1b0      	cbz	r0, 800ae4a <_vfiprintf_r+0x13a>
 800ae1c:	9207      	str	r2, [sp, #28]
 800ae1e:	e014      	b.n	800ae4a <_vfiprintf_r+0x13a>
 800ae20:	eba0 0308 	sub.w	r3, r0, r8
 800ae24:	fa09 f303 	lsl.w	r3, r9, r3
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	9304      	str	r3, [sp, #16]
 800ae2c:	46a2      	mov	sl, r4
 800ae2e:	e7d2      	b.n	800add6 <_vfiprintf_r+0xc6>
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	1d19      	adds	r1, r3, #4
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	9103      	str	r1, [sp, #12]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	bfbb      	ittet	lt
 800ae3c:	425b      	neglt	r3, r3
 800ae3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ae42:	9307      	strge	r3, [sp, #28]
 800ae44:	9307      	strlt	r3, [sp, #28]
 800ae46:	bfb8      	it	lt
 800ae48:	9204      	strlt	r2, [sp, #16]
 800ae4a:	7823      	ldrb	r3, [r4, #0]
 800ae4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae4e:	d10a      	bne.n	800ae66 <_vfiprintf_r+0x156>
 800ae50:	7863      	ldrb	r3, [r4, #1]
 800ae52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae54:	d132      	bne.n	800aebc <_vfiprintf_r+0x1ac>
 800ae56:	9b03      	ldr	r3, [sp, #12]
 800ae58:	1d1a      	adds	r2, r3, #4
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	9203      	str	r2, [sp, #12]
 800ae5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae62:	3402      	adds	r4, #2
 800ae64:	9305      	str	r3, [sp, #20]
 800ae66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af3c <_vfiprintf_r+0x22c>
 800ae6a:	7821      	ldrb	r1, [r4, #0]
 800ae6c:	2203      	movs	r2, #3
 800ae6e:	4650      	mov	r0, sl
 800ae70:	f7f5 f9d6 	bl	8000220 <memchr>
 800ae74:	b138      	cbz	r0, 800ae86 <_vfiprintf_r+0x176>
 800ae76:	9b04      	ldr	r3, [sp, #16]
 800ae78:	eba0 000a 	sub.w	r0, r0, sl
 800ae7c:	2240      	movs	r2, #64	@ 0x40
 800ae7e:	4082      	lsls	r2, r0
 800ae80:	4313      	orrs	r3, r2
 800ae82:	3401      	adds	r4, #1
 800ae84:	9304      	str	r3, [sp, #16]
 800ae86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae8a:	4829      	ldr	r0, [pc, #164]	@ (800af30 <_vfiprintf_r+0x220>)
 800ae8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae90:	2206      	movs	r2, #6
 800ae92:	f7f5 f9c5 	bl	8000220 <memchr>
 800ae96:	2800      	cmp	r0, #0
 800ae98:	d03f      	beq.n	800af1a <_vfiprintf_r+0x20a>
 800ae9a:	4b26      	ldr	r3, [pc, #152]	@ (800af34 <_vfiprintf_r+0x224>)
 800ae9c:	bb1b      	cbnz	r3, 800aee6 <_vfiprintf_r+0x1d6>
 800ae9e:	9b03      	ldr	r3, [sp, #12]
 800aea0:	3307      	adds	r3, #7
 800aea2:	f023 0307 	bic.w	r3, r3, #7
 800aea6:	3308      	adds	r3, #8
 800aea8:	9303      	str	r3, [sp, #12]
 800aeaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeac:	443b      	add	r3, r7
 800aeae:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeb0:	e76a      	b.n	800ad88 <_vfiprintf_r+0x78>
 800aeb2:	fb0c 3202 	mla	r2, ip, r2, r3
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	2001      	movs	r0, #1
 800aeba:	e7a8      	b.n	800ae0e <_vfiprintf_r+0xfe>
 800aebc:	2300      	movs	r3, #0
 800aebe:	3401      	adds	r4, #1
 800aec0:	9305      	str	r3, [sp, #20]
 800aec2:	4619      	mov	r1, r3
 800aec4:	f04f 0c0a 	mov.w	ip, #10
 800aec8:	4620      	mov	r0, r4
 800aeca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aece:	3a30      	subs	r2, #48	@ 0x30
 800aed0:	2a09      	cmp	r2, #9
 800aed2:	d903      	bls.n	800aedc <_vfiprintf_r+0x1cc>
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d0c6      	beq.n	800ae66 <_vfiprintf_r+0x156>
 800aed8:	9105      	str	r1, [sp, #20]
 800aeda:	e7c4      	b.n	800ae66 <_vfiprintf_r+0x156>
 800aedc:	fb0c 2101 	mla	r1, ip, r1, r2
 800aee0:	4604      	mov	r4, r0
 800aee2:	2301      	movs	r3, #1
 800aee4:	e7f0      	b.n	800aec8 <_vfiprintf_r+0x1b8>
 800aee6:	ab03      	add	r3, sp, #12
 800aee8:	9300      	str	r3, [sp, #0]
 800aeea:	462a      	mov	r2, r5
 800aeec:	4b12      	ldr	r3, [pc, #72]	@ (800af38 <_vfiprintf_r+0x228>)
 800aeee:	a904      	add	r1, sp, #16
 800aef0:	4630      	mov	r0, r6
 800aef2:	f7fd fdd3 	bl	8008a9c <_printf_float>
 800aef6:	4607      	mov	r7, r0
 800aef8:	1c78      	adds	r0, r7, #1
 800aefa:	d1d6      	bne.n	800aeaa <_vfiprintf_r+0x19a>
 800aefc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aefe:	07d9      	lsls	r1, r3, #31
 800af00:	d405      	bmi.n	800af0e <_vfiprintf_r+0x1fe>
 800af02:	89ab      	ldrh	r3, [r5, #12]
 800af04:	059a      	lsls	r2, r3, #22
 800af06:	d402      	bmi.n	800af0e <_vfiprintf_r+0x1fe>
 800af08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af0a:	f7fe fc07 	bl	800971c <__retarget_lock_release_recursive>
 800af0e:	89ab      	ldrh	r3, [r5, #12]
 800af10:	065b      	lsls	r3, r3, #25
 800af12:	f53f af1f 	bmi.w	800ad54 <_vfiprintf_r+0x44>
 800af16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af18:	e71e      	b.n	800ad58 <_vfiprintf_r+0x48>
 800af1a:	ab03      	add	r3, sp, #12
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	462a      	mov	r2, r5
 800af20:	4b05      	ldr	r3, [pc, #20]	@ (800af38 <_vfiprintf_r+0x228>)
 800af22:	a904      	add	r1, sp, #16
 800af24:	4630      	mov	r0, r6
 800af26:	f7fe f851 	bl	8008fcc <_printf_i>
 800af2a:	e7e4      	b.n	800aef6 <_vfiprintf_r+0x1e6>
 800af2c:	0800bc40 	.word	0x0800bc40
 800af30:	0800bc4a 	.word	0x0800bc4a
 800af34:	08008a9d 	.word	0x08008a9d
 800af38:	0800aceb 	.word	0x0800aceb
 800af3c:	0800bc46 	.word	0x0800bc46

0800af40 <__sflush_r>:
 800af40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af48:	0716      	lsls	r6, r2, #28
 800af4a:	4605      	mov	r5, r0
 800af4c:	460c      	mov	r4, r1
 800af4e:	d454      	bmi.n	800affa <__sflush_r+0xba>
 800af50:	684b      	ldr	r3, [r1, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	dc02      	bgt.n	800af5c <__sflush_r+0x1c>
 800af56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800af58:	2b00      	cmp	r3, #0
 800af5a:	dd48      	ble.n	800afee <__sflush_r+0xae>
 800af5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af5e:	2e00      	cmp	r6, #0
 800af60:	d045      	beq.n	800afee <__sflush_r+0xae>
 800af62:	2300      	movs	r3, #0
 800af64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800af68:	682f      	ldr	r7, [r5, #0]
 800af6a:	6a21      	ldr	r1, [r4, #32]
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	d030      	beq.n	800afd2 <__sflush_r+0x92>
 800af70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800af72:	89a3      	ldrh	r3, [r4, #12]
 800af74:	0759      	lsls	r1, r3, #29
 800af76:	d505      	bpl.n	800af84 <__sflush_r+0x44>
 800af78:	6863      	ldr	r3, [r4, #4]
 800af7a:	1ad2      	subs	r2, r2, r3
 800af7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800af7e:	b10b      	cbz	r3, 800af84 <__sflush_r+0x44>
 800af80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af82:	1ad2      	subs	r2, r2, r3
 800af84:	2300      	movs	r3, #0
 800af86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af88:	6a21      	ldr	r1, [r4, #32]
 800af8a:	4628      	mov	r0, r5
 800af8c:	47b0      	blx	r6
 800af8e:	1c43      	adds	r3, r0, #1
 800af90:	89a3      	ldrh	r3, [r4, #12]
 800af92:	d106      	bne.n	800afa2 <__sflush_r+0x62>
 800af94:	6829      	ldr	r1, [r5, #0]
 800af96:	291d      	cmp	r1, #29
 800af98:	d82b      	bhi.n	800aff2 <__sflush_r+0xb2>
 800af9a:	4a2a      	ldr	r2, [pc, #168]	@ (800b044 <__sflush_r+0x104>)
 800af9c:	410a      	asrs	r2, r1
 800af9e:	07d6      	lsls	r6, r2, #31
 800afa0:	d427      	bmi.n	800aff2 <__sflush_r+0xb2>
 800afa2:	2200      	movs	r2, #0
 800afa4:	6062      	str	r2, [r4, #4]
 800afa6:	04d9      	lsls	r1, r3, #19
 800afa8:	6922      	ldr	r2, [r4, #16]
 800afaa:	6022      	str	r2, [r4, #0]
 800afac:	d504      	bpl.n	800afb8 <__sflush_r+0x78>
 800afae:	1c42      	adds	r2, r0, #1
 800afb0:	d101      	bne.n	800afb6 <__sflush_r+0x76>
 800afb2:	682b      	ldr	r3, [r5, #0]
 800afb4:	b903      	cbnz	r3, 800afb8 <__sflush_r+0x78>
 800afb6:	6560      	str	r0, [r4, #84]	@ 0x54
 800afb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afba:	602f      	str	r7, [r5, #0]
 800afbc:	b1b9      	cbz	r1, 800afee <__sflush_r+0xae>
 800afbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afc2:	4299      	cmp	r1, r3
 800afc4:	d002      	beq.n	800afcc <__sflush_r+0x8c>
 800afc6:	4628      	mov	r0, r5
 800afc8:	f7ff f9f6 	bl	800a3b8 <_free_r>
 800afcc:	2300      	movs	r3, #0
 800afce:	6363      	str	r3, [r4, #52]	@ 0x34
 800afd0:	e00d      	b.n	800afee <__sflush_r+0xae>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4628      	mov	r0, r5
 800afd6:	47b0      	blx	r6
 800afd8:	4602      	mov	r2, r0
 800afda:	1c50      	adds	r0, r2, #1
 800afdc:	d1c9      	bne.n	800af72 <__sflush_r+0x32>
 800afde:	682b      	ldr	r3, [r5, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0c6      	beq.n	800af72 <__sflush_r+0x32>
 800afe4:	2b1d      	cmp	r3, #29
 800afe6:	d001      	beq.n	800afec <__sflush_r+0xac>
 800afe8:	2b16      	cmp	r3, #22
 800afea:	d11e      	bne.n	800b02a <__sflush_r+0xea>
 800afec:	602f      	str	r7, [r5, #0]
 800afee:	2000      	movs	r0, #0
 800aff0:	e022      	b.n	800b038 <__sflush_r+0xf8>
 800aff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aff6:	b21b      	sxth	r3, r3
 800aff8:	e01b      	b.n	800b032 <__sflush_r+0xf2>
 800affa:	690f      	ldr	r7, [r1, #16]
 800affc:	2f00      	cmp	r7, #0
 800affe:	d0f6      	beq.n	800afee <__sflush_r+0xae>
 800b000:	0793      	lsls	r3, r2, #30
 800b002:	680e      	ldr	r6, [r1, #0]
 800b004:	bf08      	it	eq
 800b006:	694b      	ldreq	r3, [r1, #20]
 800b008:	600f      	str	r7, [r1, #0]
 800b00a:	bf18      	it	ne
 800b00c:	2300      	movne	r3, #0
 800b00e:	eba6 0807 	sub.w	r8, r6, r7
 800b012:	608b      	str	r3, [r1, #8]
 800b014:	f1b8 0f00 	cmp.w	r8, #0
 800b018:	dde9      	ble.n	800afee <__sflush_r+0xae>
 800b01a:	6a21      	ldr	r1, [r4, #32]
 800b01c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b01e:	4643      	mov	r3, r8
 800b020:	463a      	mov	r2, r7
 800b022:	4628      	mov	r0, r5
 800b024:	47b0      	blx	r6
 800b026:	2800      	cmp	r0, #0
 800b028:	dc08      	bgt.n	800b03c <__sflush_r+0xfc>
 800b02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b02e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b032:	81a3      	strh	r3, [r4, #12]
 800b034:	f04f 30ff 	mov.w	r0, #4294967295
 800b038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b03c:	4407      	add	r7, r0
 800b03e:	eba8 0800 	sub.w	r8, r8, r0
 800b042:	e7e7      	b.n	800b014 <__sflush_r+0xd4>
 800b044:	dfbffffe 	.word	0xdfbffffe

0800b048 <_fflush_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	690b      	ldr	r3, [r1, #16]
 800b04c:	4605      	mov	r5, r0
 800b04e:	460c      	mov	r4, r1
 800b050:	b913      	cbnz	r3, 800b058 <_fflush_r+0x10>
 800b052:	2500      	movs	r5, #0
 800b054:	4628      	mov	r0, r5
 800b056:	bd38      	pop	{r3, r4, r5, pc}
 800b058:	b118      	cbz	r0, 800b062 <_fflush_r+0x1a>
 800b05a:	6a03      	ldr	r3, [r0, #32]
 800b05c:	b90b      	cbnz	r3, 800b062 <_fflush_r+0x1a>
 800b05e:	f7fe f961 	bl	8009324 <__sinit>
 800b062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d0f3      	beq.n	800b052 <_fflush_r+0xa>
 800b06a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b06c:	07d0      	lsls	r0, r2, #31
 800b06e:	d404      	bmi.n	800b07a <_fflush_r+0x32>
 800b070:	0599      	lsls	r1, r3, #22
 800b072:	d402      	bmi.n	800b07a <_fflush_r+0x32>
 800b074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b076:	f7fe fb50 	bl	800971a <__retarget_lock_acquire_recursive>
 800b07a:	4628      	mov	r0, r5
 800b07c:	4621      	mov	r1, r4
 800b07e:	f7ff ff5f 	bl	800af40 <__sflush_r>
 800b082:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b084:	07da      	lsls	r2, r3, #31
 800b086:	4605      	mov	r5, r0
 800b088:	d4e4      	bmi.n	800b054 <_fflush_r+0xc>
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	059b      	lsls	r3, r3, #22
 800b08e:	d4e1      	bmi.n	800b054 <_fflush_r+0xc>
 800b090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b092:	f7fe fb43 	bl	800971c <__retarget_lock_release_recursive>
 800b096:	e7dd      	b.n	800b054 <_fflush_r+0xc>

0800b098 <__swhatbuf_r>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	460c      	mov	r4, r1
 800b09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a0:	2900      	cmp	r1, #0
 800b0a2:	b096      	sub	sp, #88	@ 0x58
 800b0a4:	4615      	mov	r5, r2
 800b0a6:	461e      	mov	r6, r3
 800b0a8:	da0d      	bge.n	800b0c6 <__swhatbuf_r+0x2e>
 800b0aa:	89a3      	ldrh	r3, [r4, #12]
 800b0ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b0b0:	f04f 0100 	mov.w	r1, #0
 800b0b4:	bf14      	ite	ne
 800b0b6:	2340      	movne	r3, #64	@ 0x40
 800b0b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b0bc:	2000      	movs	r0, #0
 800b0be:	6031      	str	r1, [r6, #0]
 800b0c0:	602b      	str	r3, [r5, #0]
 800b0c2:	b016      	add	sp, #88	@ 0x58
 800b0c4:	bd70      	pop	{r4, r5, r6, pc}
 800b0c6:	466a      	mov	r2, sp
 800b0c8:	f000 f848 	bl	800b15c <_fstat_r>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	dbec      	blt.n	800b0aa <__swhatbuf_r+0x12>
 800b0d0:	9901      	ldr	r1, [sp, #4]
 800b0d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b0d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b0da:	4259      	negs	r1, r3
 800b0dc:	4159      	adcs	r1, r3
 800b0de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0e2:	e7eb      	b.n	800b0bc <__swhatbuf_r+0x24>

0800b0e4 <__smakebuf_r>:
 800b0e4:	898b      	ldrh	r3, [r1, #12]
 800b0e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0e8:	079d      	lsls	r5, r3, #30
 800b0ea:	4606      	mov	r6, r0
 800b0ec:	460c      	mov	r4, r1
 800b0ee:	d507      	bpl.n	800b100 <__smakebuf_r+0x1c>
 800b0f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b0f4:	6023      	str	r3, [r4, #0]
 800b0f6:	6123      	str	r3, [r4, #16]
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	6163      	str	r3, [r4, #20]
 800b0fc:	b003      	add	sp, #12
 800b0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b100:	ab01      	add	r3, sp, #4
 800b102:	466a      	mov	r2, sp
 800b104:	f7ff ffc8 	bl	800b098 <__swhatbuf_r>
 800b108:	9f00      	ldr	r7, [sp, #0]
 800b10a:	4605      	mov	r5, r0
 800b10c:	4639      	mov	r1, r7
 800b10e:	4630      	mov	r0, r6
 800b110:	f7ff f9c6 	bl	800a4a0 <_malloc_r>
 800b114:	b948      	cbnz	r0, 800b12a <__smakebuf_r+0x46>
 800b116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b11a:	059a      	lsls	r2, r3, #22
 800b11c:	d4ee      	bmi.n	800b0fc <__smakebuf_r+0x18>
 800b11e:	f023 0303 	bic.w	r3, r3, #3
 800b122:	f043 0302 	orr.w	r3, r3, #2
 800b126:	81a3      	strh	r3, [r4, #12]
 800b128:	e7e2      	b.n	800b0f0 <__smakebuf_r+0xc>
 800b12a:	89a3      	ldrh	r3, [r4, #12]
 800b12c:	6020      	str	r0, [r4, #0]
 800b12e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b132:	81a3      	strh	r3, [r4, #12]
 800b134:	9b01      	ldr	r3, [sp, #4]
 800b136:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b13a:	b15b      	cbz	r3, 800b154 <__smakebuf_r+0x70>
 800b13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b140:	4630      	mov	r0, r6
 800b142:	f000 f81d 	bl	800b180 <_isatty_r>
 800b146:	b128      	cbz	r0, 800b154 <__smakebuf_r+0x70>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	f043 0301 	orr.w	r3, r3, #1
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	431d      	orrs	r5, r3
 800b158:	81a5      	strh	r5, [r4, #12]
 800b15a:	e7cf      	b.n	800b0fc <__smakebuf_r+0x18>

0800b15c <_fstat_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4d07      	ldr	r5, [pc, #28]	@ (800b17c <_fstat_r+0x20>)
 800b160:	2300      	movs	r3, #0
 800b162:	4604      	mov	r4, r0
 800b164:	4608      	mov	r0, r1
 800b166:	4611      	mov	r1, r2
 800b168:	602b      	str	r3, [r5, #0]
 800b16a:	f7f6 fea5 	bl	8001eb8 <_fstat>
 800b16e:	1c43      	adds	r3, r0, #1
 800b170:	d102      	bne.n	800b178 <_fstat_r+0x1c>
 800b172:	682b      	ldr	r3, [r5, #0]
 800b174:	b103      	cbz	r3, 800b178 <_fstat_r+0x1c>
 800b176:	6023      	str	r3, [r4, #0]
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	bf00      	nop
 800b17c:	20000574 	.word	0x20000574

0800b180 <_isatty_r>:
 800b180:	b538      	push	{r3, r4, r5, lr}
 800b182:	4d06      	ldr	r5, [pc, #24]	@ (800b19c <_isatty_r+0x1c>)
 800b184:	2300      	movs	r3, #0
 800b186:	4604      	mov	r4, r0
 800b188:	4608      	mov	r0, r1
 800b18a:	602b      	str	r3, [r5, #0]
 800b18c:	f7f6 fea4 	bl	8001ed8 <_isatty>
 800b190:	1c43      	adds	r3, r0, #1
 800b192:	d102      	bne.n	800b19a <_isatty_r+0x1a>
 800b194:	682b      	ldr	r3, [r5, #0]
 800b196:	b103      	cbz	r3, 800b19a <_isatty_r+0x1a>
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	bd38      	pop	{r3, r4, r5, pc}
 800b19c:	20000574 	.word	0x20000574

0800b1a0 <_sbrk_r>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	4d06      	ldr	r5, [pc, #24]	@ (800b1bc <_sbrk_r+0x1c>)
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	4608      	mov	r0, r1
 800b1aa:	602b      	str	r3, [r5, #0]
 800b1ac:	f7f6 feac 	bl	8001f08 <_sbrk>
 800b1b0:	1c43      	adds	r3, r0, #1
 800b1b2:	d102      	bne.n	800b1ba <_sbrk_r+0x1a>
 800b1b4:	682b      	ldr	r3, [r5, #0]
 800b1b6:	b103      	cbz	r3, 800b1ba <_sbrk_r+0x1a>
 800b1b8:	6023      	str	r3, [r4, #0]
 800b1ba:	bd38      	pop	{r3, r4, r5, pc}
 800b1bc:	20000574 	.word	0x20000574

0800b1c0 <memcpy>:
 800b1c0:	440a      	add	r2, r1
 800b1c2:	4291      	cmp	r1, r2
 800b1c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1c8:	d100      	bne.n	800b1cc <memcpy+0xc>
 800b1ca:	4770      	bx	lr
 800b1cc:	b510      	push	{r4, lr}
 800b1ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1d6:	4291      	cmp	r1, r2
 800b1d8:	d1f9      	bne.n	800b1ce <memcpy+0xe>
 800b1da:	bd10      	pop	{r4, pc}

0800b1dc <__assert_func>:
 800b1dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1de:	4614      	mov	r4, r2
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	4b09      	ldr	r3, [pc, #36]	@ (800b208 <__assert_func+0x2c>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	4605      	mov	r5, r0
 800b1e8:	68d8      	ldr	r0, [r3, #12]
 800b1ea:	b954      	cbnz	r4, 800b202 <__assert_func+0x26>
 800b1ec:	4b07      	ldr	r3, [pc, #28]	@ (800b20c <__assert_func+0x30>)
 800b1ee:	461c      	mov	r4, r3
 800b1f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b1f4:	9100      	str	r1, [sp, #0]
 800b1f6:	462b      	mov	r3, r5
 800b1f8:	4905      	ldr	r1, [pc, #20]	@ (800b210 <__assert_func+0x34>)
 800b1fa:	f000 f841 	bl	800b280 <fiprintf>
 800b1fe:	f000 f851 	bl	800b2a4 <abort>
 800b202:	4b04      	ldr	r3, [pc, #16]	@ (800b214 <__assert_func+0x38>)
 800b204:	e7f4      	b.n	800b1f0 <__assert_func+0x14>
 800b206:	bf00      	nop
 800b208:	20000020 	.word	0x20000020
 800b20c:	0800bc96 	.word	0x0800bc96
 800b210:	0800bc68 	.word	0x0800bc68
 800b214:	0800bc5b 	.word	0x0800bc5b

0800b218 <_calloc_r>:
 800b218:	b570      	push	{r4, r5, r6, lr}
 800b21a:	fba1 5402 	umull	r5, r4, r1, r2
 800b21e:	b93c      	cbnz	r4, 800b230 <_calloc_r+0x18>
 800b220:	4629      	mov	r1, r5
 800b222:	f7ff f93d 	bl	800a4a0 <_malloc_r>
 800b226:	4606      	mov	r6, r0
 800b228:	b928      	cbnz	r0, 800b236 <_calloc_r+0x1e>
 800b22a:	2600      	movs	r6, #0
 800b22c:	4630      	mov	r0, r6
 800b22e:	bd70      	pop	{r4, r5, r6, pc}
 800b230:	220c      	movs	r2, #12
 800b232:	6002      	str	r2, [r0, #0]
 800b234:	e7f9      	b.n	800b22a <_calloc_r+0x12>
 800b236:	462a      	mov	r2, r5
 800b238:	4621      	mov	r1, r4
 800b23a:	f7fe f9f1 	bl	8009620 <memset>
 800b23e:	e7f5      	b.n	800b22c <_calloc_r+0x14>

0800b240 <__ascii_mbtowc>:
 800b240:	b082      	sub	sp, #8
 800b242:	b901      	cbnz	r1, 800b246 <__ascii_mbtowc+0x6>
 800b244:	a901      	add	r1, sp, #4
 800b246:	b142      	cbz	r2, 800b25a <__ascii_mbtowc+0x1a>
 800b248:	b14b      	cbz	r3, 800b25e <__ascii_mbtowc+0x1e>
 800b24a:	7813      	ldrb	r3, [r2, #0]
 800b24c:	600b      	str	r3, [r1, #0]
 800b24e:	7812      	ldrb	r2, [r2, #0]
 800b250:	1e10      	subs	r0, r2, #0
 800b252:	bf18      	it	ne
 800b254:	2001      	movne	r0, #1
 800b256:	b002      	add	sp, #8
 800b258:	4770      	bx	lr
 800b25a:	4610      	mov	r0, r2
 800b25c:	e7fb      	b.n	800b256 <__ascii_mbtowc+0x16>
 800b25e:	f06f 0001 	mvn.w	r0, #1
 800b262:	e7f8      	b.n	800b256 <__ascii_mbtowc+0x16>

0800b264 <__ascii_wctomb>:
 800b264:	4603      	mov	r3, r0
 800b266:	4608      	mov	r0, r1
 800b268:	b141      	cbz	r1, 800b27c <__ascii_wctomb+0x18>
 800b26a:	2aff      	cmp	r2, #255	@ 0xff
 800b26c:	d904      	bls.n	800b278 <__ascii_wctomb+0x14>
 800b26e:	228a      	movs	r2, #138	@ 0x8a
 800b270:	601a      	str	r2, [r3, #0]
 800b272:	f04f 30ff 	mov.w	r0, #4294967295
 800b276:	4770      	bx	lr
 800b278:	700a      	strb	r2, [r1, #0]
 800b27a:	2001      	movs	r0, #1
 800b27c:	4770      	bx	lr
	...

0800b280 <fiprintf>:
 800b280:	b40e      	push	{r1, r2, r3}
 800b282:	b503      	push	{r0, r1, lr}
 800b284:	4601      	mov	r1, r0
 800b286:	ab03      	add	r3, sp, #12
 800b288:	4805      	ldr	r0, [pc, #20]	@ (800b2a0 <fiprintf+0x20>)
 800b28a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b28e:	6800      	ldr	r0, [r0, #0]
 800b290:	9301      	str	r3, [sp, #4]
 800b292:	f7ff fd3d 	bl	800ad10 <_vfiprintf_r>
 800b296:	b002      	add	sp, #8
 800b298:	f85d eb04 	ldr.w	lr, [sp], #4
 800b29c:	b003      	add	sp, #12
 800b29e:	4770      	bx	lr
 800b2a0:	20000020 	.word	0x20000020

0800b2a4 <abort>:
 800b2a4:	b508      	push	{r3, lr}
 800b2a6:	2006      	movs	r0, #6
 800b2a8:	f000 f82c 	bl	800b304 <raise>
 800b2ac:	2001      	movs	r0, #1
 800b2ae:	f7f6 fdb3 	bl	8001e18 <_exit>

0800b2b2 <_raise_r>:
 800b2b2:	291f      	cmp	r1, #31
 800b2b4:	b538      	push	{r3, r4, r5, lr}
 800b2b6:	4605      	mov	r5, r0
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	d904      	bls.n	800b2c6 <_raise_r+0x14>
 800b2bc:	2316      	movs	r3, #22
 800b2be:	6003      	str	r3, [r0, #0]
 800b2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c4:	bd38      	pop	{r3, r4, r5, pc}
 800b2c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b2c8:	b112      	cbz	r2, 800b2d0 <_raise_r+0x1e>
 800b2ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2ce:	b94b      	cbnz	r3, 800b2e4 <_raise_r+0x32>
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f000 f831 	bl	800b338 <_getpid_r>
 800b2d6:	4622      	mov	r2, r4
 800b2d8:	4601      	mov	r1, r0
 800b2da:	4628      	mov	r0, r5
 800b2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2e0:	f000 b818 	b.w	800b314 <_kill_r>
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d00a      	beq.n	800b2fe <_raise_r+0x4c>
 800b2e8:	1c59      	adds	r1, r3, #1
 800b2ea:	d103      	bne.n	800b2f4 <_raise_r+0x42>
 800b2ec:	2316      	movs	r3, #22
 800b2ee:	6003      	str	r3, [r0, #0]
 800b2f0:	2001      	movs	r0, #1
 800b2f2:	e7e7      	b.n	800b2c4 <_raise_r+0x12>
 800b2f4:	2100      	movs	r1, #0
 800b2f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	4798      	blx	r3
 800b2fe:	2000      	movs	r0, #0
 800b300:	e7e0      	b.n	800b2c4 <_raise_r+0x12>
	...

0800b304 <raise>:
 800b304:	4b02      	ldr	r3, [pc, #8]	@ (800b310 <raise+0xc>)
 800b306:	4601      	mov	r1, r0
 800b308:	6818      	ldr	r0, [r3, #0]
 800b30a:	f7ff bfd2 	b.w	800b2b2 <_raise_r>
 800b30e:	bf00      	nop
 800b310:	20000020 	.word	0x20000020

0800b314 <_kill_r>:
 800b314:	b538      	push	{r3, r4, r5, lr}
 800b316:	4d07      	ldr	r5, [pc, #28]	@ (800b334 <_kill_r+0x20>)
 800b318:	2300      	movs	r3, #0
 800b31a:	4604      	mov	r4, r0
 800b31c:	4608      	mov	r0, r1
 800b31e:	4611      	mov	r1, r2
 800b320:	602b      	str	r3, [r5, #0]
 800b322:	f7f6 fd69 	bl	8001df8 <_kill>
 800b326:	1c43      	adds	r3, r0, #1
 800b328:	d102      	bne.n	800b330 <_kill_r+0x1c>
 800b32a:	682b      	ldr	r3, [r5, #0]
 800b32c:	b103      	cbz	r3, 800b330 <_kill_r+0x1c>
 800b32e:	6023      	str	r3, [r4, #0]
 800b330:	bd38      	pop	{r3, r4, r5, pc}
 800b332:	bf00      	nop
 800b334:	20000574 	.word	0x20000574

0800b338 <_getpid_r>:
 800b338:	f7f6 bd56 	b.w	8001de8 <_getpid>

0800b33c <_init>:
 800b33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33e:	bf00      	nop
 800b340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b342:	bc08      	pop	{r3}
 800b344:	469e      	mov	lr, r3
 800b346:	4770      	bx	lr

0800b348 <_fini>:
 800b348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b34a:	bf00      	nop
 800b34c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b34e:	bc08      	pop	{r3}
 800b350:	469e      	mov	lr, r3
 800b352:	4770      	bx	lr
