<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_mmu_stlb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_mmu_stlb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_mmu_stlb')">kv_mmu_stlb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2028.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2028.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2028.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2028.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2028.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/acpu_ss/acpu_ss/A45/ae350_cpu_subsystem.v.gz</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2028.html#inst_tag_139157"  onclick="showContent('inst_tag_139157')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu.gen_mmu_enable.u_kv_mmu_stlb</a></td>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2028.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2028.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2028.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2028.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2028.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_mmu_stlb'>
<hr>
<a name="inst_tag_139157"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_139157" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu.gen_mmu_enable.u_kv_mmu_stlb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2028.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2028.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2028.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2028.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2028.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s0 cl rt">  6.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.81</td>
<td class="s6 cl rt"> 66.89</td>
<td class="s5 cl rt"> 56.86</td>
<td class="s1 cl rt"> 11.70</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 63.60</td>
<td class="wht cl rt"></td>
<td><a href="mod3287.html#inst_tag_247381" >kv_mmu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_mmu_stlb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2028.html" >kv_mmu_stlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83587</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>84133</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84180</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
83586                   NO SUCH LINE
83587      1/1          NO SUCH LINE
83588      1/1          NO SUCH LINE
83589                   NO SUCH LINE
83590                   NO SUCH LINE
83591      1/1          NO SUCH LINE
83592                   NO SUCH LINE
83593                   NO SUCH LINE
83594                   NO SUCH LINE
83595                   NO SUCH LINE
83596      1/1          NO SUCH LINE
83597      1/1          NO SUCH LINE
83598                   NO SUCH LINE
83599      1/1          NO SUCH LINE
83600      1/1          NO SUCH LINE
83601                   NO SUCH LINE
                        MISSING_ELSE
83602                   NO SUCH LINE
83603                   NO SUCH LINE
83604                   NO SUCH LINE
83605                   NO SUCH LINE
83606                   NO SUCH LINE
83607                   NO SUCH LINE
83608                   NO SUCH LINE
83609                   NO SUCH LINE
83610                   NO SUCH LINE
83611                   NO SUCH LINE
83612                   NO SUCH LINE
83613                   NO SUCH LINE
83614                   NO SUCH LINE
83615                   NO SUCH LINE
83616                   NO SUCH LINE
83617                   NO SUCH LINE
83618                   NO SUCH LINE
83619                   NO SUCH LINE
83620                   NO SUCH LINE
83621                   NO SUCH LINE
83622                   NO SUCH LINE
83623                   NO SUCH LINE
83624                   NO SUCH LINE
83625                   NO SUCH LINE
83626                   NO SUCH LINE
83627                   NO SUCH LINE
83628                   NO SUCH LINE
83629                   NO SUCH LINE
83630                   NO SUCH LINE
83631                   NO SUCH LINE
83632                   NO SUCH LINE
83633                   NO SUCH LINE
83634                   NO SUCH LINE
83635                   NO SUCH LINE
83636                   NO SUCH LINE
83637                   NO SUCH LINE
83638                   NO SUCH LINE
83639                   NO SUCH LINE
83640                   NO SUCH LINE
83641                   NO SUCH LINE
83642                   NO SUCH LINE
83643                   NO SUCH LINE
83644                   NO SUCH LINE
83645                   NO SUCH LINE
83646                   NO SUCH LINE
83647                   NO SUCH LINE
83648                   NO SUCH LINE
83649                   NO SUCH LINE
83650                   NO SUCH LINE
83651                   NO SUCH LINE
83652                   NO SUCH LINE
83653                   NO SUCH LINE
83654                   NO SUCH LINE
83655                   NO SUCH LINE
83656                   NO SUCH LINE
83657                   NO SUCH LINE
83658                   NO SUCH LINE
83659                   NO SUCH LINE
83660                   NO SUCH LINE
83661                   NO SUCH LINE
83662                   NO SUCH LINE
83663                   NO SUCH LINE
83664                   NO SUCH LINE
83665                   NO SUCH LINE
83666                   NO SUCH LINE
83667                   NO SUCH LINE
83668                   NO SUCH LINE
83669                   NO SUCH LINE
83670                   NO SUCH LINE
83671                   NO SUCH LINE
83672                   NO SUCH LINE
83673                   NO SUCH LINE
83674                   NO SUCH LINE
83675                   NO SUCH LINE
83676                   NO SUCH LINE
83677                   NO SUCH LINE
83678                   NO SUCH LINE
83679                   NO SUCH LINE
83680                   NO SUCH LINE
83681                   NO SUCH LINE
83682                   NO SUCH LINE
83683                   NO SUCH LINE
83684                   NO SUCH LINE
83685                   NO SUCH LINE
83686                   NO SUCH LINE
83687                   NO SUCH LINE
83688                   NO SUCH LINE
83689                   NO SUCH LINE
83690                   NO SUCH LINE
83691                   NO SUCH LINE
83692                   NO SUCH LINE
83693                   NO SUCH LINE
83694                   NO SUCH LINE
83695                   NO SUCH LINE
83696                   NO SUCH LINE
83697                   NO SUCH LINE
83698                   NO SUCH LINE
83699                   NO SUCH LINE
83700                   NO SUCH LINE
83701                   NO SUCH LINE
83702                   NO SUCH LINE
83703                   NO SUCH LINE
83704                   NO SUCH LINE
83705                   NO SUCH LINE
83706                   NO SUCH LINE
83707                   NO SUCH LINE
83708                   NO SUCH LINE
83709                   NO SUCH LINE
83710                   NO SUCH LINE
83711                   NO SUCH LINE
83712                   NO SUCH LINE
83713                   NO SUCH LINE
83714                   NO SUCH LINE
83715                   NO SUCH LINE
83716                   NO SUCH LINE
83717                   NO SUCH LINE
83718                   NO SUCH LINE
83719                   NO SUCH LINE
83720                   NO SUCH LINE
83721                   NO SUCH LINE
83722                   NO SUCH LINE
83723                   NO SUCH LINE
83724                   NO SUCH LINE
83725                   NO SUCH LINE
83726                   NO SUCH LINE
83727                   NO SUCH LINE
83728                   NO SUCH LINE
83729                   NO SUCH LINE
83730                   NO SUCH LINE
83731                   NO SUCH LINE
83732                   NO SUCH LINE
83733                   NO SUCH LINE
83734                   NO SUCH LINE
83735                   NO SUCH LINE
83736                   NO SUCH LINE
83737                   NO SUCH LINE
83738                   NO SUCH LINE
83739                   NO SUCH LINE
83740                   NO SUCH LINE
83741                   NO SUCH LINE
83742                   NO SUCH LINE
83743                   NO SUCH LINE
83744                   NO SUCH LINE
83745                   NO SUCH LINE
83746                   NO SUCH LINE
83747                   NO SUCH LINE
83748                   NO SUCH LINE
83749                   NO SUCH LINE
83750                   NO SUCH LINE
83751                   NO SUCH LINE
83752                   NO SUCH LINE
83753                   NO SUCH LINE
83754                   NO SUCH LINE
83755                   NO SUCH LINE
83756                   NO SUCH LINE
83757                   NO SUCH LINE
83758                   NO SUCH LINE
83759                   NO SUCH LINE
83760                   NO SUCH LINE
83761                   NO SUCH LINE
83762                   NO SUCH LINE
83763                   NO SUCH LINE
83764                   NO SUCH LINE
83765                   NO SUCH LINE
83766                   NO SUCH LINE
83767                   NO SUCH LINE
83768                   NO SUCH LINE
83769                   NO SUCH LINE
83770                   NO SUCH LINE
83771                   NO SUCH LINE
83772                   NO SUCH LINE
83773                   NO SUCH LINE
83774                   NO SUCH LINE
83775                   NO SUCH LINE
83776                   NO SUCH LINE
83777                   NO SUCH LINE
83778                   NO SUCH LINE
83779                   NO SUCH LINE
83780                   NO SUCH LINE
83781                   NO SUCH LINE
83782                   NO SUCH LINE
83783                   NO SUCH LINE
83784                   NO SUCH LINE
83785                   NO SUCH LINE
83786                   NO SUCH LINE
83787                   NO SUCH LINE
83788                   NO SUCH LINE
83789                   NO SUCH LINE
83790                   NO SUCH LINE
83791                   NO SUCH LINE
83792                   NO SUCH LINE
83793                   NO SUCH LINE
83794                   NO SUCH LINE
83795                   NO SUCH LINE
83796                   NO SUCH LINE
83797                   NO SUCH LINE
83798                   NO SUCH LINE
83799                   NO SUCH LINE
83800                   NO SUCH LINE
83801                   NO SUCH LINE
83802                   NO SUCH LINE
83803                   NO SUCH LINE
83804                   NO SUCH LINE
83805                   NO SUCH LINE
83806                   NO SUCH LINE
83807                   NO SUCH LINE
83808                   NO SUCH LINE
83809                   NO SUCH LINE
83810                   NO SUCH LINE
83811                   NO SUCH LINE
83812                   NO SUCH LINE
83813                   NO SUCH LINE
83814                   NO SUCH LINE
83815                   NO SUCH LINE
83816                   NO SUCH LINE
83817                   NO SUCH LINE
83818                   NO SUCH LINE
83819                   NO SUCH LINE
83820                   NO SUCH LINE
83821                   NO SUCH LINE
83822                   NO SUCH LINE
83823                   NO SUCH LINE
83824                   NO SUCH LINE
83825                   NO SUCH LINE
83826                   NO SUCH LINE
83827                   NO SUCH LINE
83828                   NO SUCH LINE
83829                   NO SUCH LINE
83830                   NO SUCH LINE
83831                   NO SUCH LINE
83832                   NO SUCH LINE
83833                   NO SUCH LINE
83834                   NO SUCH LINE
83835                   NO SUCH LINE
83836                   NO SUCH LINE
83837                   NO SUCH LINE
83838                   NO SUCH LINE
83839                   NO SUCH LINE
83840                   NO SUCH LINE
83841                   NO SUCH LINE
83842                   NO SUCH LINE
83843                   NO SUCH LINE
83844                   NO SUCH LINE
83845                   NO SUCH LINE
83846                   NO SUCH LINE
83847                   NO SUCH LINE
83848                   NO SUCH LINE
83849                   NO SUCH LINE
83850                   NO SUCH LINE
83851                   NO SUCH LINE
83852                   NO SUCH LINE
83853                   NO SUCH LINE
83854                   NO SUCH LINE
83855                   NO SUCH LINE
83856                   NO SUCH LINE
83857                   NO SUCH LINE
83858                   NO SUCH LINE
83859                   NO SUCH LINE
83860                   NO SUCH LINE
83861                   NO SUCH LINE
83862                   NO SUCH LINE
83863                   NO SUCH LINE
83864                   NO SUCH LINE
83865                   NO SUCH LINE
83866                   NO SUCH LINE
83867                   NO SUCH LINE
83868                   NO SUCH LINE
83869                   NO SUCH LINE
83870                   NO SUCH LINE
83871                   NO SUCH LINE
83872                   NO SUCH LINE
83873                   NO SUCH LINE
83874                   NO SUCH LINE
83875                   NO SUCH LINE
83876                   NO SUCH LINE
83877                   NO SUCH LINE
83878                   NO SUCH LINE
83879                   NO SUCH LINE
83880                   NO SUCH LINE
83881                   NO SUCH LINE
83882                   NO SUCH LINE
83883                   NO SUCH LINE
83884                   NO SUCH LINE
83885                   NO SUCH LINE
83886                   NO SUCH LINE
83887                   NO SUCH LINE
83888                   NO SUCH LINE
83889                   NO SUCH LINE
83890                   NO SUCH LINE
83891                   NO SUCH LINE
83892                   NO SUCH LINE
83893                   NO SUCH LINE
83894                   NO SUCH LINE
83895                   NO SUCH LINE
83896                   NO SUCH LINE
83897                   NO SUCH LINE
83898                   NO SUCH LINE
83899                   NO SUCH LINE
83900                   NO SUCH LINE
83901                   NO SUCH LINE
83902                   NO SUCH LINE
83903                   NO SUCH LINE
83904                   NO SUCH LINE
83905                   NO SUCH LINE
83906                   NO SUCH LINE
83907                   NO SUCH LINE
83908                   NO SUCH LINE
83909                   NO SUCH LINE
83910                   NO SUCH LINE
83911                   NO SUCH LINE
83912                   NO SUCH LINE
83913                   NO SUCH LINE
83914                   NO SUCH LINE
83915                   NO SUCH LINE
83916                   NO SUCH LINE
83917                   NO SUCH LINE
83918                   NO SUCH LINE
83919                   NO SUCH LINE
83920                   NO SUCH LINE
83921                   NO SUCH LINE
83922                   NO SUCH LINE
83923                   NO SUCH LINE
83924                   NO SUCH LINE
83925                   NO SUCH LINE
83926                   NO SUCH LINE
83927                   NO SUCH LINE
83928                   NO SUCH LINE
83929                   NO SUCH LINE
83930                   NO SUCH LINE
83931                   NO SUCH LINE
83932                   NO SUCH LINE
83933                   NO SUCH LINE
83934                   NO SUCH LINE
83935                   NO SUCH LINE
83936                   NO SUCH LINE
83937                   NO SUCH LINE
83938                   NO SUCH LINE
83939                   NO SUCH LINE
83940                   NO SUCH LINE
83941                   NO SUCH LINE
83942                   NO SUCH LINE
83943                   NO SUCH LINE
83944                   NO SUCH LINE
83945                   NO SUCH LINE
83946                   NO SUCH LINE
83947                   NO SUCH LINE
83948                   NO SUCH LINE
83949                   NO SUCH LINE
83950                   NO SUCH LINE
83951                   NO SUCH LINE
83952                   NO SUCH LINE
83953                   NO SUCH LINE
83954                   NO SUCH LINE
83955                   NO SUCH LINE
83956                   NO SUCH LINE
83957                   NO SUCH LINE
83958                   NO SUCH LINE
83959                   NO SUCH LINE
83960                   NO SUCH LINE
83961                   NO SUCH LINE
83962                   NO SUCH LINE
83963                   NO SUCH LINE
83964                   NO SUCH LINE
83965                   NO SUCH LINE
83966                   NO SUCH LINE
83967                   NO SUCH LINE
83968                   NO SUCH LINE
83969                   NO SUCH LINE
83970                   NO SUCH LINE
83971                   NO SUCH LINE
83972                   NO SUCH LINE
83973                   NO SUCH LINE
83974                   NO SUCH LINE
83975                   NO SUCH LINE
83976                   NO SUCH LINE
83977                   NO SUCH LINE
83978                   NO SUCH LINE
83979                   NO SUCH LINE
83980                   NO SUCH LINE
83981                   NO SUCH LINE
83982                   NO SUCH LINE
83983                   NO SUCH LINE
83984                   NO SUCH LINE
83985                   NO SUCH LINE
83986                   NO SUCH LINE
83987                   NO SUCH LINE
83988                   NO SUCH LINE
83989                   NO SUCH LINE
83990                   NO SUCH LINE
83991                   NO SUCH LINE
83992                   NO SUCH LINE
83993                   NO SUCH LINE
83994                   NO SUCH LINE
83995                   NO SUCH LINE
83996                   NO SUCH LINE
83997                   NO SUCH LINE
83998                   NO SUCH LINE
83999                   NO SUCH LINE
84000                   NO SUCH LINE
84001                   NO SUCH LINE
84002                   NO SUCH LINE
84003                   NO SUCH LINE
84004                   NO SUCH LINE
84005                   NO SUCH LINE
84006                   NO SUCH LINE
84007                   NO SUCH LINE
84008                   NO SUCH LINE
84009                   NO SUCH LINE
84010                   NO SUCH LINE
84011                   NO SUCH LINE
84012                   NO SUCH LINE
84013                   NO SUCH LINE
84014                   NO SUCH LINE
84015                   NO SUCH LINE
84016                   NO SUCH LINE
84017                   NO SUCH LINE
84018                   NO SUCH LINE
84019                   NO SUCH LINE
84020                   NO SUCH LINE
84021                   NO SUCH LINE
84022                   NO SUCH LINE
84023                   NO SUCH LINE
84024                   NO SUCH LINE
84025                   NO SUCH LINE
84026                   NO SUCH LINE
84027                   NO SUCH LINE
84028                   NO SUCH LINE
84029                   NO SUCH LINE
84030                   NO SUCH LINE
84031                   NO SUCH LINE
84032                   NO SUCH LINE
84033                   NO SUCH LINE
84034                   NO SUCH LINE
84035                   NO SUCH LINE
84036                   NO SUCH LINE
84037                   NO SUCH LINE
84038                   NO SUCH LINE
84039                   NO SUCH LINE
84040                   NO SUCH LINE
84041                   NO SUCH LINE
84042                   NO SUCH LINE
84043                   NO SUCH LINE
84044                   NO SUCH LINE
84045                   NO SUCH LINE
84046                   NO SUCH LINE
84047                   NO SUCH LINE
84048                   NO SUCH LINE
84049                   NO SUCH LINE
84050                   NO SUCH LINE
84051                   NO SUCH LINE
84052                   NO SUCH LINE
84053                   NO SUCH LINE
84054                   NO SUCH LINE
84055                   NO SUCH LINE
84056                   NO SUCH LINE
84057                   NO SUCH LINE
84058                   NO SUCH LINE
84059                   NO SUCH LINE
84060                   NO SUCH LINE
84061                   NO SUCH LINE
84062                   NO SUCH LINE
84063                   NO SUCH LINE
84064                   NO SUCH LINE
84065                   NO SUCH LINE
84066                   NO SUCH LINE
84067                   NO SUCH LINE
84068                   NO SUCH LINE
84069                   NO SUCH LINE
84070                   NO SUCH LINE
84071                   NO SUCH LINE
84072                   NO SUCH LINE
84073                   NO SUCH LINE
84074                   NO SUCH LINE
84075                   NO SUCH LINE
84076                   NO SUCH LINE
84077                   NO SUCH LINE
84078                   NO SUCH LINE
84079                   NO SUCH LINE
84080                   NO SUCH LINE
84081                   NO SUCH LINE
84082                   NO SUCH LINE
84083                   NO SUCH LINE
84084                   NO SUCH LINE
84085                   NO SUCH LINE
84086                   NO SUCH LINE
84087                   NO SUCH LINE
84088                   NO SUCH LINE
84089                   NO SUCH LINE
84090                   NO SUCH LINE
84091                   NO SUCH LINE
84092                   NO SUCH LINE
84093                   NO SUCH LINE
84094                   NO SUCH LINE
84095                   NO SUCH LINE
84096                   NO SUCH LINE
84097                   NO SUCH LINE
84098                   NO SUCH LINE
84099                   NO SUCH LINE
84100                   NO SUCH LINE
84101                   NO SUCH LINE
84102                   NO SUCH LINE
84103                   NO SUCH LINE
84104                   NO SUCH LINE
84105                   NO SUCH LINE
84106                   NO SUCH LINE
84107                   NO SUCH LINE
84108                   NO SUCH LINE
84109                   NO SUCH LINE
84110                   NO SUCH LINE
84111                   NO SUCH LINE
84112                   NO SUCH LINE
84113                   NO SUCH LINE
84114                   NO SUCH LINE
84115                   NO SUCH LINE
84116                   NO SUCH LINE
84117                   NO SUCH LINE
84118                   NO SUCH LINE
84119                   NO SUCH LINE
84120                   NO SUCH LINE
84121                   NO SUCH LINE
84122                   NO SUCH LINE
84123                   NO SUCH LINE
84124                   NO SUCH LINE
84125                   NO SUCH LINE
84126                   NO SUCH LINE
84127                   NO SUCH LINE
84128                   NO SUCH LINE
84129                   NO SUCH LINE
84130                   NO SUCH LINE
84131                   NO SUCH LINE
84132                   NO SUCH LINE
84133      1/1          NO SUCH LINE
84134      1/1          NO SUCH LINE
84135      1/1          NO SUCH LINE
84136      1/1          NO SUCH LINE
84137      1/1          NO SUCH LINE
84138      1/1          NO SUCH LINE
84139      1/1          NO SUCH LINE
84140      1/1          NO SUCH LINE
84141      1/1          NO SUCH LINE
84142      1/1          NO SUCH LINE
84143                   NO SUCH LINE
84144      1/1          NO SUCH LINE
84145      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84146      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84147      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84148      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84149      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84150      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84151      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84152      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84153      <font color = "red">0/1     ==>  NO SUCH LINE</font>
84154                   NO SUCH LINE
                        MISSING_ELSE
84155                   NO SUCH LINE
84156                   NO SUCH LINE
84157                   NO SUCH LINE
84158                   NO SUCH LINE
84159                   NO SUCH LINE
84160                   NO SUCH LINE
84161                   NO SUCH LINE
84162                   NO SUCH LINE
84163                   NO SUCH LINE
84164                   NO SUCH LINE
84165                   NO SUCH LINE
84166                   NO SUCH LINE
84167                   NO SUCH LINE
84168                   NO SUCH LINE
84169                   NO SUCH LINE
84170                   NO SUCH LINE
84171                   NO SUCH LINE
84172                   NO SUCH LINE
84173                   NO SUCH LINE
84174                   NO SUCH LINE
84175                   NO SUCH LINE
84176                   NO SUCH LINE
84177                   NO SUCH LINE
84178                   NO SUCH LINE
84179                   NO SUCH LINE
84180      1/1          NO SUCH LINE
84181      1/1          NO SUCH LINE
84182                   NO SUCH LINE
84183                   NO SUCH LINE
84184      1/1          NO SUCH LINE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2028.html" >kv_mmu_stlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 EXPRESSION 
 Number  Term
      1  s29 ? ({s28[FUNC_STLB:FUNC_CCTL], (s52 | s34), s28[FUNC_LAST], s28[FUNC_IDX:0]}) : (tlb_cctl_gnt ? ({4'b1, s23, 1'b1, s7}) : (s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  tlb_cctl_gnt ? ({4'b1, s23, 1'b1, s7}) : (s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83582
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_FLUSH] : (s4 ? s25[FUNC_SFENCE_MODE_FLUSH] : sfence_mode_flush_all))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83582
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_FLUSH] : sfence_mode_flush_all)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83583
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_VA] : (s4 ? s25[FUNC_SFENCE_MODE_VA] : sfence_mode_va))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83583
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_VA] : sfence_mode_va)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83584
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_ASID] : (s4 ? s25[FUNC_SFENCE_MODE_ASID] : sfence_mode_asid))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83584
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_ASID] : sfence_mode_asid)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83585
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_VA_ASID] : (s4 ? s25[FUNC_SFENCE_MODE_VA_ASID] : sfence_mode_va_asid))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83585
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_VA_ASID] : sfence_mode_va_asid)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2028.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">97</td>
<td class="rt">42</td>
<td class="rt">43.30 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2910</td>
<td class="rt">194</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">97</td>
<td class="rt">42</td>
<td class="rt">43.30 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">2910</td>
<td class="rt">194</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_pipe_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_command[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_ecc_status[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sfence_ram_gnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_va[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_asid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_va_asid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_idx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_idx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_ramid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb1_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb2_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb3_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag1_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag2_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag3_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data1_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data2_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data3_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2028.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s28</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s28</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>FUNC_LAST</td>
<td class="rt">84176</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE</td>
<td class="rt">84194</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB</td>
<td class="rt">84189</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2028.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">83581</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83582</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83583</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83584</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83596</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84180</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84133</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83581      NO SUCH LINE
                       
83582      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83582      NO SUCH LINE
                       
83583      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83583      NO SUCH LINE
                       
83584      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83584      NO SUCH LINE
                       
83585      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83585      NO SUCH LINE
                       
83586      NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83587      NO SUCH LINE
           <font color = "green">-1-</font>            
83588      NO SUCH LINE
           <font color = "green">==></font>
83589      NO SUCH LINE
83590      NO SUCH LINE
83591      NO SUCH LINE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83596      NO SUCH LINE
           <font color = "green">-1-</font>            
83597      NO SUCH LINE
           <font color = "green">==></font>
83598      NO SUCH LINE
83599      NO SUCH LINE
           <font color = "green">-2-</font>            
83600      NO SUCH LINE
           <font color = "green">==></font>
83601      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84180      NO SUCH LINE
           <font color = "green">-1-</font>            
84181      NO SUCH LINE
           <font color = "green">==></font>
84182      NO SUCH LINE
84183      NO SUCH LINE
84184      NO SUCH LINE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84133      NO SUCH LINE
           <font color = "green">-1-</font>            
84134      NO SUCH LINE
           <font color = "green">==></font>
84135      NO SUCH LINE
84136      NO SUCH LINE
84137      NO SUCH LINE
84138      NO SUCH LINE
84139      NO SUCH LINE
84140      NO SUCH LINE
84141      NO SUCH LINE
84142      NO SUCH LINE
84143      NO SUCH LINE
84144      NO SUCH LINE
           <font color = "red">-2-</font>            
84145      NO SUCH LINE
           <font color = "red">==></font>
84146      NO SUCH LINE
84147      NO SUCH LINE
84148      NO SUCH LINE
84149      NO SUCH LINE
84150      NO SUCH LINE
84151      NO SUCH LINE
84152      NO SUCH LINE
84153      NO SUCH LINE
84154      NO SUCH LINE
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_139157">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_mmu_stlb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
