Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  8 09:39:52 2024
| Host         : LGORVKE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 2619 register/latch pins with no clock driven by root clock pin: TD/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5828 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.826        0.000                      0                   72        0.201        0.000                      0                   72        3.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
OUTMODULE/clk_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OUTMODULE/clk_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   4.826        0.000                      0                   72        0.201        0.000                      0                   72       19.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OUTMODULE/clk_inst/inst/clk_in1
  To Clock:  OUTMODULE/clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OUTMODULE/clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OUTMODULE/clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/v_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.069ns  (logic 12.165ns (34.689%)  route 22.904ns (65.311%))
  Logic Levels:           52  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=35 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.547     1.547    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.419     1.966 f  OUTMODULE/vgactr/v_addr_reg[7]/Q
                         net (fo=27, routed)          1.398     3.364    OUTMODULE/vgactr/v_addr_reg[8]_0[6]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.296     3.660 f  OUTMODULE/vgactr/r_rabbitpic2__1_i_7/O
                         net (fo=2, routed)           0.351     4.011    OUTMODULE/vgactr/r_rabbitpic2__1_i_7_n_0
    SLICE_X13Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  OUTMODULE/vgactr/r_rabbitpic2__1_i_1/O
                         net (fo=3, routed)           0.581     4.716    OUTMODULE/COLORPART/OPTP/r_rabbitpic2__1_9[7]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841     8.557 r  OUTMODULE/COLORPART/OPTP/r_rabbitpic2__1/P[2]
                         net (fo=13, routed)          1.178     9.735    OUTMODULE/vgactr/outputrdata_reg[3]_i_7368[2]
    SLICE_X12Y59         LUT4 (Prop_lut4_I1_O)        0.124     9.859 r  OUTMODULE/vgactr/outputrdata[3]_i_7825/O
                         net (fo=1, routed)           0.000     9.859    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7842_0[2]
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.235 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7712/CO[3]
                         net (fo=1, routed)           0.000    10.235    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7712_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.558 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7551/O[1]
                         net (fo=41, routed)          0.728    11.287    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7551_n_6
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.306    11.593 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7832/O
                         net (fo=1, routed)           0.000    11.593    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7832_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    11.810 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7722/O
                         net (fo=1, routed)           0.000    11.810    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7722_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    11.904 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7559/O
                         net (fo=1, routed)           0.921    12.825    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_7559_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.316    13.141 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7373/O
                         net (fo=1, routed)           0.827    13.967    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7373_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I2_O)        0.124    14.091 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7179/O
                         net (fo=1, routed)           1.426    15.517    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7179_n_0
    SLICE_X28Y85         LUT5 (Prop_lut5_I2_O)        0.124    15.641 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7029/O
                         net (fo=1, routed)           0.559    16.200    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_7029_n_0
    SLICE_X28Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.324 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6910/O
                         net (fo=1, routed)           0.299    16.623    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6910_n_0
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    16.747 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6798/O
                         net (fo=1, routed)           0.444    17.191    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6798_n_0
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.315 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6633/O
                         net (fo=1, routed)           0.423    17.738    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6633_n_0
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.124    17.862 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_6492/O
                         net (fo=1, routed)           0.491    18.353    OUTMODULE/vgactr/outputrdata[3]_i_6176_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124    18.477 r  OUTMODULE/vgactr/outputrdata[3]_i_6344/O
                         net (fo=1, routed)           0.669    19.145    OUTMODULE/vgactr/outputrdata[3]_i_6344_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.269 r  OUTMODULE/vgactr/outputrdata[3]_i_6176/O
                         net (fo=1, routed)           0.590    19.859    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_5785_1
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.124    19.983 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_5983/O
                         net (fo=1, routed)           0.000    19.983    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_5983_n_0
    SLICE_X29Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    20.195 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_5785/O
                         net (fo=1, routed)           1.115    21.310    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_5785_n_0
    SLICE_X41Y76         LUT5 (Prop_lut5_I4_O)        0.299    21.609 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_5586/O
                         net (fo=1, routed)           0.424    22.033    OUTMODULE/vgactr/outputrdata[3]_i_5192_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    22.157 r  OUTMODULE/vgactr/outputrdata[3]_i_5387/O
                         net (fo=1, routed)           0.433    22.590    OUTMODULE/vgactr/outputrdata[3]_i_5387_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    22.714 r  OUTMODULE/vgactr/outputrdata[3]_i_5192/O
                         net (fo=1, routed)           0.405    23.119    OUTMODULE/vgactr/outputrdata[3]_i_5192_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.243 r  OUTMODULE/vgactr/outputrdata[3]_i_4997/O
                         net (fo=1, routed)           0.536    23.779    OUTMODULE/vgactr/outputrdata[3]_i_4997_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.903 r  OUTMODULE/vgactr/outputrdata[3]_i_4821/O
                         net (fo=1, routed)           0.162    24.065    OUTMODULE/vgactr/outputrdata[3]_i_4821_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    24.189 r  OUTMODULE/vgactr/outputrdata[3]_i_4608/O
                         net (fo=1, routed)           0.316    24.506    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_4217_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.124    24.630 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_4391/O
                         net (fo=1, routed)           0.162    24.791    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_4391_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.124    24.915 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_4217/O
                         net (fo=1, routed)           0.000    24.915    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_4217_n_0
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    25.124 r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_i_4006/O
                         net (fo=1, routed)           0.459    25.583    OUTMODULE/vgactr/outputrdata[3]_i_3608_1
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.297    25.880 r  OUTMODULE/vgactr/outputrdata[3]_i_3806/O
                         net (fo=1, routed)           0.282    26.162    OUTMODULE/vgactr/outputrdata[3]_i_3806_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.124    26.286 r  OUTMODULE/vgactr/outputrdata[3]_i_3608/O
                         net (fo=1, routed)           0.720    27.006    OUTMODULE/vgactr/outputrdata[3]_i_3608_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124    27.130 r  OUTMODULE/vgactr/outputrdata[3]_i_3469/O
                         net (fo=1, routed)           0.490    27.620    OUTMODULE/vgactr/outputrdata[3]_i_3469_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    27.744 r  OUTMODULE/vgactr/outputrdata[3]_i_3300/O
                         net (fo=1, routed)           0.162    27.906    OUTMODULE/vgactr/outputrdata[3]_i_3300_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.030 r  OUTMODULE/vgactr/outputrdata[3]_i_3119/O
                         net (fo=1, routed)           0.284    28.314    OUTMODULE/vgactr/outputrdata[3]_i_3119_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.438 r  OUTMODULE/vgactr/outputrdata[3]_i_2838/O
                         net (fo=1, routed)           0.434    28.872    OUTMODULE/vgactr/outputrdata[3]_i_2838_n_0
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.124    28.996 r  OUTMODULE/vgactr/outputrdata[3]_i_2564/O
                         net (fo=1, routed)           0.151    29.147    OUTMODULE/vgactr/outputrdata[3]_i_2564_n_0
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.124    29.271 r  OUTMODULE/vgactr/outputrdata[3]_i_2377/O
                         net (fo=1, routed)           0.601    29.872    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_2009_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    29.996 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_2194/O
                         net (fo=1, routed)           0.159    30.155    OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_2194_n_0
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.279 r  OUTMODULE/COLORPART/OPTP/outputrdata[3]_i_2009/O
                         net (fo=1, routed)           0.303    30.582    OUTMODULE/vgactr/outputrdata[3]_i_1593
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.706 r  OUTMODULE/vgactr/outputrdata[3]_i_1815/O
                         net (fo=1, routed)           0.446    31.153    RISCVCPU/DATAMEMORY/outputrdata[3]_i_1359_2
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.124    31.277 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_1593/O
                         net (fo=1, routed)           0.299    31.576    RISCVCPU/DATAMEMORY/outputrdata[3]_i_1593_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124    31.700 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_1359/O
                         net (fo=1, routed)           0.159    31.859    RISCVCPU/DATAMEMORY/outputrdata[3]_i_1359_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124    31.983 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_1207/O
                         net (fo=1, routed)           0.444    32.427    RISCVCPU/DATAMEMORY/outputrdata[3]_i_1207_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124    32.551 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_1038/O
                         net (fo=1, routed)           0.451    33.001    RISCVCPU/DATAMEMORY/outputrdata[3]_i_1038_n_0
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.124    33.125 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_809/O
                         net (fo=1, routed)           0.468    33.594    RISCVCPU/DATAMEMORY/outputrdata[3]_i_809_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124    33.718 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_558/O
                         net (fo=1, routed)           0.739    34.457    RISCVCPU/DATAMEMORY/outputrdata[3]_i_558_n_0
    SLICE_X28Y86         LUT5 (Prop_lut5_I4_O)        0.124    34.581 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_316/O
                         net (fo=1, routed)           0.299    34.881    RISCVCPU/DATAMEMORY/outputrdata[3]_i_316_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I4_O)        0.124    35.005 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_138/O
                         net (fo=1, routed)           0.161    35.166    RISCVCPU/DATAMEMORY/outputrdata[3]_i_138_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I4_O)        0.124    35.290 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_45/O
                         net (fo=1, routed)           0.493    35.783    RISCVCPU/DATAMEMORY/outputrdata[3]_i_45_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I4_O)        0.124    35.907 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_11/O
                         net (fo=1, routed)           0.300    36.206    RISCVCPU/DATAMEMORY/outputrdata[3]_i_11_n_0
    SLICE_X28Y86         LUT5 (Prop_lut5_I4_O)        0.124    36.330 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_3/O
                         net (fo=1, routed)           0.162    36.492    RISCVCPU/DATAMEMORY/outputrdata[3]_i_3_n_0
    SLICE_X28Y86         LUT3 (Prop_lut3_I1_O)        0.124    36.616 r  RISCVCPU/DATAMEMORY/outputrdata[3]_i_1/O
                         net (fo=1, routed)           0.000    36.616    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]_0
    SLICE_X28Y86         FDRE                                         r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.432    41.432    OUTMODULE/COLORPART/OPTP/clk_out1
    SLICE_X28Y86         FDRE                                         r  OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)        0.029    41.441    OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             34.226ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.423ns (26.180%)  route 4.012ns (73.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           1.047     6.981    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.432    41.432    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[2]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.207    OUTMODULE/vgactr/v_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                 34.226    

Slack (MET) :             34.226ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.423ns (26.180%)  route 4.012ns (73.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           1.047     6.981    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.432    41.432    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[3]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.207    OUTMODULE/vgactr/v_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                 34.226    

Slack (MET) :             34.226ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.423ns (26.180%)  route 4.012ns (73.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           1.047     6.981    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.432    41.432    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y64         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[8]/C
                         clock pessimism              0.078    41.510    
                         clock uncertainty           -0.098    41.412    
    SLICE_X28Y64         FDCE (Setup_fdce_C_CE)      -0.205    41.207    OUTMODULE/vgactr/v_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                 34.226    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[0]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[1]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[4]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[5]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[6]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.423ns (27.917%)  route 3.674ns (72.083%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.546     1.546    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.419     1.965 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          1.222     3.187    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X29Y64         LUT5 (Prop_lut5_I1_O)        0.324     3.511 r  OUTMODULE/vgactr/vcnt[8]_i_2/O
                         net (fo=6, routed)           0.850     4.361    OUTMODULE/vgactr/vcnt[8]_i_2_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I0_O)        0.352     4.713 r  OUTMODULE/vgactr/v_addr[8]_i_4/O
                         net (fo=2, routed)           0.893     5.606    OUTMODULE/vgactr/v_addr[8]_i_4_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.328     5.934 r  OUTMODULE/vgactr/v_addr[8]_i_1/O
                         net (fo=9, routed)           0.709     6.643    OUTMODULE/vgactr/v_addr[8]_i_1_n_0
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    41.457    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431    41.431    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[7]/C
                         clock pessimism              0.078    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X28Y65         FDCE (Setup_fdce_C_CE)      -0.205    41.206    OUTMODULE/vgactr/v_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 34.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/v_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  OUTMODULE/vgactr/vcnt_reg[4]/Q
                         net (fo=7, routed)           0.141     0.839    OUTMODULE/vgactr/vcnt_reg[4]
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.884 r  OUTMODULE/vgactr/v_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.884    OUTMODULE/vgactr/p_1_in[4]
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.825     0.825    OUTMODULE/vgactr/clk_out1
    SLICE_X28Y65         FDCE                                         r  OUTMODULE/vgactr/v_addr_reg[4]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X28Y65         FDCE (Hold_fdce_C_D)         0.092     0.683    OUTMODULE/vgactr/v_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556     0.556    OUTMODULE/vgactr/clk_out1
    SLICE_X35Y65         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  OUTMODULE/vgactr/hcnt_reg[2]/Q
                         net (fo=19, routed)          0.130     0.814    OUTMODULE/vgactr/hcnt_reg[2]
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.098     0.912 r  OUTMODULE/vgactr/hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.912    OUTMODULE/vgactr/p_0_in[4]
    SLICE_X35Y65         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.822     0.822    OUTMODULE/vgactr/clk_out1
    SLICE_X35Y65         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X35Y65         FDCE (Hold_fdce_C_D)         0.092     0.648    OUTMODULE/vgactr/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/vcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.128     0.685 r  OUTMODULE/vgactr/vcnt_reg[3]/Q
                         net (fo=12, routed)          0.132     0.817    OUTMODULE/vgactr/vcnt_reg[3]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.098     0.915 r  OUTMODULE/vgactr/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.915    OUTMODULE/vgactr/p_0_in__0[4]
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.823     0.823    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[4]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X31Y65         FDCE (Hold_fdce_C_D)         0.092     0.649    OUTMODULE/vgactr/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/vcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.693%)  route 0.200ns (51.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y63         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  OUTMODULE/vgactr/vcnt_reg[1]/Q
                         net (fo=14, routed)          0.200     0.898    OUTMODULE/vgactr/vcnt_reg[1]
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.049     0.947 r  OUTMODULE/vgactr/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.947    OUTMODULE/vgactr/p_0_in__0[3]
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.823     0.823    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[3]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X31Y65         FDCE (Hold_fdce_C_D)         0.107     0.678    OUTMODULE/vgactr/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.835%)  route 0.211ns (53.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X32Y65         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  OUTMODULE/vgactr/hcnt_reg[8]/Q
                         net (fo=13, routed)          0.211     0.909    OUTMODULE/vgactr/hcnt_reg[8]
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.954 r  OUTMODULE/vgactr/hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.954    OUTMODULE/vgactr/hcnt[9]_i_1_n_0
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824     0.824    OUTMODULE/vgactr/clk_out1
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[9]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.092     0.682    OUTMODULE/vgactr/hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/h_addr_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.991%)  route 0.171ns (45.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X30Y65         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  OUTMODULE/vgactr/hcnt_reg[3]/Q
                         net (fo=16, routed)          0.171     0.892    OUTMODULE/vgactr/hcnt_reg[3]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.937 r  OUTMODULE/vgactr/h_addr[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.937    OUTMODULE/vgactr/h_addr[3]_rep_i_1_n_0
    SLICE_X31Y66         FDCE                                         r  OUTMODULE/vgactr/h_addr_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.822     0.822    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y66         FDCE                                         r  OUTMODULE/vgactr/h_addr_reg[3]_rep/C
                         clock pessimism             -0.253     0.570    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.092     0.662    OUTMODULE/vgactr/h_addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.670%)  route 0.181ns (49.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556     0.556    OUTMODULE/vgactr/clk_out1
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  OUTMODULE/vgactr/hcnt_reg[7]/Q
                         net (fo=15, routed)          0.181     0.878    OUTMODULE/vgactr/hcnt_reg[7]
    SLICE_X29Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  OUTMODULE/vgactr/hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.923    OUTMODULE/vgactr/p_0_in[7]
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824     0.824    OUTMODULE/vgactr/clk_out1
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[7]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.092     0.648    OUTMODULE/vgactr/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X30Y64         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  OUTMODULE/vgactr/hcnt_reg[0]/Q
                         net (fo=11, routed)          0.187     0.908    OUTMODULE/vgactr/hcnt_reg[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.953 r  OUTMODULE/vgactr/hcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.953    OUTMODULE/vgactr/hcnt[0]_i_1_n_0
    SLICE_X30Y64         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824     0.824    OUTMODULE/vgactr/clk_out1
    SLICE_X30Y64         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.120     0.677    OUTMODULE/vgactr/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/h_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.533%)  route 0.182ns (49.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556     0.556    OUTMODULE/vgactr/clk_out1
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  OUTMODULE/vgactr/hcnt_reg[7]/Q
                         net (fo=15, routed)          0.182     0.879    OUTMODULE/vgactr/hcnt_reg[7]
    SLICE_X29Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.924 r  OUTMODULE/vgactr/h_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.924    OUTMODULE/vgactr/h_addr[7]_i_1_n_0
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/h_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.824     0.824    OUTMODULE/vgactr/clk_out1
    SLICE_X29Y66         FDCE                                         r  OUTMODULE/vgactr/h_addr_reg[7]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.091     0.647    OUTMODULE/vgactr/h_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 OUTMODULE/vgactr/vcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OUTMODULE/vgactr/vcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.161%)  route 0.200ns (51.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.557     0.557    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y63         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  OUTMODULE/vgactr/vcnt_reg[1]/Q
                         net (fo=14, routed)          0.200     0.898    OUTMODULE/vgactr/vcnt_reg[1]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.045     0.943 r  OUTMODULE/vgactr/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.943    OUTMODULE/vgactr/p_0_in__0[2]
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    OUTMODULE/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    OUTMODULE/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  OUTMODULE/clk_inst/inst/clkout1_buf/O
                         net (fo=53, routed)          0.823     0.823    OUTMODULE/vgactr/clk_out1
    SLICE_X31Y65         FDCE                                         r  OUTMODULE/vgactr/vcnt_reg[2]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X31Y65         FDCE (Hold_fdce_C_D)         0.092     0.663    OUTMODULE/vgactr/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    OUTMODULE/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y64     OUTMODULE/vgactr/h_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y66     OUTMODULE/vgactr/h_addr_reg[0]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y65     OUTMODULE/vgactr/h_addr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y66     OUTMODULE/vgactr/h_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y66     OUTMODULE/vgactr/h_addr_reg[1]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y66     OUTMODULE/vgactr/h_addr_reg[1]_rep__0/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y66     OUTMODULE/vgactr/h_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y66     OUTMODULE/vgactr/h_addr_reg[2]_rep/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y66     OUTMODULE/vgactr/h_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y65     OUTMODULE/vgactr/h_addr_reg[5]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     OUTMODULE/vgactr/h_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y65     OUTMODULE/vgactr/hcnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y65     OUTMODULE/vgactr/hcnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y65     OUTMODULE/vgactr/v_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y65     OUTMODULE/vgactr/v_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y65     OUTMODULE/vgactr/v_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y65     OUTMODULE/vgactr/v_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y65     OUTMODULE/vgactr/v_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y66     OUTMODULE/vgactr/h_addr_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y66     OUTMODULE/vgactr/h_addr_reg[7]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y86     OUTMODULE/COLORPART/OPTP/outputrdata_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y64     OUTMODULE/vgactr/v_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y64     OUTMODULE/vgactr/v_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y64     OUTMODULE/vgactr/v_addr_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y64     OUTMODULE/vgactr/h_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y64     OUTMODULE/vgactr/h_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y66     OUTMODULE/vgactr/h_addr_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     OUTMODULE/vgactr/h_addr_reg[0]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    OUTMODULE/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OUTMODULE/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



