# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /home/student/npa0002/CPE526_SP22/SystemVerilog/src/sysver
# Loading project sysver
# Errors: 0, Warnings: 0
# Compile of interface-3.sv was successful.
# Errors: 0, Warnings: 2
# Compile of packet-1.sv was successful.
# Errors: 0, Warnings: 9
# Compile of test_arb0.sv was successful.
# Errors: 0, Warnings: 0
# Compile of top-1.sv was successful.
# Errors: 0, Warnings: 0
# Compile of prio_enc_arb-1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of prio_enc_recur.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of req_dev.vhd was successful.
# Compile of interface-3.sv was successful.
# Compile of packet-1.sv was successful with warnings.
# Compile of test_arb0.sv was successful with warnings.
# Compile of top-1.sv was successful.
# Compile of prio_enc_arb-1.vhd was successful.
# Compile of prio_enc_recur.vhd was successful.
# Compile of req_dev.vhd was successful.
# 7 compiles, 0 failed with no errors.
vopt top -o opttop +cover=sbecf
# QuestaSim-64 vopt 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 18:04:48 on Apr 06,2022
# vopt -reportprogress 300 top -o opttop "+cover=sbecf" 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface arb_if
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity prio_enc_arb
# -- Loading architecture rtl of prio_enc_arb
# -- Loading entity prio_enc_recur
# -- Loading entity REQ_DEV
# -- Loading architecture BEHAV of REQ_DEV
# -- Loading module test0
# -- Loading module test1
# -- Loading module test2
# -- Loading module test3
# -- Loading module test4
# -- Loading module test5
# -- Loading module test6
# -- Loading module test7
# -- Loading module reset_test
# -- Loading architecture rtl of prio_enc_recur
# Incremental compilation check found no design-units have changed.
# Optimized design name is opttop
# End time: 18:04:48 on Apr 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vopt top -o opttop +cover=sbecf
# QuestaSim-64 vopt 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 18:05:01 on Apr 06,2022
# vopt -reportprogress 300 top -o opttop "+cover=sbecf" 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface arb_if
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity prio_enc_arb
# -- Loading architecture rtl of prio_enc_arb
# -- Loading entity prio_enc_recur
# -- Loading entity REQ_DEV
# -- Loading architecture BEHAV of REQ_DEV
# -- Loading module test0
# -- Loading module test1
# -- Loading module test2
# -- Loading module test3
# -- Loading module test4
# -- Loading module test5
# -- Loading module test6
# -- Loading module test7
# -- Loading module reset_test
# -- Loading architecture rtl of prio_enc_recur
# Incremental compilation check found no design-units have changed.
# Optimized design name is opttop
# End time: 18:05:01 on Apr 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim opttop -coverage
# vsim opttop -coverage 
# Start time: 18:05:10 on Apr 06,2022
# Loading sv_std.std
# Loading work.mine(fast)
# Loading work.test_arb0_sv_unit(fast)
# Loading work.top(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.prio_enc_arb(rtl)#1
# Loading work.prio_enc_recur(rtl)#1
# Loading work.prio_enc_recur(rtl)#2
# Loading work.req_dev(behav)#1
add wave -position insertpoint sim:/top/r0/*
add wave -position insertpoint sim:/top/A1/*
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/r1/*
add wave -position insertpoint sim:/top/r2/*
add wave -position insertpoint sim:/top/r3/*
add wave -position insertpoint sim:/top/r4/*
run -all
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: top.arbif.one_hot_assert File: /home/student/npa0002/CPE526_SP22/SystemVerilog/src/interface-3.sv Line: 9
# ** Note: $stop    : /home/student/npa0002/CPE526_SP22/SystemVerilog/src/test_arb0.sv(160)
#    Time: 814665 ns  Iteration: 2  Instance: /top/t8
# Break in Module top at /home/student/npa0002/CPE526_SP22/SystemVerilog/src/test_arb0.sv line 160
add wave -position insertpoint sim:/top/A1/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading sv_std.std
# Loading work.mine(fast)
# Loading work.test_arb0_sv_unit(fast)
# Loading work.top(fast)
add wave -position insertpoint sim:/top/*
add wave -position insertpoint sim:/top/arbif/*
run -all
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: top.arbif.one_hot_assert File: /home/student/npa0002/CPE526_SP22/SystemVerilog/src/interface-3.sv Line: 9
# ** Note: $stop    : /home/student/npa0002/CPE526_SP22/SystemVerilog/src/test_arb0.sv(160)
#    Time: 814665 ns  Iteration: 2  Instance: /top/t8
# Break in Module top at /home/student/npa0002/CPE526_SP22/SystemVerilog/src/test_arb0.sv line 160
coverage report -output report.txt -srcfile=* -detail -all -dump -annotate -option -assert -directive -cvg -codeAll
# End time: 18:09:08 on Apr 06,2022, Elapsed time: 0:03:58
# Errors: 1, Warnings: 1
