
5_UART_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000024c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e0  080003e8  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e0  080003e0  000013e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003e0  080003e0  000013e8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003e0  080003e8  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e0  080003e0  000013e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003e4  080003e4  000013e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013e8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000013e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000003da  00000000  00000000  00001418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000185  00000000  00000000  000017f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00001978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000045  00000000  00000000  000019e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012ca8  00000000  00000000  00001a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000069c  00000000  00000000  000146cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000651f9  00000000  00000000  00014d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00079f62  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000ec  00000000  00000000  00079fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0007a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003c8 	.word	0x080003c8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003c8 	.word	0x080003c8

080001d4 <main>:
static uint16_t compute_uart_BD(uint32_t PeriphClk, uint32_t Baudrate);

void uart2_write(int ch) ;


int main() {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0

	UART2_tx_init () ;
 80001da:	f000 f811 	bl	8000200 <UART2_tx_init>

	while (1) {

		uart2_write('A') ;
 80001de:	2041      	movs	r0, #65	@ 0x41
 80001e0:	f000 f864 	bl	80002ac <uart2_write>
		for (volatile int i = 0; i < 100000; i++); // Simple delay
 80001e4:	2300      	movs	r3, #0
 80001e6:	607b      	str	r3, [r7, #4]
 80001e8:	e002      	b.n	80001f0 <main+0x1c>
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	3301      	adds	r3, #1
 80001ee:	607b      	str	r3, [r7, #4]
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a02      	ldr	r2, [pc, #8]	@ (80001fc <main+0x28>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	ddf8      	ble.n	80001ea <main+0x16>
		uart2_write('A') ;
 80001f8:	e7f1      	b.n	80001de <main+0xa>
 80001fa:	bf00      	nop
 80001fc:	0001869f 	.word	0x0001869f

08000200 <UART2_tx_init>:

	}
}

void UART2_tx_init (void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0


	/***************************************Configure uart gpio pin*********************************************************/

	/* Enable clock access to gpio port A */
	RCC->AHBENR |= GPIOAEN;
 8000204:	4b26      	ldr	r3, [pc, #152]	@ (80002a0 <UART2_tx_init+0xa0>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a25      	ldr	r2, [pc, #148]	@ (80002a0 <UART2_tx_init+0xa0>)
 800020a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800020e:	6153      	str	r3, [r2, #20]

	/* Set PA2 as AF7*/
	GPIOA->MODER &= ~(1UL << 4);
 8000210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800021a:	f023 0310 	bic.w	r3, r3, #16
 800021e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER  |= (1UL << 5);
 8000220:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800022a:	f043 0320 	orr.w	r3, r3, #32
 800022e:	6013      	str	r3, [r2, #0]

	/*Set PA2  alternate function type to UART_TX (AF07)*/

	GPIOA->AFR[0] |= (1U << 8) ;
 8000230:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000234:	6a1b      	ldr	r3, [r3, #32]
 8000236:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800023a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800023e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 9) ;
 8000240:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000244:	6a1b      	ldr	r3, [r3, #32]
 8000246:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800024a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800024e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 10) ;
 8000250:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000254:	6a1b      	ldr	r3, [r3, #32]
 8000256:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800025a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800025e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 11);
 8000260:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000264:	6a1b      	ldr	r3, [r3, #32]
 8000266:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800026a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800026e:	6213      	str	r3, [r2, #32]

	/***************************************Configure uart module **********************************************************/

	/* Enable clock access to uart1 */
	RCC->APB1ENR |= UART2EN;
 8000270:	4b0b      	ldr	r3, [pc, #44]	@ (80002a0 <UART2_tx_init+0xa0>)
 8000272:	69db      	ldr	r3, [r3, #28]
 8000274:	4a0a      	ldr	r2, [pc, #40]	@ (80002a0 <UART2_tx_init+0xa0>)
 8000276:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800027a:	61d3      	str	r3, [r2, #28]

	/* Configure baudrate */
    uart_set_baudrate(USART2,APB2_CLK , UART_BAUDRATE );
 800027c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000280:	4908      	ldr	r1, [pc, #32]	@ (80002a4 <UART2_tx_init+0xa4>)
 8000282:	4809      	ldr	r0, [pc, #36]	@ (80002a8 <UART2_tx_init+0xa8>)
 8000284:	f000 f82c 	bl	80002e0 <uart_set_baudrate>

	/* Configure the transfer direction*/
	USART2->CR1 = CR1_TE;
 8000288:	4b07      	ldr	r3, [pc, #28]	@ (80002a8 <UART2_tx_init+0xa8>)
 800028a:	2208      	movs	r2, #8
 800028c:	601a      	str	r2, [r3, #0]

	/* Enable UART transmitter module */
	USART2->CR1 |= CR1_UE;
 800028e:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <UART2_tx_init+0xa8>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <UART2_tx_init+0xa8>)
 8000294:	f043 0301 	orr.w	r3, r3, #1
 8000298:	6013      	str	r3, [r2, #0]

}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40021000 	.word	0x40021000
 80002a4:	007a1200 	.word	0x007a1200
 80002a8:	40004400 	.word	0x40004400

080002ac <uart2_write>:

void uart2_write(int ch) {
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]

	/* Wait until transmit buffer empty */

	while (!(USART2->ISR & SR_TXE)){}
 80002b4:	bf00      	nop
 80002b6:	4b09      	ldr	r3, [pc, #36]	@ (80002dc <uart2_write+0x30>)
 80002b8:	69db      	ldr	r3, [r3, #28]
 80002ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d0f9      	beq.n	80002b6 <uart2_write+0xa>


	/* Write to transmit data register */

	USART2->TDR = (ch & 0xFF) ; // & operation because we want to transmit 8 bits
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	b29a      	uxth	r2, r3
 80002c6:	4b05      	ldr	r3, [pc, #20]	@ (80002dc <uart2_write+0x30>)
 80002c8:	b2d2      	uxtb	r2, r2
 80002ca:	b292      	uxth	r2, r2
 80002cc:	851a      	strh	r2, [r3, #40]	@ 0x28

}
 80002ce:	bf00      	nop
 80002d0:	370c      	adds	r7, #12
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40004400 	.word	0x40004400

080002e0 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate ){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	607a      	str	r2, [r7, #4]

	USARTx->BRR = compute_uart_BD( PeriphClk, Baudrate);
 80002ec:	6879      	ldr	r1, [r7, #4]
 80002ee:	68b8      	ldr	r0, [r7, #8]
 80002f0:	f000 f808 	bl	8000304 <compute_uart_BD>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	60da      	str	r2, [r3, #12]


}
 80002fc:	bf00      	nop
 80002fe:	3710      	adds	r7, #16
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}

08000304 <compute_uart_BD>:

static uint16_t compute_uart_BD(uint32_t PeriphClk, uint32_t Baudrate){
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]

	return ( (PeriphClk + (Baudrate/2U)) /Baudrate);
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	085a      	lsrs	r2, r3, #1
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	441a      	add	r2, r3
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	fbb2 f3f3 	udiv	r3, r2, r3
 800031c:	b29b      	uxth	r3, r3


}
 800031e:	4618      	mov	r0, r3
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
	...

0800032c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800032c:	480d      	ldr	r0, [pc, #52]	@ (8000364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000330:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000334:	480c      	ldr	r0, [pc, #48]	@ (8000368 <LoopForever+0x6>)
  ldr r1, =_edata
 8000336:	490d      	ldr	r1, [pc, #52]	@ (800036c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000338:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <LoopForever+0xe>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800033c:	e002      	b.n	8000344 <LoopCopyDataInit>

0800033e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000342:	3304      	adds	r3, #4

08000344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000348:	d3f9      	bcc.n	800033e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800034a:	4a0a      	ldr	r2, [pc, #40]	@ (8000374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800034c:	4c0a      	ldr	r4, [pc, #40]	@ (8000378 <LoopForever+0x16>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000350:	e001      	b.n	8000356 <LoopFillZerobss>

08000352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000354:	3204      	adds	r2, #4

08000356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000358:	d3fb      	bcc.n	8000352 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800035a:	f000 f811 	bl	8000380 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800035e:	f7ff ff39 	bl	80001d4 <main>

08000362 <LoopForever>:

LoopForever:
  b LoopForever
 8000362:	e7fe      	b.n	8000362 <LoopForever>
  ldr   r0, =_estack
 8000364:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800036c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000370:	080003e8 	.word	0x080003e8
  ldr r2, =_sbss
 8000374:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000378:	2000001c 	.word	0x2000001c

0800037c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800037c:	e7fe      	b.n	800037c <ADC1_2_IRQHandler>
	...

08000380 <__libc_init_array>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4d0d      	ldr	r5, [pc, #52]	@ (80003b8 <__libc_init_array+0x38>)
 8000384:	4c0d      	ldr	r4, [pc, #52]	@ (80003bc <__libc_init_array+0x3c>)
 8000386:	1b64      	subs	r4, r4, r5
 8000388:	10a4      	asrs	r4, r4, #2
 800038a:	2600      	movs	r6, #0
 800038c:	42a6      	cmp	r6, r4
 800038e:	d109      	bne.n	80003a4 <__libc_init_array+0x24>
 8000390:	4d0b      	ldr	r5, [pc, #44]	@ (80003c0 <__libc_init_array+0x40>)
 8000392:	4c0c      	ldr	r4, [pc, #48]	@ (80003c4 <__libc_init_array+0x44>)
 8000394:	f000 f818 	bl	80003c8 <_init>
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	2600      	movs	r6, #0
 800039e:	42a6      	cmp	r6, r4
 80003a0:	d105      	bne.n	80003ae <__libc_init_array+0x2e>
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a8:	4798      	blx	r3
 80003aa:	3601      	adds	r6, #1
 80003ac:	e7ee      	b.n	800038c <__libc_init_array+0xc>
 80003ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b2:	4798      	blx	r3
 80003b4:	3601      	adds	r6, #1
 80003b6:	e7f2      	b.n	800039e <__libc_init_array+0x1e>
 80003b8:	080003e0 	.word	0x080003e0
 80003bc:	080003e0 	.word	0x080003e0
 80003c0:	080003e0 	.word	0x080003e0
 80003c4:	080003e4 	.word	0x080003e4

080003c8 <_init>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr

080003d4 <_fini>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr
