Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Mar  6 18:57:45 2025
| Host         : ece45 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file alu_tester_control_sets_placed.rpt
| Design       : alu_tester
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | deb0/E[0]                  | deb1/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | deb1/dbnc_reg_0[0]         | deb1/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | deb1/E[0]                  | deb1/SR[0]                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                            |                            |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG | deb0/sel                   | deb0/counter[0]_i_1_n_0    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | deb1/counter[0]_i_2__0_n_0 | deb1/counter[0]_i_1__0_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | deb2/counter[0]_i_2__1_n_0 | deb2/counter[0]_i_1__1_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | deb3/counter[0]_i_2__2_n_0 | deb3/counter[0]_i_1__2_n_0 |                6 |             22 |         3.67 |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+


