
TP1_Especial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080037b4  080037b4  000137b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003830  08003830  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003830  08003830  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003830  08003830  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003834  08003834  00013834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003838  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  2000005c  08003894  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08003894  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c9dd  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dd3  00000000  00000000  0002caa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd0  00000000  00000000  0002e878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a06  00000000  00000000  0002f548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000182b5  00000000  00000000  0002ff4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e7c3  00000000  00000000  00048203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f2bf  00000000  00000000  000569c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ab4  00000000  00000000  000e5c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e973c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800379c 	.word	0x0800379c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	0800379c 	.word	0x0800379c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fc00 	bl	8000964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f82c 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f938 	bl	80003dc <MX_GPIO_Init>
  MX_ADC1_Init();
 800016c:	f000 f882 	bl	8000274 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000170:	f000 f8be 	bl	80002f0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000174:	f000 f908 	bl	8000388 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  fsm(&estado, evt);
 8000178:	4b0d      	ldr	r3, [pc, #52]	; (80001b0 <main+0x54>)
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	4619      	mov	r1, r3
 800017e:	480d      	ldr	r0, [pc, #52]	; (80001b4 <main+0x58>)
 8000180:	f000 fa1a 	bl	80005b8 <fsm>
	  /*if(buffer_lleno_flag == 1){
		  buffer_lleno_flag = 0;
		  evt = evt_buffer_lleno;
	  }*/

	  if(UART_TX_PING_flag == 1){
 8000184:	4b0c      	ldr	r3, [pc, #48]	; (80001b8 <main+0x5c>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	b2db      	uxtb	r3, r3
 800018a:	2b01      	cmp	r3, #1
 800018c:	d104      	bne.n	8000198 <main+0x3c>
		  UART_TX_PING_flag = 0;
 800018e:	4b0a      	ldr	r3, [pc, #40]	; (80001b8 <main+0x5c>)
 8000190:	2200      	movs	r2, #0
 8000192:	701a      	strb	r2, [r3, #0]
		  UART_TX_PING();
 8000194:	f000 f9b8 	bl	8000508 <UART_TX_PING>
	  }
	  if(UART_TX_PONG_flag == 1){
 8000198:	4b08      	ldr	r3, [pc, #32]	; (80001bc <main+0x60>)
 800019a:	781b      	ldrb	r3, [r3, #0]
 800019c:	b2db      	uxtb	r3, r3
 800019e:	2b01      	cmp	r3, #1
 80001a0:	d1f0      	bne.n	8000184 <main+0x28>
		  UART_TX_PING_flag = 0;
 80001a2:	4b05      	ldr	r3, [pc, #20]	; (80001b8 <main+0x5c>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	701a      	strb	r2, [r3, #0]
		  UART_TX_PONG();
 80001a8:	f000 f9da 	bl	8000560 <UART_TX_PONG>
	  if(UART_TX_PING_flag == 1){
 80001ac:	e7ea      	b.n	8000184 <main+0x28>
 80001ae:	bf00      	nop
 80001b0:	2000020d 	.word	0x2000020d
 80001b4:	2000020c 	.word	0x2000020c
 80001b8:	20000138 	.word	0x20000138
 80001bc:	20000139 	.word	0x20000139

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b094      	sub	sp, #80	; 0x50
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001ca:	2228      	movs	r2, #40	; 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f002 fe52 	bl	8002e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	f107 0314 	add.w	r3, r7, #20
 80001d8:	2200      	movs	r2, #0
 80001da:	601a      	str	r2, [r3, #0]
 80001dc:	605a      	str	r2, [r3, #4]
 80001de:	609a      	str	r2, [r3, #8]
 80001e0:	60da      	str	r2, [r3, #12]
 80001e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
 80001ea:	605a      	str	r2, [r3, #4]
 80001ec:	609a      	str	r2, [r3, #8]
 80001ee:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001f0:	2301      	movs	r3, #1
 80001f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fe:	2301      	movs	r3, #1
 8000200:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000202:	2302      	movs	r3, #2
 8000204:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000206:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800020a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800020c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000210:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000212:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000216:	4618      	mov	r0, r3
 8000218:	f001 fac4 	bl	80017a4 <HAL_RCC_OscConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000222:	f000 fa27 	bl	8000674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000226:	230f      	movs	r3, #15
 8000228:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800022a:	2302      	movs	r3, #2
 800022c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000236:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000238:	2300      	movs	r3, #0
 800023a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800023c:	f107 0314 	add.w	r3, r7, #20
 8000240:	2102      	movs	r1, #2
 8000242:	4618      	mov	r0, r3
 8000244:	f001 fd30 	bl	8001ca8 <HAL_RCC_ClockConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800024e:	f000 fa11 	bl	8000674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000252:	2302      	movs	r3, #2
 8000254:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000256:	2300      	movs	r3, #0
 8000258:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4618      	mov	r0, r3
 800025e:	f001 feb1 	bl	8001fc4 <HAL_RCCEx_PeriphCLKConfig>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000268:	f000 fa04 	bl	8000674 <Error_Handler>
  }
}
 800026c:	bf00      	nop
 800026e:	3750      	adds	r7, #80	; 0x50
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}

08000274 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b084      	sub	sp, #16
 8000278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2200      	movs	r2, #0
 800027e:	601a      	str	r2, [r3, #0]
 8000280:	605a      	str	r2, [r3, #4]
 8000282:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000284:	4b18      	ldr	r3, [pc, #96]	; (80002e8 <MX_ADC1_Init+0x74>)
 8000286:	4a19      	ldr	r2, [pc, #100]	; (80002ec <MX_ADC1_Init+0x78>)
 8000288:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800028a:	4b17      	ldr	r3, [pc, #92]	; (80002e8 <MX_ADC1_Init+0x74>)
 800028c:	2200      	movs	r2, #0
 800028e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000290:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <MX_ADC1_Init+0x74>)
 8000292:	2200      	movs	r2, #0
 8000294:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000296:	4b14      	ldr	r3, [pc, #80]	; (80002e8 <MX_ADC1_Init+0x74>)
 8000298:	2200      	movs	r2, #0
 800029a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800029c:	4b12      	ldr	r3, [pc, #72]	; (80002e8 <MX_ADC1_Init+0x74>)
 800029e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80002a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002a4:	4b10      	ldr	r3, [pc, #64]	; (80002e8 <MX_ADC1_Init+0x74>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002aa:	4b0f      	ldr	r3, [pc, #60]	; (80002e8 <MX_ADC1_Init+0x74>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002b0:	480d      	ldr	r0, [pc, #52]	; (80002e8 <MX_ADC1_Init+0x74>)
 80002b2:	f000 fbb9 	bl	8000a28 <HAL_ADC_Init>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002bc:	f000 f9da 	bl	8000674 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002c0:	2300      	movs	r3, #0
 80002c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002c4:	2301      	movs	r3, #1
 80002c6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002c8:	2300      	movs	r3, #0
 80002ca:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002cc:	1d3b      	adds	r3, r7, #4
 80002ce:	4619      	mov	r1, r3
 80002d0:	4805      	ldr	r0, [pc, #20]	; (80002e8 <MX_ADC1_Init+0x74>)
 80002d2:	f000 fe41 	bl	8000f58 <HAL_ADC_ConfigChannel>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80002dc:	f000 f9ca 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002e0:	bf00      	nop
 80002e2:	3710      	adds	r7, #16
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20000078 	.word	0x20000078
 80002ec:	40012400 	.word	0x40012400

080002f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b086      	sub	sp, #24
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002f6:	f107 0308 	add.w	r3, r7, #8
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	605a      	str	r2, [r3, #4]
 8000300:	609a      	str	r2, [r3, #8]
 8000302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000304:	463b      	mov	r3, r7
 8000306:	2200      	movs	r2, #0
 8000308:	601a      	str	r2, [r3, #0]
 800030a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800030c:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <MX_TIM2_Init+0x94>)
 800030e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000312:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000314:	4b1b      	ldr	r3, [pc, #108]	; (8000384 <MX_TIM2_Init+0x94>)
 8000316:	2247      	movs	r2, #71	; 0x47
 8000318:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800031a:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <MX_TIM2_Init+0x94>)
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000320:	4b18      	ldr	r3, [pc, #96]	; (8000384 <MX_TIM2_Init+0x94>)
 8000322:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000326:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000328:	4b16      	ldr	r3, [pc, #88]	; (8000384 <MX_TIM2_Init+0x94>)
 800032a:	2200      	movs	r2, #0
 800032c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800032e:	4b15      	ldr	r3, [pc, #84]	; (8000384 <MX_TIM2_Init+0x94>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000334:	4813      	ldr	r0, [pc, #76]	; (8000384 <MX_TIM2_Init+0x94>)
 8000336:	f001 ffb1 	bl	800229c <HAL_TIM_Base_Init>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000340:	f000 f998 	bl	8000674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800034a:	f107 0308 	add.w	r3, r7, #8
 800034e:	4619      	mov	r1, r3
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <MX_TIM2_Init+0x94>)
 8000352:	f002 f94d 	bl	80025f0 <HAL_TIM_ConfigClockSource>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800035c:	f000 f98a 	bl	8000674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000360:	2300      	movs	r3, #0
 8000362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000364:	2300      	movs	r3, #0
 8000366:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000368:	463b      	mov	r3, r7
 800036a:	4619      	mov	r1, r3
 800036c:	4805      	ldr	r0, [pc, #20]	; (8000384 <MX_TIM2_Init+0x94>)
 800036e:	f002 fb23 	bl	80029b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000378:	f000 f97c 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800037c:	bf00      	nop
 800037e:	3718      	adds	r7, #24
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	200000a8 	.word	0x200000a8

08000388 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800038c:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 800038e:	4a12      	ldr	r2, [pc, #72]	; (80003d8 <MX_USART1_UART_Init+0x50>)
 8000390:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 8000394:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000398:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800039a:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003ac:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003ae:	220c      	movs	r2, #12
 80003b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003be:	4805      	ldr	r0, [pc, #20]	; (80003d4 <MX_USART1_UART_Init+0x4c>)
 80003c0:	f002 fb6a 	bl	8002a98 <HAL_UART_Init>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003ca:	f000 f953 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	200000f0 	.word	0x200000f0
 80003d8:	40013800 	.word	0x40013800

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	b083      	sub	sp, #12
 80003e0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e2:	4b0e      	ldr	r3, [pc, #56]	; (800041c <MX_GPIO_Init+0x40>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	4a0d      	ldr	r2, [pc, #52]	; (800041c <MX_GPIO_Init+0x40>)
 80003e8:	f043 0320 	orr.w	r3, r3, #32
 80003ec:	6193      	str	r3, [r2, #24]
 80003ee:	4b0b      	ldr	r3, [pc, #44]	; (800041c <MX_GPIO_Init+0x40>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	f003 0320 	and.w	r3, r3, #32
 80003f6:	607b      	str	r3, [r7, #4]
 80003f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fa:	4b08      	ldr	r3, [pc, #32]	; (800041c <MX_GPIO_Init+0x40>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	4a07      	ldr	r2, [pc, #28]	; (800041c <MX_GPIO_Init+0x40>)
 8000400:	f043 0304 	orr.w	r3, r3, #4
 8000404:	6193      	str	r3, [r2, #24]
 8000406:	4b05      	ldr	r3, [pc, #20]	; (800041c <MX_GPIO_Init+0x40>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	f003 0304 	and.w	r3, r3, #4
 800040e:	603b      	str	r3, [r7, #0]
 8000410:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	40021000 	.word	0x40021000

08000420 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2){
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000430:	d110      	bne.n	8000454 <HAL_TIM_PeriodElapsedCallback+0x34>
		if( ADC_Conversion() == 1 ){
 8000432:	f000 f817 	bl	8000464 <ADC_Conversion>
 8000436:	4603      	mov	r3, r0
 8000438:	2b01      	cmp	r3, #1
 800043a:	d102      	bne.n	8000442 <HAL_TIM_PeriodElapsedCallback+0x22>
			evt = evt_buffer_lleno;
 800043c:	4b07      	ldr	r3, [pc, #28]	; (800045c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800043e:	2201      	movs	r2, #1
 8000440:	701a      	strb	r2, [r3, #0]
		}

		fsm(&estado, evt);
 8000442:	4b06      	ldr	r3, [pc, #24]	; (800045c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	4619      	mov	r1, r3
 8000448:	4805      	ldr	r0, [pc, #20]	; (8000460 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800044a:	f000 f8b5 	bl	80005b8 <fsm>

		evt = inactivo;
 800044e:	4b03      	ldr	r3, [pc, #12]	; (800045c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000450:	2202      	movs	r2, #2
 8000452:	701a      	strb	r2, [r3, #0]

	}

}
 8000454:	bf00      	nop
 8000456:	3708      	adds	r7, #8
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	2000020d 	.word	0x2000020d
 8000460:	2000020c 	.word	0x2000020c

08000464 <ADC_Conversion>:

uint8_t ADC_Conversion(){
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
	//Convierto los valores de tensión a bits

	HAL_ADC_Start(&hadc1);
 8000468:	4811      	ldr	r0, [pc, #68]	; (80004b0 <ADC_Conversion+0x4c>)
 800046a:	f000 fbb5 	bl	8000bd8 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 0.1) == HAL_OK){
 800046e:	2100      	movs	r1, #0
 8000470:	480f      	ldr	r0, [pc, #60]	; (80004b0 <ADC_Conversion+0x4c>)
 8000472:	f000 fc5f 	bl	8000d34 <HAL_ADC_PollForConversion>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d116      	bne.n	80004aa <ADC_Conversion+0x46>

		*puntero_escritura = HAL_ADC_GetValue(&hadc1);
 800047c:	480c      	ldr	r0, [pc, #48]	; (80004b0 <ADC_Conversion+0x4c>)
 800047e:	f000 fd5f 	bl	8000f40 <HAL_ADC_GetValue>
 8000482:	4602      	mov	r2, r0
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <ADC_Conversion+0x50>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	b292      	uxth	r2, r2
 800048a:	801a      	strh	r2, [r3, #0]
		puntero_escritura++;
 800048c:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <ADC_Conversion+0x50>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	3302      	adds	r3, #2
 8000492:	4a08      	ldr	r2, [pc, #32]	; (80004b4 <ADC_Conversion+0x50>)
 8000494:	6013      	str	r3, [r2, #0]

		if(puntero_escritura >= posicion_final_puntero_escritura){
 8000496:	4b07      	ldr	r3, [pc, #28]	; (80004b4 <ADC_Conversion+0x50>)
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	4b07      	ldr	r3, [pc, #28]	; (80004b8 <ADC_Conversion+0x54>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	429a      	cmp	r2, r3
 80004a0:	d301      	bcc.n	80004a6 <ADC_Conversion+0x42>
			return 1;
 80004a2:	2301      	movs	r3, #1
 80004a4:	e001      	b.n	80004aa <ADC_Conversion+0x46>
		}
		else{
			return 0;
 80004a6:	2300      	movs	r3, #0
 80004a8:	e7ff      	b.n	80004aa <ADC_Conversion+0x46>
		}
	}
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000078 	.word	0x20000078
 80004b4:	20000204 	.word	0x20000204
 80004b8:	20000208 	.word	0x20000208

080004bc <Swap_Buffer>:

void Swap_Buffer(uint8_t swap_condicion){
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]

	//transmision_completa_buffer = 0;

	if(swap_condicion == 0){
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d106      	bne.n	80004da <Swap_Buffer+0x1e>
		posicion_final_puntero_escritura = bufferPING + MAX;
 80004cc:	4a08      	ldr	r2, [pc, #32]	; (80004f0 <Swap_Buffer+0x34>)
 80004ce:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <Swap_Buffer+0x38>)
 80004d0:	601a      	str	r2, [r3, #0]
		//posicion_final_puntero_lectura = bufferPONG + MAX;
		puntero_escritura = bufferPING;
 80004d2:	4b09      	ldr	r3, [pc, #36]	; (80004f8 <Swap_Buffer+0x3c>)
 80004d4:	4a09      	ldr	r2, [pc, #36]	; (80004fc <Swap_Buffer+0x40>)
 80004d6:	601a      	str	r2, [r3, #0]
		//puntero_lectura = bufferPING;

	}


}
 80004d8:	e005      	b.n	80004e6 <Swap_Buffer+0x2a>
		posicion_final_puntero_escritura = bufferPONG + MAX;
 80004da:	4a09      	ldr	r2, [pc, #36]	; (8000500 <Swap_Buffer+0x44>)
 80004dc:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <Swap_Buffer+0x38>)
 80004de:	601a      	str	r2, [r3, #0]
		puntero_escritura = bufferPONG;
 80004e0:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <Swap_Buffer+0x3c>)
 80004e2:	4a08      	ldr	r2, [pc, #32]	; (8000504 <Swap_Buffer+0x48>)
 80004e4:	601a      	str	r2, [r3, #0]
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr
 80004f0:	200001a0 	.word	0x200001a0
 80004f4:	20000208 	.word	0x20000208
 80004f8:	20000204 	.word	0x20000204
 80004fc:	2000013c 	.word	0x2000013c
 8000500:	20000204 	.word	0x20000204
 8000504:	200001a0 	.word	0x200001a0

08000508 <UART_TX_PING>:

void UART_TX_PING(){
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0

	char msg[4];

	for(uint8_t i=0; i<MAX; i++){
 800050e:	2300      	movs	r3, #0
 8000510:	71fb      	strb	r3, [r7, #7]
 8000512:	e017      	b.n	8000544 <UART_TX_PING+0x3c>
		sprintf(msg, "%hu\r\n", bufferPING[i]);
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	4a0f      	ldr	r2, [pc, #60]	; (8000554 <UART_TX_PING+0x4c>)
 8000518:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800051c:	461a      	mov	r2, r3
 800051e:	463b      	mov	r3, r7
 8000520:	490d      	ldr	r1, [pc, #52]	; (8000558 <UART_TX_PING+0x50>)
 8000522:	4618      	mov	r0, r3
 8000524:	f002 fc88 	bl	8002e38 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg, strlen(msg),1);
 8000528:	463b      	mov	r3, r7
 800052a:	4618      	mov	r0, r3
 800052c:	f7ff fe0e 	bl	800014c <strlen>
 8000530:	4603      	mov	r3, r0
 8000532:	b29a      	uxth	r2, r3
 8000534:	4639      	mov	r1, r7
 8000536:	2301      	movs	r3, #1
 8000538:	4808      	ldr	r0, [pc, #32]	; (800055c <UART_TX_PING+0x54>)
 800053a:	f002 fafd 	bl	8002b38 <HAL_UART_Transmit>
	for(uint8_t i=0; i<MAX; i++){
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	3301      	adds	r3, #1
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	2b31      	cmp	r3, #49	; 0x31
 8000548:	d9e4      	bls.n	8000514 <UART_TX_PING+0xc>
	}

}
 800054a:	bf00      	nop
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000013c 	.word	0x2000013c
 8000558:	080037b4 	.word	0x080037b4
 800055c:	200000f0 	.word	0x200000f0

08000560 <UART_TX_PONG>:

void UART_TX_PONG(){
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

	char msg[4];

	for(uint8_t i=0; i<MAX; i++){
 8000566:	2300      	movs	r3, #0
 8000568:	71fb      	strb	r3, [r7, #7]
 800056a:	e017      	b.n	800059c <UART_TX_PONG+0x3c>
		sprintf(msg, "%hu\r\n", bufferPONG[i]);
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	4a0f      	ldr	r2, [pc, #60]	; (80005ac <UART_TX_PONG+0x4c>)
 8000570:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000574:	461a      	mov	r2, r3
 8000576:	463b      	mov	r3, r7
 8000578:	490d      	ldr	r1, [pc, #52]	; (80005b0 <UART_TX_PONG+0x50>)
 800057a:	4618      	mov	r0, r3
 800057c:	f002 fc5c 	bl	8002e38 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg, strlen(msg),1);
 8000580:	463b      	mov	r3, r7
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff fde2 	bl	800014c <strlen>
 8000588:	4603      	mov	r3, r0
 800058a:	b29a      	uxth	r2, r3
 800058c:	4639      	mov	r1, r7
 800058e:	2301      	movs	r3, #1
 8000590:	4808      	ldr	r0, [pc, #32]	; (80005b4 <UART_TX_PONG+0x54>)
 8000592:	f002 fad1 	bl	8002b38 <HAL_UART_Transmit>
	for(uint8_t i=0; i<MAX; i++){
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	3301      	adds	r3, #1
 800059a:	71fb      	strb	r3, [r7, #7]
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	2b31      	cmp	r3, #49	; 0x31
 80005a0:	d9e4      	bls.n	800056c <UART_TX_PONG+0xc>
	}
}
 80005a2:	bf00      	nop
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200001a0 	.word	0x200001a0
 80005b0:	080037b4 	.word	0x080037b4
 80005b4:	200000f0 	.word	0x200000f0

080005b8 <fsm>:


void fsm(estados_t *estado, eventos_t eventos){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	70fb      	strb	r3, [r7, #3]

	estados_t estado_anterior = *estado;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	73fb      	strb	r3, [r7, #15]

	if(estado_anterior == INICIO){
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d107      	bne.n	80005e0 <fsm+0x28>
		switch(eventos){
 80005d0:	78fb      	ldrb	r3, [r7, #3]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d103      	bne.n	80005de <fsm+0x26>
		case start_adc:
			*estado = GUARDANDO_EN_PING;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2201      	movs	r2, #1
 80005da:	701a      	strb	r2, [r3, #0]
			break;
 80005dc:	e000      	b.n	80005e0 <fsm+0x28>
		default:
			break;
 80005de:	bf00      	nop
			}

	}

	if(estado_anterior == GUARDANDO_EN_PING){
 80005e0:	7bfb      	ldrb	r3, [r7, #15]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d107      	bne.n	80005f6 <fsm+0x3e>
		switch(eventos){
 80005e6:	78fb      	ldrb	r3, [r7, #3]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d103      	bne.n	80005f4 <fsm+0x3c>
			case evt_buffer_lleno:
				*estado = GUARDANDO_EN_PONG;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2202      	movs	r2, #2
 80005f0:	701a      	strb	r2, [r3, #0]
				break;
 80005f2:	e000      	b.n	80005f6 <fsm+0x3e>
			default:
				break;
 80005f4:	bf00      	nop
			}
	}
	if(estado_anterior == GUARDANDO_EN_PONG){
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	2b02      	cmp	r3, #2
 80005fa:	d107      	bne.n	800060c <fsm+0x54>
		switch(eventos){
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d103      	bne.n	800060a <fsm+0x52>
			case evt_buffer_lleno:
				*estado = GUARDANDO_EN_PING;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2201      	movs	r2, #1
 8000606:	701a      	strb	r2, [r3, #0]
				break;
 8000608:	e000      	b.n	800060c <fsm+0x54>
			default:
				break;
 800060a:	bf00      	nop
	}




	if(estado_anterior != *estado){
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	7bfa      	ldrb	r2, [r7, #15]
 8000612:	429a      	cmp	r2, r3
 8000614:	d021      	beq.n	800065a <fsm+0xa2>
		switch(estado_anterior){
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	2b02      	cmp	r3, #2
 800061a:	d017      	beq.n	800064c <fsm+0x94>
 800061c:	2b02      	cmp	r3, #2
 800061e:	dc1c      	bgt.n	800065a <fsm+0xa2>
 8000620:	2b00      	cmp	r3, #0
 8000622:	d002      	beq.n	800062a <fsm+0x72>
 8000624:	2b01      	cmp	r3, #1
 8000626:	d00a      	beq.n	800063e <fsm+0x86>
			break;
		}
	}


}
 8000628:	e017      	b.n	800065a <fsm+0xa2>
			Swap_Buffer(0);
 800062a:	2000      	movs	r0, #0
 800062c:	f7ff ff46 	bl	80004bc <Swap_Buffer>
		  HAL_TIM_Base_Start_IT(&htim2);
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <fsm+0xac>)
 8000632:	f001 fe83 	bl	800233c <HAL_TIM_Base_Start_IT>
		  HAL_ADC_Start(&hadc1);
 8000636:	480c      	ldr	r0, [pc, #48]	; (8000668 <fsm+0xb0>)
 8000638:	f000 face 	bl	8000bd8 <HAL_ADC_Start>
			break;
 800063c:	e00d      	b.n	800065a <fsm+0xa2>
			Swap_Buffer(1);
 800063e:	2001      	movs	r0, #1
 8000640:	f7ff ff3c 	bl	80004bc <Swap_Buffer>
			UART_TX_PING_flag = 1;
 8000644:	4b09      	ldr	r3, [pc, #36]	; (800066c <fsm+0xb4>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
			break;
 800064a:	e006      	b.n	800065a <fsm+0xa2>
			Swap_Buffer(0);
 800064c:	2000      	movs	r0, #0
 800064e:	f7ff ff35 	bl	80004bc <Swap_Buffer>
			UART_TX_PONG_flag = 1;
 8000652:	4b07      	ldr	r3, [pc, #28]	; (8000670 <fsm+0xb8>)
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
			break;
 8000658:	bf00      	nop
}
 800065a:	bf00      	nop
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	200000a8 	.word	0x200000a8
 8000668:	20000078 	.word	0x20000078
 800066c:	20000138 	.word	0x20000138
 8000670:	20000139 	.word	0x20000139

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000678:	b672      	cpsid	i
}
 800067a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800067c:	e7fe      	b.n	800067c <Error_Handler+0x8>
	...

08000680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000686:	4b15      	ldr	r3, [pc, #84]	; (80006dc <HAL_MspInit+0x5c>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	4a14      	ldr	r2, [pc, #80]	; (80006dc <HAL_MspInit+0x5c>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6193      	str	r3, [r2, #24]
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <HAL_MspInit+0x5c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069e:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <HAL_MspInit+0x5c>)
 80006a0:	69db      	ldr	r3, [r3, #28]
 80006a2:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <HAL_MspInit+0x5c>)
 80006a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006a8:	61d3      	str	r3, [r2, #28]
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <HAL_MspInit+0x5c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <HAL_MspInit+0x60>)
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_MspInit+0x60>)
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d2:	bf00      	nop
 80006d4:	3714      	adds	r7, #20
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40010000 	.word	0x40010000

080006e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a14      	ldr	r2, [pc, #80]	; (8000750 <HAL_ADC_MspInit+0x6c>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d121      	bne.n	8000748 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000704:	4b13      	ldr	r3, [pc, #76]	; (8000754 <HAL_ADC_MspInit+0x70>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	4a12      	ldr	r2, [pc, #72]	; (8000754 <HAL_ADC_MspInit+0x70>)
 800070a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800070e:	6193      	str	r3, [r2, #24]
 8000710:	4b10      	ldr	r3, [pc, #64]	; (8000754 <HAL_ADC_MspInit+0x70>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071c:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <HAL_ADC_MspInit+0x70>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	4a0c      	ldr	r2, [pc, #48]	; (8000754 <HAL_ADC_MspInit+0x70>)
 8000722:	f043 0304 	orr.w	r3, r3, #4
 8000726:	6193      	str	r3, [r2, #24]
 8000728:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <HAL_ADC_MspInit+0x70>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	f003 0304 	and.w	r3, r3, #4
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000734:	2301      	movs	r3, #1
 8000736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000738:	2303      	movs	r3, #3
 800073a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	4619      	mov	r1, r3
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <HAL_ADC_MspInit+0x74>)
 8000744:	f000 feaa 	bl	800149c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000748:	bf00      	nop
 800074a:	3720      	adds	r7, #32
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40012400 	.word	0x40012400
 8000754:	40021000 	.word	0x40021000
 8000758:	40010800 	.word	0x40010800

0800075c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800076c:	d113      	bne.n	8000796 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <HAL_TIM_Base_MspInit+0x44>)
 8000770:	69db      	ldr	r3, [r3, #28]
 8000772:	4a0b      	ldr	r2, [pc, #44]	; (80007a0 <HAL_TIM_Base_MspInit+0x44>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	61d3      	str	r3, [r2, #28]
 800077a:	4b09      	ldr	r3, [pc, #36]	; (80007a0 <HAL_TIM_Base_MspInit+0x44>)
 800077c:	69db      	ldr	r3, [r3, #28]
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2100      	movs	r1, #0
 800078a:	201c      	movs	r0, #28
 800078c:	f000 fe4f 	bl	800142e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000790:	201c      	movs	r0, #28
 8000792:	f000 fe68 	bl	8001466 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000

080007a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ac:	f107 0310 	add.w	r3, r7, #16
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a1c      	ldr	r2, [pc, #112]	; (8000830 <HAL_UART_MspInit+0x8c>)
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d131      	bne.n	8000828 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a1a      	ldr	r2, [pc, #104]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a14      	ldr	r2, [pc, #80]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007e2:	f043 0304 	orr.w	r3, r3, #4
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <HAL_UART_MspInit+0x90>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f003 0304 	and.w	r3, r3, #4
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fa:	2302      	movs	r3, #2
 80007fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000802:	f107 0310 	add.w	r3, r7, #16
 8000806:	4619      	mov	r1, r3
 8000808:	480b      	ldr	r0, [pc, #44]	; (8000838 <HAL_UART_MspInit+0x94>)
 800080a:	f000 fe47 	bl	800149c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800080e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000812:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	f107 0310 	add.w	r3, r7, #16
 8000820:	4619      	mov	r1, r3
 8000822:	4805      	ldr	r0, [pc, #20]	; (8000838 <HAL_UART_MspInit+0x94>)
 8000824:	f000 fe3a 	bl	800149c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000828:	bf00      	nop
 800082a:	3720      	adds	r7, #32
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40013800 	.word	0x40013800
 8000834:	40021000 	.word	0x40021000
 8000838:	40010800 	.word	0x40010800

0800083c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000840:	e7fe      	b.n	8000840 <NMI_Handler+0x4>

08000842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000846:	e7fe      	b.n	8000846 <HardFault_Handler+0x4>

08000848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800084c:	e7fe      	b.n	800084c <MemManage_Handler+0x4>

0800084e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800084e:	b480      	push	{r7}
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000852:	e7fe      	b.n	8000852 <BusFault_Handler+0x4>

08000854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <UsageFault_Handler+0x4>

0800085a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800085e:	bf00      	nop
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr

08000866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800086a:	bf00      	nop
 800086c:	46bd      	mov	sp, r7
 800086e:	bc80      	pop	{r7}
 8000870:	4770      	bx	lr

08000872 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr

0800087e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000882:	f000 f8b5 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000890:	4802      	ldr	r0, [pc, #8]	; (800089c <TIM2_IRQHandler+0x10>)
 8000892:	f001 fda5 	bl	80023e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200000a8 	.word	0x200000a8

080008a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008a8:	4a14      	ldr	r2, [pc, #80]	; (80008fc <_sbrk+0x5c>)
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <_sbrk+0x60>)
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <_sbrk+0x64>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d102      	bne.n	80008c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <_sbrk+0x64>)
 80008be:	4a12      	ldr	r2, [pc, #72]	; (8000908 <_sbrk+0x68>)
 80008c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008c2:	4b10      	ldr	r3, [pc, #64]	; (8000904 <_sbrk+0x64>)
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4413      	add	r3, r2
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d207      	bcs.n	80008e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008d0:	f002 fada 	bl	8002e88 <__errno>
 80008d4:	4603      	mov	r3, r0
 80008d6:	220c      	movs	r2, #12
 80008d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e009      	b.n	80008f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <_sbrk+0x64>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008e6:	4b07      	ldr	r3, [pc, #28]	; (8000904 <_sbrk+0x64>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	4a05      	ldr	r2, [pc, #20]	; (8000904 <_sbrk+0x64>)
 80008f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008f2:	68fb      	ldr	r3, [r7, #12]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3718      	adds	r7, #24
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20005000 	.word	0x20005000
 8000900:	00000400 	.word	0x00000400
 8000904:	20000210 	.word	0x20000210
 8000908:	20000360 	.word	0x20000360

0800090c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000918:	f7ff fff8 	bl	800090c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800091c:	480b      	ldr	r0, [pc, #44]	; (800094c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800091e:	490c      	ldr	r1, [pc, #48]	; (8000950 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000920:	4a0c      	ldr	r2, [pc, #48]	; (8000954 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000924:	e002      	b.n	800092c <LoopCopyDataInit>

08000926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092a:	3304      	adds	r3, #4

0800092c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800092c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000930:	d3f9      	bcc.n	8000926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000932:	4a09      	ldr	r2, [pc, #36]	; (8000958 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000934:	4c09      	ldr	r4, [pc, #36]	; (800095c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000938:	e001      	b.n	800093e <LoopFillZerobss>

0800093a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800093c:	3204      	adds	r2, #4

0800093e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000940:	d3fb      	bcc.n	800093a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000942:	f002 faa7 	bl	8002e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000946:	f7ff fc09 	bl	800015c <main>
  bx lr
 800094a:	4770      	bx	lr
  ldr r0, =_sdata
 800094c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000950:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000954:	08003838 	.word	0x08003838
  ldr r2, =_sbss
 8000958:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800095c:	20000360 	.word	0x20000360

08000960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000960:	e7fe      	b.n	8000960 <ADC1_2_IRQHandler>
	...

08000964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000968:	4b08      	ldr	r3, [pc, #32]	; (800098c <HAL_Init+0x28>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a07      	ldr	r2, [pc, #28]	; (800098c <HAL_Init+0x28>)
 800096e:	f043 0310 	orr.w	r3, r3, #16
 8000972:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000974:	2003      	movs	r0, #3
 8000976:	f000 fd4f 	bl	8001418 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097a:	200f      	movs	r0, #15
 800097c:	f000 f808 	bl	8000990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000980:	f7ff fe7e 	bl	8000680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000984:	2300      	movs	r3, #0
}
 8000986:	4618      	mov	r0, r3
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40022000 	.word	0x40022000

08000990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000998:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <HAL_InitTick+0x54>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <HAL_InitTick+0x58>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 fd67 	bl	8001482 <HAL_SYSTICK_Config>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00e      	b.n	80009dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b0f      	cmp	r3, #15
 80009c2:	d80a      	bhi.n	80009da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c4:	2200      	movs	r2, #0
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295
 80009cc:	f000 fd2f 	bl	800142e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4a06      	ldr	r2, [pc, #24]	; (80009ec <HAL_InitTick+0x5c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000000 	.word	0x20000000
 80009e8:	20000008 	.word	0x20000008
 80009ec:	20000004 	.word	0x20000004

080009f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <HAL_IncTick+0x1c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_IncTick+0x20>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a03      	ldr	r2, [pc, #12]	; (8000a10 <HAL_IncTick+0x20>)
 8000a02:	6013      	str	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	20000214 	.word	0x20000214

08000a14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  return uwTick;
 8000a18:	4b02      	ldr	r3, [pc, #8]	; (8000a24 <HAL_GetTick+0x10>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	20000214 	.word	0x20000214

08000a28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a30:	2300      	movs	r3, #0
 8000a32:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d101      	bne.n	8000a4a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e0be      	b.n	8000bc8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d109      	bne.n	8000a6c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff fe3c 	bl	80006e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f000 fbc5 	bl	80011fc <ADC_ConversionStop_Disable>
 8000a72:	4603      	mov	r3, r0
 8000a74:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a7a:	f003 0310 	and.w	r3, r3, #16
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f040 8099 	bne.w	8000bb6 <HAL_ADC_Init+0x18e>
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f040 8095 	bne.w	8000bb6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a94:	f023 0302 	bic.w	r3, r3, #2
 8000a98:	f043 0202 	orr.w	r2, r3, #2
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aa8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	7b1b      	ldrb	r3, [r3, #12]
 8000aae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ab0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ac0:	d003      	beq.n	8000aca <HAL_ADC_Init+0xa2>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d102      	bne.n	8000ad0 <HAL_ADC_Init+0xa8>
 8000aca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ace:	e000      	b.n	8000ad2 <HAL_ADC_Init+0xaa>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	7d1b      	ldrb	r3, [r3, #20]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d119      	bne.n	8000b14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	7b1b      	ldrb	r3, [r3, #12]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d109      	bne.n	8000afc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	3b01      	subs	r3, #1
 8000aee:	035a      	lsls	r2, r3, #13
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00b      	b.n	8000b14 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b00:	f043 0220 	orr.w	r2, r3, #32
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b0c:	f043 0201 	orr.w	r2, r3, #1
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	430a      	orrs	r2, r1
 8000b26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	689a      	ldr	r2, [r3, #8]
 8000b2e:	4b28      	ldr	r3, [pc, #160]	; (8000bd0 <HAL_ADC_Init+0x1a8>)
 8000b30:	4013      	ands	r3, r2
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	6812      	ldr	r2, [r2, #0]
 8000b36:	68b9      	ldr	r1, [r7, #8]
 8000b38:	430b      	orrs	r3, r1
 8000b3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b44:	d003      	beq.n	8000b4e <HAL_ADC_Init+0x126>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d104      	bne.n	8000b58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	691b      	ldr	r3, [r3, #16]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	051b      	lsls	r3, r3, #20
 8000b56:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b5e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	689a      	ldr	r2, [r3, #8]
 8000b72:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <HAL_ADC_Init+0x1ac>)
 8000b74:	4013      	ands	r3, r2
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d10b      	bne.n	8000b94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b86:	f023 0303 	bic.w	r3, r3, #3
 8000b8a:	f043 0201 	orr.w	r2, r3, #1
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b92:	e018      	b.n	8000bc6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b98:	f023 0312 	bic.w	r3, r3, #18
 8000b9c:	f043 0210 	orr.w	r2, r3, #16
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba8:	f043 0201 	orr.w	r2, r3, #1
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bb4:	e007      	b.n	8000bc6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bba:	f043 0210 	orr.w	r2, r3, #16
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	ffe1f7fd 	.word	0xffe1f7fd
 8000bd4:	ff1f0efe 	.word	0xff1f0efe

08000bd8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000be0:	2300      	movs	r3, #0
 8000be2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d101      	bne.n	8000bf2 <HAL_ADC_Start+0x1a>
 8000bee:	2302      	movs	r3, #2
 8000bf0:	e098      	b.n	8000d24 <HAL_ADC_Start+0x14c>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f000 faa4 	bl	8001148 <ADC_Enable>
 8000c00:	4603      	mov	r3, r0
 8000c02:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f040 8087 	bne.w	8000d1a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c14:	f023 0301 	bic.w	r3, r3, #1
 8000c18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a41      	ldr	r2, [pc, #260]	; (8000d2c <HAL_ADC_Start+0x154>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d105      	bne.n	8000c36 <HAL_ADC_Start+0x5e>
 8000c2a:	4b41      	ldr	r3, [pc, #260]	; (8000d30 <HAL_ADC_Start+0x158>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d115      	bne.n	8000c62 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d026      	beq.n	8000c9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c60:	e01d      	b.n	8000c9e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c66:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a2f      	ldr	r2, [pc, #188]	; (8000d30 <HAL_ADC_Start+0x158>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d004      	beq.n	8000c82 <HAL_ADC_Start+0xaa>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a2b      	ldr	r2, [pc, #172]	; (8000d2c <HAL_ADC_Start+0x154>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d10d      	bne.n	8000c9e <HAL_ADC_Start+0xc6>
 8000c82:	4b2b      	ldr	r3, [pc, #172]	; (8000d30 <HAL_ADC_Start+0x158>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d007      	beq.n	8000c9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c96:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d006      	beq.n	8000cb8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cae:	f023 0206 	bic.w	r2, r3, #6
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cb6:	e002      	b.n	8000cbe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f06f 0202 	mvn.w	r2, #2
 8000cce:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000cda:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000cde:	d113      	bne.n	8000d08 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ce4:	4a11      	ldr	r2, [pc, #68]	; (8000d2c <HAL_ADC_Start+0x154>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d105      	bne.n	8000cf6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000cea:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <HAL_ADC_Start+0x158>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d108      	bne.n	8000d08 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	689a      	ldr	r2, [r3, #8]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	e00c      	b.n	8000d22 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	e003      	b.n	8000d22 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40012800 	.word	0x40012800
 8000d30:	40012400 	.word	0x40012400

08000d34 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000d34:	b590      	push	{r4, r7, lr}
 8000d36:	b087      	sub	sp, #28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d4a:	f7ff fe63 	bl	8000a14 <HAL_GetTick>
 8000d4e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d00b      	beq.n	8000d76 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d62:	f043 0220 	orr.w	r2, r3, #32
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e0d3      	b.n	8000f1e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d131      	bne.n	8000de8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d8a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d12a      	bne.n	8000de8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d92:	e021      	b.n	8000dd8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d9a:	d01d      	beq.n	8000dd8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d007      	beq.n	8000db2 <HAL_ADC_PollForConversion+0x7e>
 8000da2:	f7ff fe37 	bl	8000a14 <HAL_GetTick>
 8000da6:	4602      	mov	r2, r0
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	683a      	ldr	r2, [r7, #0]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d212      	bcs.n	8000dd8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f003 0302 	and.w	r3, r3, #2
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d10b      	bne.n	8000dd8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc4:	f043 0204 	orr.w	r2, r3, #4
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e0a2      	b.n	8000f1e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0d6      	beq.n	8000d94 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000de6:	e070      	b.n	8000eca <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000de8:	4b4f      	ldr	r3, [pc, #316]	; (8000f28 <HAL_ADC_PollForConversion+0x1f4>)
 8000dea:	681c      	ldr	r4, [r3, #0]
 8000dec:	2002      	movs	r0, #2
 8000dee:	f001 f99f 	bl	8002130 <HAL_RCCEx_GetPeriphCLKFreq>
 8000df2:	4603      	mov	r3, r0
 8000df4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	6919      	ldr	r1, [r3, #16]
 8000dfe:	4b4b      	ldr	r3, [pc, #300]	; (8000f2c <HAL_ADC_PollForConversion+0x1f8>)
 8000e00:	400b      	ands	r3, r1
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d118      	bne.n	8000e38 <HAL_ADC_PollForConversion+0x104>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	68d9      	ldr	r1, [r3, #12]
 8000e0c:	4b48      	ldr	r3, [pc, #288]	; (8000f30 <HAL_ADC_PollForConversion+0x1fc>)
 8000e0e:	400b      	ands	r3, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d111      	bne.n	8000e38 <HAL_ADC_PollForConversion+0x104>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6919      	ldr	r1, [r3, #16]
 8000e1a:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <HAL_ADC_PollForConversion+0x200>)
 8000e1c:	400b      	ands	r3, r1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d108      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x100>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	68d9      	ldr	r1, [r3, #12]
 8000e28:	4b43      	ldr	r3, [pc, #268]	; (8000f38 <HAL_ADC_PollForConversion+0x204>)
 8000e2a:	400b      	ands	r3, r1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d101      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x100>
 8000e30:	2314      	movs	r3, #20
 8000e32:	e020      	b.n	8000e76 <HAL_ADC_PollForConversion+0x142>
 8000e34:	2329      	movs	r3, #41	; 0x29
 8000e36:	e01e      	b.n	8000e76 <HAL_ADC_PollForConversion+0x142>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	6919      	ldr	r1, [r3, #16]
 8000e3e:	4b3d      	ldr	r3, [pc, #244]	; (8000f34 <HAL_ADC_PollForConversion+0x200>)
 8000e40:	400b      	ands	r3, r1
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d106      	bne.n	8000e54 <HAL_ADC_PollForConversion+0x120>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	68d9      	ldr	r1, [r3, #12]
 8000e4c:	4b3a      	ldr	r3, [pc, #232]	; (8000f38 <HAL_ADC_PollForConversion+0x204>)
 8000e4e:	400b      	ands	r3, r1
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d00d      	beq.n	8000e70 <HAL_ADC_PollForConversion+0x13c>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	6919      	ldr	r1, [r3, #16]
 8000e5a:	4b38      	ldr	r3, [pc, #224]	; (8000f3c <HAL_ADC_PollForConversion+0x208>)
 8000e5c:	400b      	ands	r3, r1
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d108      	bne.n	8000e74 <HAL_ADC_PollForConversion+0x140>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	68d9      	ldr	r1, [r3, #12]
 8000e68:	4b34      	ldr	r3, [pc, #208]	; (8000f3c <HAL_ADC_PollForConversion+0x208>)
 8000e6a:	400b      	ands	r3, r1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d101      	bne.n	8000e74 <HAL_ADC_PollForConversion+0x140>
 8000e70:	2354      	movs	r3, #84	; 0x54
 8000e72:	e000      	b.n	8000e76 <HAL_ADC_PollForConversion+0x142>
 8000e74:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000e76:	fb02 f303 	mul.w	r3, r2, r3
 8000e7a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e7c:	e021      	b.n	8000ec2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e84:	d01a      	beq.n	8000ebc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d007      	beq.n	8000e9c <HAL_ADC_PollForConversion+0x168>
 8000e8c:	f7ff fdc2 	bl	8000a14 <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	683a      	ldr	r2, [r7, #0]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d20f      	bcs.n	8000ebc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d90b      	bls.n	8000ebc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea8:	f043 0204 	orr.w	r2, r3, #4
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e030      	b.n	8000f1e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d8d9      	bhi.n	8000e7e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f06f 0212 	mvn.w	r2, #18
 8000ed2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000eea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000eee:	d115      	bne.n	8000f1c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d111      	bne.n	8000f1c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d105      	bne.n	8000f1c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f14:	f043 0201 	orr.w	r2, r3, #1
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	371c      	adds	r7, #28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000000 	.word	0x20000000
 8000f2c:	24924924 	.word	0x24924924
 8000f30:	00924924 	.word	0x00924924
 8000f34:	12492492 	.word	0x12492492
 8000f38:	00492492 	.word	0x00492492
 8000f3c:	00249249 	.word	0x00249249

08000f40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d101      	bne.n	8000f78 <HAL_ADC_ConfigChannel+0x20>
 8000f74:	2302      	movs	r3, #2
 8000f76:	e0dc      	b.n	8001132 <HAL_ADC_ConfigChannel+0x1da>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2b06      	cmp	r3, #6
 8000f86:	d81c      	bhi.n	8000fc2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685a      	ldr	r2, [r3, #4]
 8000f92:	4613      	mov	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	4413      	add	r3, r2
 8000f98:	3b05      	subs	r3, #5
 8000f9a:	221f      	movs	r2, #31
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	4019      	ands	r1, r3
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	3b05      	subs	r3, #5
 8000fb4:	fa00 f203 	lsl.w	r2, r0, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	635a      	str	r2, [r3, #52]	; 0x34
 8000fc0:	e03c      	b.n	800103c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b0c      	cmp	r3, #12
 8000fc8:	d81c      	bhi.n	8001004 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	3b23      	subs	r3, #35	; 0x23
 8000fdc:	221f      	movs	r2, #31
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	4019      	ands	r1, r3
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	6818      	ldr	r0, [r3, #0]
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	3b23      	subs	r3, #35	; 0x23
 8000ff6:	fa00 f203 	lsl.w	r2, r0, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	430a      	orrs	r2, r1
 8001000:	631a      	str	r2, [r3, #48]	; 0x30
 8001002:	e01b      	b.n	800103c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	4613      	mov	r3, r2
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	3b41      	subs	r3, #65	; 0x41
 8001016:	221f      	movs	r2, #31
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	4019      	ands	r1, r3
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	4613      	mov	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	4413      	add	r3, r2
 800102e:	3b41      	subs	r3, #65	; 0x41
 8001030:	fa00 f203 	lsl.w	r2, r0, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	430a      	orrs	r2, r1
 800103a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b09      	cmp	r3, #9
 8001042:	d91c      	bls.n	800107e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	68d9      	ldr	r1, [r3, #12]
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	4613      	mov	r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	3b1e      	subs	r3, #30
 8001056:	2207      	movs	r2, #7
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	4019      	ands	r1, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	6898      	ldr	r0, [r3, #8]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4613      	mov	r3, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	4413      	add	r3, r2
 800106e:	3b1e      	subs	r3, #30
 8001070:	fa00 f203 	lsl.w	r2, r0, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	430a      	orrs	r2, r1
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	e019      	b.n	80010b2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	6919      	ldr	r1, [r3, #16]
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	2207      	movs	r2, #7
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	4019      	ands	r1, r3
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	6898      	ldr	r0, [r3, #8]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4613      	mov	r3, r2
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	4413      	add	r3, r2
 80010a6:	fa00 f203 	lsl.w	r2, r0, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	430a      	orrs	r2, r1
 80010b0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b10      	cmp	r3, #16
 80010b8:	d003      	beq.n	80010c2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010be:	2b11      	cmp	r3, #17
 80010c0:	d132      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a1d      	ldr	r2, [pc, #116]	; (800113c <HAL_ADC_ConfigChannel+0x1e4>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d125      	bne.n	8001118 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d126      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80010e8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b10      	cmp	r3, #16
 80010f0:	d11a      	bne.n	8001128 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <HAL_ADC_ConfigChannel+0x1e8>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a13      	ldr	r2, [pc, #76]	; (8001144 <HAL_ADC_ConfigChannel+0x1ec>)
 80010f8:	fba2 2303 	umull	r2, r3, r2, r3
 80010fc:	0c9a      	lsrs	r2, r3, #18
 80010fe:	4613      	mov	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001108:	e002      	b.n	8001110 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	3b01      	subs	r3, #1
 800110e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1f9      	bne.n	800110a <HAL_ADC_ConfigChannel+0x1b2>
 8001116:	e007      	b.n	8001128 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800111c:	f043 0220 	orr.w	r2, r3, #32
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001130:	7bfb      	ldrb	r3, [r7, #15]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr
 800113c:	40012400 	.word	0x40012400
 8001140:	20000000 	.word	0x20000000
 8001144:	431bde83 	.word	0x431bde83

08001148 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	2b01      	cmp	r3, #1
 8001164:	d040      	beq.n	80011e8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f042 0201 	orr.w	r2, r2, #1
 8001174:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001176:	4b1f      	ldr	r3, [pc, #124]	; (80011f4 <ADC_Enable+0xac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a1f      	ldr	r2, [pc, #124]	; (80011f8 <ADC_Enable+0xb0>)
 800117c:	fba2 2303 	umull	r2, r3, r2, r3
 8001180:	0c9b      	lsrs	r3, r3, #18
 8001182:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001184:	e002      	b.n	800118c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	3b01      	subs	r3, #1
 800118a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1f9      	bne.n	8001186 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001192:	f7ff fc3f 	bl	8000a14 <HAL_GetTick>
 8001196:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001198:	e01f      	b.n	80011da <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800119a:	f7ff fc3b 	bl	8000a14 <HAL_GetTick>
 800119e:	4602      	mov	r2, r0
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d918      	bls.n	80011da <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d011      	beq.n	80011da <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ba:	f043 0210 	orr.w	r2, r3, #16
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c6:	f043 0201 	orr.w	r2, r3, #1
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e007      	b.n	80011ea <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d1d8      	bne.n	800119a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000000 	.word	0x20000000
 80011f8:	431bde83 	.word	0x431bde83

080011fc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b01      	cmp	r3, #1
 8001214:	d12e      	bne.n	8001274 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f022 0201 	bic.w	r2, r2, #1
 8001224:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001226:	f7ff fbf5 	bl	8000a14 <HAL_GetTick>
 800122a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800122c:	e01b      	b.n	8001266 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800122e:	f7ff fbf1 	bl	8000a14 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d914      	bls.n	8001266 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	2b01      	cmp	r3, #1
 8001248:	d10d      	bne.n	8001266 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124e:	f043 0210 	orr.w	r2, r3, #16
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800125a:	f043 0201 	orr.w	r2, r3, #1
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e007      	b.n	8001276 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	2b01      	cmp	r3, #1
 8001272:	d0dc      	beq.n	800122e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800129c:	4013      	ands	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012b2:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	60d3      	str	r3, [r2, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012cc:	4b04      	ldr	r3, [pc, #16]	; (80012e0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	f003 0307 	and.w	r3, r3, #7
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	db0b      	blt.n	800130e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	f003 021f 	and.w	r2, r3, #31
 80012fc:	4906      	ldr	r1, [pc, #24]	; (8001318 <__NVIC_EnableIRQ+0x34>)
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	095b      	lsrs	r3, r3, #5
 8001304:	2001      	movs	r0, #1
 8001306:	fa00 f202 	lsl.w	r2, r0, r2
 800130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	e000e100 	.word	0xe000e100

0800131c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	6039      	str	r1, [r7, #0]
 8001326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132c:	2b00      	cmp	r3, #0
 800132e:	db0a      	blt.n	8001346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	490c      	ldr	r1, [pc, #48]	; (8001368 <__NVIC_SetPriority+0x4c>)
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	0112      	lsls	r2, r2, #4
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	440b      	add	r3, r1
 8001340:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001344:	e00a      	b.n	800135c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	b2da      	uxtb	r2, r3
 800134a:	4908      	ldr	r1, [pc, #32]	; (800136c <__NVIC_SetPriority+0x50>)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	3b04      	subs	r3, #4
 8001354:	0112      	lsls	r2, r2, #4
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	440b      	add	r3, r1
 800135a:	761a      	strb	r2, [r3, #24]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000e100 	.word	0xe000e100
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001370:	b480      	push	{r7}
 8001372:	b089      	sub	sp, #36	; 0x24
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f1c3 0307 	rsb	r3, r3, #7
 800138a:	2b04      	cmp	r3, #4
 800138c:	bf28      	it	cs
 800138e:	2304      	movcs	r3, #4
 8001390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3304      	adds	r3, #4
 8001396:	2b06      	cmp	r3, #6
 8001398:	d902      	bls.n	80013a0 <NVIC_EncodePriority+0x30>
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	3b03      	subs	r3, #3
 800139e:	e000      	b.n	80013a2 <NVIC_EncodePriority+0x32>
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a4:	f04f 32ff 	mov.w	r2, #4294967295
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43da      	mvns	r2, r3
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	401a      	ands	r2, r3
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013b8:	f04f 31ff 	mov.w	r1, #4294967295
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	fa01 f303 	lsl.w	r3, r1, r3
 80013c2:	43d9      	mvns	r1, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c8:	4313      	orrs	r3, r2
         );
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3724      	adds	r7, #36	; 0x24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013e4:	d301      	bcc.n	80013ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00f      	b.n	800140a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ea:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <SysTick_Config+0x40>)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013f2:	210f      	movs	r1, #15
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f7ff ff90 	bl	800131c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <SysTick_Config+0x40>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001402:	4b04      	ldr	r3, [pc, #16]	; (8001414 <SysTick_Config+0x40>)
 8001404:	2207      	movs	r2, #7
 8001406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	e000e010 	.word	0xe000e010

08001418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ff2d 	bl	8001280 <__NVIC_SetPriorityGrouping>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001440:	f7ff ff42 	bl	80012c8 <__NVIC_GetPriorityGrouping>
 8001444:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	68b9      	ldr	r1, [r7, #8]
 800144a:	6978      	ldr	r0, [r7, #20]
 800144c:	f7ff ff90 	bl	8001370 <NVIC_EncodePriority>
 8001450:	4602      	mov	r2, r0
 8001452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff5f 	bl	800131c <__NVIC_SetPriority>
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	4603      	mov	r3, r0
 800146e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff35 	bl	80012e4 <__NVIC_EnableIRQ>
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff ffa2 	bl	80013d4 <SysTick_Config>
 8001490:	4603      	mov	r3, r0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800149c:	b480      	push	{r7}
 800149e:	b08b      	sub	sp, #44	; 0x2c
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014aa:	2300      	movs	r3, #0
 80014ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ae:	e169      	b.n	8001784 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014b0:	2201      	movs	r2, #1
 80014b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	69fa      	ldr	r2, [r7, #28]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	f040 8158 	bne.w	800177e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	4a9a      	ldr	r2, [pc, #616]	; (800173c <HAL_GPIO_Init+0x2a0>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d05e      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
 80014d8:	4a98      	ldr	r2, [pc, #608]	; (800173c <HAL_GPIO_Init+0x2a0>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d875      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 80014de:	4a98      	ldr	r2, [pc, #608]	; (8001740 <HAL_GPIO_Init+0x2a4>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d058      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
 80014e4:	4a96      	ldr	r2, [pc, #600]	; (8001740 <HAL_GPIO_Init+0x2a4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d86f      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 80014ea:	4a96      	ldr	r2, [pc, #600]	; (8001744 <HAL_GPIO_Init+0x2a8>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d052      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
 80014f0:	4a94      	ldr	r2, [pc, #592]	; (8001744 <HAL_GPIO_Init+0x2a8>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d869      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 80014f6:	4a94      	ldr	r2, [pc, #592]	; (8001748 <HAL_GPIO_Init+0x2ac>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d04c      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
 80014fc:	4a92      	ldr	r2, [pc, #584]	; (8001748 <HAL_GPIO_Init+0x2ac>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d863      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 8001502:	4a92      	ldr	r2, [pc, #584]	; (800174c <HAL_GPIO_Init+0x2b0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d046      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
 8001508:	4a90      	ldr	r2, [pc, #576]	; (800174c <HAL_GPIO_Init+0x2b0>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d85d      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 800150e:	2b12      	cmp	r3, #18
 8001510:	d82a      	bhi.n	8001568 <HAL_GPIO_Init+0xcc>
 8001512:	2b12      	cmp	r3, #18
 8001514:	d859      	bhi.n	80015ca <HAL_GPIO_Init+0x12e>
 8001516:	a201      	add	r2, pc, #4	; (adr r2, 800151c <HAL_GPIO_Init+0x80>)
 8001518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151c:	08001597 	.word	0x08001597
 8001520:	08001571 	.word	0x08001571
 8001524:	08001583 	.word	0x08001583
 8001528:	080015c5 	.word	0x080015c5
 800152c:	080015cb 	.word	0x080015cb
 8001530:	080015cb 	.word	0x080015cb
 8001534:	080015cb 	.word	0x080015cb
 8001538:	080015cb 	.word	0x080015cb
 800153c:	080015cb 	.word	0x080015cb
 8001540:	080015cb 	.word	0x080015cb
 8001544:	080015cb 	.word	0x080015cb
 8001548:	080015cb 	.word	0x080015cb
 800154c:	080015cb 	.word	0x080015cb
 8001550:	080015cb 	.word	0x080015cb
 8001554:	080015cb 	.word	0x080015cb
 8001558:	080015cb 	.word	0x080015cb
 800155c:	080015cb 	.word	0x080015cb
 8001560:	08001579 	.word	0x08001579
 8001564:	0800158d 	.word	0x0800158d
 8001568:	4a79      	ldr	r2, [pc, #484]	; (8001750 <HAL_GPIO_Init+0x2b4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800156e:	e02c      	b.n	80015ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	623b      	str	r3, [r7, #32]
          break;
 8001576:	e029      	b.n	80015cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	3304      	adds	r3, #4
 800157e:	623b      	str	r3, [r7, #32]
          break;
 8001580:	e024      	b.n	80015cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	3308      	adds	r3, #8
 8001588:	623b      	str	r3, [r7, #32]
          break;
 800158a:	e01f      	b.n	80015cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	330c      	adds	r3, #12
 8001592:	623b      	str	r3, [r7, #32]
          break;
 8001594:	e01a      	b.n	80015cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d102      	bne.n	80015a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800159e:	2304      	movs	r3, #4
 80015a0:	623b      	str	r3, [r7, #32]
          break;
 80015a2:	e013      	b.n	80015cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d105      	bne.n	80015b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015ac:	2308      	movs	r3, #8
 80015ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	69fa      	ldr	r2, [r7, #28]
 80015b4:	611a      	str	r2, [r3, #16]
          break;
 80015b6:	e009      	b.n	80015cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015b8:	2308      	movs	r3, #8
 80015ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69fa      	ldr	r2, [r7, #28]
 80015c0:	615a      	str	r2, [r3, #20]
          break;
 80015c2:	e003      	b.n	80015cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	e000      	b.n	80015cc <HAL_GPIO_Init+0x130>
          break;
 80015ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2bff      	cmp	r3, #255	; 0xff
 80015d0:	d801      	bhi.n	80015d6 <HAL_GPIO_Init+0x13a>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	e001      	b.n	80015da <HAL_GPIO_Init+0x13e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	3304      	adds	r3, #4
 80015da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	2bff      	cmp	r3, #255	; 0xff
 80015e0:	d802      	bhi.n	80015e8 <HAL_GPIO_Init+0x14c>
 80015e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	e002      	b.n	80015ee <HAL_GPIO_Init+0x152>
 80015e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ea:	3b08      	subs	r3, #8
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	210f      	movs	r1, #15
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	401a      	ands	r2, r3
 8001600:	6a39      	ldr	r1, [r7, #32]
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	fa01 f303 	lsl.w	r3, r1, r3
 8001608:	431a      	orrs	r2, r3
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	f000 80b1 	beq.w	800177e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800161c:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <HAL_GPIO_Init+0x2b8>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a4c      	ldr	r2, [pc, #304]	; (8001754 <HAL_GPIO_Init+0x2b8>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b4a      	ldr	r3, [pc, #296]	; (8001754 <HAL_GPIO_Init+0x2b8>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001634:	4a48      	ldr	r2, [pc, #288]	; (8001758 <HAL_GPIO_Init+0x2bc>)
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	089b      	lsrs	r3, r3, #2
 800163a:	3302      	adds	r3, #2
 800163c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001640:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001644:	f003 0303 	and.w	r3, r3, #3
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	220f      	movs	r2, #15
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4013      	ands	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a40      	ldr	r2, [pc, #256]	; (800175c <HAL_GPIO_Init+0x2c0>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d013      	beq.n	8001688 <HAL_GPIO_Init+0x1ec>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a3f      	ldr	r2, [pc, #252]	; (8001760 <HAL_GPIO_Init+0x2c4>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d00d      	beq.n	8001684 <HAL_GPIO_Init+0x1e8>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a3e      	ldr	r2, [pc, #248]	; (8001764 <HAL_GPIO_Init+0x2c8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d007      	beq.n	8001680 <HAL_GPIO_Init+0x1e4>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a3d      	ldr	r2, [pc, #244]	; (8001768 <HAL_GPIO_Init+0x2cc>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d101      	bne.n	800167c <HAL_GPIO_Init+0x1e0>
 8001678:	2303      	movs	r3, #3
 800167a:	e006      	b.n	800168a <HAL_GPIO_Init+0x1ee>
 800167c:	2304      	movs	r3, #4
 800167e:	e004      	b.n	800168a <HAL_GPIO_Init+0x1ee>
 8001680:	2302      	movs	r3, #2
 8001682:	e002      	b.n	800168a <HAL_GPIO_Init+0x1ee>
 8001684:	2301      	movs	r3, #1
 8001686:	e000      	b.n	800168a <HAL_GPIO_Init+0x1ee>
 8001688:	2300      	movs	r3, #0
 800168a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800168c:	f002 0203 	and.w	r2, r2, #3
 8001690:	0092      	lsls	r2, r2, #2
 8001692:	4093      	lsls	r3, r2
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4313      	orrs	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800169a:	492f      	ldr	r1, [pc, #188]	; (8001758 <HAL_GPIO_Init+0x2bc>)
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	089b      	lsrs	r3, r3, #2
 80016a0:	3302      	adds	r3, #2
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d006      	beq.n	80016c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016b4:	4b2d      	ldr	r3, [pc, #180]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	492c      	ldr	r1, [pc, #176]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	608b      	str	r3, [r1, #8]
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016c2:	4b2a      	ldr	r3, [pc, #168]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4928      	ldr	r1, [pc, #160]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016cc:	4013      	ands	r3, r2
 80016ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d006      	beq.n	80016ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016dc:	4b23      	ldr	r3, [pc, #140]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	4922      	ldr	r1, [pc, #136]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	60cb      	str	r3, [r1, #12]
 80016e8:	e006      	b.n	80016f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016ea:	4b20      	ldr	r3, [pc, #128]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	491e      	ldr	r1, [pc, #120]	; (800176c <HAL_GPIO_Init+0x2d0>)
 80016f4:	4013      	ands	r3, r2
 80016f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d006      	beq.n	8001712 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <HAL_GPIO_Init+0x2d0>)
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	4918      	ldr	r1, [pc, #96]	; (800176c <HAL_GPIO_Init+0x2d0>)
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]
 8001710:	e006      	b.n	8001720 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <HAL_GPIO_Init+0x2d0>)
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	43db      	mvns	r3, r3
 800171a:	4914      	ldr	r1, [pc, #80]	; (800176c <HAL_GPIO_Init+0x2d0>)
 800171c:	4013      	ands	r3, r2
 800171e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d021      	beq.n	8001770 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_GPIO_Init+0x2d0>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	490e      	ldr	r1, [pc, #56]	; (800176c <HAL_GPIO_Init+0x2d0>)
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	4313      	orrs	r3, r2
 8001736:	600b      	str	r3, [r1, #0]
 8001738:	e021      	b.n	800177e <HAL_GPIO_Init+0x2e2>
 800173a:	bf00      	nop
 800173c:	10320000 	.word	0x10320000
 8001740:	10310000 	.word	0x10310000
 8001744:	10220000 	.word	0x10220000
 8001748:	10210000 	.word	0x10210000
 800174c:	10120000 	.word	0x10120000
 8001750:	10110000 	.word	0x10110000
 8001754:	40021000 	.word	0x40021000
 8001758:	40010000 	.word	0x40010000
 800175c:	40010800 	.word	0x40010800
 8001760:	40010c00 	.word	0x40010c00
 8001764:	40011000 	.word	0x40011000
 8001768:	40011400 	.word	0x40011400
 800176c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_GPIO_Init+0x304>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	43db      	mvns	r3, r3
 8001778:	4909      	ldr	r1, [pc, #36]	; (80017a0 <HAL_GPIO_Init+0x304>)
 800177a:	4013      	ands	r3, r2
 800177c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800177e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001780:	3301      	adds	r3, #1
 8001782:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178a:	fa22 f303 	lsr.w	r3, r2, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	f47f ae8e 	bne.w	80014b0 <HAL_GPIO_Init+0x14>
  }
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	372c      	adds	r7, #44	; 0x2c
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40010400 	.word	0x40010400

080017a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e272      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 8087 	beq.w	80018d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017c4:	4b92      	ldr	r3, [pc, #584]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b04      	cmp	r3, #4
 80017ce:	d00c      	beq.n	80017ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017d0:	4b8f      	ldr	r3, [pc, #572]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d112      	bne.n	8001802 <HAL_RCC_OscConfig+0x5e>
 80017dc:	4b8c      	ldr	r3, [pc, #560]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017e8:	d10b      	bne.n	8001802 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ea:	4b89      	ldr	r3, [pc, #548]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d06c      	beq.n	80018d0 <HAL_RCC_OscConfig+0x12c>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d168      	bne.n	80018d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e24c      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800180a:	d106      	bne.n	800181a <HAL_RCC_OscConfig+0x76>
 800180c:	4b80      	ldr	r3, [pc, #512]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a7f      	ldr	r2, [pc, #508]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	e02e      	b.n	8001878 <HAL_RCC_OscConfig+0xd4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d10c      	bne.n	800183c <HAL_RCC_OscConfig+0x98>
 8001822:	4b7b      	ldr	r3, [pc, #492]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a7a      	ldr	r2, [pc, #488]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001828:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	4b78      	ldr	r3, [pc, #480]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a77      	ldr	r2, [pc, #476]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001834:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e01d      	b.n	8001878 <HAL_RCC_OscConfig+0xd4>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0xbc>
 8001846:	4b72      	ldr	r3, [pc, #456]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a71      	ldr	r2, [pc, #452]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800184c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	4b6f      	ldr	r3, [pc, #444]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a6e      	ldr	r2, [pc, #440]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e00b      	b.n	8001878 <HAL_RCC_OscConfig+0xd4>
 8001860:	4b6b      	ldr	r3, [pc, #428]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a6a      	ldr	r2, [pc, #424]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b68      	ldr	r3, [pc, #416]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a67      	ldr	r2, [pc, #412]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001876:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d013      	beq.n	80018a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff f8c8 	bl	8000a14 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff f8c4 	bl	8000a14 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	; 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e200      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189a:	4b5d      	ldr	r3, [pc, #372]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f0      	beq.n	8001888 <HAL_RCC_OscConfig+0xe4>
 80018a6:	e014      	b.n	80018d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a8:	f7ff f8b4 	bl	8000a14 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff f8b0 	bl	8000a14 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	; 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e1ec      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c2:	4b53      	ldr	r3, [pc, #332]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1f0      	bne.n	80018b0 <HAL_RCC_OscConfig+0x10c>
 80018ce:	e000      	b.n	80018d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d063      	beq.n	80019a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018de:	4b4c      	ldr	r3, [pc, #304]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00b      	beq.n	8001902 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018ea:	4b49      	ldr	r3, [pc, #292]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d11c      	bne.n	8001930 <HAL_RCC_OscConfig+0x18c>
 80018f6:	4b46      	ldr	r3, [pc, #280]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d116      	bne.n	8001930 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001902:	4b43      	ldr	r3, [pc, #268]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d005      	beq.n	800191a <HAL_RCC_OscConfig+0x176>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d001      	beq.n	800191a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e1c0      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191a:	4b3d      	ldr	r3, [pc, #244]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	4939      	ldr	r1, [pc, #228]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800192a:	4313      	orrs	r3, r2
 800192c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192e:	e03a      	b.n	80019a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d020      	beq.n	800197a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001938:	4b36      	ldr	r3, [pc, #216]	; (8001a14 <HAL_RCC_OscConfig+0x270>)
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193e:	f7ff f869 	bl	8000a14 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001946:	f7ff f865 	bl	8000a14 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e1a1      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001958:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f0      	beq.n	8001946 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001964:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	4927      	ldr	r1, [pc, #156]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 8001974:	4313      	orrs	r3, r2
 8001976:	600b      	str	r3, [r1, #0]
 8001978:	e015      	b.n	80019a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197a:	4b26      	ldr	r3, [pc, #152]	; (8001a14 <HAL_RCC_OscConfig+0x270>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001980:	f7ff f848 	bl	8000a14 <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001988:	f7ff f844 	bl	8000a14 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e180      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199a:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d03a      	beq.n	8001a28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d019      	beq.n	80019ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ba:	4b17      	ldr	r3, [pc, #92]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c0:	f7ff f828 	bl	8000a14 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c8:	f7ff f824 	bl	8000a14 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e160      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019da:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f000 face 	bl	8001f88 <RCC_Delay>
 80019ec:	e01c      	b.n	8001a28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <HAL_RCC_OscConfig+0x274>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f4:	f7ff f80e 	bl	8000a14 <HAL_GetTick>
 80019f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019fa:	e00f      	b.n	8001a1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019fc:	f7ff f80a 	bl	8000a14 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d908      	bls.n	8001a1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e146      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000
 8001a14:	42420000 	.word	0x42420000
 8001a18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1c:	4b92      	ldr	r3, [pc, #584]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1e9      	bne.n	80019fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 80a6 	beq.w	8001b82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a3a:	4b8b      	ldr	r3, [pc, #556]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10d      	bne.n	8001a62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	4b88      	ldr	r3, [pc, #544]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	4a87      	ldr	r2, [pc, #540]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a50:	61d3      	str	r3, [r2, #28]
 8001a52:	4b85      	ldr	r3, [pc, #532]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a62:	4b82      	ldr	r3, [pc, #520]	; (8001c6c <HAL_RCC_OscConfig+0x4c8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d118      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a6e:	4b7f      	ldr	r3, [pc, #508]	; (8001c6c <HAL_RCC_OscConfig+0x4c8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a7e      	ldr	r2, [pc, #504]	; (8001c6c <HAL_RCC_OscConfig+0x4c8>)
 8001a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7a:	f7fe ffcb 	bl	8000a14 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a82:	f7fe ffc7 	bl	8000a14 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b64      	cmp	r3, #100	; 0x64
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e103      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	4b75      	ldr	r3, [pc, #468]	; (8001c6c <HAL_RCC_OscConfig+0x4c8>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f0      	beq.n	8001a82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d106      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x312>
 8001aa8:	4b6f      	ldr	r3, [pc, #444]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	4a6e      	ldr	r2, [pc, #440]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6213      	str	r3, [r2, #32]
 8001ab4:	e02d      	b.n	8001b12 <HAL_RCC_OscConfig+0x36e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x334>
 8001abe:	4b6a      	ldr	r3, [pc, #424]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4a69      	ldr	r2, [pc, #420]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	f023 0301 	bic.w	r3, r3, #1
 8001ac8:	6213      	str	r3, [r2, #32]
 8001aca:	4b67      	ldr	r3, [pc, #412]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	4a66      	ldr	r2, [pc, #408]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001ad0:	f023 0304 	bic.w	r3, r3, #4
 8001ad4:	6213      	str	r3, [r2, #32]
 8001ad6:	e01c      	b.n	8001b12 <HAL_RCC_OscConfig+0x36e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b05      	cmp	r3, #5
 8001ade:	d10c      	bne.n	8001afa <HAL_RCC_OscConfig+0x356>
 8001ae0:	4b61      	ldr	r3, [pc, #388]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4a60      	ldr	r2, [pc, #384]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001ae6:	f043 0304 	orr.w	r3, r3, #4
 8001aea:	6213      	str	r3, [r2, #32]
 8001aec:	4b5e      	ldr	r3, [pc, #376]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	4a5d      	ldr	r2, [pc, #372]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6213      	str	r3, [r2, #32]
 8001af8:	e00b      	b.n	8001b12 <HAL_RCC_OscConfig+0x36e>
 8001afa:	4b5b      	ldr	r3, [pc, #364]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	4a5a      	ldr	r2, [pc, #360]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b00:	f023 0301 	bic.w	r3, r3, #1
 8001b04:	6213      	str	r3, [r2, #32]
 8001b06:	4b58      	ldr	r3, [pc, #352]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a57      	ldr	r2, [pc, #348]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	f023 0304 	bic.w	r3, r3, #4
 8001b10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d015      	beq.n	8001b46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1a:	f7fe ff7b 	bl	8000a14 <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b20:	e00a      	b.n	8001b38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b22:	f7fe ff77 	bl	8000a14 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e0b1      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b38:	4b4b      	ldr	r3, [pc, #300]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d0ee      	beq.n	8001b22 <HAL_RCC_OscConfig+0x37e>
 8001b44:	e014      	b.n	8001b70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b46:	f7fe ff65 	bl	8000a14 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7fe ff61 	bl	8000a14 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e09b      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b64:	4b40      	ldr	r3, [pc, #256]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1ee      	bne.n	8001b4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b70:	7dfb      	ldrb	r3, [r7, #23]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d105      	bne.n	8001b82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b76:	4b3c      	ldr	r3, [pc, #240]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	4a3b      	ldr	r2, [pc, #236]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 8087 	beq.w	8001c9a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b8c:	4b36      	ldr	r3, [pc, #216]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 030c 	and.w	r3, r3, #12
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	d061      	beq.n	8001c5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d146      	bne.n	8001c2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba0:	4b33      	ldr	r3, [pc, #204]	; (8001c70 <HAL_RCC_OscConfig+0x4cc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba6:	f7fe ff35 	bl	8000a14 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bae:	f7fe ff31 	bl	8000a14 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e06d      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc0:	4b29      	ldr	r3, [pc, #164]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1f0      	bne.n	8001bae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bd4:	d108      	bne.n	8001be8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bd6:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	4921      	ldr	r1, [pc, #132]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001be8:	4b1f      	ldr	r3, [pc, #124]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a19      	ldr	r1, [r3, #32]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf8:	430b      	orrs	r3, r1
 8001bfa:	491b      	ldr	r1, [pc, #108]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c00:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_RCC_OscConfig+0x4cc>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c06:	f7fe ff05 	bl	8000a14 <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0e:	f7fe ff01 	bl	8000a14 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e03d      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d0f0      	beq.n	8001c0e <HAL_RCC_OscConfig+0x46a>
 8001c2c:	e035      	b.n	8001c9a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2e:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <HAL_RCC_OscConfig+0x4cc>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7fe feee 	bl	8000a14 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3c:	f7fe feea 	bl	8000a14 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e026      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x498>
 8001c5a:	e01e      	b.n	8001c9a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d107      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e019      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40007000 	.word	0x40007000
 8001c70:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_RCC_OscConfig+0x500>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0d0      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cbc:	4b6a      	ldr	r3, [pc, #424]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d910      	bls.n	8001cec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cca:	4b67      	ldr	r3, [pc, #412]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 0207 	bic.w	r2, r3, #7
 8001cd2:	4965      	ldr	r1, [pc, #404]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cda:	4b63      	ldr	r3, [pc, #396]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d001      	beq.n	8001cec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e0b8      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d020      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d005      	beq.n	8001d10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d04:	4b59      	ldr	r3, [pc, #356]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	4a58      	ldr	r2, [pc, #352]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0308 	and.w	r3, r3, #8
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d1c:	4b53      	ldr	r3, [pc, #332]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	4a52      	ldr	r2, [pc, #328]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d22:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d28:	4b50      	ldr	r3, [pc, #320]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	494d      	ldr	r1, [pc, #308]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d040      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d107      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4e:	4b47      	ldr	r3, [pc, #284]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d115      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e07f      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d107      	bne.n	8001d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d66:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d109      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e073      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d76:	4b3d      	ldr	r3, [pc, #244]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e06b      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d86:	4b39      	ldr	r3, [pc, #228]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f023 0203 	bic.w	r2, r3, #3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4936      	ldr	r1, [pc, #216]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d98:	f7fe fe3c 	bl	8000a14 <HAL_GetTick>
 8001d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9e:	e00a      	b.n	8001db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da0:	f7fe fe38 	bl	8000a14 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e053      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	4b2d      	ldr	r3, [pc, #180]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f003 020c 	and.w	r2, r3, #12
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d1eb      	bne.n	8001da0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b27      	ldr	r3, [pc, #156]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d210      	bcs.n	8001df8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 0207 	bic.w	r2, r3, #7
 8001dde:	4922      	ldr	r1, [pc, #136]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de6:	4b20      	ldr	r3, [pc, #128]	; (8001e68 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d001      	beq.n	8001df8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e032      	b.n	8001e5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d008      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	4916      	ldr	r1, [pc, #88]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0308 	and.w	r3, r3, #8
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d009      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e22:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	490e      	ldr	r1, [pc, #56]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e36:	f000 f821 	bl	8001e7c <HAL_RCC_GetSysClockFreq>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	091b      	lsrs	r3, r3, #4
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	490a      	ldr	r1, [pc, #40]	; (8001e70 <HAL_RCC_ClockConfig+0x1c8>)
 8001e48:	5ccb      	ldrb	r3, [r1, r3]
 8001e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4e:	4a09      	ldr	r2, [pc, #36]	; (8001e74 <HAL_RCC_ClockConfig+0x1cc>)
 8001e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HAL_RCC_ClockConfig+0x1d0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe fd9a 	bl	8000990 <HAL_InitTick>

  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40022000 	.word	0x40022000
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	080037bc 	.word	0x080037bc
 8001e74:	20000000 	.word	0x20000000
 8001e78:	20000004 	.word	0x20000004

08001e7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	2300      	movs	r3, #0
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e96:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d002      	beq.n	8001eac <HAL_RCC_GetSysClockFreq+0x30>
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d003      	beq.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x36>
 8001eaa:	e027      	b.n	8001efc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eac:	4b19      	ldr	r3, [pc, #100]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eae:	613b      	str	r3, [r7, #16]
      break;
 8001eb0:	e027      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	0c9b      	lsrs	r3, r3, #18
 8001eb6:	f003 030f 	and.w	r3, r3, #15
 8001eba:	4a17      	ldr	r2, [pc, #92]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
 8001ebe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d010      	beq.n	8001eec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eca:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	0c5b      	lsrs	r3, r3, #17
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	4a11      	ldr	r2, [pc, #68]	; (8001f1c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ed6:	5cd3      	ldrb	r3, [r2, r3]
 8001ed8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a0d      	ldr	r2, [pc, #52]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ede:	fb03 f202 	mul.w	r2, r3, r2
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	e004      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a0c      	ldr	r2, [pc, #48]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ef0:	fb02 f303 	mul.w	r3, r2, r3
 8001ef4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	613b      	str	r3, [r7, #16]
      break;
 8001efa:	e002      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001efc:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8001efe:	613b      	str	r3, [r7, #16]
      break;
 8001f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f02:	693b      	ldr	r3, [r7, #16]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	371c      	adds	r7, #28
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	007a1200 	.word	0x007a1200
 8001f18:	080037d4 	.word	0x080037d4
 8001f1c:	080037e4 	.word	0x080037e4
 8001f20:	003d0900 	.word	0x003d0900

08001f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f28:	4b02      	ldr	r3, [pc, #8]	; (8001f34 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	20000000 	.word	0x20000000

08001f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f3c:	f7ff fff2 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	0a1b      	lsrs	r3, r3, #8
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4903      	ldr	r1, [pc, #12]	; (8001f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	080037cc 	.word	0x080037cc

08001f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f64:	f7ff ffde 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	0adb      	lsrs	r3, r3, #11
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	4903      	ldr	r1, [pc, #12]	; (8001f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f76:	5ccb      	ldrb	r3, [r1, r3]
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40021000 	.word	0x40021000
 8001f84:	080037cc 	.word	0x080037cc

08001f88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f90:	4b0a      	ldr	r3, [pc, #40]	; (8001fbc <RCC_Delay+0x34>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a0a      	ldr	r2, [pc, #40]	; (8001fc0 <RCC_Delay+0x38>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	0a5b      	lsrs	r3, r3, #9
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	fb02 f303 	mul.w	r3, r2, r3
 8001fa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fa4:	bf00      	nop
  }
  while (Delay --);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	1e5a      	subs	r2, r3, #1
 8001faa:	60fa      	str	r2, [r7, #12]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1f9      	bne.n	8001fa4 <RCC_Delay+0x1c>
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	20000000 	.word	0x20000000
 8001fc0:	10624dd3 	.word	0x10624dd3

08001fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d07d      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe4:	4b4f      	ldr	r3, [pc, #316]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10d      	bne.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ff0:	4b4c      	ldr	r3, [pc, #304]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	4a4b      	ldr	r2, [pc, #300]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	61d3      	str	r3, [r2, #28]
 8001ffc:	4b49      	ldr	r3, [pc, #292]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002008:	2301      	movs	r3, #1
 800200a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200c:	4b46      	ldr	r3, [pc, #280]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002014:	2b00      	cmp	r3, #0
 8002016:	d118      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002018:	4b43      	ldr	r3, [pc, #268]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a42      	ldr	r2, [pc, #264]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800201e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002022:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002024:	f7fe fcf6 	bl	8000a14 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800202a:	e008      	b.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202c:	f7fe fcf2 	bl	8000a14 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	; 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e06d      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203e:	4b3a      	ldr	r3, [pc, #232]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800204a:	4b36      	ldr	r3, [pc, #216]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002052:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d02e      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	429a      	cmp	r2, r3
 8002066:	d027      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002068:	4b2e      	ldr	r3, [pc, #184]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002070:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002072:	4b2e      	ldr	r3, [pc, #184]	; (800212c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002074:	2201      	movs	r2, #1
 8002076:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002078:	4b2c      	ldr	r3, [pc, #176]	; (800212c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800207e:	4a29      	ldr	r2, [pc, #164]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d014      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208e:	f7fe fcc1 	bl	8000a14 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002094:	e00a      	b.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002096:	f7fe fcbd 	bl	8000a14 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d901      	bls.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e036      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ac:	4b1d      	ldr	r3, [pc, #116]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0ee      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020b8:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	4917      	ldr	r1, [pc, #92]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020ca:	7dfb      	ldrb	r3, [r7, #23]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d105      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d0:	4b14      	ldr	r3, [pc, #80]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	4a13      	ldr	r2, [pc, #76]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020e8:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	490b      	ldr	r1, [pc, #44]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d008      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002106:	4b07      	ldr	r3, [pc, #28]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	4904      	ldr	r1, [pc, #16]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002114:	4313      	orrs	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40021000 	.word	0x40021000
 8002128:	40007000 	.word	0x40007000
 800212c:	42420440 	.word	0x42420440

08002130 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	2300      	movs	r3, #0
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b10      	cmp	r3, #16
 8002150:	d00a      	beq.n	8002168 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b10      	cmp	r3, #16
 8002156:	f200 808a 	bhi.w	800226e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d045      	beq.n	80021ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b02      	cmp	r3, #2
 8002164:	d075      	beq.n	8002252 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002166:	e082      	b.n	800226e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002168:	4b46      	ldr	r3, [pc, #280]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800216e:	4b45      	ldr	r3, [pc, #276]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d07b      	beq.n	8002272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	0c9b      	lsrs	r3, r3, #18
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	4a41      	ldr	r2, [pc, #260]	; (8002288 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002184:	5cd3      	ldrb	r3, [r2, r3]
 8002186:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d015      	beq.n	80021be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002192:	4b3c      	ldr	r3, [pc, #240]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	0c5b      	lsrs	r3, r3, #17
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	4a3b      	ldr	r2, [pc, #236]	; (800228c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800219e:	5cd3      	ldrb	r3, [r2, r3]
 80021a0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d00d      	beq.n	80021c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80021ac:	4a38      	ldr	r2, [pc, #224]	; (8002290 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	fb02 f303 	mul.w	r3, r2, r3
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	e004      	b.n	80021c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4a34      	ldr	r2, [pc, #208]	; (8002294 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80021c2:	fb02 f303 	mul.w	r3, r2, r3
 80021c6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80021c8:	4b2e      	ldr	r3, [pc, #184]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021d4:	d102      	bne.n	80021dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	61bb      	str	r3, [r7, #24]
      break;
 80021da:	e04a      	b.n	8002272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4a2d      	ldr	r2, [pc, #180]	; (8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	085b      	lsrs	r3, r3, #1
 80021e8:	61bb      	str	r3, [r7, #24]
      break;
 80021ea:	e042      	b.n	8002272 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80021ec:	4b25      	ldr	r3, [pc, #148]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021fc:	d108      	bne.n	8002210 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002208:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	e01f      	b.n	8002250 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002216:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800221a:	d109      	bne.n	8002230 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002228:	f649 4340 	movw	r3, #40000	; 0x9c40
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	e00f      	b.n	8002250 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002236:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800223a:	d11c      	bne.n	8002276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d016      	beq.n	8002276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002248:	f24f 4324 	movw	r3, #62500	; 0xf424
 800224c:	61bb      	str	r3, [r7, #24]
      break;
 800224e:	e012      	b.n	8002276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002250:	e011      	b.n	8002276 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002252:	f7ff fe85 	bl	8001f60 <HAL_RCC_GetPCLK2Freq>
 8002256:	4602      	mov	r2, r0
 8002258:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	0b9b      	lsrs	r3, r3, #14
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	3301      	adds	r3, #1
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	61bb      	str	r3, [r7, #24]
      break;
 800226c:	e004      	b.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800226e:	bf00      	nop
 8002270:	e002      	b.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002272:	bf00      	nop
 8002274:	e000      	b.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002276:	bf00      	nop
    }
  }
  return (frequency);
 8002278:	69bb      	ldr	r3, [r7, #24]
}
 800227a:	4618      	mov	r0, r3
 800227c:	3720      	adds	r7, #32
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000
 8002288:	080037e8 	.word	0x080037e8
 800228c:	080037f8 	.word	0x080037f8
 8002290:	007a1200 	.word	0x007a1200
 8002294:	003d0900 	.word	0x003d0900
 8002298:	aaaaaaab 	.word	0xaaaaaaab

0800229c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e041      	b.n	8002332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d106      	bne.n	80022c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7fe fa4a 	bl	800075c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3304      	adds	r3, #4
 80022d8:	4619      	mov	r1, r3
 80022da:	4610      	mov	r0, r2
 80022dc:	f000 fa74 	bl	80027c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b01      	cmp	r3, #1
 800234e:	d001      	beq.n	8002354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e03a      	b.n	80023ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2202      	movs	r2, #2
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a18      	ldr	r2, [pc, #96]	; (80023d4 <HAL_TIM_Base_Start_IT+0x98>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00e      	beq.n	8002394 <HAL_TIM_Base_Start_IT+0x58>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800237e:	d009      	beq.n	8002394 <HAL_TIM_Base_Start_IT+0x58>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a14      	ldr	r2, [pc, #80]	; (80023d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d004      	beq.n	8002394 <HAL_TIM_Base_Start_IT+0x58>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a13      	ldr	r2, [pc, #76]	; (80023dc <HAL_TIM_Base_Start_IT+0xa0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d111      	bne.n	80023b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b06      	cmp	r3, #6
 80023a4:	d010      	beq.n	80023c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f042 0201 	orr.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023b6:	e007      	b.n	80023c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	40012c00 	.word	0x40012c00
 80023d8:	40000400 	.word	0x40000400
 80023dc:	40000800 	.word	0x40000800

080023e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d122      	bne.n	800243c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b02      	cmp	r3, #2
 8002402:	d11b      	bne.n	800243c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f06f 0202 	mvn.w	r2, #2
 800240c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f9b4 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 8002428:	e005      	b.n	8002436 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f9a7 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 f9b6 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b04      	cmp	r3, #4
 8002448:	d122      	bne.n	8002490 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b04      	cmp	r3, #4
 8002456:	d11b      	bne.n	8002490 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 0204 	mvn.w	r2, #4
 8002460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2202      	movs	r2, #2
 8002466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f98a 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 800247c:	e005      	b.n	800248a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f97d 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f98c 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b08      	cmp	r3, #8
 800249c:	d122      	bne.n	80024e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d11b      	bne.n	80024e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0208 	mvn.w	r2, #8
 80024b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2204      	movs	r2, #4
 80024ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f960 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 80024d0:	e005      	b.n	80024de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f953 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 f962 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d122      	bne.n	8002538 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f003 0310 	and.w	r3, r3, #16
 80024fc:	2b10      	cmp	r3, #16
 80024fe:	d11b      	bne.n	8002538 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f06f 0210 	mvn.w	r2, #16
 8002508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2208      	movs	r2, #8
 800250e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f936 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 8002524:	e005      	b.n	8002532 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f929 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f938 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b01      	cmp	r3, #1
 8002544:	d10e      	bne.n	8002564 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b01      	cmp	r3, #1
 8002552:	d107      	bne.n	8002564 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0201 	mvn.w	r2, #1
 800255c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7fd ff5e 	bl	8000420 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256e:	2b80      	cmp	r3, #128	; 0x80
 8002570:	d10e      	bne.n	8002590 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800257c:	2b80      	cmp	r3, #128	; 0x80
 800257e:	d107      	bne.n	8002590 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa7b 	bl	8002a86 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259a:	2b40      	cmp	r3, #64	; 0x40
 800259c:	d10e      	bne.n	80025bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a8:	2b40      	cmp	r3, #64	; 0x40
 80025aa:	d107      	bne.n	80025bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f8fc 	bl	80027b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d10e      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f003 0320 	and.w	r3, r3, #32
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d107      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0220 	mvn.w	r2, #32
 80025e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fa46 	bl	8002a74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_TIM_ConfigClockSource+0x1c>
 8002608:	2302      	movs	r3, #2
 800260a:	e0b4      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x186>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800262a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002632:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002644:	d03e      	beq.n	80026c4 <HAL_TIM_ConfigClockSource+0xd4>
 8002646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800264a:	f200 8087 	bhi.w	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800264e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002652:	f000 8086 	beq.w	8002762 <HAL_TIM_ConfigClockSource+0x172>
 8002656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800265a:	d87f      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800265c:	2b70      	cmp	r3, #112	; 0x70
 800265e:	d01a      	beq.n	8002696 <HAL_TIM_ConfigClockSource+0xa6>
 8002660:	2b70      	cmp	r3, #112	; 0x70
 8002662:	d87b      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002664:	2b60      	cmp	r3, #96	; 0x60
 8002666:	d050      	beq.n	800270a <HAL_TIM_ConfigClockSource+0x11a>
 8002668:	2b60      	cmp	r3, #96	; 0x60
 800266a:	d877      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800266c:	2b50      	cmp	r3, #80	; 0x50
 800266e:	d03c      	beq.n	80026ea <HAL_TIM_ConfigClockSource+0xfa>
 8002670:	2b50      	cmp	r3, #80	; 0x50
 8002672:	d873      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b40      	cmp	r3, #64	; 0x40
 8002676:	d058      	beq.n	800272a <HAL_TIM_ConfigClockSource+0x13a>
 8002678:	2b40      	cmp	r3, #64	; 0x40
 800267a:	d86f      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b30      	cmp	r3, #48	; 0x30
 800267e:	d064      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	2b30      	cmp	r3, #48	; 0x30
 8002682:	d86b      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b20      	cmp	r3, #32
 8002686:	d060      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002688:	2b20      	cmp	r3, #32
 800268a:	d867      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b00      	cmp	r3, #0
 800268e:	d05c      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002690:	2b10      	cmp	r3, #16
 8002692:	d05a      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002694:	e062      	b.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026a6:	f000 f968 	bl	800297a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	609a      	str	r2, [r3, #8]
      break;
 80026c2:	e04f      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026d4:	f000 f951 	bl	800297a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689a      	ldr	r2, [r3, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026e6:	609a      	str	r2, [r3, #8]
      break;
 80026e8:	e03c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f6:	461a      	mov	r2, r3
 80026f8:	f000 f8c8 	bl	800288c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2150      	movs	r1, #80	; 0x50
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f91f 	bl	8002946 <TIM_ITRx_SetConfig>
      break;
 8002708:	e02c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002716:	461a      	mov	r2, r3
 8002718:	f000 f8e6 	bl	80028e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2160      	movs	r1, #96	; 0x60
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f90f 	bl	8002946 <TIM_ITRx_SetConfig>
      break;
 8002728:	e01c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002736:	461a      	mov	r2, r3
 8002738:	f000 f8a8 	bl	800288c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2140      	movs	r1, #64	; 0x40
 8002742:	4618      	mov	r0, r3
 8002744:	f000 f8ff 	bl	8002946 <TIM_ITRx_SetConfig>
      break;
 8002748:	e00c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f000 f8f6 	bl	8002946 <TIM_ITRx_SetConfig>
      break;
 800275a:	e003      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
      break;
 8002760:	e000      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002774:	7bfb      	ldrb	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
	...

080027c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a29      	ldr	r2, [pc, #164]	; (8002880 <TIM_Base_SetConfig+0xb8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d00b      	beq.n	80027f8 <TIM_Base_SetConfig+0x30>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027e6:	d007      	beq.n	80027f8 <TIM_Base_SetConfig+0x30>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a26      	ldr	r2, [pc, #152]	; (8002884 <TIM_Base_SetConfig+0xbc>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d003      	beq.n	80027f8 <TIM_Base_SetConfig+0x30>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a25      	ldr	r2, [pc, #148]	; (8002888 <TIM_Base_SetConfig+0xc0>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d108      	bne.n	800280a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a1c      	ldr	r2, [pc, #112]	; (8002880 <TIM_Base_SetConfig+0xb8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d00b      	beq.n	800282a <TIM_Base_SetConfig+0x62>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002818:	d007      	beq.n	800282a <TIM_Base_SetConfig+0x62>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a19      	ldr	r2, [pc, #100]	; (8002884 <TIM_Base_SetConfig+0xbc>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d003      	beq.n	800282a <TIM_Base_SetConfig+0x62>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a18      	ldr	r2, [pc, #96]	; (8002888 <TIM_Base_SetConfig+0xc0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d108      	bne.n	800283c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4313      	orrs	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	4313      	orrs	r3, r2
 8002848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a07      	ldr	r2, [pc, #28]	; (8002880 <TIM_Base_SetConfig+0xb8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d103      	bne.n	8002870 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	615a      	str	r2, [r3, #20]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	40012c00 	.word	0x40012c00
 8002884:	40000400 	.word	0x40000400
 8002888:	40000800 	.word	0x40000800

0800288c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800288c:	b480      	push	{r7}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	f023 0201 	bic.w	r2, r3, #1
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	f023 030a 	bic.w	r3, r3, #10
 80028c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	621a      	str	r2, [r3, #32]
}
 80028de:	bf00      	nop
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b087      	sub	sp, #28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	f023 0210 	bic.w	r2, r3, #16
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002912:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	031b      	lsls	r3, r3, #12
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002924:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	621a      	str	r2, [r3, #32]
}
 800293c:	bf00      	nop
 800293e:	371c      	adds	r7, #28
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr

08002946 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002946:	b480      	push	{r7}
 8002948:	b085      	sub	sp, #20
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800295c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	4313      	orrs	r3, r2
 8002964:	f043 0307 	orr.w	r3, r3, #7
 8002968:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	609a      	str	r2, [r3, #8]
}
 8002970:	bf00      	nop
 8002972:	3714      	adds	r7, #20
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr

0800297a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800297a:	b480      	push	{r7}
 800297c:	b087      	sub	sp, #28
 800297e:	af00      	add	r7, sp, #0
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
 8002986:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002994:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	021a      	lsls	r2, r3, #8
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	431a      	orrs	r2, r3
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	609a      	str	r2, [r3, #8]
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d101      	bne.n	80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e046      	b.n	8002a5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2202      	movs	r2, #2
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a16      	ldr	r2, [pc, #88]	; (8002a68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d00e      	beq.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a1c:	d009      	beq.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d004      	beq.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a10      	ldr	r2, [pc, #64]	; (8002a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d10c      	bne.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68ba      	ldr	r2, [r7, #8]
 8002a4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40000400 	.word	0x40000400
 8002a70:	40000800 	.word	0x40000800

08002a74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b083      	sub	sp, #12
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e042      	b.n	8002b30 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d106      	bne.n	8002ac4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7fd fe70 	bl	80007a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2224      	movs	r2, #36	; 0x24
 8002ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ada:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f91d 	bl	8002d1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002af0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695a      	ldr	r2, [r3, #20]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68da      	ldr	r2, [r3, #12]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2220      	movs	r2, #32
 8002b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b08a      	sub	sp, #40	; 0x28
 8002b3c:	af02      	add	r7, sp, #8
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	603b      	str	r3, [r7, #0]
 8002b44:	4613      	mov	r3, r2
 8002b46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b20      	cmp	r3, #32
 8002b56:	d16d      	bne.n	8002c34 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d002      	beq.n	8002b64 <HAL_UART_Transmit+0x2c>
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e066      	b.n	8002c36 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2221      	movs	r2, #33	; 0x21
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b76:	f7fd ff4d 	bl	8000a14 <HAL_GetTick>
 8002b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	88fa      	ldrh	r2, [r7, #6]
 8002b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	88fa      	ldrh	r2, [r7, #6]
 8002b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b90:	d108      	bne.n	8002ba4 <HAL_UART_Transmit+0x6c>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d104      	bne.n	8002ba4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	61bb      	str	r3, [r7, #24]
 8002ba2:	e003      	b.n	8002bac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bac:	e02a      	b.n	8002c04 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2180      	movs	r1, #128	; 0x80
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f840 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e036      	b.n	8002c36 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10b      	bne.n	8002be6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	3302      	adds	r3, #2
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	e007      	b.n	8002bf6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	781a      	ldrb	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1cf      	bne.n	8002bae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2200      	movs	r2, #0
 8002c16:	2140      	movs	r1, #64	; 0x40
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f000 f810 	bl	8002c3e <UART_WaitOnFlagUntilTimeout>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e006      	b.n	8002c36 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e000      	b.n	8002c36 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
  }
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3720      	adds	r7, #32
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b090      	sub	sp, #64	; 0x40
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	603b      	str	r3, [r7, #0]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c4e:	e050      	b.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c56:	d04c      	beq.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <UART_WaitOnFlagUntilTimeout+0x30>
 8002c5e:	f7fd fed9 	bl	8000a14 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d241      	bcs.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	330c      	adds	r3, #12
 8002c74:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c78:	e853 3f00 	ldrex	r3, [r3]
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	330c      	adds	r3, #12
 8002c8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c8e:	637a      	str	r2, [r7, #52]	; 0x34
 8002c90:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c96:	e841 2300 	strex	r3, r2, [r1]
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1e5      	bne.n	8002c6e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	3314      	adds	r3, #20
 8002ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	e853 3f00 	ldrex	r3, [r3]
 8002cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	f023 0301 	bic.w	r3, r3, #1
 8002cb8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cc2:	623a      	str	r2, [r7, #32]
 8002cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc6:	69f9      	ldr	r1, [r7, #28]
 8002cc8:	6a3a      	ldr	r2, [r7, #32]
 8002cca:	e841 2300 	strex	r3, r2, [r1]
 8002cce:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e5      	bne.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e00f      	b.n	8002d12 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	bf0c      	ite	eq
 8002d02:	2301      	moveq	r3, #1
 8002d04:	2300      	movne	r3, #0
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	461a      	mov	r2, r3
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d09f      	beq.n	8002c50 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3740      	adds	r7, #64	; 0x40
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
	...

08002d1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002d56:	f023 030c 	bic.w	r3, r3, #12
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	430b      	orrs	r3, r1
 8002d62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699a      	ldr	r2, [r3, #24]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a2c      	ldr	r2, [pc, #176]	; (8002e30 <UART_SetConfig+0x114>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d103      	bne.n	8002d8c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d84:	f7ff f8ec 	bl	8001f60 <HAL_RCC_GetPCLK2Freq>
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	e002      	b.n	8002d92 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d8c:	f7ff f8d4 	bl	8001f38 <HAL_RCC_GetPCLK1Freq>
 8002d90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009a      	lsls	r2, r3, #2
 8002d9c:	441a      	add	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da8:	4a22      	ldr	r2, [pc, #136]	; (8002e34 <UART_SetConfig+0x118>)
 8002daa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	0119      	lsls	r1, r3, #4
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4613      	mov	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	009a      	lsls	r2, r3, #2
 8002dbc:	441a      	add	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	; (8002e34 <UART_SetConfig+0x118>)
 8002dca:	fba3 0302 	umull	r0, r3, r3, r2
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	2064      	movs	r0, #100	; 0x64
 8002dd2:	fb00 f303 	mul.w	r3, r0, r3
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	3332      	adds	r3, #50	; 0x32
 8002ddc:	4a15      	ldr	r2, [pc, #84]	; (8002e34 <UART_SetConfig+0x118>)
 8002dde:	fba2 2303 	umull	r2, r3, r2, r3
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002de8:	4419      	add	r1, r3
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	009a      	lsls	r2, r3, #2
 8002df4:	441a      	add	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e00:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <UART_SetConfig+0x118>)
 8002e02:	fba3 0302 	umull	r0, r3, r3, r2
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2064      	movs	r0, #100	; 0x64
 8002e0a:	fb00 f303 	mul.w	r3, r0, r3
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	3332      	adds	r3, #50	; 0x32
 8002e14:	4a07      	ldr	r2, [pc, #28]	; (8002e34 <UART_SetConfig+0x118>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	095b      	lsrs	r3, r3, #5
 8002e1c:	f003 020f 	and.w	r2, r3, #15
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	440a      	add	r2, r1
 8002e26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e28:	bf00      	nop
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40013800 	.word	0x40013800
 8002e34:	51eb851f 	.word	0x51eb851f

08002e38 <siprintf>:
 8002e38:	b40e      	push	{r1, r2, r3}
 8002e3a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e3e:	b500      	push	{lr}
 8002e40:	b09c      	sub	sp, #112	; 0x70
 8002e42:	ab1d      	add	r3, sp, #116	; 0x74
 8002e44:	9002      	str	r0, [sp, #8]
 8002e46:	9006      	str	r0, [sp, #24]
 8002e48:	9107      	str	r1, [sp, #28]
 8002e4a:	9104      	str	r1, [sp, #16]
 8002e4c:	4808      	ldr	r0, [pc, #32]	; (8002e70 <siprintf+0x38>)
 8002e4e:	4909      	ldr	r1, [pc, #36]	; (8002e74 <siprintf+0x3c>)
 8002e50:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e54:	9105      	str	r1, [sp, #20]
 8002e56:	6800      	ldr	r0, [r0, #0]
 8002e58:	a902      	add	r1, sp, #8
 8002e5a:	9301      	str	r3, [sp, #4]
 8002e5c:	f000 f98e 	bl	800317c <_svfiprintf_r>
 8002e60:	2200      	movs	r2, #0
 8002e62:	9b02      	ldr	r3, [sp, #8]
 8002e64:	701a      	strb	r2, [r3, #0]
 8002e66:	b01c      	add	sp, #112	; 0x70
 8002e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e6c:	b003      	add	sp, #12
 8002e6e:	4770      	bx	lr
 8002e70:	20000058 	.word	0x20000058
 8002e74:	ffff0208 	.word	0xffff0208

08002e78 <memset>:
 8002e78:	4603      	mov	r3, r0
 8002e7a:	4402      	add	r2, r0
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d100      	bne.n	8002e82 <memset+0xa>
 8002e80:	4770      	bx	lr
 8002e82:	f803 1b01 	strb.w	r1, [r3], #1
 8002e86:	e7f9      	b.n	8002e7c <memset+0x4>

08002e88 <__errno>:
 8002e88:	4b01      	ldr	r3, [pc, #4]	; (8002e90 <__errno+0x8>)
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20000058 	.word	0x20000058

08002e94 <__libc_init_array>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	2600      	movs	r6, #0
 8002e98:	4d0c      	ldr	r5, [pc, #48]	; (8002ecc <__libc_init_array+0x38>)
 8002e9a:	4c0d      	ldr	r4, [pc, #52]	; (8002ed0 <__libc_init_array+0x3c>)
 8002e9c:	1b64      	subs	r4, r4, r5
 8002e9e:	10a4      	asrs	r4, r4, #2
 8002ea0:	42a6      	cmp	r6, r4
 8002ea2:	d109      	bne.n	8002eb8 <__libc_init_array+0x24>
 8002ea4:	f000 fc7a 	bl	800379c <_init>
 8002ea8:	2600      	movs	r6, #0
 8002eaa:	4d0a      	ldr	r5, [pc, #40]	; (8002ed4 <__libc_init_array+0x40>)
 8002eac:	4c0a      	ldr	r4, [pc, #40]	; (8002ed8 <__libc_init_array+0x44>)
 8002eae:	1b64      	subs	r4, r4, r5
 8002eb0:	10a4      	asrs	r4, r4, #2
 8002eb2:	42a6      	cmp	r6, r4
 8002eb4:	d105      	bne.n	8002ec2 <__libc_init_array+0x2e>
 8002eb6:	bd70      	pop	{r4, r5, r6, pc}
 8002eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ebc:	4798      	blx	r3
 8002ebe:	3601      	adds	r6, #1
 8002ec0:	e7ee      	b.n	8002ea0 <__libc_init_array+0xc>
 8002ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ec6:	4798      	blx	r3
 8002ec8:	3601      	adds	r6, #1
 8002eca:	e7f2      	b.n	8002eb2 <__libc_init_array+0x1e>
 8002ecc:	08003830 	.word	0x08003830
 8002ed0:	08003830 	.word	0x08003830
 8002ed4:	08003830 	.word	0x08003830
 8002ed8:	08003834 	.word	0x08003834

08002edc <__retarget_lock_acquire_recursive>:
 8002edc:	4770      	bx	lr

08002ede <__retarget_lock_release_recursive>:
 8002ede:	4770      	bx	lr

08002ee0 <_free_r>:
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	4605      	mov	r5, r0
 8002ee4:	2900      	cmp	r1, #0
 8002ee6:	d040      	beq.n	8002f6a <_free_r+0x8a>
 8002ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eec:	1f0c      	subs	r4, r1, #4
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	bfb8      	it	lt
 8002ef2:	18e4      	addlt	r4, r4, r3
 8002ef4:	f000 f8dc 	bl	80030b0 <__malloc_lock>
 8002ef8:	4a1c      	ldr	r2, [pc, #112]	; (8002f6c <_free_r+0x8c>)
 8002efa:	6813      	ldr	r3, [r2, #0]
 8002efc:	b933      	cbnz	r3, 8002f0c <_free_r+0x2c>
 8002efe:	6063      	str	r3, [r4, #4]
 8002f00:	6014      	str	r4, [r2, #0]
 8002f02:	4628      	mov	r0, r5
 8002f04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f08:	f000 b8d8 	b.w	80030bc <__malloc_unlock>
 8002f0c:	42a3      	cmp	r3, r4
 8002f0e:	d908      	bls.n	8002f22 <_free_r+0x42>
 8002f10:	6820      	ldr	r0, [r4, #0]
 8002f12:	1821      	adds	r1, r4, r0
 8002f14:	428b      	cmp	r3, r1
 8002f16:	bf01      	itttt	eq
 8002f18:	6819      	ldreq	r1, [r3, #0]
 8002f1a:	685b      	ldreq	r3, [r3, #4]
 8002f1c:	1809      	addeq	r1, r1, r0
 8002f1e:	6021      	streq	r1, [r4, #0]
 8002f20:	e7ed      	b.n	8002efe <_free_r+0x1e>
 8002f22:	461a      	mov	r2, r3
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	b10b      	cbz	r3, 8002f2c <_free_r+0x4c>
 8002f28:	42a3      	cmp	r3, r4
 8002f2a:	d9fa      	bls.n	8002f22 <_free_r+0x42>
 8002f2c:	6811      	ldr	r1, [r2, #0]
 8002f2e:	1850      	adds	r0, r2, r1
 8002f30:	42a0      	cmp	r0, r4
 8002f32:	d10b      	bne.n	8002f4c <_free_r+0x6c>
 8002f34:	6820      	ldr	r0, [r4, #0]
 8002f36:	4401      	add	r1, r0
 8002f38:	1850      	adds	r0, r2, r1
 8002f3a:	4283      	cmp	r3, r0
 8002f3c:	6011      	str	r1, [r2, #0]
 8002f3e:	d1e0      	bne.n	8002f02 <_free_r+0x22>
 8002f40:	6818      	ldr	r0, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4408      	add	r0, r1
 8002f46:	6010      	str	r0, [r2, #0]
 8002f48:	6053      	str	r3, [r2, #4]
 8002f4a:	e7da      	b.n	8002f02 <_free_r+0x22>
 8002f4c:	d902      	bls.n	8002f54 <_free_r+0x74>
 8002f4e:	230c      	movs	r3, #12
 8002f50:	602b      	str	r3, [r5, #0]
 8002f52:	e7d6      	b.n	8002f02 <_free_r+0x22>
 8002f54:	6820      	ldr	r0, [r4, #0]
 8002f56:	1821      	adds	r1, r4, r0
 8002f58:	428b      	cmp	r3, r1
 8002f5a:	bf01      	itttt	eq
 8002f5c:	6819      	ldreq	r1, [r3, #0]
 8002f5e:	685b      	ldreq	r3, [r3, #4]
 8002f60:	1809      	addeq	r1, r1, r0
 8002f62:	6021      	streq	r1, [r4, #0]
 8002f64:	6063      	str	r3, [r4, #4]
 8002f66:	6054      	str	r4, [r2, #4]
 8002f68:	e7cb      	b.n	8002f02 <_free_r+0x22>
 8002f6a:	bd38      	pop	{r3, r4, r5, pc}
 8002f6c:	20000358 	.word	0x20000358

08002f70 <sbrk_aligned>:
 8002f70:	b570      	push	{r4, r5, r6, lr}
 8002f72:	4e0e      	ldr	r6, [pc, #56]	; (8002fac <sbrk_aligned+0x3c>)
 8002f74:	460c      	mov	r4, r1
 8002f76:	6831      	ldr	r1, [r6, #0]
 8002f78:	4605      	mov	r5, r0
 8002f7a:	b911      	cbnz	r1, 8002f82 <sbrk_aligned+0x12>
 8002f7c:	f000 fbaa 	bl	80036d4 <_sbrk_r>
 8002f80:	6030      	str	r0, [r6, #0]
 8002f82:	4621      	mov	r1, r4
 8002f84:	4628      	mov	r0, r5
 8002f86:	f000 fba5 	bl	80036d4 <_sbrk_r>
 8002f8a:	1c43      	adds	r3, r0, #1
 8002f8c:	d00a      	beq.n	8002fa4 <sbrk_aligned+0x34>
 8002f8e:	1cc4      	adds	r4, r0, #3
 8002f90:	f024 0403 	bic.w	r4, r4, #3
 8002f94:	42a0      	cmp	r0, r4
 8002f96:	d007      	beq.n	8002fa8 <sbrk_aligned+0x38>
 8002f98:	1a21      	subs	r1, r4, r0
 8002f9a:	4628      	mov	r0, r5
 8002f9c:	f000 fb9a 	bl	80036d4 <_sbrk_r>
 8002fa0:	3001      	adds	r0, #1
 8002fa2:	d101      	bne.n	8002fa8 <sbrk_aligned+0x38>
 8002fa4:	f04f 34ff 	mov.w	r4, #4294967295
 8002fa8:	4620      	mov	r0, r4
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	2000035c 	.word	0x2000035c

08002fb0 <_malloc_r>:
 8002fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fb4:	1ccd      	adds	r5, r1, #3
 8002fb6:	f025 0503 	bic.w	r5, r5, #3
 8002fba:	3508      	adds	r5, #8
 8002fbc:	2d0c      	cmp	r5, #12
 8002fbe:	bf38      	it	cc
 8002fc0:	250c      	movcc	r5, #12
 8002fc2:	2d00      	cmp	r5, #0
 8002fc4:	4607      	mov	r7, r0
 8002fc6:	db01      	blt.n	8002fcc <_malloc_r+0x1c>
 8002fc8:	42a9      	cmp	r1, r5
 8002fca:	d905      	bls.n	8002fd8 <_malloc_r+0x28>
 8002fcc:	230c      	movs	r3, #12
 8002fce:	2600      	movs	r6, #0
 8002fd0:	603b      	str	r3, [r7, #0]
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80030ac <_malloc_r+0xfc>
 8002fdc:	f000 f868 	bl	80030b0 <__malloc_lock>
 8002fe0:	f8d8 3000 	ldr.w	r3, [r8]
 8002fe4:	461c      	mov	r4, r3
 8002fe6:	bb5c      	cbnz	r4, 8003040 <_malloc_r+0x90>
 8002fe8:	4629      	mov	r1, r5
 8002fea:	4638      	mov	r0, r7
 8002fec:	f7ff ffc0 	bl	8002f70 <sbrk_aligned>
 8002ff0:	1c43      	adds	r3, r0, #1
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	d155      	bne.n	80030a2 <_malloc_r+0xf2>
 8002ff6:	f8d8 4000 	ldr.w	r4, [r8]
 8002ffa:	4626      	mov	r6, r4
 8002ffc:	2e00      	cmp	r6, #0
 8002ffe:	d145      	bne.n	800308c <_malloc_r+0xdc>
 8003000:	2c00      	cmp	r4, #0
 8003002:	d048      	beq.n	8003096 <_malloc_r+0xe6>
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	4631      	mov	r1, r6
 8003008:	4638      	mov	r0, r7
 800300a:	eb04 0903 	add.w	r9, r4, r3
 800300e:	f000 fb61 	bl	80036d4 <_sbrk_r>
 8003012:	4581      	cmp	r9, r0
 8003014:	d13f      	bne.n	8003096 <_malloc_r+0xe6>
 8003016:	6821      	ldr	r1, [r4, #0]
 8003018:	4638      	mov	r0, r7
 800301a:	1a6d      	subs	r5, r5, r1
 800301c:	4629      	mov	r1, r5
 800301e:	f7ff ffa7 	bl	8002f70 <sbrk_aligned>
 8003022:	3001      	adds	r0, #1
 8003024:	d037      	beq.n	8003096 <_malloc_r+0xe6>
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	442b      	add	r3, r5
 800302a:	6023      	str	r3, [r4, #0]
 800302c:	f8d8 3000 	ldr.w	r3, [r8]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d038      	beq.n	80030a6 <_malloc_r+0xf6>
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	42a2      	cmp	r2, r4
 8003038:	d12b      	bne.n	8003092 <_malloc_r+0xe2>
 800303a:	2200      	movs	r2, #0
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	e00f      	b.n	8003060 <_malloc_r+0xb0>
 8003040:	6822      	ldr	r2, [r4, #0]
 8003042:	1b52      	subs	r2, r2, r5
 8003044:	d41f      	bmi.n	8003086 <_malloc_r+0xd6>
 8003046:	2a0b      	cmp	r2, #11
 8003048:	d917      	bls.n	800307a <_malloc_r+0xca>
 800304a:	1961      	adds	r1, r4, r5
 800304c:	42a3      	cmp	r3, r4
 800304e:	6025      	str	r5, [r4, #0]
 8003050:	bf18      	it	ne
 8003052:	6059      	strne	r1, [r3, #4]
 8003054:	6863      	ldr	r3, [r4, #4]
 8003056:	bf08      	it	eq
 8003058:	f8c8 1000 	streq.w	r1, [r8]
 800305c:	5162      	str	r2, [r4, r5]
 800305e:	604b      	str	r3, [r1, #4]
 8003060:	4638      	mov	r0, r7
 8003062:	f104 060b 	add.w	r6, r4, #11
 8003066:	f000 f829 	bl	80030bc <__malloc_unlock>
 800306a:	f026 0607 	bic.w	r6, r6, #7
 800306e:	1d23      	adds	r3, r4, #4
 8003070:	1af2      	subs	r2, r6, r3
 8003072:	d0ae      	beq.n	8002fd2 <_malloc_r+0x22>
 8003074:	1b9b      	subs	r3, r3, r6
 8003076:	50a3      	str	r3, [r4, r2]
 8003078:	e7ab      	b.n	8002fd2 <_malloc_r+0x22>
 800307a:	42a3      	cmp	r3, r4
 800307c:	6862      	ldr	r2, [r4, #4]
 800307e:	d1dd      	bne.n	800303c <_malloc_r+0x8c>
 8003080:	f8c8 2000 	str.w	r2, [r8]
 8003084:	e7ec      	b.n	8003060 <_malloc_r+0xb0>
 8003086:	4623      	mov	r3, r4
 8003088:	6864      	ldr	r4, [r4, #4]
 800308a:	e7ac      	b.n	8002fe6 <_malloc_r+0x36>
 800308c:	4634      	mov	r4, r6
 800308e:	6876      	ldr	r6, [r6, #4]
 8003090:	e7b4      	b.n	8002ffc <_malloc_r+0x4c>
 8003092:	4613      	mov	r3, r2
 8003094:	e7cc      	b.n	8003030 <_malloc_r+0x80>
 8003096:	230c      	movs	r3, #12
 8003098:	4638      	mov	r0, r7
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	f000 f80e 	bl	80030bc <__malloc_unlock>
 80030a0:	e797      	b.n	8002fd2 <_malloc_r+0x22>
 80030a2:	6025      	str	r5, [r4, #0]
 80030a4:	e7dc      	b.n	8003060 <_malloc_r+0xb0>
 80030a6:	605b      	str	r3, [r3, #4]
 80030a8:	deff      	udf	#255	; 0xff
 80030aa:	bf00      	nop
 80030ac:	20000358 	.word	0x20000358

080030b0 <__malloc_lock>:
 80030b0:	4801      	ldr	r0, [pc, #4]	; (80030b8 <__malloc_lock+0x8>)
 80030b2:	f7ff bf13 	b.w	8002edc <__retarget_lock_acquire_recursive>
 80030b6:	bf00      	nop
 80030b8:	20000354 	.word	0x20000354

080030bc <__malloc_unlock>:
 80030bc:	4801      	ldr	r0, [pc, #4]	; (80030c4 <__malloc_unlock+0x8>)
 80030be:	f7ff bf0e 	b.w	8002ede <__retarget_lock_release_recursive>
 80030c2:	bf00      	nop
 80030c4:	20000354 	.word	0x20000354

080030c8 <__ssputs_r>:
 80030c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030cc:	461f      	mov	r7, r3
 80030ce:	688e      	ldr	r6, [r1, #8]
 80030d0:	4682      	mov	sl, r0
 80030d2:	42be      	cmp	r6, r7
 80030d4:	460c      	mov	r4, r1
 80030d6:	4690      	mov	r8, r2
 80030d8:	680b      	ldr	r3, [r1, #0]
 80030da:	d82c      	bhi.n	8003136 <__ssputs_r+0x6e>
 80030dc:	898a      	ldrh	r2, [r1, #12]
 80030de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80030e2:	d026      	beq.n	8003132 <__ssputs_r+0x6a>
 80030e4:	6965      	ldr	r5, [r4, #20]
 80030e6:	6909      	ldr	r1, [r1, #16]
 80030e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030ec:	eba3 0901 	sub.w	r9, r3, r1
 80030f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030f4:	1c7b      	adds	r3, r7, #1
 80030f6:	444b      	add	r3, r9
 80030f8:	106d      	asrs	r5, r5, #1
 80030fa:	429d      	cmp	r5, r3
 80030fc:	bf38      	it	cc
 80030fe:	461d      	movcc	r5, r3
 8003100:	0553      	lsls	r3, r2, #21
 8003102:	d527      	bpl.n	8003154 <__ssputs_r+0x8c>
 8003104:	4629      	mov	r1, r5
 8003106:	f7ff ff53 	bl	8002fb0 <_malloc_r>
 800310a:	4606      	mov	r6, r0
 800310c:	b360      	cbz	r0, 8003168 <__ssputs_r+0xa0>
 800310e:	464a      	mov	r2, r9
 8003110:	6921      	ldr	r1, [r4, #16]
 8003112:	f000 fafd 	bl	8003710 <memcpy>
 8003116:	89a3      	ldrh	r3, [r4, #12]
 8003118:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800311c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003120:	81a3      	strh	r3, [r4, #12]
 8003122:	6126      	str	r6, [r4, #16]
 8003124:	444e      	add	r6, r9
 8003126:	6026      	str	r6, [r4, #0]
 8003128:	463e      	mov	r6, r7
 800312a:	6165      	str	r5, [r4, #20]
 800312c:	eba5 0509 	sub.w	r5, r5, r9
 8003130:	60a5      	str	r5, [r4, #8]
 8003132:	42be      	cmp	r6, r7
 8003134:	d900      	bls.n	8003138 <__ssputs_r+0x70>
 8003136:	463e      	mov	r6, r7
 8003138:	4632      	mov	r2, r6
 800313a:	4641      	mov	r1, r8
 800313c:	6820      	ldr	r0, [r4, #0]
 800313e:	f000 faaf 	bl	80036a0 <memmove>
 8003142:	2000      	movs	r0, #0
 8003144:	68a3      	ldr	r3, [r4, #8]
 8003146:	1b9b      	subs	r3, r3, r6
 8003148:	60a3      	str	r3, [r4, #8]
 800314a:	6823      	ldr	r3, [r4, #0]
 800314c:	4433      	add	r3, r6
 800314e:	6023      	str	r3, [r4, #0]
 8003150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003154:	462a      	mov	r2, r5
 8003156:	f000 fae9 	bl	800372c <_realloc_r>
 800315a:	4606      	mov	r6, r0
 800315c:	2800      	cmp	r0, #0
 800315e:	d1e0      	bne.n	8003122 <__ssputs_r+0x5a>
 8003160:	4650      	mov	r0, sl
 8003162:	6921      	ldr	r1, [r4, #16]
 8003164:	f7ff febc 	bl	8002ee0 <_free_r>
 8003168:	230c      	movs	r3, #12
 800316a:	f8ca 3000 	str.w	r3, [sl]
 800316e:	89a3      	ldrh	r3, [r4, #12]
 8003170:	f04f 30ff 	mov.w	r0, #4294967295
 8003174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003178:	81a3      	strh	r3, [r4, #12]
 800317a:	e7e9      	b.n	8003150 <__ssputs_r+0x88>

0800317c <_svfiprintf_r>:
 800317c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003180:	4698      	mov	r8, r3
 8003182:	898b      	ldrh	r3, [r1, #12]
 8003184:	4607      	mov	r7, r0
 8003186:	061b      	lsls	r3, r3, #24
 8003188:	460d      	mov	r5, r1
 800318a:	4614      	mov	r4, r2
 800318c:	b09d      	sub	sp, #116	; 0x74
 800318e:	d50e      	bpl.n	80031ae <_svfiprintf_r+0x32>
 8003190:	690b      	ldr	r3, [r1, #16]
 8003192:	b963      	cbnz	r3, 80031ae <_svfiprintf_r+0x32>
 8003194:	2140      	movs	r1, #64	; 0x40
 8003196:	f7ff ff0b 	bl	8002fb0 <_malloc_r>
 800319a:	6028      	str	r0, [r5, #0]
 800319c:	6128      	str	r0, [r5, #16]
 800319e:	b920      	cbnz	r0, 80031aa <_svfiprintf_r+0x2e>
 80031a0:	230c      	movs	r3, #12
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	f04f 30ff 	mov.w	r0, #4294967295
 80031a8:	e0d0      	b.n	800334c <_svfiprintf_r+0x1d0>
 80031aa:	2340      	movs	r3, #64	; 0x40
 80031ac:	616b      	str	r3, [r5, #20]
 80031ae:	2300      	movs	r3, #0
 80031b0:	9309      	str	r3, [sp, #36]	; 0x24
 80031b2:	2320      	movs	r3, #32
 80031b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80031b8:	2330      	movs	r3, #48	; 0x30
 80031ba:	f04f 0901 	mov.w	r9, #1
 80031be:	f8cd 800c 	str.w	r8, [sp, #12]
 80031c2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8003364 <_svfiprintf_r+0x1e8>
 80031c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031ca:	4623      	mov	r3, r4
 80031cc:	469a      	mov	sl, r3
 80031ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031d2:	b10a      	cbz	r2, 80031d8 <_svfiprintf_r+0x5c>
 80031d4:	2a25      	cmp	r2, #37	; 0x25
 80031d6:	d1f9      	bne.n	80031cc <_svfiprintf_r+0x50>
 80031d8:	ebba 0b04 	subs.w	fp, sl, r4
 80031dc:	d00b      	beq.n	80031f6 <_svfiprintf_r+0x7a>
 80031de:	465b      	mov	r3, fp
 80031e0:	4622      	mov	r2, r4
 80031e2:	4629      	mov	r1, r5
 80031e4:	4638      	mov	r0, r7
 80031e6:	f7ff ff6f 	bl	80030c8 <__ssputs_r>
 80031ea:	3001      	adds	r0, #1
 80031ec:	f000 80a9 	beq.w	8003342 <_svfiprintf_r+0x1c6>
 80031f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031f2:	445a      	add	r2, fp
 80031f4:	9209      	str	r2, [sp, #36]	; 0x24
 80031f6:	f89a 3000 	ldrb.w	r3, [sl]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 80a1 	beq.w	8003342 <_svfiprintf_r+0x1c6>
 8003200:	2300      	movs	r3, #0
 8003202:	f04f 32ff 	mov.w	r2, #4294967295
 8003206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800320a:	f10a 0a01 	add.w	sl, sl, #1
 800320e:	9304      	str	r3, [sp, #16]
 8003210:	9307      	str	r3, [sp, #28]
 8003212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003216:	931a      	str	r3, [sp, #104]	; 0x68
 8003218:	4654      	mov	r4, sl
 800321a:	2205      	movs	r2, #5
 800321c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003220:	4850      	ldr	r0, [pc, #320]	; (8003364 <_svfiprintf_r+0x1e8>)
 8003222:	f000 fa67 	bl	80036f4 <memchr>
 8003226:	9a04      	ldr	r2, [sp, #16]
 8003228:	b9d8      	cbnz	r0, 8003262 <_svfiprintf_r+0xe6>
 800322a:	06d0      	lsls	r0, r2, #27
 800322c:	bf44      	itt	mi
 800322e:	2320      	movmi	r3, #32
 8003230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003234:	0711      	lsls	r1, r2, #28
 8003236:	bf44      	itt	mi
 8003238:	232b      	movmi	r3, #43	; 0x2b
 800323a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800323e:	f89a 3000 	ldrb.w	r3, [sl]
 8003242:	2b2a      	cmp	r3, #42	; 0x2a
 8003244:	d015      	beq.n	8003272 <_svfiprintf_r+0xf6>
 8003246:	4654      	mov	r4, sl
 8003248:	2000      	movs	r0, #0
 800324a:	f04f 0c0a 	mov.w	ip, #10
 800324e:	9a07      	ldr	r2, [sp, #28]
 8003250:	4621      	mov	r1, r4
 8003252:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003256:	3b30      	subs	r3, #48	; 0x30
 8003258:	2b09      	cmp	r3, #9
 800325a:	d94d      	bls.n	80032f8 <_svfiprintf_r+0x17c>
 800325c:	b1b0      	cbz	r0, 800328c <_svfiprintf_r+0x110>
 800325e:	9207      	str	r2, [sp, #28]
 8003260:	e014      	b.n	800328c <_svfiprintf_r+0x110>
 8003262:	eba0 0308 	sub.w	r3, r0, r8
 8003266:	fa09 f303 	lsl.w	r3, r9, r3
 800326a:	4313      	orrs	r3, r2
 800326c:	46a2      	mov	sl, r4
 800326e:	9304      	str	r3, [sp, #16]
 8003270:	e7d2      	b.n	8003218 <_svfiprintf_r+0x9c>
 8003272:	9b03      	ldr	r3, [sp, #12]
 8003274:	1d19      	adds	r1, r3, #4
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	9103      	str	r1, [sp, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	bfbb      	ittet	lt
 800327e:	425b      	neglt	r3, r3
 8003280:	f042 0202 	orrlt.w	r2, r2, #2
 8003284:	9307      	strge	r3, [sp, #28]
 8003286:	9307      	strlt	r3, [sp, #28]
 8003288:	bfb8      	it	lt
 800328a:	9204      	strlt	r2, [sp, #16]
 800328c:	7823      	ldrb	r3, [r4, #0]
 800328e:	2b2e      	cmp	r3, #46	; 0x2e
 8003290:	d10c      	bne.n	80032ac <_svfiprintf_r+0x130>
 8003292:	7863      	ldrb	r3, [r4, #1]
 8003294:	2b2a      	cmp	r3, #42	; 0x2a
 8003296:	d134      	bne.n	8003302 <_svfiprintf_r+0x186>
 8003298:	9b03      	ldr	r3, [sp, #12]
 800329a:	3402      	adds	r4, #2
 800329c:	1d1a      	adds	r2, r3, #4
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	9203      	str	r2, [sp, #12]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	bfb8      	it	lt
 80032a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80032aa:	9305      	str	r3, [sp, #20]
 80032ac:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003368 <_svfiprintf_r+0x1ec>
 80032b0:	2203      	movs	r2, #3
 80032b2:	4650      	mov	r0, sl
 80032b4:	7821      	ldrb	r1, [r4, #0]
 80032b6:	f000 fa1d 	bl	80036f4 <memchr>
 80032ba:	b138      	cbz	r0, 80032cc <_svfiprintf_r+0x150>
 80032bc:	2240      	movs	r2, #64	; 0x40
 80032be:	9b04      	ldr	r3, [sp, #16]
 80032c0:	eba0 000a 	sub.w	r0, r0, sl
 80032c4:	4082      	lsls	r2, r0
 80032c6:	4313      	orrs	r3, r2
 80032c8:	3401      	adds	r4, #1
 80032ca:	9304      	str	r3, [sp, #16]
 80032cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032d0:	2206      	movs	r2, #6
 80032d2:	4826      	ldr	r0, [pc, #152]	; (800336c <_svfiprintf_r+0x1f0>)
 80032d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032d8:	f000 fa0c 	bl	80036f4 <memchr>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d038      	beq.n	8003352 <_svfiprintf_r+0x1d6>
 80032e0:	4b23      	ldr	r3, [pc, #140]	; (8003370 <_svfiprintf_r+0x1f4>)
 80032e2:	bb1b      	cbnz	r3, 800332c <_svfiprintf_r+0x1b0>
 80032e4:	9b03      	ldr	r3, [sp, #12]
 80032e6:	3307      	adds	r3, #7
 80032e8:	f023 0307 	bic.w	r3, r3, #7
 80032ec:	3308      	adds	r3, #8
 80032ee:	9303      	str	r3, [sp, #12]
 80032f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032f2:	4433      	add	r3, r6
 80032f4:	9309      	str	r3, [sp, #36]	; 0x24
 80032f6:	e768      	b.n	80031ca <_svfiprintf_r+0x4e>
 80032f8:	460c      	mov	r4, r1
 80032fa:	2001      	movs	r0, #1
 80032fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003300:	e7a6      	b.n	8003250 <_svfiprintf_r+0xd4>
 8003302:	2300      	movs	r3, #0
 8003304:	f04f 0c0a 	mov.w	ip, #10
 8003308:	4619      	mov	r1, r3
 800330a:	3401      	adds	r4, #1
 800330c:	9305      	str	r3, [sp, #20]
 800330e:	4620      	mov	r0, r4
 8003310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003314:	3a30      	subs	r2, #48	; 0x30
 8003316:	2a09      	cmp	r2, #9
 8003318:	d903      	bls.n	8003322 <_svfiprintf_r+0x1a6>
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0c6      	beq.n	80032ac <_svfiprintf_r+0x130>
 800331e:	9105      	str	r1, [sp, #20]
 8003320:	e7c4      	b.n	80032ac <_svfiprintf_r+0x130>
 8003322:	4604      	mov	r4, r0
 8003324:	2301      	movs	r3, #1
 8003326:	fb0c 2101 	mla	r1, ip, r1, r2
 800332a:	e7f0      	b.n	800330e <_svfiprintf_r+0x192>
 800332c:	ab03      	add	r3, sp, #12
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	462a      	mov	r2, r5
 8003332:	4638      	mov	r0, r7
 8003334:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <_svfiprintf_r+0x1f8>)
 8003336:	a904      	add	r1, sp, #16
 8003338:	f3af 8000 	nop.w
 800333c:	1c42      	adds	r2, r0, #1
 800333e:	4606      	mov	r6, r0
 8003340:	d1d6      	bne.n	80032f0 <_svfiprintf_r+0x174>
 8003342:	89ab      	ldrh	r3, [r5, #12]
 8003344:	065b      	lsls	r3, r3, #25
 8003346:	f53f af2d 	bmi.w	80031a4 <_svfiprintf_r+0x28>
 800334a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800334c:	b01d      	add	sp, #116	; 0x74
 800334e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003352:	ab03      	add	r3, sp, #12
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	462a      	mov	r2, r5
 8003358:	4638      	mov	r0, r7
 800335a:	4b06      	ldr	r3, [pc, #24]	; (8003374 <_svfiprintf_r+0x1f8>)
 800335c:	a904      	add	r1, sp, #16
 800335e:	f000 f87d 	bl	800345c <_printf_i>
 8003362:	e7eb      	b.n	800333c <_svfiprintf_r+0x1c0>
 8003364:	080037fa 	.word	0x080037fa
 8003368:	08003800 	.word	0x08003800
 800336c:	08003804 	.word	0x08003804
 8003370:	00000000 	.word	0x00000000
 8003374:	080030c9 	.word	0x080030c9

08003378 <_printf_common>:
 8003378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800337c:	4616      	mov	r6, r2
 800337e:	4699      	mov	r9, r3
 8003380:	688a      	ldr	r2, [r1, #8]
 8003382:	690b      	ldr	r3, [r1, #16]
 8003384:	4607      	mov	r7, r0
 8003386:	4293      	cmp	r3, r2
 8003388:	bfb8      	it	lt
 800338a:	4613      	movlt	r3, r2
 800338c:	6033      	str	r3, [r6, #0]
 800338e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003392:	460c      	mov	r4, r1
 8003394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003398:	b10a      	cbz	r2, 800339e <_printf_common+0x26>
 800339a:	3301      	adds	r3, #1
 800339c:	6033      	str	r3, [r6, #0]
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	0699      	lsls	r1, r3, #26
 80033a2:	bf42      	ittt	mi
 80033a4:	6833      	ldrmi	r3, [r6, #0]
 80033a6:	3302      	addmi	r3, #2
 80033a8:	6033      	strmi	r3, [r6, #0]
 80033aa:	6825      	ldr	r5, [r4, #0]
 80033ac:	f015 0506 	ands.w	r5, r5, #6
 80033b0:	d106      	bne.n	80033c0 <_printf_common+0x48>
 80033b2:	f104 0a19 	add.w	sl, r4, #25
 80033b6:	68e3      	ldr	r3, [r4, #12]
 80033b8:	6832      	ldr	r2, [r6, #0]
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	42ab      	cmp	r3, r5
 80033be:	dc2b      	bgt.n	8003418 <_printf_common+0xa0>
 80033c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033c4:	1e13      	subs	r3, r2, #0
 80033c6:	6822      	ldr	r2, [r4, #0]
 80033c8:	bf18      	it	ne
 80033ca:	2301      	movne	r3, #1
 80033cc:	0692      	lsls	r2, r2, #26
 80033ce:	d430      	bmi.n	8003432 <_printf_common+0xba>
 80033d0:	4649      	mov	r1, r9
 80033d2:	4638      	mov	r0, r7
 80033d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033d8:	47c0      	blx	r8
 80033da:	3001      	adds	r0, #1
 80033dc:	d023      	beq.n	8003426 <_printf_common+0xae>
 80033de:	6823      	ldr	r3, [r4, #0]
 80033e0:	6922      	ldr	r2, [r4, #16]
 80033e2:	f003 0306 	and.w	r3, r3, #6
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	bf14      	ite	ne
 80033ea:	2500      	movne	r5, #0
 80033ec:	6833      	ldreq	r3, [r6, #0]
 80033ee:	f04f 0600 	mov.w	r6, #0
 80033f2:	bf08      	it	eq
 80033f4:	68e5      	ldreq	r5, [r4, #12]
 80033f6:	f104 041a 	add.w	r4, r4, #26
 80033fa:	bf08      	it	eq
 80033fc:	1aed      	subeq	r5, r5, r3
 80033fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003402:	bf08      	it	eq
 8003404:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003408:	4293      	cmp	r3, r2
 800340a:	bfc4      	itt	gt
 800340c:	1a9b      	subgt	r3, r3, r2
 800340e:	18ed      	addgt	r5, r5, r3
 8003410:	42b5      	cmp	r5, r6
 8003412:	d11a      	bne.n	800344a <_printf_common+0xd2>
 8003414:	2000      	movs	r0, #0
 8003416:	e008      	b.n	800342a <_printf_common+0xb2>
 8003418:	2301      	movs	r3, #1
 800341a:	4652      	mov	r2, sl
 800341c:	4649      	mov	r1, r9
 800341e:	4638      	mov	r0, r7
 8003420:	47c0      	blx	r8
 8003422:	3001      	adds	r0, #1
 8003424:	d103      	bne.n	800342e <_printf_common+0xb6>
 8003426:	f04f 30ff 	mov.w	r0, #4294967295
 800342a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800342e:	3501      	adds	r5, #1
 8003430:	e7c1      	b.n	80033b6 <_printf_common+0x3e>
 8003432:	2030      	movs	r0, #48	; 0x30
 8003434:	18e1      	adds	r1, r4, r3
 8003436:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003440:	4422      	add	r2, r4
 8003442:	3302      	adds	r3, #2
 8003444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003448:	e7c2      	b.n	80033d0 <_printf_common+0x58>
 800344a:	2301      	movs	r3, #1
 800344c:	4622      	mov	r2, r4
 800344e:	4649      	mov	r1, r9
 8003450:	4638      	mov	r0, r7
 8003452:	47c0      	blx	r8
 8003454:	3001      	adds	r0, #1
 8003456:	d0e6      	beq.n	8003426 <_printf_common+0xae>
 8003458:	3601      	adds	r6, #1
 800345a:	e7d9      	b.n	8003410 <_printf_common+0x98>

0800345c <_printf_i>:
 800345c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003460:	7e0f      	ldrb	r7, [r1, #24]
 8003462:	4691      	mov	r9, r2
 8003464:	2f78      	cmp	r7, #120	; 0x78
 8003466:	4680      	mov	r8, r0
 8003468:	460c      	mov	r4, r1
 800346a:	469a      	mov	sl, r3
 800346c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800346e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003472:	d807      	bhi.n	8003484 <_printf_i+0x28>
 8003474:	2f62      	cmp	r7, #98	; 0x62
 8003476:	d80a      	bhi.n	800348e <_printf_i+0x32>
 8003478:	2f00      	cmp	r7, #0
 800347a:	f000 80d5 	beq.w	8003628 <_printf_i+0x1cc>
 800347e:	2f58      	cmp	r7, #88	; 0x58
 8003480:	f000 80c1 	beq.w	8003606 <_printf_i+0x1aa>
 8003484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003488:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800348c:	e03a      	b.n	8003504 <_printf_i+0xa8>
 800348e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003492:	2b15      	cmp	r3, #21
 8003494:	d8f6      	bhi.n	8003484 <_printf_i+0x28>
 8003496:	a101      	add	r1, pc, #4	; (adr r1, 800349c <_printf_i+0x40>)
 8003498:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800349c:	080034f5 	.word	0x080034f5
 80034a0:	08003509 	.word	0x08003509
 80034a4:	08003485 	.word	0x08003485
 80034a8:	08003485 	.word	0x08003485
 80034ac:	08003485 	.word	0x08003485
 80034b0:	08003485 	.word	0x08003485
 80034b4:	08003509 	.word	0x08003509
 80034b8:	08003485 	.word	0x08003485
 80034bc:	08003485 	.word	0x08003485
 80034c0:	08003485 	.word	0x08003485
 80034c4:	08003485 	.word	0x08003485
 80034c8:	0800360f 	.word	0x0800360f
 80034cc:	08003535 	.word	0x08003535
 80034d0:	080035c9 	.word	0x080035c9
 80034d4:	08003485 	.word	0x08003485
 80034d8:	08003485 	.word	0x08003485
 80034dc:	08003631 	.word	0x08003631
 80034e0:	08003485 	.word	0x08003485
 80034e4:	08003535 	.word	0x08003535
 80034e8:	08003485 	.word	0x08003485
 80034ec:	08003485 	.word	0x08003485
 80034f0:	080035d1 	.word	0x080035d1
 80034f4:	682b      	ldr	r3, [r5, #0]
 80034f6:	1d1a      	adds	r2, r3, #4
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	602a      	str	r2, [r5, #0]
 80034fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003500:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003504:	2301      	movs	r3, #1
 8003506:	e0a0      	b.n	800364a <_printf_i+0x1ee>
 8003508:	6820      	ldr	r0, [r4, #0]
 800350a:	682b      	ldr	r3, [r5, #0]
 800350c:	0607      	lsls	r7, r0, #24
 800350e:	f103 0104 	add.w	r1, r3, #4
 8003512:	6029      	str	r1, [r5, #0]
 8003514:	d501      	bpl.n	800351a <_printf_i+0xbe>
 8003516:	681e      	ldr	r6, [r3, #0]
 8003518:	e003      	b.n	8003522 <_printf_i+0xc6>
 800351a:	0646      	lsls	r6, r0, #25
 800351c:	d5fb      	bpl.n	8003516 <_printf_i+0xba>
 800351e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003522:	2e00      	cmp	r6, #0
 8003524:	da03      	bge.n	800352e <_printf_i+0xd2>
 8003526:	232d      	movs	r3, #45	; 0x2d
 8003528:	4276      	negs	r6, r6
 800352a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800352e:	230a      	movs	r3, #10
 8003530:	4859      	ldr	r0, [pc, #356]	; (8003698 <_printf_i+0x23c>)
 8003532:	e012      	b.n	800355a <_printf_i+0xfe>
 8003534:	682b      	ldr	r3, [r5, #0]
 8003536:	6820      	ldr	r0, [r4, #0]
 8003538:	1d19      	adds	r1, r3, #4
 800353a:	6029      	str	r1, [r5, #0]
 800353c:	0605      	lsls	r5, r0, #24
 800353e:	d501      	bpl.n	8003544 <_printf_i+0xe8>
 8003540:	681e      	ldr	r6, [r3, #0]
 8003542:	e002      	b.n	800354a <_printf_i+0xee>
 8003544:	0641      	lsls	r1, r0, #25
 8003546:	d5fb      	bpl.n	8003540 <_printf_i+0xe4>
 8003548:	881e      	ldrh	r6, [r3, #0]
 800354a:	2f6f      	cmp	r7, #111	; 0x6f
 800354c:	bf0c      	ite	eq
 800354e:	2308      	moveq	r3, #8
 8003550:	230a      	movne	r3, #10
 8003552:	4851      	ldr	r0, [pc, #324]	; (8003698 <_printf_i+0x23c>)
 8003554:	2100      	movs	r1, #0
 8003556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800355a:	6865      	ldr	r5, [r4, #4]
 800355c:	2d00      	cmp	r5, #0
 800355e:	bfa8      	it	ge
 8003560:	6821      	ldrge	r1, [r4, #0]
 8003562:	60a5      	str	r5, [r4, #8]
 8003564:	bfa4      	itt	ge
 8003566:	f021 0104 	bicge.w	r1, r1, #4
 800356a:	6021      	strge	r1, [r4, #0]
 800356c:	b90e      	cbnz	r6, 8003572 <_printf_i+0x116>
 800356e:	2d00      	cmp	r5, #0
 8003570:	d04b      	beq.n	800360a <_printf_i+0x1ae>
 8003572:	4615      	mov	r5, r2
 8003574:	fbb6 f1f3 	udiv	r1, r6, r3
 8003578:	fb03 6711 	mls	r7, r3, r1, r6
 800357c:	5dc7      	ldrb	r7, [r0, r7]
 800357e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003582:	4637      	mov	r7, r6
 8003584:	42bb      	cmp	r3, r7
 8003586:	460e      	mov	r6, r1
 8003588:	d9f4      	bls.n	8003574 <_printf_i+0x118>
 800358a:	2b08      	cmp	r3, #8
 800358c:	d10b      	bne.n	80035a6 <_printf_i+0x14a>
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	07de      	lsls	r6, r3, #31
 8003592:	d508      	bpl.n	80035a6 <_printf_i+0x14a>
 8003594:	6923      	ldr	r3, [r4, #16]
 8003596:	6861      	ldr	r1, [r4, #4]
 8003598:	4299      	cmp	r1, r3
 800359a:	bfde      	ittt	le
 800359c:	2330      	movle	r3, #48	; 0x30
 800359e:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80035a6:	1b52      	subs	r2, r2, r5
 80035a8:	6122      	str	r2, [r4, #16]
 80035aa:	464b      	mov	r3, r9
 80035ac:	4621      	mov	r1, r4
 80035ae:	4640      	mov	r0, r8
 80035b0:	f8cd a000 	str.w	sl, [sp]
 80035b4:	aa03      	add	r2, sp, #12
 80035b6:	f7ff fedf 	bl	8003378 <_printf_common>
 80035ba:	3001      	adds	r0, #1
 80035bc:	d14a      	bne.n	8003654 <_printf_i+0x1f8>
 80035be:	f04f 30ff 	mov.w	r0, #4294967295
 80035c2:	b004      	add	sp, #16
 80035c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	f043 0320 	orr.w	r3, r3, #32
 80035ce:	6023      	str	r3, [r4, #0]
 80035d0:	2778      	movs	r7, #120	; 0x78
 80035d2:	4832      	ldr	r0, [pc, #200]	; (800369c <_printf_i+0x240>)
 80035d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	6829      	ldr	r1, [r5, #0]
 80035dc:	061f      	lsls	r7, r3, #24
 80035de:	f851 6b04 	ldr.w	r6, [r1], #4
 80035e2:	d402      	bmi.n	80035ea <_printf_i+0x18e>
 80035e4:	065f      	lsls	r7, r3, #25
 80035e6:	bf48      	it	mi
 80035e8:	b2b6      	uxthmi	r6, r6
 80035ea:	07df      	lsls	r7, r3, #31
 80035ec:	bf48      	it	mi
 80035ee:	f043 0320 	orrmi.w	r3, r3, #32
 80035f2:	6029      	str	r1, [r5, #0]
 80035f4:	bf48      	it	mi
 80035f6:	6023      	strmi	r3, [r4, #0]
 80035f8:	b91e      	cbnz	r6, 8003602 <_printf_i+0x1a6>
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	f023 0320 	bic.w	r3, r3, #32
 8003600:	6023      	str	r3, [r4, #0]
 8003602:	2310      	movs	r3, #16
 8003604:	e7a6      	b.n	8003554 <_printf_i+0xf8>
 8003606:	4824      	ldr	r0, [pc, #144]	; (8003698 <_printf_i+0x23c>)
 8003608:	e7e4      	b.n	80035d4 <_printf_i+0x178>
 800360a:	4615      	mov	r5, r2
 800360c:	e7bd      	b.n	800358a <_printf_i+0x12e>
 800360e:	682b      	ldr	r3, [r5, #0]
 8003610:	6826      	ldr	r6, [r4, #0]
 8003612:	1d18      	adds	r0, r3, #4
 8003614:	6961      	ldr	r1, [r4, #20]
 8003616:	6028      	str	r0, [r5, #0]
 8003618:	0635      	lsls	r5, r6, #24
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	d501      	bpl.n	8003622 <_printf_i+0x1c6>
 800361e:	6019      	str	r1, [r3, #0]
 8003620:	e002      	b.n	8003628 <_printf_i+0x1cc>
 8003622:	0670      	lsls	r0, r6, #25
 8003624:	d5fb      	bpl.n	800361e <_printf_i+0x1c2>
 8003626:	8019      	strh	r1, [r3, #0]
 8003628:	2300      	movs	r3, #0
 800362a:	4615      	mov	r5, r2
 800362c:	6123      	str	r3, [r4, #16]
 800362e:	e7bc      	b.n	80035aa <_printf_i+0x14e>
 8003630:	682b      	ldr	r3, [r5, #0]
 8003632:	2100      	movs	r1, #0
 8003634:	1d1a      	adds	r2, r3, #4
 8003636:	602a      	str	r2, [r5, #0]
 8003638:	681d      	ldr	r5, [r3, #0]
 800363a:	6862      	ldr	r2, [r4, #4]
 800363c:	4628      	mov	r0, r5
 800363e:	f000 f859 	bl	80036f4 <memchr>
 8003642:	b108      	cbz	r0, 8003648 <_printf_i+0x1ec>
 8003644:	1b40      	subs	r0, r0, r5
 8003646:	6060      	str	r0, [r4, #4]
 8003648:	6863      	ldr	r3, [r4, #4]
 800364a:	6123      	str	r3, [r4, #16]
 800364c:	2300      	movs	r3, #0
 800364e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003652:	e7aa      	b.n	80035aa <_printf_i+0x14e>
 8003654:	462a      	mov	r2, r5
 8003656:	4649      	mov	r1, r9
 8003658:	4640      	mov	r0, r8
 800365a:	6923      	ldr	r3, [r4, #16]
 800365c:	47d0      	blx	sl
 800365e:	3001      	adds	r0, #1
 8003660:	d0ad      	beq.n	80035be <_printf_i+0x162>
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	079b      	lsls	r3, r3, #30
 8003666:	d413      	bmi.n	8003690 <_printf_i+0x234>
 8003668:	68e0      	ldr	r0, [r4, #12]
 800366a:	9b03      	ldr	r3, [sp, #12]
 800366c:	4298      	cmp	r0, r3
 800366e:	bfb8      	it	lt
 8003670:	4618      	movlt	r0, r3
 8003672:	e7a6      	b.n	80035c2 <_printf_i+0x166>
 8003674:	2301      	movs	r3, #1
 8003676:	4632      	mov	r2, r6
 8003678:	4649      	mov	r1, r9
 800367a:	4640      	mov	r0, r8
 800367c:	47d0      	blx	sl
 800367e:	3001      	adds	r0, #1
 8003680:	d09d      	beq.n	80035be <_printf_i+0x162>
 8003682:	3501      	adds	r5, #1
 8003684:	68e3      	ldr	r3, [r4, #12]
 8003686:	9903      	ldr	r1, [sp, #12]
 8003688:	1a5b      	subs	r3, r3, r1
 800368a:	42ab      	cmp	r3, r5
 800368c:	dcf2      	bgt.n	8003674 <_printf_i+0x218>
 800368e:	e7eb      	b.n	8003668 <_printf_i+0x20c>
 8003690:	2500      	movs	r5, #0
 8003692:	f104 0619 	add.w	r6, r4, #25
 8003696:	e7f5      	b.n	8003684 <_printf_i+0x228>
 8003698:	0800380b 	.word	0x0800380b
 800369c:	0800381c 	.word	0x0800381c

080036a0 <memmove>:
 80036a0:	4288      	cmp	r0, r1
 80036a2:	b510      	push	{r4, lr}
 80036a4:	eb01 0402 	add.w	r4, r1, r2
 80036a8:	d902      	bls.n	80036b0 <memmove+0x10>
 80036aa:	4284      	cmp	r4, r0
 80036ac:	4623      	mov	r3, r4
 80036ae:	d807      	bhi.n	80036c0 <memmove+0x20>
 80036b0:	1e43      	subs	r3, r0, #1
 80036b2:	42a1      	cmp	r1, r4
 80036b4:	d008      	beq.n	80036c8 <memmove+0x28>
 80036b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036be:	e7f8      	b.n	80036b2 <memmove+0x12>
 80036c0:	4601      	mov	r1, r0
 80036c2:	4402      	add	r2, r0
 80036c4:	428a      	cmp	r2, r1
 80036c6:	d100      	bne.n	80036ca <memmove+0x2a>
 80036c8:	bd10      	pop	{r4, pc}
 80036ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80036d2:	e7f7      	b.n	80036c4 <memmove+0x24>

080036d4 <_sbrk_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	2300      	movs	r3, #0
 80036d8:	4d05      	ldr	r5, [pc, #20]	; (80036f0 <_sbrk_r+0x1c>)
 80036da:	4604      	mov	r4, r0
 80036dc:	4608      	mov	r0, r1
 80036de:	602b      	str	r3, [r5, #0]
 80036e0:	f7fd f8de 	bl	80008a0 <_sbrk>
 80036e4:	1c43      	adds	r3, r0, #1
 80036e6:	d102      	bne.n	80036ee <_sbrk_r+0x1a>
 80036e8:	682b      	ldr	r3, [r5, #0]
 80036ea:	b103      	cbz	r3, 80036ee <_sbrk_r+0x1a>
 80036ec:	6023      	str	r3, [r4, #0]
 80036ee:	bd38      	pop	{r3, r4, r5, pc}
 80036f0:	20000350 	.word	0x20000350

080036f4 <memchr>:
 80036f4:	4603      	mov	r3, r0
 80036f6:	b510      	push	{r4, lr}
 80036f8:	b2c9      	uxtb	r1, r1
 80036fa:	4402      	add	r2, r0
 80036fc:	4293      	cmp	r3, r2
 80036fe:	4618      	mov	r0, r3
 8003700:	d101      	bne.n	8003706 <memchr+0x12>
 8003702:	2000      	movs	r0, #0
 8003704:	e003      	b.n	800370e <memchr+0x1a>
 8003706:	7804      	ldrb	r4, [r0, #0]
 8003708:	3301      	adds	r3, #1
 800370a:	428c      	cmp	r4, r1
 800370c:	d1f6      	bne.n	80036fc <memchr+0x8>
 800370e:	bd10      	pop	{r4, pc}

08003710 <memcpy>:
 8003710:	440a      	add	r2, r1
 8003712:	4291      	cmp	r1, r2
 8003714:	f100 33ff 	add.w	r3, r0, #4294967295
 8003718:	d100      	bne.n	800371c <memcpy+0xc>
 800371a:	4770      	bx	lr
 800371c:	b510      	push	{r4, lr}
 800371e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003722:	4291      	cmp	r1, r2
 8003724:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003728:	d1f9      	bne.n	800371e <memcpy+0xe>
 800372a:	bd10      	pop	{r4, pc}

0800372c <_realloc_r>:
 800372c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003730:	4680      	mov	r8, r0
 8003732:	4614      	mov	r4, r2
 8003734:	460e      	mov	r6, r1
 8003736:	b921      	cbnz	r1, 8003742 <_realloc_r+0x16>
 8003738:	4611      	mov	r1, r2
 800373a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800373e:	f7ff bc37 	b.w	8002fb0 <_malloc_r>
 8003742:	b92a      	cbnz	r2, 8003750 <_realloc_r+0x24>
 8003744:	f7ff fbcc 	bl	8002ee0 <_free_r>
 8003748:	4625      	mov	r5, r4
 800374a:	4628      	mov	r0, r5
 800374c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003750:	f000 f81b 	bl	800378a <_malloc_usable_size_r>
 8003754:	4284      	cmp	r4, r0
 8003756:	4607      	mov	r7, r0
 8003758:	d802      	bhi.n	8003760 <_realloc_r+0x34>
 800375a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800375e:	d812      	bhi.n	8003786 <_realloc_r+0x5a>
 8003760:	4621      	mov	r1, r4
 8003762:	4640      	mov	r0, r8
 8003764:	f7ff fc24 	bl	8002fb0 <_malloc_r>
 8003768:	4605      	mov	r5, r0
 800376a:	2800      	cmp	r0, #0
 800376c:	d0ed      	beq.n	800374a <_realloc_r+0x1e>
 800376e:	42bc      	cmp	r4, r7
 8003770:	4622      	mov	r2, r4
 8003772:	4631      	mov	r1, r6
 8003774:	bf28      	it	cs
 8003776:	463a      	movcs	r2, r7
 8003778:	f7ff ffca 	bl	8003710 <memcpy>
 800377c:	4631      	mov	r1, r6
 800377e:	4640      	mov	r0, r8
 8003780:	f7ff fbae 	bl	8002ee0 <_free_r>
 8003784:	e7e1      	b.n	800374a <_realloc_r+0x1e>
 8003786:	4635      	mov	r5, r6
 8003788:	e7df      	b.n	800374a <_realloc_r+0x1e>

0800378a <_malloc_usable_size_r>:
 800378a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800378e:	1f18      	subs	r0, r3, #4
 8003790:	2b00      	cmp	r3, #0
 8003792:	bfbc      	itt	lt
 8003794:	580b      	ldrlt	r3, [r1, r0]
 8003796:	18c0      	addlt	r0, r0, r3
 8003798:	4770      	bx	lr
	...

0800379c <_init>:
 800379c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379e:	bf00      	nop
 80037a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037a2:	bc08      	pop	{r3}
 80037a4:	469e      	mov	lr, r3
 80037a6:	4770      	bx	lr

080037a8 <_fini>:
 80037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037aa:	bf00      	nop
 80037ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ae:	bc08      	pop	{r3}
 80037b0:	469e      	mov	lr, r3
 80037b2:	4770      	bx	lr
