

================================================================
== Vitis HLS Report for 'RELU_clone'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.609 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  0.848 us|  0.848 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_loop1  |      105|      105|        35|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dactivations4_03 = alloca i32 1"   --->   Operation 38 'alloca' 'dactivations4_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 39 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 40 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dactivations3_04 = alloca i32 1"   --->   Operation 41 'alloca' 'dactivations3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dactivations_05 = alloca i32 1"   --->   Operation 42 'alloca' 'dactivations_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 43 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%activations2_0 = alloca i32 1"   --->   Operation 44 'alloca' 'activations2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%activations12_0 = alloca i32 1"   --->   Operation 45 'alloca' 'activations12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%activations_0 = alloca i32 1"   --->   Operation 46 'alloca' 'activations_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 47 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_16 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 48 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 49 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read37 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 50 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read26 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 51 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 52 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_18 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 53 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln36 = store i64 %p_read_18, i64 %activations_0" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln36 = store i64 %p_read15, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 55 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln36 = store i64 %p_read26, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag3_0"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag6_0"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_0"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln34 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%i_36 = load i2 %i" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 62 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.43ns)   --->   "%icmp_ln36 = icmp_eq  i2 %i_36, i2 3" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 63 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.43ns)   --->   "%add_ln36 = add i2 %i_36, i2 1" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 65 'add' 'add_ln36' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.split, void %for.end" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 66 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%activations2_0_load_2 = load i64 %activations2_0" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 67 'load' 'activations2_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%activations12_0_load11 = load i64 %activations12_0" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 68 'load' 'activations12_0_load11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%activations_0_load_2 = load i64 %activations_0" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 69 'load' 'activations_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.41ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations_0_load_2, i64 %activations12_0_load11, i64 %activations2_0_load_2, i2 %i_36" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 70 'mux' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [4/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %tmp_4" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 71 'dsub' 'sub' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%dactivations4_03_load = load i64 %dactivations4_03" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 72 'load' 'dactivations4_03_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 73 'load' 'write_flag_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 74 'load' 'write_flag6_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%dactivations3_04_load = load i64 %dactivations3_04" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 75 'load' 'dactivations3_04_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%dactivations_05_load = load i64 %dactivations_05" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 76 'load' 'dactivations_05_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 77 'load' 'write_flag3_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%activations2_0_load = load i64 %activations2_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 78 'load' 'activations2_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%activations12_0_load = load i64 %activations12_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 79 'load' 'activations12_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%activations_0_load = load i64 %activations_0" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 80 'load' 'activations_0_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.41ns)   --->   "%select_ln41 = select i1 %write_flag_0_load, i64 %dactivations_05_load, i64 %p_read37" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 81 'select' 'select_ln41' <Predicate = (icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln41_1 = select i1 %write_flag3_0_load, i64 %dactivations3_04_load, i64 %p_read_17" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 82 'select' 'select_ln41_1' <Predicate = (icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.41ns)   --->   "%select_ln41_2 = select i1 %write_flag6_0_load, i64 %dactivations4_03_load, i64 %p_read_16" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 83 'select' 'select_ln41_2' <Predicate = (icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i64 %select_ln41" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i384 %mrv, i64 %select_ln41_1" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 85 'insertvalue' 'mrv_s' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv_s, i64 %select_ln41_2" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 86 'insertvalue' 'mrv_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_1, i64 %activations_0_load" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 87 'insertvalue' 'mrv_3' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i384 %mrv_3, i64 %activations12_0_load" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 88 'insertvalue' 'mrv_4' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i384 %mrv_4, i64 %activations2_0_load" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 89 'insertvalue' 'mrv_5' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i384 %mrv_5" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 90 'ret' 'ret_ln41' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 91 [3/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %tmp_4" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 91 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 92 [2/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %tmp_4" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 92 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 93 [1/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %tmp_4" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 93 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 94 [4/4] (4.50ns)   --->   "%dactivations = dmul i64 %tmp_4, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 94 'dmul' 'dactivations' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 95 [3/4] (4.50ns)   --->   "%dactivations = dmul i64 %tmp_4, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 95 'dmul' 'dactivations' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 96 [2/4] (4.50ns)   --->   "%dactivations = dmul i64 %tmp_4, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 96 'dmul' 'dactivations' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.53>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/backprop/backprop.c:40]   --->   Operation 97 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/4] (4.50ns)   --->   "%dactivations = dmul i64 %tmp_4, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 98 'dmul' 'dactivations' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.66ns)   --->   "%switch_ln38 = switch i2 %i_36, void %branch5, i2 0, void %for.inc.split.for.inc.split12_crit_edge, i2 1, void %branch4" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 99 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.66>
ST_9 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag3_0"   --->   Operation 100 'store' 'store_ln0' <Predicate = (i_36 == 1)> <Delay = 0.38>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations, i64 %dactivations3_04" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 101 'store' 'store_ln38' <Predicate = (i_36 == 1)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.split12" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 102 'br' 'br_ln38' <Predicate = (i_36 == 1)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations, i64 %dactivations_05" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 103 'store' 'store_ln38' <Predicate = (i_36 == 0)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag_0"   --->   Operation 104 'store' 'store_ln0' <Predicate = (i_36 == 0)> <Delay = 0.38>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.split12" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 105 'br' 'br_ln38' <Predicate = (i_36 == 0)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag6_0"   --->   Operation 106 'store' 'store_ln0' <Predicate = (i_36 != 0 & i_36 != 1)> <Delay = 0.38>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations, i64 %dactivations4_03" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 107 'store' 'store_ln38' <Predicate = (i_36 != 0 & i_36 != 1)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.split12" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 108 'br' 'br_ln38' <Predicate = (i_36 != 0 & i_36 != 1)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %tmp_4" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 109 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.28ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 110 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %xor_ln39" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 111 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 112 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 113 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 113 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 114 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 114 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 115 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 115 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.24>
ST_13 : Operation 116 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 116 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.24>
ST_14 : Operation 117 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 117 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.24>
ST_15 : Operation 118 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 118 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.24>
ST_16 : Operation 119 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 119 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.24>
ST_17 : Operation 120 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 120 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.24>
ST_18 : Operation 121 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 121 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 122 [4/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 122 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 123 [3/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 123 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 124 [2/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 124 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 125 [1/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 125 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 126 [14/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 126 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 127 [13/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 127 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.22>
ST_25 : Operation 128 [12/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 128 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.22>
ST_26 : Operation 129 [11/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 129 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.22>
ST_27 : Operation 130 [10/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 130 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.22>
ST_28 : Operation 131 [9/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 131 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.22>
ST_29 : Operation 132 [8/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 132 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.22>
ST_30 : Operation 133 [7/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 133 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.22>
ST_31 : Operation 134 [6/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 134 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.22>
ST_32 : Operation 135 [5/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 135 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.22>
ST_33 : Operation 136 [4/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 136 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.22>
ST_34 : Operation 137 [3/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 137 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.22>
ST_35 : Operation 138 [2/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 138 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.60>
ST_36 : Operation 139 [1/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 139 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 140 [1/1] (0.66ns)   --->   "%switch_ln39 = switch i2 %i_36, void %branch2, i2 0, void %for.inc.split12.for.inc.split7_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 140 'switch' 'switch_ln39' <Predicate = true> <Delay = 0.66>
ST_36 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %div, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 141 'store' 'store_ln39' <Predicate = (i_36 == 1)> <Delay = 0.38>
ST_36 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.split7" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 142 'br' 'br_ln39' <Predicate = (i_36 == 1)> <Delay = 0.00>
ST_36 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %div, i64 %activations_0" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = (i_36 == 0)> <Delay = 0.38>
ST_36 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.split7" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 144 'br' 'br_ln39' <Predicate = (i_36 == 0)> <Delay = 0.00>
ST_36 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %div, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 145 'store' 'store_ln39' <Predicate = (i_36 != 0 & i_36 != 1)> <Delay = 0.38>
ST_36 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.split7" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 146 'br' 'br_ln39' <Predicate = (i_36 != 0 & i_36 != 1)> <Delay = 0.00>
ST_36 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln34 = store i2 %add_ln36, i2 %i" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 147 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_36 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 148 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('activations_0') [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln36', data/benchmarks/backprop/backprop.c:36) of variable 'p_read_18', data/benchmarks/backprop/backprop.c:36 on local variable 'activations_0' [24]  (0.387 ns)

 <State 2>: 4.754ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:36) on local variable 'i', data/benchmarks/backprop/backprop.c:34 [33]  (0.000 ns)
	'mux' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:38) [43]  (0.420 ns)
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:38) [44]  (4.334 ns)

 <State 3>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:38) [44]  (4.334 ns)

 <State 4>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:38) [44]  (4.334 ns)

 <State 5>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:38) [44]  (4.334 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('dactivations', data/benchmarks/backprop/backprop.c:38) [45]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('dactivations', data/benchmarks/backprop/backprop.c:38) [45]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('dactivations', data/benchmarks/backprop/backprop.c:38) [45]  (4.503 ns)

 <State 9>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln39', data/benchmarks/backprop/backprop.c:39) [61]  (0.289 ns)
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 10>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 11>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 12>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 13>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 14>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 15>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 16>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 17>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 18>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39) [63]  (5.242 ns)

 <State 19>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:39) [64]  (4.334 ns)

 <State 20>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:39) [64]  (4.334 ns)

 <State 21>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:39) [64]  (4.334 ns)

 <State 22>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:39) [64]  (4.334 ns)

 <State 23>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 24>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 25>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 26>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 27>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 28>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 29>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 30>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 31>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 32>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 33>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 34>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 35>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)

 <State 36>: 5.609ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:39) [65]  (5.222 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/backprop/backprop.c:39) of variable 'div', data/benchmarks/backprop/backprop.c:39 on local variable 'activations12_0' [68]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
