CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK,VAR_0
GC,VAR_1
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT,VAR_2
RREG32_SOC15,FUNC_0
amdgpu_gfx_create_bitmask,FUNC_1
mmCC_RB_BACKEND_DISABLE,VAR_3
mmGC_USER_RB_BACKEND_DISABLE,VAR_4
gfx_v10_0_get_rb_active_bitmap,FUNC_2
adev,VAR_5
data,VAR_6
mask,VAR_7
