{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713887102333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713887102334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 11:45:02 2024 " "Processing started: Tue Apr 23 11:45:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713887102334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887102334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oddeven -c oddeven " "Command: quartus_map --read_settings_files=on --write_settings_files=off oddeven -c oddeven" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887102335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713887102634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713887102634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddeven.v 1 1 " "Found 1 design units, including 1 entities, in source file oddeven.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddeven " "Found entity 1: oddeven" {  } { { "oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/oddeven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713887108700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887108700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oddeven.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_oddeven.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_oddeven " "Found entity 1: tb_oddeven" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713887108701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887108701 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btb tb_oddeven.v(8) " "Verilog HDL Implicit Net warning at tb_oddeven.v(8): created implicit net for \"btb\"" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713887108701 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctb tb_oddeven.v(8) " "Verilog HDL Implicit Net warning at tb_oddeven.v(8): created implicit net for \"ctb\"" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713887108701 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "btb tb_oddeven.v(13) " "Verilog HDL Procedural Assignment error at tb_oddeven.v(13): object \"btb\" on left-hand side of assignment must have a variable data type" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1713887108701 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "btb tb_oddeven.v(16) " "Verilog HDL Procedural Assignment error at tb_oddeven.v(16): object \"btb\" on left-hand side of assignment must have a variable data type" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1713887108702 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "btb tb_oddeven.v(19) " "Verilog HDL Procedural Assignment error at tb_oddeven.v(19): object \"btb\" on left-hand side of assignment must have a variable data type" {  } { { "tb_oddeven.v" "" { Text "/home/ubuntu/Documents/Quartus_Projects/oddeven/tb_oddeven.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1713887108702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713887108735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 11:45:08 2024 " "Processing ended: Tue Apr 23 11:45:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713887108735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713887108735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713887108735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887108735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713887109493 ""}
