--------------------------------------------------------------------
|                      Xilinx XPower Analyzer                      |
--------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt)                  |
| Command Line           | Generated from Graphical User Interface |
--------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 3.2.  By Clock Domain        |
| 3.3.  By Resource Type       |
| 3.3.1.  Core Dynamic         |
| 3.3.1.1.  Logic              |
| 3.3.1.2.  Signals            |
| 3.3.2.  IO                   |
| 4.  Errors                   |
| 5.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
---------------------------------------------------------------------------------
|                                    Project                                    |
---------------------------------------------------------------------------------
| Design File               | D:/synthesis codes/multiplier/vedic3bit.ncd       |
| Settings File             | D:/synthesis codes/multiplier/vedic3bit_usage.xml |
| Physical Constraints File | D:/synthesis codes/multiplier/vedic3bit.pcf       |
| Simulation Activity File  | D:/synthesis codes/multiplier/vedicb.vcd          |
| Design Nets Matched       | 36%   (13/36)                                     |
| Simulation Nets Matched   | 38%   (12/32)                                     |
---------------------------------------------------------------------------------

1.2.  Device
-----------------------------------------------
|                   Device                    |
-----------------------------------------------
| Family           | Spartan3                 |
| Part             | xc3s400                  |
| Package          | pq208                    |
| Temp Grade       | Commercial               |
| Process          | Typical                  |
| Speed Grade      | -5                       |
| Characterization | PRODUCTION,v1.2,06-25-09 |
-----------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.00 |      0 |    ---    |       ---       |
| Logic                 |       0.00 |     13 |      7168 |               0 |
| Signals               |       0.00 |     16 |    ---    |       ---       |
| IOs                   |     206.87 |     12 |       141 |               9 |
| Static Power          |      62.05 |        |           |                 |
| Total                 |     268.92 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 35.2 |
| Max Ambient (C)     | 75.5 |
| Junction Temp (C)   | 34.5 |
------------------------------

2.3.  Power Supply Summary
----------------------------------------------------------
|                  Power Supply Summary                  |
----------------------------------------------------------
|                      | Total  | Dynamic | Static Power |
----------------------------------------------------------
| Supply Power (mW)    | 268.92 | 206.87  | 62.05        |
----------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |              19.23 |                 1.90 |                  17.33 |
| Vccaux                |          2.500 |              19.24 |                 4.24 |                  15.00 |
| Vcco25                |          2.500 |              79.10 |                77.60 |                   1.50 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
-----------------------------------------------------------------------------------------
|  By Hierarchy   | Power (mW) | Logic Power (mW) | Signal Power (mW) |     # LUTs      |
-----------------------------------------------------------------------------------------
| Hierarchy total |   0.00     |   0.00           |   0.00            |     13          |
|   vedic3bit     |   0.00     |   0.00           |   0.00            |      1 /     13 |
|     P2          |   0.00     |   0.00           |   0.00            |      4          |
|     P3          |   0.00     |   0.00           |   0.00            |      5          |
|     P4          |   0.00     |   0.00           |   0.00            |      3          |
-----------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.  Core Dynamic
3.3.1.1.  Logic
--------------------------------------------------------------------------------------------------
|          Logic          | Power (mW) |      Type      | Clock (MHz) | Clock Name | Signal Rate |
--------------------------------------------------------------------------------------------------
| P0/Mxor_sum_Result1     |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>40     |       0.00 | F5MUX (SLICEL) |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>40_F   |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>40_G   |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>68_SW0 |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>721    |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P2/Mxor_sum_xo<0>72_f5  |       0.00 | F5MUX (SLICEL) |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>20     |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>31     |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>74     |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>87     |       0.00 | F5MUX (SLICEL) |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>87_F   |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P3/Mxor_sum_xo<0>87_G   |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P4/Mxor_sum_Result      |       0.00 | F5MUX (SLICEL) |       Async | Async      |         0.0 |
| P4/Mxor_sum_Result_F    |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
| P4/Mxor_sum_Result_G    |       0.00 | F (SLICEL)     |       Async | Async      |         0.0 |
| P4/carry1               |       0.00 | G (SLICEL)     |       Async | Async      |         0.0 |
|                         |            |                |             |            |             |
| Total                   |       0.00 |                |             |            |             |
--------------------------------------------------------------------------------------------------

3.3.1.2.  Signals
--------------------------------------------------------------------------------------------------------
|       Signals       | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout | Clock | Logic Type |
--------------------------------------------------------------------------------------------------------
| A_0_IBUF            |       0.00 |        0.00 |   50.0 |      7 |            7 | Async | NA         |
| A_1_IBUF            |       0.00 |        0.00 |   25.0 |     10 |           10 | Async | NA         |
| A_2_IBUF            |       0.00 |        0.00 |  100.0 |      6 |            6 | Async | NA         |
| B_0_IBUF            |       0.00 |        0.00 |   25.0 |      8 |            8 | Async | NA         |
| B_1_IBUF            |       0.00 |        0.00 |   75.0 |     10 |           10 | Async | NA         |
| B_2_IBUF            |       0.00 |        0.00 |   75.0 |      8 |            8 | Async | NA         |
| N18                 |       0.00 |        0.00 |   53.1 |      1 |            1 | Async | NA         |
| P2/Mxor_sum_xo<0>40 |       0.00 |        0.00 |    0.0 |      1 |            1 | Async | NA         |
| P3/Mxor_sum_xo<0>20 |       0.00 |        0.00 |   39.8 |      1 |            1 | Async | NA         |
| P3/Mxor_sum_xo<0>74 |       0.00 |        0.00 |   91.4 |      1 |            1 | Async | NA         |
| mul_0_OBUF          |       0.00 |        0.00 |   12.5 |      1 |            1 | Async | NA         |
| mul_1_OBUF          |       0.00 |        0.00 |   39.1 |      1 |            1 | Async | NA         |
| mul_2_OBUF          |       0.00 |        0.00 |    0.0 |      1 |            1 | Async | NA         |
| mul_3_OBUF          |       0.00 |        0.00 |    0.0 |      1 |            1 | Async | NA         |
| mul_4_OBUF          |       0.00 |        0.00 |    0.0 |      1 |            1 | Async | NA         |
| mul_5_OBUF          |       0.00 |        0.00 |   14.1 |      1 |            1 | Async | NA         |
|                     |            |             |        |        |              |       |            |
| Total               |       0.00 |             |        |        |              |       |            |
--------------------------------------------------------------------------------------------------------

3.3.2.  IO
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|         IO         | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) | Clock Name | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Vccint (mW) | Vccaux (mW) | Vcco On-Chip Termal (mW)  | Vcco Supply Current (mA) |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| mul<3>             |      62.06 | LVCMOS25_12_SLOW |      750.00 |   75.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.68 |        3.18 |                     58.20 |                    23.28 |
| mul<1>             |      41.37 | LVCMOS25_12_SLOW |      500.00 |   75.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.46 |        2.12 |                     38.80 |                    15.52 |
| mul<2>             |      41.37 | LVCMOS25_12_SLOW |      500.00 |   50.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.46 |        2.12 |                     38.80 |                    15.52 |
| mul<4>             |      41.37 | LVCMOS25_12_SLOW |      500.00 |   50.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.46 |        2.12 |                     38.80 |                    15.52 |
| mul<5>             |      20.69 | LVCMOS25_12_SLOW |      250.00 |    0.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.23 |        1.06 |                     19.40 |                     7.76 |
| A<0>               |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| A<1>               |       0.00 | LVCMOS25         |        0.00 |   25.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| A<2>               |       0.00 | LVCMOS25         |        0.00 |  100.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| B<0>               |       0.00 | LVCMOS25         |        0.00 |   25.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| B<1>               |       0.00 | LVCMOS25         |        0.00 |   75.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| B<2>               |       0.00 | LVCMOS25         |        0.00 |   75.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| mul<0>             |       0.00 | LVCMOS25_12_SLOW |        0.00 |    0.0 |       Async | Async      |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Internal VREFs (0) |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Total              |     206.87 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Errors
--------------------------------------------------------------------------------
ERROR:Power:1272 - Power_Manager:  Invalid XML file.  Please choose an XPA generated XML file.
ERROR:Power:1653 - Duty cycle <150.00> must be in range [0..100]% for B<2>.
--------------------------------------------------------------------------------

5.  Warnings
--------------------------------------------------------------------------------
WARNING:Power:163 - PowerVcd_Dump: Declaration of variable 'carry[0]' ignored, identifier code 'A' is already in use by 'A'!
WARNING:Power:164 - PowerVcd_Dump: Subsequent redeclarations of this or other identifier codes will be ignored without comment.
--------------------------------------------------------------------------------

Analysis completed: Thu Nov 28 11:38:35 2019
----------------------------------------------------------------
