m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
vsystem_mm_interconnect_0
!s110 1604120145
!i10b 1
!s100 8e@4P_3iZoMj_ib[GVle_1
I<UU7zMU39h6MN@LB6KRJ[1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604116298
8C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v
FC:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604120144.000000
!s107 C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v|
!s90 -reportprogress|300|C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v|-work|mm_interconnect_0|
!i113 1
o-work mm_interconnect_0
tCvgOpt 0
