{"vcs1":{"timestamp_begin":1700227015.812239963, "rt":10.45, "ut":9.46, "st":0.63}}
{"vcselab":{"timestamp_begin":1700227026.320316197, "rt":1.11, "ut":0.36, "st":0.15}}
{"link":{"timestamp_begin":1700227027.488381513, "rt":0.35, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700227015.335700258}
{"VCS_COMP_START_TIME": 1700227015.335700258}
{"VCS_COMP_END_TIME": 1700227036.444338358}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
