Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\JPT\Projects\15\1508 - MAX10\Quartus\LEDs\Qsys\MAX10_ADC.qsys" --synthesis=VERILOG --output-directory="C:\JPT\Projects\15\1508 - MAX10\Quartus\LEDs\Qsys\MAX10_ADC\synthesis" --family="MAX 10" --part=10M08DAF484C8GES
Progress: Loading Qsys/MAX10_ADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 15.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MAX10_ADC: Generating MAX10_ADC "MAX10_ADC" for QUARTUS_SYNTH
Info: modular_adc_0: "MAX10_ADC" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: MAX10_ADC: Done "MAX10_ADC" with 3 modules, 9 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
