package OpenSoC

import Chisel._
import scala.collection.mutable.HashMap

class RequestIO(val parms:Parameters) extends Bundle {
	val numPriorityLevels = parms.get[Int]("numPriorityLevels")
	val releaseLock = Bool(OUTPUT)
	val grant = Bool(INPUT)
	val request = Bool(OUTPUT)
	val priorityLevel = UInt(OUTPUT, width=log2Up(numPriorityLevels))
	override def cloneType = { new RequestIO(parms).asInstanceOf[this.type] }
}

/*
class RequestIO extends Chisel.Bundle {
	val releaseLock = Bool(OUTPUT)
	val grant = Bool(INPUT)
	val request = Bool(OUTPUT)
	val prioritylevel = UInt(OUTPUT, width=3)
}
*/

class ResourceIO extends Chisel.Bundle {
	val ready = Bool(INPUT)
	val valid = Bool(OUTPUT)

}

abstract class Arbiter(parms: Parameters) extends Module(parms) {
	val numReqs = parms.get[Int]("numReqs")
	val io = new Bundle {
		val requests = Vec(numReqs, { new RequestIO(parms) }).flip
		val resource = new ResourceIO
		val chosen = UInt(OUTPUT, Chisel.log2Up(numReqs))
		}
}

// //////////////////Algorithm for Arbiter without priority ////////////////////////

class RRArbiter(parms: Parameters) extends Arbiter(parms) {
	val nextGrant = Chisel.Reg(init=UInt( (1 << (numReqs-1)) , width=numReqs))

	val requestsBits = Cat( (0 until numReqs).map(io.requests(_).request.asUInt ).reverse )

	val passSelectL0 = Wire(UInt(width = numReqs + 1))
	val passSelectL1 = Wire(UInt(width = numReqs))
	val winner = Wire(UInt(width = numReqs))
 	passSelectL0 := UInt(0)
 	passSelectL1 := UInt(0)
 	winner := UInt(0)

 	val nextGrantUInt = Wire(UInt(width = log2Up(numReqs)))
 	nextGrantUInt := Chisel.OHToUInt(nextGrant)
 	val lockRelease = Wire(Bool())
 	lockRelease := io.requests(nextGrantUInt).releaseLock

  //  when(~io.resource.ready && ~lockRelease){
  //      winner := nextGrant
  //  }.otherwise {
    	/* Locking logic encapsulating Round Robin logic */
    	when ( nextGrant(nextGrantUInt) && requestsBits(nextGrantUInt) && ~lockRelease ) {
    		/* If Locked (i.e. request granted but still requesting)
    			make sure to keep granting to that port */
    		winner := nextGrant
    	} .otherwise {
    		/* Otherwise, select next requesting port */
    		passSelectL0 := Cat(Bool(false).toUInt, ~requestsBits) + Cat(Bool(false).toUInt, nextGrant(numReqs-2, 0), nextGrant(numReqs-1))
    		passSelectL1 := ~requestsBits + Bool(true).toUInt
    		winner := Mux(passSelectL0(numReqs), passSelectL1, passSelectL0(numReqs-1, 0)) & requestsBits
    		nextGrant := Mux(winner.orR, winner, nextGrant)
    	}
    //}
	
	(0 until numReqs).map(i => io.requests(i).grant := winner(i).toBool() && io.resource.ready) 
	io.chosen := Chisel.OHToUInt(winner) 
	io.resource.valid := io.requests(io.chosen).grant && io.resource.ready //(winner != UInt(0))
}



// //////////////////Algorithm for Arbiter with priority ////////////////////////

class RRArbiterPriority(parms: Parameters) extends Arbiter(parms) {

	val numPriorityLevels = parms.get[Int]("numPriorityLevels")
	val nextGrant = Chisel.Reg(init=UInt( (1 << (numReqs-1)) , width=numReqs))
//	val nextGrant = UInt(width=numReqs)
//	nextGrant := UInt(1<<(numReqs-1))
	
	val winGrant = Wire(UInt(width=numReqs))
	winGrant := UInt(1<<(numReqs-1))
	
//	val requestsBits = Cat( (0 until numReqs).map(io.requests(_).request.toUInt() ))
	val requestsBits = Cat( (0 until numReqs).map(io.requests(_).request.asUInt ).reverse )
	
	//val PArraySorted = Reg(init=Vec(numReqs, UInt(0,width=numReqs)))
	val PArraySorted = Reg(init=Vec(Seq.fill(numPriorityLevels)(Vec(Seq.fill(numReqs)(UInt(0, width=1))))))

	
	val passSelectL0 = Wire(UInt(width = numReqs + 1))
	val passSelectL1 = Wire(UInt(width = numReqs))
//	val passSelectL0 = Chisel.Reg(init=UInt((0), width = numReqs+1))
//	val passSelectL1 = Chisel.Reg(init=UInt((0), width = numReqs))


//	val winner = UInt(width = numReqs)
	
	val winner       = Wire(UInt(width=numReqs))
//	val winner = Chisel.Reg(init=UInt((0), width = numReqs))
//	val pmax = Chisel.Reg(init = UInt((numReqs-1) , width = log2Up(numReqs)))
	val pmax         = Wire(UInt(width = log2Up(numReqs)))
//	val winnerPort = Chisel.Reg(init = UInt((0), width = log2Up(numReqs)))
//	val winnerPort   = UInt(width = log2Up(numReqs))
//	val maxi = Chisel.Reg(init = UInt((0),width = log2Up(numReqs)))
//	val maxi         = UInt(width = log2Up(numReqs))
//	val maxj = Chisel.Reg(init = UInt((0),width = log2Up(numReqs)))
//	val maxj         = UInt(width = log2Up(numReqs))
//	val tempi = Chisel.Reg(init = UInt((0),width = log2Up(numReqs)))
//	val tempj = Chisel.Reg(init = UInt((0),width = log2Up(numReqs)))
 	
 	passSelectL0 := UInt(0)
	passSelectL1 := UInt(0)
 	
 	winner := UInt(0)
// 	maxi := UInt(0)
// 	maxj := UInt(0)
//      winnerPort := UInt(0)
	pmax := UInt(0)
 	val nextGrantUInt = Wire(UInt(width = log2Up(numReqs)))
 	nextGrantUInt := Chisel.OHToUInt(nextGrant)
 	// pmax := Chisel.OHToUInt(nextGrant)
 	val lockRelease = Wire(Bool())
 	lockRelease := io.requests(nextGrantUInt).releaseLock
//	pmaxReg := pmax

  //  when(~io.resource.ready && ~lockRelease){
  //      winner := nextGrant
  //  }.otherwise {
  assert(Chisel.UIntToOH(nextGrantUInt) === nextGrant, s"ERROR: Chisel.UIntToOH($nextGrantUInt) =/= $nextGrant")
	printf("nextGrant 0x%x, nextGrantUInt 0x%x\n", nextGrant, nextGrantUInt)
	when (requestsBits.orR) {
    	/* Locking logic encapsulating Round Robin logic */
		  assert(nextGrantUInt < 10.U, s"$nextGrantUInt >= 10")
			when ( nextGrant(nextGrantUInt) && requestsBits(nextGrantUInt) && ~lockRelease ) {
    		/* If Locked (i.e. request granted but still requesting)
    			make sure to keep granting to that port */
		winGrant  := nextGrant
		nextGrant := winGrant
    	} 
    	.otherwise {

		//To refresh the Sorted Array
		for (i <- 0 until numPriorityLevels) {
			for (j <- 0 until numReqs) {
        PArraySorted(i)(j) := UInt(0)
      }
		}

		//To store the given priorities and the requesting ports in a sorted array
    	        for (i <- 0 until numReqs) {
			for (j <- 0 until numPriorityLevels) {
				when (io.requests(i).priorityLevel === UInt(numPriorityLevels-1-j)) {
					when (requestsBits(i)){
					PArraySorted(numPriorityLevels-1-j)(i) := UInt(1)
					//PArraySorted(numReqs-1-j) := PArraySorted(numReqs-1-j)+(UInt(1)<<UInt(i))
					}
				}
			}
		}

		//To find which is the max priority level available
		for (i <- 0 until numPriorityLevels) {
			for (j <- 0 until numReqs){
				when(PArraySorted(i)(j) === UInt(1)) {
					pmax := UInt(i)
				}
			}
		}

		//To find the port number having this max priority
    		passSelectL0 := Cat(Bool(false).toUInt, (~PArraySorted(pmax).toBits)) + Cat(Bool(false).toUInt, nextGrant(numReqs-2, 0), nextGrant(numReqs-1))
    		passSelectL1 := (~PArraySorted(pmax).toBits) + Bool(true).toUInt
    		winner := Mux(passSelectL0(numReqs), passSelectL1, passSelectL0(numReqs-1, 0)) & (PArraySorted(pmax).toBits)
		
		winGrant  := Mux(winner.orR, winner, nextGrant)
		nextGrant := winGrant
    	}
    	}
	(0 until numReqs).map(i => io.requests(i).grant := winGrant(i).toBool() && io.resource.ready) 
	io.chosen := Chisel.OHToUInt(winGrant) 
	io.resource.valid := io.requests(io.chosen).grant && io.resource.ready //(winner != UInt(0))
	
}
/*   //////////////////////////////////////////////////////////////////////////////////////////


		To find the port number having this max priority level
		for (i <- 1 until numReqs+1) {
			for (j <- 0 until i) {
				when (PArraySorted(pmax)(i-1) === PArraySorted(pmax)(j)) {
					tempi := PArraySorted(pmax)(i-1)
					tempj := PArraySorted(pmax)(j)
					maxi := UInt(i-1)
					maxj := UInt(j)
    	                   		when (((maxi>nextGrantUInt)&&(maxj>nextGrantUInt))||((maxi<nextGrantUInt)&&(maxj<nextGrantUInt))){
    	                     			winnerPort := Mux(maxi>maxj,maxj,maxi)
    	                   		}  
    	                   		.elsewhen ((maxi>nextGrantUInt)&&(maxj<nextGrantUInt)) {
    	                     			winnerPort := maxi
    	                   		}
    	                   		.elsewhen ((maxi<nextGrantUInt)&&(maxj>nextGrantUInt)) {
    	                     			winnerPort := maxj
    	                   		}
    	                   		.otherwise {
    	                     			when (maxi === nextGrantUInt) { winnerPort := maxj }
    	                     			.otherwise { winnerPort := maxi }
    	                   		}
				}
			}
		}
		
	        winner := (UInt(1) << winnerPort)
    	
		
//////////////////////////////////////////////////////////////////////////////////////////

    	         To resolve different inputs having same priority level
    	        for (i <- 1 until numReqs+1){
    	            for (j <- 0 until i){
    	                when (io.requests(i-1).prioritylevel === io.requests(j).prioritylevel) {
    	                  when (io.requests(j).prioritylevel >= io.requests(pmax).prioritylevel) {   
    	                   maxi := UInt(i-1)
    	                   maxj := UInt(j)
    	                   when (((maxi>nextGrantUInt)&&(maxj>nextGrantUInt))||((maxi<nextGrantUInt)&&(maxj<nextGrantUInt))){
    	                     pmax := Mux(maxi>maxj,maxj,maxi)
    	                   }  
    	                   .elsewhen ((maxi>nextGrantUInt)&&(maxj<nextGrantUInt)) {
    	                     pmax := maxi
    	                   }
    	                   .elsewhen ((maxi<nextGrantUInt)&&(maxj>nextGrantUInt)) {
    	                     pmax := maxj
    	                   }
    	                   .otherwise {
    	                     when (maxi === nextGrantUInt) { pmax := maxj }
    	                     .otherwise { pmax := maxi }
    	                   }
    	                  }
		        }
    	            }
    	        }
    	        
		
    	         To resolve different inputs having different priority levels 
    	        for (i <- 0 until numReqs){
    	            when (io.requests(i).prioritylevel > io.requests(pmax).prioritylevel) {
    	            pmax := UInt(i)
    	            }
    	        }
    	        
    	        
	       winner := UInt(UInt(1) << winnerPort)
    	        
    	        
    		Otherwise, select next requesting port 
    		passSelectL0 := Cat(Bool(false).toUInt, ~requestsBits) + Cat(Bool(false).toUInt, nextGrant(numReqs-2, 0), nextGrant(numReqs-1))
    		passSelectL1 := ~requestsBits + Bool(true).toUInt
    		winner := Mux(passSelectL0(numReqs), passSelectL1, passSelectL0(numReqs-1, 0)) & requestsBits
    		
    		
    		nextGrant := Mux(orR(winner), winner, nextGrant)
    	}
    	}
    }



////////////////////////////////////////////////////////////////////////////////////////

*/
