Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 20:48:51 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/div_timing_synth.rpt
| Design       : div
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 neg_mul_reg_120_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            neg_ti_reg_130_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.804ns (76.962%)  route 0.540ns (23.038%))
  Logic Levels:           17  (CARRY4=16 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
                         FDRE                                         r  neg_mul_reg_120_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  neg_mul_reg_120_reg[67]/Q
                         net (fo=1, unplaced)         0.532     1.485    neg_mul_reg_120[67]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.638 r  neg_ti_reg_130[3]_i_4/O
                         net (fo=1, unplaced)         0.000     1.638    neg_ti_reg_130[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.948 r  neg_ti_reg_130_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.956    neg_ti_reg_130_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.016 r  neg_ti_reg_130_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.016    neg_ti_reg_130_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.076 r  neg_ti_reg_130_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.076    neg_ti_reg_130_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.136 r  neg_ti_reg_130_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.136    neg_ti_reg_130_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.196 r  neg_ti_reg_130_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.196    neg_ti_reg_130_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.256 r  neg_ti_reg_130_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.256    neg_ti_reg_130_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.316 r  neg_ti_reg_130_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.316    neg_ti_reg_130_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.376 r  neg_ti_reg_130_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.376    neg_ti_reg_130_reg[31]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.436 r  neg_ti_reg_130_reg[35]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.436    neg_ti_reg_130_reg[35]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.496 r  neg_ti_reg_130_reg[39]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.496    neg_ti_reg_130_reg[39]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.556 r  neg_ti_reg_130_reg[43]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.556    neg_ti_reg_130_reg[43]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.616 r  neg_ti_reg_130_reg[47]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.616    neg_ti_reg_130_reg[47]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.676 r  neg_ti_reg_130_reg[51]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.676    neg_ti_reg_130_reg[51]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.736 r  neg_ti_reg_130_reg[55]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.736    neg_ti_reg_130_reg[55]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.796 r  neg_ti_reg_130_reg[59]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.796    neg_ti_reg_130_reg[59]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.016 r  neg_ti_reg_130_reg[63]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     3.016    neg_ti_reg_130_reg[63]_i_2_n_6
                         FDRE                                         r  neg_ti_reg_130_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
                         FDRE                                         r  neg_ti_reg_130_reg[61]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.062     3.165    neg_ti_reg_130_reg[61]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.149    




