library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity umem is
  port(
    -- in och utsignaler
    clk, rst : in std_logic
  );
end umem;

architecture behavioral of umem is

  type k1 is array (7 downto 0) of std_logic_vector(7 downto 0);  -- k1
  type k2 is array (7 downto 0) of std_logic_vector(7 downto 0);  -- k1
  signal upc : std_logic_vector(4 downto 0);  -- uPC
  signal supc : std_logic_vector(7 downto 0) := x"00";  -- suPC return adress
  type um is array (0 to 31) of std_logic_vector(31 downto 0);  -- uMinne

  signal umem : um;
  
end behavioral;
