#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 29 17:29:01 2017
# Process ID: 12265
# Current directory: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1
# Command line: vivado -log gameslab_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gameslab_wrapper.tcl -notrace
# Log file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper.vdi
# Journal file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source gameslab_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/craigjb/Projects/ip_repo/test_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/craigjb/Projects/ip_repo/gslcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'gameslab_processing_system7_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_xlconstant_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_rst_ps7_0_100M_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_1' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/gameslab_gslcd_0_2.dcp' for cell 'gameslab_i/gslcd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/gameslab_xlconstant_0_0.dcp' for cell 'gameslab_i/lcd_dim'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.dcp' for cell 'gameslab_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.dcp' for cell 'gameslab_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/gameslab_auto_pc_1.dcp' for cell 'gameslab_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/gameslab_auto_pc_0.dcp' for cell 'gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.937500 which will be rounded to 0.938 to ensure it is an integer multiple of 1 picosecond [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.801 ; gain = 340.051 ; free physical = 7305 ; free virtual = 21404
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1506.828 ; gain = 81.027 ; free physical = 7299 ; free virtual = 21398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 250cca8b8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6917 ; free virtual = 21031
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 139 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e6509f96

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 362 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22d44003e

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 415 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22d44003e

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22d44003e

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030
Ending Logic Optimization Task | Checksum: 22d44003e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1941.320 ; gain = 0.000 ; free physical = 6916 ; free virtual = 21030

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 19f096c1f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6903 ; free virtual = 21020
Ending Power Optimization Task | Checksum: 19f096c1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.453 ; gain = 321.133 ; free physical = 6907 ; free virtual = 21024
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2262.453 ; gain = 836.652 ; free physical = 6907 ; free virtual = 21024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6903 ; free virtual = 21022
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_opt.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[10] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[5]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[11] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[6]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[12] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[7]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[13] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[8]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[5] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[0]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[6] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[1]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[7] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[2]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[8] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[3]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[9] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[4]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6892 ; free virtual = 21011
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185956a5a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6892 ; free virtual = 21011
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6893 ; free virtual = 21012

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df50d515

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6890 ; free virtual = 21013

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24e3aa9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6885 ; free virtual = 21009

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24e3aa9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6886 ; free virtual = 21010
Phase 1 Placer Initialization | Checksum: 24e3aa9ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6886 ; free virtual = 21010

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15f00e4a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6875 ; free virtual = 20999

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f00e4a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6875 ; free virtual = 20999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27674c6d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6874 ; free virtual = 20999

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ac91609c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6874 ; free virtual = 20999

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2ac91609c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6874 ; free virtual = 20999

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21afed8da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6874 ; free virtual = 20999

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 28c6b94b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6874 ; free virtual = 20998

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c17035da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6872 ; free virtual = 20997

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1adefd3f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6872 ; free virtual = 20997

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1adefd3f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6872 ; free virtual = 20997

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2067d881f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20996
Phase 3 Detail Placement | Checksum: 2067d881f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11240435c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11240435c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6870 ; free virtual = 20995
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.618. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ba622ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6870 ; free virtual = 20996
Phase 4.1 Post Commit Optimization | Checksum: ba622ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6870 ; free virtual = 20996

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ba622ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20997

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ba622ffd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20997

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1790c43e7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20997
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1790c43e7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6871 ; free virtual = 20997
Ending Placer Task | Checksum: e55de16d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6875 ; free virtual = 21000
54 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6875 ; free virtual = 21000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6870 ; free virtual = 21000
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6866 ; free virtual = 20993
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6873 ; free virtual = 21000
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6873 ; free virtual = 21000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 239b6bc4 ConstDB: 0 ShapeSum: c1c275a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d5a55a35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6795 ; free virtual = 20922

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d5a55a35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6794 ; free virtual = 20922

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d5a55a35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6764 ; free virtual = 20892

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d5a55a35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6764 ; free virtual = 20892
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d350b4d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6759 ; free virtual = 20887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.623 | TNS=-12.691| WHS=-0.636 | THS=-45.429|

Phase 2 Router Initialization | Checksum: 2130082ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6758 ; free virtual = 20886

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c5bd1985

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6724 ; free virtual = 20852

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.521 | TNS=-52.389| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d70f202c

Time (s): cpu = 00:04:38 ; elapsed = 00:02:45 . Memory (MB): peak = 2262.453 ; gain = 0.000 ; free physical = 6676 ; free virtual = 20807

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-51.498| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 160e9413d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776
Phase 4 Rip-up And Reroute | Checksum: 160e9413d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d7ed72d1

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.521 | TNS=-52.389| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d7ed72d1

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7ed72d1

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776
Phase 5 Delay and Skew Optimization | Checksum: 1d7ed72d1

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d83fb38

Time (s): cpu = 00:09:04 ; elapsed = 00:05:56 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6636 ; free virtual = 20776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.521 | TNS=-52.389| WHS=-0.143 | THS=-0.143 |

Phase 6.1 Hold Fix Iter | Checksum: 13f3c700b

Time (s): cpu = 00:09:56 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6595 ; free virtual = 20735
WARNING: [Route 35-468] The router encountered 23 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
	gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
	.. and 13 more pins.

Phase 6 Post Hold Fix | Checksum: 1433c06ee

Time (s): cpu = 00:09:56 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.882742 %
  Global Horizontal Routing Utilization  = 0.976792 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 150c96444

Time (s): cpu = 00:09:56 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 150c96444

Time (s): cpu = 00:09:57 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1151a6263

Time (s): cpu = 00:09:57 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 13c4b4416

Time (s): cpu = 00:09:57 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.521 | TNS=-52.389| WHS=0.068  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13c4b4416

Time (s): cpu = 00:09:57 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6596 ; free virtual = 20736
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:57 ; elapsed = 00:06:23 . Memory (MB): peak = 2302.414 ; gain = 39.961 ; free physical = 6681 ; free virtual = 20821

Routing Is Done.
67 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:59 ; elapsed = 00:06:24 . Memory (MB): peak = 2345.309 ; gain = 82.855 ; free physical = 6681 ; free virtual = 20821
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2369.219 ; gain = 0.000 ; free physical = 6674 ; free virtual = 20819
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_routed.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_routed.rpt -pb gameslab_wrapper_drc_routed.pb -rpx gameslab_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gameslab_wrapper_methodology_drc_routed.rpt -rpx gameslab_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gameslab_wrapper_power_routed.rpt -pb gameslab_wrapper_power_summary_routed.pb -rpx gameslab_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force gameslab_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[10] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[5]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[11] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[6]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[12] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[7]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[13] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[8]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[5] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[0]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[6] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[1]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[7] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[2]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[8] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[3]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRARDADDR[9] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg__0[4]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg has an input control pin gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14] (net: gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]) which is driven by a register (gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/FSM_sequential_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]... and (the first 15 of 23 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gameslab_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct 29 17:36:26 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
85 Infos, 52 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.176 ; gain = 17.910 ; free physical = 6635 ; free virtual = 20788
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 17:36:26 2017...
