{"name":"Computer Organization and Design RISC-V Edition 2017","previewImagePath":"https://slumper.me/.netlify/images?url=/previews/computerorganizationanddesignriscvedition2017.png&width=300","source":"https://shop.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-812275-4","chapters":[{"fullname":"Computer Abstractions and Technology","number":1,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15}]},{"fullname":"Instructions","number":2,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20},{"task":21},{"task":22},{"task":23},{"task":24},{"task":25},{"task":26},{"task":27},{"task":28},{"task":29},{"task":30},{"task":31},{"task":32},{"task":33},{"task":34},{"task":35},{"task":36},{"task":37},{"task":38},{"task":39},{"task":40},{"task":41},{"task":42}]},{"fullname":"Arithmetic for Computers","number":3,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20},{"task":21},{"task":22},{"task":23},{"task":24},{"task":25},{"task":26},{"task":27},{"task":28},{"task":29},{"task":30},{"task":31},{"task":32},{"task":33},{"task":34},{"task":35},{"task":36},{"task":37},{"task":38},{"task":39},{"task":40},{"task":41},{"task":42},{"task":43},{"task":44},{"task":45},{"task":46},{"task":47}]},{"fullname":"The Processor","number":4,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20},{"task":21},{"task":22},{"task":23},{"task":24},{"task":25},{"task":26},{"task":27},{"task":28},{"task":29},{"task":30},{"task":31},{"task":32},{"task":33}]},{"fullname":"Large and Fast","number":5,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20},{"task":21},{"task":22},{"task":23},{"task":24},{"task":25},{"task":26},{"task":27},{"task":28},{"task":29}]},{"fullname":"Parallel Processors from Client to Cloud","number":6,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20}]},{"fullname":"Appendix A: The Basics of Logic Design","number":7,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6},{"task":7},{"task":8},{"task":9},{"task":10},{"task":11},{"task":12},{"task":13},{"task":14},{"task":15},{"task":16},{"task":17},{"task":18},{"task":19},{"task":20},{"task":21},{"task":22},{"task":23},{"task":24},{"task":25},{"task":26},{"task":27},{"task":28},{"task":29},{"task":30},{"task":31},{"task":32},{"task":33},{"task":34},{"task":35},{"task":36},{"task":37},{"task":38},{"task":39},{"task":40},{"task":41},{"task":42},{"task":43},{"task":44}]},{"fullname":"Appendix B: Graphics and Computing GPUs","number":8,"tasks":[]},{"fullname":"Appendix C: Mapping Control to Hardware","number":9,"tasks":[{"task":1},{"task":2},{"task":3},{"task":4},{"task":5},{"task":6}]},{"fullname":"Appendix D: A Survey of RISC Architectures for Desktop, Server, and Embedded Computers","number":10,"tasks":[]}],"generatorVersion":"1.0.6","custom":false,"id":"Computer Organization and Design RISC-V Edition 2017"}