/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_CAMERAMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_BLK_CTRL_CAMERAMIX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_CAMERAMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_CAMERAMIX
 */

#if !defined(PERI_BLK_CTRL_CAMERAMIX_H_)
#define PERI_BLK_CTRL_CAMERAMIX_H_               /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_CAMERAMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_CAMERAMIX_Peripheral_Access_Layer BLK_CTRL_CAMERAMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_CAMERAMIX - Size of Registers Arrays */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_COUNT 8u
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_COUNT 8u

/** BLK_CTRL_CAMERAMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t ISP_CLOCK_GATING_CONTROL;          /**< ISP Clock gating control, offset: 0x0 */
  __IO uint32_t ISP_AXCACHE_CONTROL;               /**< ISP AxCache control, offset: 0x4 */
  __IO uint32_t ISP_QOS_SETTING;                   /**< ISP QoS setting, offset: 0x8 */
  __IO uint32_t ISI_AXCACHE_CONTROL;               /**< ISI AxCache control, offset: 0xC */
  __IO uint32_t ISI_QOS_SETTING;                   /**< ISI QoS setting, offset: 0x10 */
  __IO uint32_t PANIC_QOS;                         /**< ISI Panic QoS setting, offset: 0x14 */
  __I  uint32_t INIT_PENDING_TX;                   /**< Init_pending_Tx, offset: 0x18 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CSI0_VC_INTERLACED_LINE_COUNT_SET[BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_COUNT]; /**< Virtual Channel interlaced Line count, array offset: 0x20, array step: 0x4 */
  __IO uint32_t CSI0_VC_INTERLACED_CTRL;           /**< CSI0 VC Interlaced Control, offset: 0x40 */
  __IO uint32_t CSI0_VC_INTERLACED_ERROR;          /**< CSI0 VC Interlaced Error, offset: 0x44 */
  __IO uint32_t CSI0_YUV420_FIRST_LINE_EVEN;       /**< CSI0 YUV420 First Line Even, offset: 0x48 */
       uint8_t RESERVED_1[4];
  __IO uint32_t CSI0_RAW32_CTR;                    /**< CSI0 RAW32 Control, offset: 0x50 */
  __IO uint32_t CSI0_STREAM_FENCING_CTRL;          /**< Stream fencing control., offset: 0x54 */
  __I  uint32_t CSI0_STREAM_FENCING_STATUS;        /**< Stream fencing status., offset: 0x58 */
       uint8_t RESERVED_2[4];
  __IO uint32_t CSI0_NP_data_type_VC[BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_COUNT]; /**< CSI0 VC0 non-pixel data type..CSI0 VC7 non-pixel data type, array offset: 0x60, array step: 0x4 */
  __IO uint32_t CSI0_Pixel_data_ctrl_VC[BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_COUNT]; /**< CSI0 Pixel Data Control VC0..CSI0 Pixel Data Control VC7, array offset: 0x80, array step: 0x4 */
  __IO uint32_t CSI0_Route_Pixel_data_type_VC[BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_COUNT]; /**< CSI0 Route Pixel Data Type VC0..CSI0 Route Pixel Data Type VC7, array offset: 0xA0, array step: 0x4 */
  __IO uint32_t CSI0_Non_Pixel_data_ctrl_VC[BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_COUNT]; /**< CSI0 Non-Pixel Data Control VC0..CSI0 Non-Pixel Data Control VC7, array offset: 0xC0, array step: 0x4 */
  __IO uint32_t CSI0_Pixel_data_type_VC[BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_COUNT]; /**< CSI0 Pixel Data Type VC0..CSI0 Pixel Data Type VC7, array offset: 0xE0, array step: 0x4 */
  __IO uint32_t CSI0_Pixel_data_type_err_VC[BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_COUNT]; /**< CSI0 Pixel Data Type Error VC0..CSI0 Pixel Data Type Error VC7, array offset: 0x100, array step: 0x4 */
  __IO uint32_t CSI1_VC_INTERLACED_LINE_COUNT_SET[BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_COUNT]; /**< Virtual Channel interlaced Line count, array offset: 0x120, array step: 0x4 */
  __IO uint32_t CSI1_VC_INTERLACED_CTRL;           /**< CSI1 VC Interlaced Control, offset: 0x140 */
  __IO uint32_t CSI1_VC_INTERLACED_ERROR;          /**< CSI1 VC Interlaced Error, offset: 0x144 */
  __IO uint32_t CSI1_YUV420_FIRST_LINE_EVEN;       /**< CSI1 YUV420 First Line Even, offset: 0x148 */
       uint8_t RESERVED_3[4];
  __IO uint32_t CSI1_RAW32_CTR;                    /**< CSI1 RAW32 Control, offset: 0x150 */
  __IO uint32_t CSI1_STREAM_FENCING_CTRL;          /**< Stream fencing control., offset: 0x154 */
  __I  uint32_t CSI1_STREAM_FENCING_STATUS;        /**< Stream fencing status., offset: 0x158 */
       uint8_t RESERVED_4[4];
  __IO uint32_t CSI1_NP_data_type_VC[BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_COUNT]; /**< CSI1 VC0 non-pixel data type..CSI1 VC7 non-pixel data type, array offset: 0x160, array step: 0x4 */
  __IO uint32_t CSI1_Pixel_data_ctrl_VC[BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_COUNT]; /**< Control of the routing of the pixel data on Pixel link virtual channel., array offset: 0x180, array step: 0x4 */
  __IO uint32_t CSI1_Route_Pixel_data_type_VC[BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_COUNT]; /**< CSI1 Route Pixel Data Type VC0..CSI1 Route Pixel Data Type VC7, array offset: 0x1A0, array step: 0x4 */
  __IO uint32_t CSI1_Non_Pixel_data_ctrl_VC[BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_COUNT]; /**< CSI1 Non-Pixel Data Control VC0..CSI1 Non-Pixel Data Control VC7, array offset: 0x1C0, array step: 0x4 */
  __IO uint32_t CSI1_Pixel_data_type_VC[BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_COUNT]; /**< CSI1 Pixel Data Type VC0..CSI1 Pixel Data Type VC7, array offset: 0x1E0, array step: 0x4 */
  __IO uint32_t CSI1_Pixel_data_type_err_VC[BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_COUNT]; /**< CSI1 Pixel Data Type Error VC0..CSI1 Pixel Data Type Error VC7, array offset: 0x200, array step: 0x4 */
  __IO uint32_t CSI0_PIXEL_LINK_RAW10_FORMAT;      /**< Pixel link RAW10 format, offset: 0x220 */
  __IO uint32_t CSI1_PIXEL_LINK_RAW10_FORMAT;      /**< Pixel link RAW10 format, offset: 0x224 */
  __IO uint32_t CSI0_BUFFER_OVERFLOW;              /**< Buffer Overflow, offset: 0x228 */
  __IO uint32_t CSI1_BUFFER_OVERFLOW;              /**< Buffer Overflow, offset: 0x22C */
       uint8_t RESERVED_5[208];
  __IO uint32_t CM0P_ADDR_OFFSET1;                 /**< Cortex-M0+ Address Offset 1, offset: 0x300 */
  __IO uint32_t CM0P_ADDR_OFFSET2;                 /**< Cortex-M0+ Address Offset 2, offset: 0x304 */
  __IO uint32_t CM0P_CPUWAIT;                      /**< Cortex-M0+ CPUWAIT, offset: 0x308 */
  __IO uint32_t CM0P_CTL;                          /**< Cortex-M0+ Control, offset: 0x30C */
  __I  uint32_t CM0P_STAT;                         /**< Cortex-M0+ Status, offset: 0x310 */
  __IO uint32_t LPCAC_ERROR;                       /**< LPCAC Error, offset: 0x314 */
  __IO uint32_t LPCAC_ERROR_ADDR;                  /**< LPCAC Error Address, offset: 0x318 */
  __IO uint32_t LPCAC_ERROR_DATA;                  /**< LPCAC Error Data, offset: 0x31C */
  __IO uint32_t ISP_CONFIG;                        /**< ISP Configuration, offset: 0x320 */
} BLK_CTRL_CAMERAMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_CAMERAMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_CAMERAMIX_Register_Masks BLK_CTRL_CAMERAMIX Register Masks
 * @{
 */

/*! @name ISP_CLOCK_GATING_CONTROL - ISP Clock gating control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_0_SHIFT (0U)
/*! CSI2_pixel_formatting_0 - Pixel link clock gate control of the CSI2 pixel formatting 0 (Standalone)
 *  0b0..Do not gate the Pixel link clock of the CSI2 pixel formatting 0
 *  0b1..Gate the Pixel link clock of the CSI2 pixel formatting 0
 */
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_0_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_0_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_1_SHIFT (1U)
/*! CSI2_pixel_formatting_1 - Pixel link clock gate control of the CSI2 pixel formatting 1 (Combo)
 *  0b0..Do not gate the Pixel link clock of the CSI2 pixel formatting 1
 *  0b1..Gate the Pixel link clock of the CSI2 pixel formatting 1
 */
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_1_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_CSI2_pixel_formatting_1_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_AXI_clock_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_AXI_clock_SHIFT (4U)
/*! ISP_AXI_clock - AXI clock gate control of the ISP
 *  0b0..Do not gate the AXI clock of the ISP
 *  0b1..Gate the AXI clock of the ISP
 */
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_AXI_clock(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_AXI_clock_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_AXI_clock_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_Pixel_clock_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_Pixel_clock_SHIFT (5U)
/*! ISP_Pixel_clock - Pixel clock gate control of the ISP
 *  0b0..Do not gate the Pixel clock of the ISP
 *  0b1..Gate the Pixel clock of the ISP
 */
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_Pixel_clock(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_Pixel_clock_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_Pixel_clock_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_ISP_clock_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_ISP_clock_SHIFT (6U)
/*! ISP_ISP_clock - ISP clock gate control of the ISP
 *  0b0..Do not gate the ISP clock of the ISP
 *  0b1..Gate the ISP clock of the ISP
 */
#define BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_ISP_clock(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_ISP_clock_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CLOCK_GATING_CONTROL_ISP_ISP_clock_MASK)
/*! @} */

/*! @name ISP_AXCACHE_CONTROL - ISP AxCache control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_ArCache_MASK (0xFU)
#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_ArCache_SHIFT (0U)
/*! ArCache - Set the AXI ArCache signal for the AXI read master ports */
#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_ArCache(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_ArCache_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_ArCache_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_AwCache_MASK (0xF00U)
#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_AwCache_SHIFT (8U)
/*! AwCache - Set the AXI AwCache signal for the AXI write master ports */
#define BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_AwCache(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_AwCache_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_AXCACHE_CONTROL_AwCache_MASK)
/*! @} */

/*! @name ISP_QOS_SETTING - ISP QoS setting */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_AwQoS_MASK (0x7U)
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_AwQoS_SHIFT (0U)
/*! AwQoS - Set the AXI AwQoS signal for all ISP AXI write ports. */
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_AwQoS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_AwQoS_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_AwQoS_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ArQoS_MASK (0x700U)
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ArQoS_SHIFT (8U)
/*! ArQoS - Set the AXI ArQoS signal for all ISP AXI write ports. */
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ArQoS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ArQoS_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ArQoS_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_Ar_local_panic_QoS_MASK (0x7000U)
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_Ar_local_panic_QoS_SHIFT (12U)
/*! Ar_local_panic_QoS - Set the AXI Hurry/Pressure QoS signal when the o_arpostqos of the AXI read port are set to '1'. */
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_Ar_local_panic_QoS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_Ar_local_panic_QoS_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_Ar_local_panic_QoS_MASK)

#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ISP_Traffic_MASK (0x10000U)
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ISP_Traffic_SHIFT (16U)
/*! ISP_Traffic - Set the ISP Traffic as real-time.
 *  0b0..ISP write traffic is configured as best effort. ISP contribution to panic signal through AWQoS_panic is
 *       gated. Set this bit in case of memory to memory ISP processing.
 *  0b1..ISP write traffic is configured as real time. ISP contribute to panic signal. Set this bit in case of real time streaming.
 */
#define BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ISP_Traffic(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ISP_Traffic_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_QOS_SETTING_ISP_Traffic_MASK)
/*! @} */

/*! @name ISI_AXCACHE_CONTROL - ISI AxCache control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_ArCache_MASK (0xFU)
#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_ArCache_SHIFT (0U)
/*! ArCache - Set the AXI ArCache signal for the AXI read master ports */
#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_ArCache(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_ArCache_SHIFT)) & BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_ArCache_MASK)

#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_AwCache_MASK (0xF00U)
#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_AwCache_SHIFT (8U)
/*! AwCache - Set the AXI AwCache signal for the AXI write master ports */
#define BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_AwCache(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_AwCache_SHIFT)) & BLK_CTRL_CAMERAMIX_ISI_AXCACHE_CONTROL_AwCache_MASK)
/*! @} */

/*! @name ISI_QOS_SETTING - ISI QoS setting */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISI_QOS_SETTING_AwQoS_MASK (0x7U)
#define BLK_CTRL_CAMERAMIX_ISI_QOS_SETTING_AwQoS_SHIFT (0U)
/*! AwQoS - Set the AXI AwQoS signal for all ISI AXI read and write ports. */
#define BLK_CTRL_CAMERAMIX_ISI_QOS_SETTING_AwQoS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISI_QOS_SETTING_AwQoS_SHIFT)) & BLK_CTRL_CAMERAMIX_ISI_QOS_SETTING_AwQoS_MASK)
/*! @} */

/*! @name PANIC_QOS - ISI Panic QoS setting */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_PANIC_QOS_Panic_QoS_MASK (0x7U)
#define BLK_CTRL_CAMERAMIX_PANIC_QOS_Panic_QoS_SHIFT (0U)
/*! Panic_QoS - Set the AXI Hurry AwQoS signal for all ISI and ISP AXI write ports, when corresponding panic signals are active. */
#define BLK_CTRL_CAMERAMIX_PANIC_QOS_Panic_QoS(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_PANIC_QOS_Panic_QoS_SHIFT)) & BLK_CTRL_CAMERAMIX_PANIC_QOS_Panic_QoS_MASK)
/*! @} */

/*! @name INIT_PENDING_TX - Init_pending_Tx */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_0_SHIFT (0U)
/*! Read_AXI_ISP_0 - Read_AXI_ISP_0 pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_0_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_0_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_1_SHIFT (1U)
/*! Read_AXI_ISP_1 - Read_AXI_ISP_1 pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_1_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_AXI_ISP_1_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_0_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_0_SHIFT (2U)
/*! Write_AXI_ISP_0 - Write_AXI_ISP_0 pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_0_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_0_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_1_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_1_SHIFT (3U)
/*! Write_AXI_ISP_1 - Write_AXI_ISP_1 pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_1_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_AXI_ISP_1_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_ISI_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_ISI_SHIFT (4U)
/*! Read_ISI - Read_ISI pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_ISI(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_ISI_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Read_ISI_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_Y_ISI_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_Y_ISI_SHIFT (5U)
/*! Write_Y_ISI - Write_Y_ISI pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_Y_ISI(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_Y_ISI_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_Y_ISI_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_U_ISI_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_U_ISI_SHIFT (6U)
/*! Write_U_ISI - Write_U_ISI pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_U_ISI(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_U_ISI_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_U_ISI_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_V_ISI_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_V_ISI_SHIFT (7U)
/*! Write_V_ISI - Write_V_ISI pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_V_ISI(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_V_ISI_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_Write_V_ISI_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_CM0P_MASK (0x100U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_CM0P_SHIFT (8U)
/*! CM0P - CM0P pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_CM0P(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_CM0P_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_CM0P_MASK)

#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_eDMA_MASK (0x200U)
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_eDMA_SHIFT (9U)
/*! eDMA - eDMA pending transaction
 *  0b0..No pending transaction
 *  0b1..Pending transaction
 */
#define BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_eDMA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_eDMA_SHIFT)) & BLK_CTRL_CAMERAMIX_INIT_PENDING_TX_eDMA_MASK)
/*! @} */

/*! @name CSI0_VC_INTERLACED_LINE_COUNT_SET - Virtual Channel interlaced Line count */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_MASK (0x3FFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_SHIFT (0U)
/*! Odd_line_count - Odd line count */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_MASK (0x3FFF0000U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_SHIFT (16U)
/*! Even_line_count - Even line count */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Even_line_count(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_MASK)
/*! @} */

/*! @name CSI0_VC_INTERLACED_CTRL - CSI0 VC Interlaced Control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC0_interlace_mode_MASK (0x3U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC0_interlace_mode_SHIFT (0U)
/*! CSI0_VC0_interlace_mode - CSI0 VC0 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC0_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC0_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC0_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC1_interlace_mode_MASK (0xCU)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC1_interlace_mode_SHIFT (2U)
/*! CSI0_VC1_interlace_mode - CSI0 VC1 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC1_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC1_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC1_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC2_interlace_mode_MASK (0x30U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC2_interlace_mode_SHIFT (4U)
/*! CSI0_VC2_interlace_mode - CSI0 VC2 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC2_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC2_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC2_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC3_interlace_mode_MASK (0xC0U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC3_interlace_mode_SHIFT (6U)
/*! CSI0_VC3_interlace_mode - CSI0 VC3 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC3_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC3_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC3_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC4_interlace_mode_MASK (0x300U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC4_interlace_mode_SHIFT (8U)
/*! CSI0_VC4_interlace_mode - CSI0 VC4 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC4_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC4_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC4_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC5_interlace_mode_MASK (0xC00U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC5_interlace_mode_SHIFT (10U)
/*! CSI0_VC5_interlace_mode - CSI0 VC5 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC5_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC5_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC5_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC6_interlace_mode_MASK (0x3000U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC6_interlace_mode_SHIFT (12U)
/*! CSI0_VC6_interlace_mode - CSI0 VC6 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC6_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC6_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC6_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC7_interlace_mode_MASK (0xC000U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC7_interlace_mode_SHIFT (14U)
/*! CSI0_VC7_interlace_mode - CSI0 VC7 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC7_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC7_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_CTRL_CSI0_VC7_interlace_mode_MASK)
/*! @} */

/*! @name CSI0_VC_INTERLACED_ERROR - CSI0 VC Interlaced Error */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC0_SHIFT (0U)
/*! CSI0_VC0 - CSI0 VC1 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC0_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC0_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC1_SHIFT (1U)
/*! CSI0_VC1 - CSI0 VC1 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC1_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC1_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC2_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC2_SHIFT (2U)
/*! CSI0_VC2 - CSI0 VC2 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC2_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC2_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC3_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC3_SHIFT (3U)
/*! CSI0_VC3 - CSI0 VC3 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC3_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC3_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC4_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC4_SHIFT (4U)
/*! CSI0_VC4 - CSI0 VC4 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC4_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC4_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC5_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC5_SHIFT (5U)
/*! CSI0_VC5 - CSI0 VC5 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC5_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC5_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC6_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC6_SHIFT (6U)
/*! CSI0_VC6 - CSI0 VC6 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC6_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC6_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC7_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC7_SHIFT (7U)
/*! CSI0_VC7 - CSI0 VC7 line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC7_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_VC_INTERLACED_ERROR_CSI0_VC7_MASK)
/*! @} */

/*! @name CSI0_YUV420_FIRST_LINE_EVEN - CSI0 YUV420 First Line Even */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC0_SHIFT (0U)
/*! VC0 - CSI0 VC0 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC0_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC0_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC1_SHIFT (1U)
/*! VC1 - CSI0 VC1 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC1_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC1_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC2_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC2_SHIFT (2U)
/*! VC2 - CSI0 VC2 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC2_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC2_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC3_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC3_SHIFT (3U)
/*! VC3 - CSI0 VC3 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC3_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC3_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC4_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC4_SHIFT (4U)
/*! VC4 - CSI0 VC4 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC4_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC4_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC5_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC5_SHIFT (5U)
/*! VC5 - CSI0 VC5 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC5_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC5_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC6_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC6_SHIFT (6U)
/*! VC6 - CSI0 VC6 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC6_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC6_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC7_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC7_SHIFT (7U)
/*! VC7 - CSI0 VC7 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC7_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_YUV420_FIRST_LINE_EVEN_VC7_MASK)
/*! @} */

/*! @name CSI0_RAW32_CTR - CSI0 RAW32 Control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC0_RAW32_MODE_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC0_RAW32_MODE_SHIFT (0U)
/*! CSI0_VC0_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC0_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC0_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC0_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC1_RAW32_MODE_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC1_RAW32_MODE_SHIFT (1U)
/*! CSI0_VC1_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC1_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC1_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC1_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC2_RAW32_MODE_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC2_RAW32_MODE_SHIFT (2U)
/*! CSI0_VC2_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC2_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC2_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC2_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC3_RAW32_MODE_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC3_RAW32_MODE_SHIFT (3U)
/*! CSI0_VC3_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC3_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC3_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC3_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC4_RAW32_MODE_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC4_RAW32_MODE_SHIFT (4U)
/*! CSI0_VC4_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC4_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC4_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC4_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC5_RAW32_MODE_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC5_RAW32_MODE_SHIFT (5U)
/*! CSI0_VC5_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC5_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC5_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC5_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC6_RAW32_MODE_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC6_RAW32_MODE_SHIFT (6U)
/*! CSI0_VC6_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC6_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC6_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC6_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC7_RAW32_MODE_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC7_RAW32_MODE_SHIFT (7U)
/*! CSI0_VC7_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC7_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC7_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_VC7_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_RAW_SWAP_MODE_MASK (0xFF00U)
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_RAW_SWAP_MODE_SHIFT (8U)
/*! CSI0_RAW_SWAP_MODE - Defines if a virtual channel is set in RAW SWAP mode when index corresponding to the virtual channel is set to '1'. */
#define BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_RAW_SWAP_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_RAW_SWAP_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_RAW32_CTR_CSI0_RAW_SWAP_MODE_MASK)
/*! @} */

/*! @name CSI0_STREAM_FENCING_CTRL - Stream fencing control. */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Fencing_Control_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Fencing_Control_SHIFT (0U)
/*! CSI0_Fencing_Control - [0] Fence VC0...[7] Fence VC7 */
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Fencing_Control(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Fencing_Control_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Fencing_Control_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Reset_Fencing_SM_MASK (0xFF00U)
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Reset_Fencing_SM_SHIFT (8U)
/*! CSI0_Reset_Fencing_SM - SW reset of Fencing state machine. One per Virtual channel.[8] : Virtual channel 0...[15]: Virtual channel 7 */
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Reset_Fencing_SM(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Reset_Fencing_SM_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_CTRL_CSI0_Reset_Fencing_SM_MASK)
/*! @} */

/*! @name CSI0_STREAM_FENCING_STATUS - Stream fencing status. */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_STATUS_CSI0_Fencing_Status_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_STATUS_CSI0_Fencing_Status_SHIFT (0U)
/*! CSI0_Fencing_Status - Indicates when a virtual channel is fenced when set to '1'. [0] VC0 is fenced...[7] VC7 is fenced */
#define BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_STATUS_CSI0_Fencing_Status(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_STATUS_CSI0_Fencing_Status_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_STREAM_FENCING_STATUS_CSI0_Fencing_Status_MASK)
/*! @} */

/*! @name CSI0_NP_data_type_VC - CSI0 VC0 non-pixel data type..CSI0 VC7 non-pixel data type */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC0_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC0_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC0_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC0_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC0_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC0_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC1_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC1_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC1_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC1_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC1_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC1_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC2_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC2_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC2_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC2_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC2_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC2_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC3_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC3_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC3_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC3_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC3_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC3_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC4_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC4_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC4_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC4_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC4_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC4_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC5_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC5_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC5_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC5_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC5_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC5_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC6_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC6_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC6_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC6_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC6_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC6_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC7_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC7_NP_data_type_en_SHIFT (0U)
/*! CSI0_VC7_NP_data_type_en - Enables transport of non-pixel data on pixel link. */
#define BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC7_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC7_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_NP_data_type_VC_CSI0_VC7_NP_data_type_en_MASK)
/*! @} */

/*! @name CSI0_Pixel_data_ctrl_VC - CSI0 Pixel Data Control VC0..CSI0 Pixel Data Control VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_Reroute_VC_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_Reroute_VC_SHIFT (0U)
/*! Reroute_VC - Defines if the pixel data are routed to another VC or not
 *  0b0..Pixel data are not re-routed.
 *  0b1..Pixel are routed to VC defined by New_VC.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_Reroute_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_Reroute_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_Reroute_VC_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_New_VC_MASK (0xEU)
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_New_VC_SHIFT (1U)
/*! New_VC - Defines the virtual channel on which the pixel data are transported */
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_New_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_New_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_ctrl_VC_New_VC_MASK)
/*! @} */

/*! @name CSI0_Route_Pixel_data_type_VC - CSI0 Route Pixel Data Type VC0..CSI0 Route Pixel Data Type VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_Others_MASK (0x1FFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_Others_SHIFT (0U)
/*! Others - Route other pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_Others(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_Others_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_Others_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_RAW_MASK (0xFF8000U)
#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_RAW_SHIFT (15U)
/*! RAW - Route RAW pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_RAW(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_RAW_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Route_Pixel_data_type_VC_RAW_MASK)
/*! @} */

/*! @name CSI0_Non_Pixel_data_ctrl_VC - CSI0 Non-Pixel Data Control VC0..CSI0 Non-Pixel Data Control VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_Reroute_VC_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_Reroute_VC_SHIFT (0U)
/*! Reroute_VC - Defines if the non-pixel data are routed to another VC or not
 *  0b0..Non-pixel data are not re-routed.
 *  0b1..Non-pixel data are routed to VC defined by New_VC.
 */
#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_Reroute_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_Reroute_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_Reroute_VC_MASK)

#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_New_VC_MASK (0xEU)
#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_New_VC_SHIFT (1U)
/*! New_VC - Defines the virtual channel on which the non-pixel data are transported */
#define BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_New_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_New_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Non_Pixel_data_ctrl_VC_New_VC_MASK)
/*! @} */

/*! @name CSI0_Pixel_data_type_VC - CSI0 Pixel Data Type VC0..CSI0 Pixel Data Type VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_type_enable_MASK (0xFFFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_type_enable_SHIFT (0U)
/*! type_enable - Pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_type_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_type_enable_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_VC_type_enable_MASK)
/*! @} */

/*! @name CSI0_Pixel_data_type_err_VC - CSI0 Pixel Data Type Error VC0..CSI0 Pixel Data Type Error VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_type_error_MASK (0xFFFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_type_error_SHIFT (0U)
/*! type_error - Pixel data type error */
#define BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_type_error(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_type_error_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_Pixel_data_type_err_VC_type_error_MASK)
/*! @} */

/*! @name CSI1_VC_INTERLACED_LINE_COUNT_SET - Virtual Channel interlaced Line count */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_MASK (0x3FFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_SHIFT (0U)
/*! Odd_line_count - Odd line count */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Odd_line_count_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_MASK (0x3FFF0000U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_SHIFT (16U)
/*! Even_line_count - Even line count */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Even_line_count(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_LINE_COUNT_SET_Even_line_count_MASK)
/*! @} */

/*! @name CSI1_VC_INTERLACED_CTRL - CSI1 VC Interlaced Control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC0_interlace_mode_MASK (0x3U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC0_interlace_mode_SHIFT (0U)
/*! CSI1_VC0_interlace_mode - CSI1 VC0 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC0_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC0_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC0_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC1_interlace_mode_MASK (0xCU)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC1_interlace_mode_SHIFT (2U)
/*! CSI1_VC1_interlace_mode - CSI1 VC1 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC1_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC1_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC1_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC2_interlace_mode_MASK (0x30U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC2_interlace_mode_SHIFT (4U)
/*! CSI1_VC2_interlace_mode - CSI1 VC2 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC2_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC2_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC2_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC3_interlace_mode_MASK (0xC0U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC3_interlace_mode_SHIFT (6U)
/*! CSI1_VC3_interlace_mode - CSI1 VC3 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC3_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC3_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC3_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC4_interlace_mode_MASK (0x300U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC4_interlace_mode_SHIFT (8U)
/*! CSI1_VC4_interlace_mode - CSI1 VC4 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC4_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC4_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC4_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC5_interlace_mode_MASK (0xC00U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC5_interlace_mode_SHIFT (10U)
/*! CSI1_VC5_interlace_mode - CSI1 VC5 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC5_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC5_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC5_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC6_interlace_mode_MASK (0x3000U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC6_interlace_mode_SHIFT (12U)
/*! CSI1_VC6_interlace_mode - CSI1 VC6 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC6_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC6_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC6_interlace_mode_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC7_interlace_mode_MASK (0xC000U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC7_interlace_mode_SHIFT (14U)
/*! CSI1_VC7_interlace_mode - CSI1 VC7 interlace mode
 *  0b00..Virtual Channel is not interlaced : pixel link interlaced/not control field is set 2b00
 *  0b01..Virtual Channel is interlaced and generation done according to the CSI2 frame number
 *  0b10..Virtual Channel is interlaced and generation done according to the number of lines received during one frame
 *  0b11..Virtual Channel is interlaced. First received frame is considered as ODD.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC7_interlace_mode(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC7_interlace_mode_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_CTRL_CSI1_VC7_interlace_mode_MASK)
/*! @} */

/*! @name CSI1_VC_INTERLACED_ERROR - CSI1 VC Interlaced Error */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC0_SHIFT (0U)
/*! CSI1_VC0 - CSI1 VC0 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC0_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC0_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC1_SHIFT (1U)
/*! CSI1_VC1 - CSI1 VC1 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC1_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC1_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC2_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC2_SHIFT (2U)
/*! CSI1_VC2 - CSI1 VC2 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC2_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC2_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC3_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC3_SHIFT (3U)
/*! CSI1_VC3 - CSI1 VC3 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC3_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC3_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC4_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC4_SHIFT (4U)
/*! CSI1_VC4 - CSI1 VC4 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC4_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC4_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC5_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC5_SHIFT (5U)
/*! CSI1_VC5 - CSI1 VC5 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC5_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC5_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC6_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC6_SHIFT (6U)
/*! CSI1_VC6 - CSI1 VC6 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC6_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC6_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC7_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC7_SHIFT (7U)
/*! CSI1_VC7 - CSI1 VC7 Line count mismatch
 *  0b0..No line count mismatch error
 *  0b1..Line count mismatch error
 */
#define BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC7_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_VC_INTERLACED_ERROR_CSI1_VC7_MASK)
/*! @} */

/*! @name CSI1_YUV420_FIRST_LINE_EVEN - CSI1 YUV420 First Line Even */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC0_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC0_SHIFT (0U)
/*! VC0 - CSI1 VC0 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC0_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC0_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC1_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC1_SHIFT (1U)
/*! VC1 - CSI1 VC1 first line even */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC1_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC1_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC2_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC2_SHIFT (2U)
/*! VC2 - CSI1 VC2 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC2_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC2_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC3_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC3_SHIFT (3U)
/*! VC3 - CSI1 VC3 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC3_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC3_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC4_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC4_SHIFT (4U)
/*! VC4 - CSI1 VC4 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC4_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC4_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC5_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC5_SHIFT (5U)
/*! VC5 - CSI1 VC5 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC5_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC5_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC6_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC6_SHIFT (6U)
/*! VC6 - CSI1 VC6 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC6_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC6_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC7_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC7_SHIFT (7U)
/*! VC7 - CSI1 VC7 first line even
 *  0b0..First line is ODD
 *  0b1..First line is EVEN
 */
#define BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC7_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_YUV420_FIRST_LINE_EVEN_VC7_MASK)
/*! @} */

/*! @name CSI1_RAW32_CTR - CSI1 RAW32 Control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC0_RAW32_MODE_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC0_RAW32_MODE_SHIFT (0U)
/*! CSI1_VC0_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC0_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC0_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC0_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC1_RAW32_MODE_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC1_RAW32_MODE_SHIFT (1U)
/*! CSI1_VC1_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC1_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC1_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC1_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC2_RAW32_MODE_MASK (0x4U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC2_RAW32_MODE_SHIFT (2U)
/*! CSI1_VC2_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC2_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC2_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC2_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC3_RAW32_MODE_MASK (0x8U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC3_RAW32_MODE_SHIFT (3U)
/*! CSI1_VC3_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC3_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC3_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC3_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC4_RAW32_MODE_MASK (0x10U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC4_RAW32_MODE_SHIFT (4U)
/*! CSI1_VC4_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC4_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC4_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC4_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC5_RAW32_MODE_MASK (0x20U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC5_RAW32_MODE_SHIFT (5U)
/*! CSI1_VC5_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC5_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC5_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC5_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC6_RAW32_MODE_MASK (0x40U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC6_RAW32_MODE_SHIFT (6U)
/*! CSI1_VC6_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC6_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC6_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC6_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC7_RAW32_MODE_MASK (0x80U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC7_RAW32_MODE_SHIFT (7U)
/*! CSI1_VC7_RAW32_MODE - Defines if a virtual channel is set in RAW32 mode
 *  0b0..VC is not set in RAW32 mode
 *  0b1..VC is set in RAW32 mode
 */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC7_RAW32_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC7_RAW32_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_VC7_RAW32_MODE_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_RAW_SWAP_MODE_MASK (0xFF00U)
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_RAW_SWAP_MODE_SHIFT (8U)
/*! CSI1_RAW_SWAP_MODE - Defines if a virtual channel is set in RAW SWAP mode when index corresponding to the virtual channel is set to '1'. */
#define BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_RAW_SWAP_MODE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_RAW_SWAP_MODE_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_RAW32_CTR_CSI1_RAW_SWAP_MODE_MASK)
/*! @} */

/*! @name CSI1_STREAM_FENCING_CTRL - Stream fencing control. */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Fencing_Control_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Fencing_Control_SHIFT (0U)
/*! CSI1_Fencing_Control - [0] Fence VC0...[7] Fence VC7 */
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Fencing_Control(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Fencing_Control_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Fencing_Control_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Reset_Fencing_SM_MASK (0xFF00U)
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Reset_Fencing_SM_SHIFT (8U)
/*! CSI1_Reset_Fencing_SM - SW reset of Fencing state machine. One per Virtual channel.[8] : Virtual channel 0...[15]: Virtual channel 7 */
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Reset_Fencing_SM(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Reset_Fencing_SM_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_CTRL_CSI1_Reset_Fencing_SM_MASK)
/*! @} */

/*! @name CSI1_STREAM_FENCING_STATUS - Stream fencing status. */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_STATUS_CSI1_Fencing_Status_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_STATUS_CSI1_Fencing_Status_SHIFT (0U)
/*! CSI1_Fencing_Status - Indicates when a virtual channel is fenced when set to '1'. [0] VC0 is fenced...[7] VC7 is fenced */
#define BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_STATUS_CSI1_Fencing_Status(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_STATUS_CSI1_Fencing_Status_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_STREAM_FENCING_STATUS_CSI1_Fencing_Status_MASK)
/*! @} */

/*! @name CSI1_NP_data_type_VC - CSI1 VC0 non-pixel data type..CSI1 VC7 non-pixel data type */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC0_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC0_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC0_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC0_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC0_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC0_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC1_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC1_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC1_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC1_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC1_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC1_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC2_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC2_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC2_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC2_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC2_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC2_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC3_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC3_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC3_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC3_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC3_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC3_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC4_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC4_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC4_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC4_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC4_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC4_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC5_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC5_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC5_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC5_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC5_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC5_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC6_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC6_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC6_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC6_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC6_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC6_NP_data_type_en_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC7_NP_data_type_en_MASK (0x3FFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC7_NP_data_type_en_SHIFT (0U)
/*! CSI1_VC7_NP_data_type_en - Enables transport of non-pixel data on pixel link */
#define BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC7_NP_data_type_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC7_NP_data_type_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_NP_data_type_VC_CSI1_VC7_NP_data_type_en_MASK)
/*! @} */

/*! @name CSI1_Pixel_data_ctrl_VC - Control of the routing of the pixel data on Pixel link virtual channel. */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_Reroute_VC_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_Reroute_VC_SHIFT (0U)
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_Reroute_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_Reroute_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_Reroute_VC_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_New_VC_MASK (0xEU)
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_New_VC_SHIFT (1U)
/*! New_VC - Defines the virtual channel on which the pixel data are transported */
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_New_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_New_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_ctrl_VC_New_VC_MASK)
/*! @} */

/*! @name CSI1_Route_Pixel_data_type_VC - CSI1 Route Pixel Data Type VC0..CSI1 Route Pixel Data Type VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_Others_MASK (0x1FFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_Others_SHIFT (0U)
/*! Others - Route other pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_Others(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_Others_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_Others_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_RAW_MASK (0xFF8000U)
#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_RAW_SHIFT (15U)
/*! RAW - Route RAW pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_RAW(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_RAW_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Route_Pixel_data_type_VC_RAW_MASK)
/*! @} */

/*! @name CSI1_Non_Pixel_data_ctrl_VC - CSI1 Non-Pixel Data Control VC0..CSI1 Non-Pixel Data Control VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_Reroute_VC_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_Reroute_VC_SHIFT (0U)
/*! Reroute_VC - Defines if the non-pixel data are routed to another VC or not
 *  0b0..Non-pixel data are not re-routed.
 *  0b1..Non-pixel data are routed to VC defined by New_VC.
 */
#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_Reroute_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_Reroute_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_Reroute_VC_MASK)

#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_New_VC_MASK (0xEU)
#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_New_VC_SHIFT (1U)
/*! New_VC - Defines the virtual channel on which the non-pixel data are transported */
#define BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_New_VC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_New_VC_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Non_Pixel_data_ctrl_VC_New_VC_MASK)
/*! @} */

/*! @name CSI1_Pixel_data_type_VC - CSI1 Pixel Data Type VC0..CSI1 Pixel Data Type VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_type_enable_MASK (0xFFFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_type_enable_SHIFT (0U)
/*! type_enable - Pixel data type enable */
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_type_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_type_enable_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_VC_type_enable_MASK)
/*! @} */

/*! @name CSI1_Pixel_data_type_err_VC - CSI1 Pixel Data Type Error VC0..CSI1 Pixel Data Type Error VC7 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_type_error_MASK (0xFFFFFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_type_error_SHIFT (0U)
/*! type_error - Pixel data type error */
#define BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_type_error(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_type_error_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_Pixel_data_type_err_VC_type_error_MASK)
/*! @} */

/*! @name CSI0_PIXEL_LINK_RAW10_FORMAT - Pixel link RAW10 format */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_PIXEL_LINK_RAW10_FORMAT_RAW10P_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI0_PIXEL_LINK_RAW10_FORMAT_RAW10P_SHIFT (0U)
/*! RAW10P - RAW10P */
#define BLK_CTRL_CAMERAMIX_CSI0_PIXEL_LINK_RAW10_FORMAT_RAW10P(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_PIXEL_LINK_RAW10_FORMAT_RAW10P_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_PIXEL_LINK_RAW10_FORMAT_RAW10P_MASK)
/*! @} */

/*! @name CSI1_PIXEL_LINK_RAW10_FORMAT - Pixel link RAW10 format */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_PIXEL_LINK_RAW10_FORMAT_RAW10P_MASK (0xFFU)
#define BLK_CTRL_CAMERAMIX_CSI1_PIXEL_LINK_RAW10_FORMAT_RAW10P_SHIFT (0U)
/*! RAW10P - RAW10P */
#define BLK_CTRL_CAMERAMIX_CSI1_PIXEL_LINK_RAW10_FORMAT_RAW10P(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_PIXEL_LINK_RAW10_FORMAT_RAW10P_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_PIXEL_LINK_RAW10_FORMAT_RAW10P_MASK)
/*! @} */

/*! @name CSI0_BUFFER_OVERFLOW - Buffer Overflow */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI0_BUFFER_OVERFLOW_Buffer_Overflow_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI0_BUFFER_OVERFLOW_Buffer_Overflow_SHIFT (0U)
/*! Buffer_Overflow - Set when the rate adaptation buffer overflows */
#define BLK_CTRL_CAMERAMIX_CSI0_BUFFER_OVERFLOW_Buffer_Overflow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI0_BUFFER_OVERFLOW_Buffer_Overflow_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI0_BUFFER_OVERFLOW_Buffer_Overflow_MASK)
/*! @} */

/*! @name CSI1_BUFFER_OVERFLOW - Buffer Overflow */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CSI1_BUFFER_OVERFLOW_Buffer_Overflow_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CSI1_BUFFER_OVERFLOW_Buffer_Overflow_SHIFT (0U)
/*! Buffer_Overflow - Set when the rate adaptation buffer overflows */
#define BLK_CTRL_CAMERAMIX_CSI1_BUFFER_OVERFLOW_Buffer_Overflow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CSI1_BUFFER_OVERFLOW_Buffer_Overflow_SHIFT)) & BLK_CTRL_CAMERAMIX_CSI1_BUFFER_OVERFLOW_Buffer_Overflow_MASK)
/*! @} */

/*! @name CM0P_ADDR_OFFSET1 - Cortex-M0+ Address Offset 1 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET1_OFFSET_MASK (0xFFFFFF00U)
#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET1_OFFSET_SHIFT (8U)
/*! OFFSET - CM0P_ADDR_OFFSET1 */
#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET1_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET1_OFFSET_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET1_OFFSET_MASK)
/*! @} */

/*! @name CM0P_ADDR_OFFSET2 - Cortex-M0+ Address Offset 2 */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET2_OFFSET_MASK (0xFFFFFF00U)
#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET2_OFFSET_SHIFT (8U)
/*! OFFSET - CM0P_ADDR_OFFSET2 */
#define BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET2_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET2_OFFSET_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_ADDR_OFFSET2_OFFSET_MASK)
/*! @} */

/*! @name CM0P_CPUWAIT - Cortex-M0+ CPUWAIT */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_CPW_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_CPW_SHIFT (0U)
/*! CPW - Controls CM0P CPUWAIT input signal
 *  0b0..Processor is running
 *  0b1..Processor is waiting
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_CPW(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_CPW_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_CPW_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_RST_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_RST_SHIFT (1U)
/*! RST - Software reset of CM0P core and LPCAC
 *  0b0..CM0P logic is held in reset
 *  0b1..CM0P logic is not in reset
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_RST(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_RST_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CPUWAIT_RST_MASK)
/*! @} */

/*! @name CM0P_CTL - Cortex-M0+ Control */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_ILT_MASK     (0x3FCU)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_ILT_SHIFT    (2U)
/*! ILT - Controls the CM0Px IRQLATENCY[7:0] input */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_ILT(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_ILT_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_ILT_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_CLR_MASK     (0x400U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_CLR_SHIFT    (10U)
/*! CLR - Clear LPCAC data cache (clr_lpcac)
 *  0b0..Disable clear of LPCAC data cache
 *  0b1..Enable clear LPCAC data cache
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_CLR(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_CLR_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_CLR_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_NAL_MASK     (0x800U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_NAL_SHIFT    (11U)
/*! NAL - Disable LPCAC data cache allocation (frc_no_alloc)
 *  0b0..Enable LPCAC data cache allocation
 *  0b1..Disable LPCAC data cache allocation (Bit DWB also needs to be set to '1')
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_NAL(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_NAL_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_NAL_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DWB_MASK     (0x1000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DWB_SHIFT    (12U)
/*! DWB - Disable LPCAC write buffer (dis_lpcac_wtbf)
 *  0b0..Enable write buffer
 *  0b1..Disable write buffer
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DWB(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_DWB_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_DWB_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DIS_MASK     (0x2000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DIS_SHIFT    (13U)
/*! DIS - Disable LPCAC (dis_lpcac)
 *  0b0..Enable LPCAC
 *  0b1..Disable LPCAC
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_DIS(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_DIS_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_DIS_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_Boot_MASK    (0x8000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_Boot_SHIFT   (15U)
/*! Boot - Boot source
 *  0b0..Boot from OCRAM_L
 *  0b1..Boot from DDR
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_Boot(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_Boot_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_Boot_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_lim_lpcac_wtbf_MASK (0x10000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_lim_lpcac_wtbf_SHIFT (16U)
/*! lim_lpcac_wtbf - Limit write buffer (lim_lpcac_wtbf)
 *  0b0..If write buffer is enabled, buffer all writes to spaces that are bufferable.
 *  0b1..If write buffer is enabled, buffer all writes to spaces that are both bufferable and cacheable.
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_lim_lpcac_wtbf(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_lim_lpcac_wtbf_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_lim_lpcac_wtbf_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_miss_en_MASK (0x20000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_miss_en_SHIFT (17U)
/*! parity_miss_en - Miss on error (parity_miss_en)
 *  0b0..Disable parity generation, parity checking, and recovery from parity faults
 *  0b1..Enable parity generation, parity checking, and recovery from parity faults
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_miss_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_miss_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_miss_en_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_fault_en_MASK (0x40000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_fault_en_SHIFT (18U)
/*! parity_fault_en - Enable parity error reporting
 *  0b0..Disable parity errors and parity error related information reporting
 *  0b1..Enable parity errors and parity error related information reporting
 */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_fault_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_fault_en_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_parity_fault_en_MASK)

#define BLK_CTRL_CAMERAMIX_CM0P_CTL_OCRAM__in_init_req_MASK (0x80000U)
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_OCRAM__in_init_req_SHIFT (19U)
/*! OCRAM__in_init_req - OCRAM Initialization request */
#define BLK_CTRL_CAMERAMIX_CM0P_CTL_OCRAM__in_init_req(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_CTL_OCRAM__in_init_req_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_CTL_OCRAM__in_init_req_MASK)
/*! @} */

/*! @name CM0P_STAT - Cortex-M0+ Status */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_CM0P_STAT_LKP_MASK    (0x1U)
#define BLK_CTRL_CAMERAMIX_CM0P_STAT_LKP_SHIFT   (0U)
/*! LKP - CM0P LOCKUP output signal value
 *  0b0..Processor is not in lockup state
 *  0b1..Processor is in lockup state, as a result of an unrecoverable exception
 */
#define BLK_CTRL_CAMERAMIX_CM0P_STAT_LKP(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_CM0P_STAT_LKP_SHIFT)) & BLK_CTRL_CAMERAMIX_CM0P_STAT_LKP_MASK)
/*! @} */

/*! @name LPCAC_ERROR - LPCAC Error */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_PE_MASK (0x1U)
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_PE_SHIFT (0U)
/*! CACHE_PE - Cache data parity error (cache_data_pe). Output of that register is connected to mix output signal 'lpcac_cache_data_pe' */
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_PE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_PE_SHIFT)) & BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_PE_MASK)

#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_WE_MASK (0x2U)
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_WE_SHIFT (1U)
/*! CACHE_WE - Cache write-buffer error (cache_wb_error). Output of that register is connected to
 *    mix output signal 'lpcac_cache_wb_error'
 */
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_WE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_WE_SHIFT)) & BLK_CTRL_CAMERAMIX_LPCAC_ERROR_CACHE_WE_MASK)

#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_BUSERR_MASK (0xCU)
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_BUSERR_SHIFT (2U)
/*! BUSERR - Bus Error size. In case of Cache write-buffer error or Cache data parity error the
 *    LPCAC. Be_size is latched in that register.
 */
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_BUSERR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_LPCAC_ERROR_BUSERR_SHIFT)) & BLK_CTRL_CAMERAMIX_LPCAC_ERROR_BUSERR_MASK)
/*! @} */

/*! @name LPCAC_ERROR_ADDR - LPCAC Error Address */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_ADDR_BUSERR_ADDR_MASK (0xFFFFFFFFU)
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_ADDR_BUSERR_ADDR_SHIFT (0U)
/*! BUSERR_ADDR - In case of Cache write-buffer error or Cache data parity error the bus error address is latched in this register */
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_ADDR_BUSERR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_LPCAC_ERROR_ADDR_BUSERR_ADDR_SHIFT)) & BLK_CTRL_CAMERAMIX_LPCAC_ERROR_ADDR_BUSERR_ADDR_MASK)
/*! @} */

/*! @name LPCAC_ERROR_DATA - LPCAC Error Data */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_DATA_BUSERR_DATA_MASK (0xFFFFFFFFU)
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_DATA_BUSERR_DATA_SHIFT (0U)
/*! BUSERR_DATA - In case of Cache write-buffer error or Cache data parity error the bus error data is latched in this register */
#define BLK_CTRL_CAMERAMIX_LPCAC_ERROR_DATA_BUSERR_DATA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_LPCAC_ERROR_DATA_BUSERR_DATA_SHIFT)) & BLK_CTRL_CAMERAMIX_LPCAC_ERROR_DATA_BUSERR_DATA_MASK)
/*! @} */

/*! @name ISP_CONFIG - ISP Configuration */
/*! @{ */

#define BLK_CTRL_CAMERAMIX_ISP_CONFIG_Pixel_link_sel_MASK (0x3U)
#define BLK_CTRL_CAMERAMIX_ISP_CONFIG_Pixel_link_sel_SHIFT (0U)
/*! Pixel_link_sel - Select the pixel link connected to the ISP
 *  0b00..CSI Pixel Link 0 is connected to the ISP
 *  0b01..CSI Pixel Link 1 is connected to the ISP
 */
#define BLK_CTRL_CAMERAMIX_ISP_CONFIG_Pixel_link_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_CAMERAMIX_ISP_CONFIG_Pixel_link_sel_SHIFT)) & BLK_CTRL_CAMERAMIX_ISP_CONFIG_Pixel_link_sel_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_CAMERAMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_CAMERAMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_BLK_CTRL_CAMERAMIX_H_ */

