
PowerOBCtwoway-OBC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  000003a4  00000438  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800102  00800102  0000043a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000043a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000046c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c8  00000000  00000000  000004ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e0a  00000000  00000000  00000574  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b05  00000000  00000000  0000137e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000781  00000000  00000000  00001e83  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000198  00000000  00000000  00002604  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005e0  00000000  00000000  0000279c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000002f0  00000000  00000000  00002d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  0000306c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	96 c0       	rjmp	.+300    	; 0x12e <__ctors_end>
   2:	00 00       	nop
   4:	b1 c0       	rjmp	.+354    	; 0x168 <__bad_interrupt>
   6:	00 00       	nop
   8:	af c0       	rjmp	.+350    	; 0x168 <__bad_interrupt>
   a:	00 00       	nop
   c:	ad c0       	rjmp	.+346    	; 0x168 <__bad_interrupt>
   e:	00 00       	nop
  10:	ab c0       	rjmp	.+342    	; 0x168 <__bad_interrupt>
  12:	00 00       	nop
  14:	a9 c0       	rjmp	.+338    	; 0x168 <__bad_interrupt>
  16:	00 00       	nop
  18:	a7 c0       	rjmp	.+334    	; 0x168 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	a5 c0       	rjmp	.+330    	; 0x168 <__bad_interrupt>
  1e:	00 00       	nop
  20:	a3 c0       	rjmp	.+326    	; 0x168 <__bad_interrupt>
  22:	00 00       	nop
  24:	a1 c0       	rjmp	.+322    	; 0x168 <__bad_interrupt>
  26:	00 00       	nop
  28:	9f c0       	rjmp	.+318    	; 0x168 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	9d c0       	rjmp	.+314    	; 0x168 <__bad_interrupt>
  2e:	00 00       	nop
  30:	9b c0       	rjmp	.+310    	; 0x168 <__bad_interrupt>
  32:	00 00       	nop
  34:	99 c0       	rjmp	.+306    	; 0x168 <__bad_interrupt>
  36:	00 00       	nop
  38:	97 c0       	rjmp	.+302    	; 0x168 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	95 c0       	rjmp	.+298    	; 0x168 <__bad_interrupt>
  3e:	00 00       	nop
  40:	93 c0       	rjmp	.+294    	; 0x168 <__bad_interrupt>
  42:	00 00       	nop
  44:	91 c0       	rjmp	.+290    	; 0x168 <__bad_interrupt>
  46:	00 00       	nop
  48:	8f c0       	rjmp	.+286    	; 0x168 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	8d c0       	rjmp	.+282    	; 0x168 <__bad_interrupt>
  4e:	00 00       	nop
  50:	8b c0       	rjmp	.+278    	; 0x168 <__bad_interrupt>
  52:	00 00       	nop
  54:	89 c0       	rjmp	.+274    	; 0x168 <__bad_interrupt>
  56:	00 00       	nop
  58:	87 c0       	rjmp	.+270    	; 0x168 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	85 c0       	rjmp	.+266    	; 0x168 <__bad_interrupt>
  5e:	00 00       	nop
  60:	83 c0       	rjmp	.+262    	; 0x168 <__bad_interrupt>
  62:	00 00       	nop
  64:	81 c0       	rjmp	.+258    	; 0x168 <__bad_interrupt>
  66:	00 00       	nop
  68:	7f c0       	rjmp	.+254    	; 0x168 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	7d c0       	rjmp	.+250    	; 0x168 <__bad_interrupt>
  6e:	00 00       	nop
  70:	7b c0       	rjmp	.+246    	; 0x168 <__bad_interrupt>
  72:	00 00       	nop
  74:	79 c0       	rjmp	.+242    	; 0x168 <__bad_interrupt>
  76:	00 00       	nop
  78:	77 c0       	rjmp	.+238    	; 0x168 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	75 c0       	rjmp	.+234    	; 0x168 <__bad_interrupt>
  7e:	00 00       	nop
  80:	73 c0       	rjmp	.+230    	; 0x168 <__bad_interrupt>
  82:	00 00       	nop
  84:	eb c0       	rjmp	.+470    	; 0x25c <__vector_33>
  86:	00 00       	nop
  88:	6f c0       	rjmp	.+222    	; 0x168 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a 01       	movw	r8, r20
  8e:	9c 01       	movw	r18, r24
  90:	9c 01       	movw	r18, r24
  92:	9c 01       	movw	r18, r24
  94:	9c 01       	movw	r18, r24
  96:	9c 01       	movw	r18, r24
  98:	9c 01       	movw	r18, r24
  9a:	9c 01       	movw	r18, r24
  9c:	4a 01       	movw	r8, r20
  9e:	9c 01       	movw	r18, r24
  a0:	9c 01       	movw	r18, r24
  a2:	9c 01       	movw	r18, r24
  a4:	9c 01       	movw	r18, r24
  a6:	9c 01       	movw	r18, r24
  a8:	9c 01       	movw	r18, r24
  aa:	9c 01       	movw	r18, r24
  ac:	4c 01       	movw	r8, r24
  ae:	9c 01       	movw	r18, r24
  b0:	9c 01       	movw	r18, r24
  b2:	9c 01       	movw	r18, r24
  b4:	9c 01       	movw	r18, r24
  b6:	9c 01       	movw	r18, r24
  b8:	9c 01       	movw	r18, r24
  ba:	9c 01       	movw	r18, r24
  bc:	9c 01       	movw	r18, r24
  be:	9c 01       	movw	r18, r24
  c0:	9c 01       	movw	r18, r24
  c2:	9c 01       	movw	r18, r24
  c4:	9c 01       	movw	r18, r24
  c6:	9c 01       	movw	r18, r24
  c8:	9c 01       	movw	r18, r24
  ca:	9c 01       	movw	r18, r24
  cc:	4c 01       	movw	r8, r24
  ce:	9c 01       	movw	r18, r24
  d0:	9c 01       	movw	r18, r24
  d2:	9c 01       	movw	r18, r24
  d4:	9c 01       	movw	r18, r24
  d6:	9c 01       	movw	r18, r24
  d8:	9c 01       	movw	r18, r24
  da:	9c 01       	movw	r18, r24
  dc:	9c 01       	movw	r18, r24
  de:	9c 01       	movw	r18, r24
  e0:	9c 01       	movw	r18, r24
  e2:	9c 01       	movw	r18, r24
  e4:	9c 01       	movw	r18, r24
  e6:	9c 01       	movw	r18, r24
  e8:	9c 01       	movw	r18, r24
  ea:	9c 01       	movw	r18, r24
  ec:	98 01       	movw	r18, r16
  ee:	9c 01       	movw	r18, r24
  f0:	9c 01       	movw	r18, r24
  f2:	9c 01       	movw	r18, r24
  f4:	9c 01       	movw	r18, r24
  f6:	9c 01       	movw	r18, r24
  f8:	9c 01       	movw	r18, r24
  fa:	9c 01       	movw	r18, r24
  fc:	75 01       	movw	r14, r10
  fe:	9c 01       	movw	r18, r24
 100:	9c 01       	movw	r18, r24
 102:	9c 01       	movw	r18, r24
 104:	9c 01       	movw	r18, r24
 106:	9c 01       	movw	r18, r24
 108:	9c 01       	movw	r18, r24
 10a:	9c 01       	movw	r18, r24
 10c:	9c 01       	movw	r18, r24
 10e:	9c 01       	movw	r18, r24
 110:	9c 01       	movw	r18, r24
 112:	9c 01       	movw	r18, r24
 114:	9c 01       	movw	r18, r24
 116:	9c 01       	movw	r18, r24
 118:	9c 01       	movw	r18, r24
 11a:	9c 01       	movw	r18, r24
 11c:	69 01       	movw	r12, r18
 11e:	9c 01       	movw	r18, r24
 120:	9c 01       	movw	r18, r24
 122:	9c 01       	movw	r18, r24
 124:	9c 01       	movw	r18, r24
 126:	9c 01       	movw	r18, r24
 128:	9c 01       	movw	r18, r24
 12a:	9c 01       	movw	r18, r24
 12c:	87 01       	movw	r16, r14

0000012e <__ctors_end>:
 12e:	11 24       	eor	r1, r1
 130:	1f be       	out	0x3f, r1	; 63
 132:	cf ef       	ldi	r28, 0xFF	; 255
 134:	d0 e1       	ldi	r29, 0x10	; 16
 136:	de bf       	out	0x3e, r29	; 62
 138:	cd bf       	out	0x3d, r28	; 61

0000013a <__do_copy_data>:
 13a:	11 e0       	ldi	r17, 0x01	; 1
 13c:	a0 e0       	ldi	r26, 0x00	; 0
 13e:	b1 e0       	ldi	r27, 0x01	; 1
 140:	e4 ea       	ldi	r30, 0xA4	; 164
 142:	f3 e0       	ldi	r31, 0x03	; 3
 144:	00 e0       	ldi	r16, 0x00	; 0
 146:	0b bf       	out	0x3b, r16	; 59
 148:	02 c0       	rjmp	.+4      	; 0x14e <__do_copy_data+0x14>
 14a:	07 90       	elpm	r0, Z+
 14c:	0d 92       	st	X+, r0
 14e:	a2 30       	cpi	r26, 0x02	; 2
 150:	b1 07       	cpc	r27, r17
 152:	d9 f7       	brne	.-10     	; 0x14a <__do_copy_data+0x10>

00000154 <__do_clear_bss>:
 154:	21 e0       	ldi	r18, 0x01	; 1
 156:	a2 e0       	ldi	r26, 0x02	; 2
 158:	b1 e0       	ldi	r27, 0x01	; 1
 15a:	01 c0       	rjmp	.+2      	; 0x15e <.do_clear_bss_start>

0000015c <.do_clear_bss_loop>:
 15c:	1d 92       	st	X+, r1

0000015e <.do_clear_bss_start>:
 15e:	a9 30       	cpi	r26, 0x09	; 9
 160:	b2 07       	cpc	r27, r18
 162:	e1 f7       	brne	.-8      	; 0x15c <.do_clear_bss_loop>
 164:	02 d0       	rcall	.+4      	; 0x16a <main>
 166:	1c c1       	rjmp	.+568    	; 0x3a0 <_exit>

00000168 <__bad_interrupt>:
 168:	4b cf       	rjmp	.-362    	; 0x0 <__vectors>

0000016a <main>:
#include "TWI_Master.h"
#include "common.h"
#include "uart.h"

int main(void)
{
 16a:	cf 93       	push	r28
 16c:	df 93       	push	r29
 16e:	cd b7       	in	r28, 0x3d	; 61
 170:	de b7       	in	r29, 0x3e	; 62
 172:	2f 97       	sbiw	r28, 0x0f	; 15
 174:	0f b6       	in	r0, 0x3f	; 63
 176:	f8 94       	cli
 178:	de bf       	out	0x3e, r29	; 62
 17a:	0f be       	out	0x3f, r0	; 63
 17c:	cd bf       	out	0x3d, r28	; 61
	sei();
 17e:	78 94       	sei
	unsigned char HM_data[7];	
	unsigned char msg_buf[8];
	unsigned char SLA=0x20;
	
	HM_data[0]=SLA+0x00;
 180:	80 e2       	ldi	r24, 0x20	; 32
 182:	89 83       	std	Y+1, r24	; 0x01
	msg_buf[0]=SLA+0x01;
 184:	81 e2       	ldi	r24, 0x21	; 33
	TWI_Master_Initialise();
	init_UART0();
 186:	88 87       	std	Y+8, r24	; 0x08
 188:	20 d0       	rcall	.+64     	; 0x1ca <TWI_Master_Initialise>
		//transmit_UART0('3');
		
		//-------------master transmitter----------------------//
		
		//HM_data[1]=receive_UART0();
		HM_data[1]='9';
 18a:	ec d0       	rcall	.+472    	; 0x364 <init_UART0>
    {
		
		
		//--------------------master receiver-------------------//
	
		TWI_Start_Transceiver_With_Data(msg_buf,3);//mr//twi buff =address, len should be >=1, could be anything more than that
 18c:	19 e3       	ldi	r17, 0x39	; 57
 18e:	63 e0       	ldi	r22, 0x03	; 3
 190:	ce 01       	movw	r24, r28
		//transmit_UART0('2');
		unsigned char z = TWI_Get_Data_From_Transceiver(msg_buf,3);//msg_buf[0]=address, because in isr we defined that,msg_buf[1]=data 
 192:	08 96       	adiw	r24, 0x08	; 8
 194:	24 d0       	rcall	.+72     	; 0x1de <TWI_Start_Transceiver_With_Data>
 196:	63 e0       	ldi	r22, 0x03	; 3
		//-------------master transmitter----------------------//
		
		//HM_data[1]=receive_UART0();
		HM_data[1]='9';
		
		TWI_Start_Transceiver_With_Data(HM_data,2);//HM_data[0]=address,HM_data[1]=data
 198:	ce 01       	movw	r24, r28
 19a:	08 96       	adiw	r24, 0x08	; 8
 19c:	42 d0       	rcall	.+132    	; 0x222 <TWI_Get_Data_From_Transceiver>
 19e:	1a 83       	std	Y+2, r17	; 0x02
 1a0:	62 e0       	ldi	r22, 0x02	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1a2:	ce 01       	movw	r24, r28
 1a4:	01 96       	adiw	r24, 0x01	; 1
 1a6:	1b d0       	rcall	.+54     	; 0x1de <TWI_Start_Transceiver_With_Data>
 1a8:	87 ec       	ldi	r24, 0xC7	; 199
		//transmit_UART0('1');
		_delay_ms(0.1); //
		
		//transmit_UART0(msg_buf[0]);//this prints address
		transmit_UART0(msg_buf[1]);//this prints data received
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	01 97       	sbiw	r24, 0x01	; 1
 1ae:	f1 f7       	brne	.-4      	; 0x1ac <main+0x42>
		transmit_UART0(msg_buf[2]);
 1b0:	00 c0       	rjmp	.+0      	; 0x1b2 <main+0x48>
 1b2:	00 00       	nop
 1b4:	89 85       	ldd	r24, Y+9	; 0x09
 1b6:	e7 d0       	rcall	.+462    	; 0x386 <transmit_UART0>
 1b8:	8a 85       	ldd	r24, Y+10	; 0x0a
 1ba:	e5 d0       	rcall	.+458    	; 0x386 <transmit_UART0>
 1bc:	8f e1       	ldi	r24, 0x1F	; 31
 1be:	9e e4       	ldi	r25, 0x4E	; 78
 1c0:	01 97       	sbiw	r24, 0x01	; 1
 1c2:	f1 f7       	brne	.-4      	; 0x1c0 <main+0x56>
 1c4:	00 c0       	rjmp	.+0      	; 0x1c6 <main+0x5c>
 1c6:	00 00       	nop
 1c8:	e2 cf       	rjmp	.-60     	; 0x18e <main+0x24>

000001ca <TWI_Master_Initialise>:
void TWI_Start_Transceiver( void )
{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
  TWI_statusReg.all = 0;      
  TWI_state         = TWI_NO_STATE ;
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
 1ca:	8c e0       	ldi	r24, 0x0C	; 12
 1cc:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
 1d0:	8f ef       	ldi	r24, 0xFF	; 255
 1d2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
 1d6:	84 e0       	ldi	r24, 0x04	; 4
 1d8:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 1dc:	08 95       	ret

000001de <TWI_Start_Transceiver_With_Data>:
 1de:	dc 01       	movw	r26, r24
 1e0:	e4 e7       	ldi	r30, 0x74	; 116
 1e2:	f0 e0       	ldi	r31, 0x00	; 0
 1e4:	90 81       	ld	r25, Z
 1e6:	90 fd       	sbrc	r25, 0
 1e8:	fd cf       	rjmp	.-6      	; 0x1e4 <TWI_Start_Transceiver_With_Data+0x6>
 1ea:	60 93 04 01 	sts	0x0104, r22	; 0x800104 <TWI_msgSize>
 1ee:	8c 91       	ld	r24, X
 1f0:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <TWI_buf>
 1f4:	80 fd       	sbrc	r24, 0
 1f6:	0c c0       	rjmp	.+24     	; 0x210 <TWI_Start_Transceiver_With_Data+0x32>
 1f8:	62 30       	cpi	r22, 0x02	; 2
 1fa:	50 f0       	brcs	.+20     	; 0x210 <TWI_Start_Transceiver_With_Data+0x32>
 1fc:	fd 01       	movw	r30, r26
 1fe:	31 96       	adiw	r30, 0x01	; 1
 200:	a6 e0       	ldi	r26, 0x06	; 6
 202:	b1 e0       	ldi	r27, 0x01	; 1
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	91 91       	ld	r25, Z+
 208:	9d 93       	st	X+, r25
 20a:	8f 5f       	subi	r24, 0xFF	; 255
 20c:	68 13       	cpse	r22, r24
 20e:	fb cf       	rjmp	.-10     	; 0x206 <TWI_Start_Transceiver_With_Data+0x28>
 210:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <TWI_statusReg>
 214:	88 ef       	ldi	r24, 0xF8	; 248
 216:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
 21a:	85 ea       	ldi	r24, 0xA5	; 165
 21c:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 220:	08 95       	ret

00000222 <TWI_Get_Data_From_Transceiver>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
 222:	e4 e7       	ldi	r30, 0x74	; 116
 224:	f0 e0       	ldi	r31, 0x00	; 0
 226:	20 81       	ld	r18, Z
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
 228:	20 fd       	sbrc	r18, 0
 22a:	fd cf       	rjmp	.-6      	; 0x226 <TWI_Get_Data_From_Transceiver+0x4>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
 22c:	20 91 03 01 	lds	r18, 0x0103	; 0x800103 <TWI_statusReg>
 230:	20 ff       	sbrs	r18, 0
 232:	10 c0       	rjmp	.+32     	; 0x254 <TWI_Get_Data_From_Transceiver+0x32>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 234:	66 23       	and	r22, r22
 236:	71 f0       	breq	.+28     	; 0x254 <TWI_Get_Data_From_Transceiver+0x32>
 238:	e5 e0       	ldi	r30, 0x05	; 5
 23a:	f1 e0       	ldi	r31, 0x01	; 1
 23c:	a8 2f       	mov	r26, r24
 23e:	b9 2f       	mov	r27, r25
 240:	61 50       	subi	r22, 0x01	; 1
 242:	86 2f       	mov	r24, r22
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	8a 5f       	subi	r24, 0xFA	; 250
 248:	9e 4f       	sbci	r25, 0xFE	; 254
    {
      msg[ i ] = TWI_buf[ i ];
 24a:	21 91       	ld	r18, Z+
 24c:	2d 93       	st	X+, r18

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 24e:	e8 17       	cp	r30, r24
 250:	f9 07       	cpc	r31, r25
 252:	d9 f7       	brne	.-10     	; 0x24a <TWI_Get_Data_From_Transceiver+0x28>
	//// transmit_uart0('1');
	//// transmit_uart0(msg[0]);//prints address
	//// transmit_uart0(msg[1]); //prints data received
	//// transmit_uart0('2');
  }
  return( TWI_statusReg.lastTransOK );    
 254:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
                                
}
 258:	81 70       	andi	r24, 0x01	; 1
 25a:	08 95       	ret

0000025c <__vector_33>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
 25c:	1f 92       	push	r1
 25e:	0f 92       	push	r0
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	0f 92       	push	r0
 264:	11 24       	eor	r1, r1
 266:	0b b6       	in	r0, 0x3b	; 59
 268:	0f 92       	push	r0
 26a:	2f 93       	push	r18
 26c:	3f 93       	push	r19
 26e:	8f 93       	push	r24
 270:	9f 93       	push	r25
 272:	af 93       	push	r26
 274:	bf 93       	push	r27
 276:	ef 93       	push	r30
 278:	ff 93       	push	r31
	/*// transmit_uart0(TWDR);
	// transmit_uart0(TWSR);
	_delay_ms(50);*/
  static unsigned char TWI_bufPtr;
 // // transmit_uart0(TWSR);
  switch (TWSR)
 27a:	e0 91 71 00 	lds	r30, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
 27e:	8e 2f       	mov	r24, r30
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	fc 01       	movw	r30, r24
 284:	38 97       	sbiw	r30, 0x08	; 8
 286:	e1 35       	cpi	r30, 0x51	; 81
 288:	f1 05       	cpc	r31, r1
 28a:	08 f0       	brcs	.+2      	; 0x28e <__vector_33+0x32>
 28c:	55 c0       	rjmp	.+170    	; 0x338 <__vector_33+0xdc>
 28e:	ea 5b       	subi	r30, 0xBA	; 186
 290:	ff 4f       	sbci	r31, 0xFF	; 255
 292:	7d c0       	rjmp	.+250    	; 0x38e <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 294:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
	
      if (TWI_bufPtr < TWI_msgSize)
 298:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 29c:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <TWI_msgSize>
 2a0:	e8 17       	cp	r30, r24
 2a2:	70 f4       	brcc	.+28     	; 0x2c0 <__vector_33+0x64>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	8e 0f       	add	r24, r30
 2a8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 2ac:	f0 e0       	ldi	r31, 0x00	; 0
 2ae:	eb 5f       	subi	r30, 0xFB	; 251
 2b0:	fe 4f       	sbci	r31, 0xFE	; 254
 2b2:	80 81       	ld	r24, Z
 2b4:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2b8:	85 e8       	ldi	r24, 0x85	; 133
 2ba:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 2be:	43 c0       	rjmp	.+134    	; 0x346 <__vector_33+0xea>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 2c0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 2c4:	81 60       	ori	r24, 0x01	; 1
 2c6:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2ca:	84 e9       	ldi	r24, 0x94	; 148
 2cc:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 2d0:	3a c0       	rjmp	.+116    	; 0x346 <__vector_33+0xea>
      }
	  // transmit_uart0(TWI_bufPtr);
	  //_delay_ms(10);
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 2d2:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 2d6:	81 e0       	ldi	r24, 0x01	; 1
 2d8:	8e 0f       	add	r24, r30
 2da:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 2de:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
 2e2:	f0 e0       	ldi	r31, 0x00	; 0
 2e4:	eb 5f       	subi	r30, 0xFB	; 251
 2e6:	fe 4f       	sbci	r31, 0xFE	; 254
 2e8:	80 83       	st	Z, r24
	  // transmit_uart0(TWI_bufPtr);
	 // _delay_ms(50);
	  // transmit_uart0(TWDR);
	 // _delay_ms(50);
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 2ea:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__data_end>
 2ee:	30 e0       	ldi	r19, 0x00	; 0
 2f0:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <TWI_msgSize>
 2f4:	90 e0       	ldi	r25, 0x00	; 0
 2f6:	01 97       	sbiw	r24, 0x01	; 1
 2f8:	28 17       	cp	r18, r24
 2fa:	39 07       	cpc	r19, r25
 2fc:	24 f4       	brge	.+8      	; 0x306 <__vector_33+0xaa>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2fe:	85 ec       	ldi	r24, 0xC5	; 197
 300:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 304:	20 c0       	rjmp	.+64     	; 0x346 <__vector_33+0xea>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      } else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 306:	85 e8       	ldi	r24, 0x85	; 133
 308:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
 30c:	1c c0       	rjmp	.+56     	; 0x346 <__vector_33+0xea>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 //
      }
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 30e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
 312:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 316:	f0 e0       	ldi	r31, 0x00	; 0
 318:	eb 5f       	subi	r30, 0xFB	; 251
 31a:	fe 4f       	sbci	r31, 0xFE	; 254
 31c:	80 83       	st	Z, r24
	// transmit_UART0(TWI_bufPtr);
	  //_delay_ms(50);
	  // transmit_uart0(TWDR);
	 // _delay_ms(50);
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 31e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <TWI_statusReg>
 322:	81 60       	ori	r24, 0x01	; 1
 324:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 328:	84 e9       	ldi	r24, 0x94	; 148
 32a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 32e:	0b c0       	rjmp	.+22     	; 0x346 <__vector_33+0xea>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 330:	85 ea       	ldi	r24, 0xA5	; 165
 332:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 336:	07 c0       	rjmp	.+14     	; 0x346 <__vector_33+0xea>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 338:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
 33c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 340:	84 e0       	ldi	r24, 0x04	; 4
 342:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 346:	ff 91       	pop	r31
 348:	ef 91       	pop	r30
 34a:	bf 91       	pop	r27
 34c:	af 91       	pop	r26
 34e:	9f 91       	pop	r25
 350:	8f 91       	pop	r24
 352:	3f 91       	pop	r19
 354:	2f 91       	pop	r18
 356:	0f 90       	pop	r0
 358:	0b be       	out	0x3b, r0	; 59
 35a:	0f 90       	pop	r0
 35c:	0f be       	out	0x3f, r0	; 63
 35e:	0f 90       	pop	r0
 360:	1f 90       	pop	r1
 362:	18 95       	reti

00000364 <init_UART0>:
void transmit_UART1(char data)
{
  //* Wait for empty transmit buffer 
  while ( !(UCSR1A & (_BV(UDRE1))) );
  //* Start transmission
  UDR1 = data;
 364:	1b b8       	out	0x0b, r1	; 11
 366:	1a b8       	out	0x0a, r1	; 10
 368:	e5 e9       	ldi	r30, 0x95	; 149
 36a:	f0 e0       	ldi	r31, 0x00	; 0
 36c:	10 82       	st	Z, r1
 36e:	59 9a       	sbi	0x0b, 1	; 11
 370:	8a b1       	in	r24, 0x0a	; 10
 372:	88 61       	ori	r24, 0x18	; 24
 374:	8a b9       	out	0x0a, r24	; 10
 376:	80 81       	ld	r24, Z
 378:	8e 60       	ori	r24, 0x0E	; 14
 37a:	80 83       	st	Z, r24
 37c:	87 e6       	ldi	r24, 0x67	; 103
 37e:	89 b9       	out	0x09, r24	; 9
 380:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
 384:	08 95       	ret

00000386 <transmit_UART0>:
}

void transmit_UART0(uint8_t data)
{
  //* Wait for empty transmit buffer 
  while ( !(UCSR0A & (_BV(UDRE0))) );
 386:	5d 9b       	sbis	0x0b, 5	; 11
 388:	fe cf       	rjmp	.-4      	; 0x386 <transmit_UART0>
  //* Start transmission
  UDR0 = data;
 38a:	8c b9       	out	0x0c, r24	; 12
 38c:	08 95       	ret

0000038e <__tablejump2__>:
 38e:	ee 0f       	add	r30, r30
 390:	ff 1f       	adc	r31, r31
 392:	00 24       	eor	r0, r0
 394:	00 1c       	adc	r0, r0
 396:	0b be       	out	0x3b, r0	; 59
 398:	07 90       	elpm	r0, Z+
 39a:	f6 91       	elpm	r31, Z
 39c:	e0 2d       	mov	r30, r0
 39e:	09 94       	ijmp

000003a0 <_exit>:
 3a0:	f8 94       	cli

000003a2 <__stop_program>:
 3a2:	ff cf       	rjmp	.-2      	; 0x3a2 <__stop_program>
