Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Shi, D., Davoodi, A.","TraPL: Track Planning of Local Congestion for Global Routing",2017,"Proceedings - Design Automation Conference","Part 128280",, 19,"","",,,10.1145/3061639.3062335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023605223&doi=10.1145%2f3061639.3062335&partnerID=40&md5=07940e59f5b1e7ef47a97f7058030857",Conference Paper,Scopus,2-s2.0-85023605223
"Zhang, B., Davoodi, A.","Technology mapping with all spin logic",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927123,"930","933",,,10.23919/DATE.2017.7927123,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020174518&doi=10.23919%2fDATE.2017.7927123&partnerID=40&md5=bee903a0a1766b0768143c8137a21e17",Conference Paper,Scopus,2-s2.0-85020174518
"Shi, D., Davoodi, A.","Improving detailed routability and pin access with 3D monolithic standard cells",2017,"Proceedings of the International Symposium on Physical Design","Part F127197",,,"107","112",,,10.1145/3036669.3036676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022044674&doi=10.1145%2f3036669.3036676&partnerID=40&md5=a6b42a7055b70b7cf3688295186150f2",Conference Paper,Scopus,2-s2.0-85022044674
"Seemuth, D.P., Davoodi, A., Morrow, K.","Flexible interconnect in 2.5D ICs to minimize the interposer's metal layers",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858351,"372","377",,,10.1109/ASPDAC.2017.7858351,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015315776&doi=10.1109%2fASPDAC.2017.7858351&partnerID=40&md5=b53d55be58b816cab98a9fbb47f307e2",Conference Paper,Scopus,2-s2.0-85015315776
"Magaña, J., Shi, D., Davoodi, A.","Are proximity attacks a threat to the security of split manufacturing of integrated circuits?",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967006,"","",,1,10.1145/2966986.2967006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001060833&doi=10.1145%2f2966986.2967006&partnerID=40&md5=6a47b518c27c51ce8997b73d0e310efb",Conference Paper,Scopus,2-s2.0-85001060833
"Shi, D., Davoodi, A., Linderoth, J.","A procedure for improving the distribution of congestion in global routing",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459314,"249","252",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973618661&partnerID=40&md5=fc3afe29780270a11521a8000d9fc2ba",Conference Paper,Scopus,2-s2.0-84973618661
"Shi, D., Tashjian, E., Davoodi, A.","Dynamic planning of local congestion from varying-size vias for global routing layer assignment",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428040,"372","377",,2,10.1109/ASPDAC.2016.7428040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996931980&doi=10.1109%2fASPDAC.2016.7428040&partnerID=40&md5=c684a72349bde8fd5b1658cb0d7e190f",Conference Paper,Scopus,2-s2.0-84996931980
"Yazdanbakhsh, A., Palframan, D., Davoodi, A., Kim, N.S., Lipasti, M.","Online and operand-aware detection of failures utilizing false alarm vectors",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"149","154",,,10.1145/2742060.2742097,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955442816&doi=10.1145%2f2742060.2742097&partnerID=40&md5=822fede38ad456d735ca961d80078b01",Conference Paper,Scopus,2-s2.0-84955442816
"Davoodi, A., Hu, J., Ozdal, M., Sze, C.C.N.","Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","4", 7062064,"501","",,,10.1109/TCAD.2015.2410671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926366564&doi=10.1109%2fTCAD.2015.2410671&partnerID=40&md5=51d1d9eceaa028f166ac9c61f743683f",Review,Scopus,2-s2.0-84926366564
"Tashjian, E., Davoodi, A.","On using control signals for word-level identification in a gate-level netlist",2015,"Proceedings - Design Automation Conference","2015-July",, 7167262,"","",,2,10.1145/2744769.2744878,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080767&doi=10.1145%2f2744769.2744878&partnerID=40&md5=83a0b8b65cb5e9feef2eb11363fc1cca",Conference Paper,Scopus,2-s2.0-84944080767
"Seemuth, D.P., Davoodi, A., Morrow, K.","Automatic die placement and flexible I/O assignment in 2.5D IC design",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085480,"524","527",,3,10.1109/ISQED.2015.7085480,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944320935&doi=10.1109%2fISQED.2015.7085480&partnerID=40&md5=dc718933a10645fecaa4b54af117dd7a",Conference Paper,Scopus,2-s2.0-84944320935
"Li, M., Davoodi, A.","Multi-mode trace signal selection for post-silicon debug",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742963,"640","645",,1,10.1109/ASPDAC.2014.6742963,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897846296&doi=10.1109%2fASPDAC.2014.6742963&partnerID=40&md5=e303198dcf1755de66f784bc77c24e88",Conference Paper,Scopus,2-s2.0-84897846296
"Li, M., Davoodi, A.","A hybrid approach for fast and accurate trace signal selection for post-silicon debug",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","7", 6835150,"1081","1094",,5,10.1109/TCAD.2014.2307533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903119958&doi=10.1109%2fTCAD.2014.2307533&partnerID=40&md5=0870436619d448af303741176656d49c",Article,Scopus,2-s2.0-84903119958
"Li, M., Davoodi, A.","A hybrid approach for fast and accurate trace signal selection for post-silicon debug",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513557,"485","490",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885623344&partnerID=40&md5=22e79b031a029ffce937585fce1eea3d",Conference Paper,Scopus,2-s2.0-84885623344
"Shojaei, H., Basten, T., Geilen, M., Davoodi, A.","A fast and scalable multidimensional multiple-choice knapsack heuristic",2013,"ACM Transactions on Design Automation of Electronic Systems","18","4", 51,"","",,9,10.1145/2541012.2541014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887845403&doi=10.1145%2f2541012.2541014&partnerID=40&md5=e4a274704bfcda37d59027fa1b9dbb2a",Article,Scopus,2-s2.0-84887845403
"Shojaei, H., Davoodi, A., Linderoth, J.T.","Planning for local net congestion in global routing",2013,"Proceedings of the International Symposium on Physical Design",,,,"85","92",,12,10.1145/2451916.2451940,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875857494&doi=10.1145%2f2451916.2451940&partnerID=40&md5=ce4ceb4252de2a8e1e038ff7fe2abd93",Conference Paper,Scopus,2-s2.0-84875857494
"Shojaei, H., Davoodi, A., Basten, T.","Collaborative multiobjective global routing",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","7", 6263315,"1308","1321",,2,10.1109/TVLSI.2012.2205717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880056752&doi=10.1109%2fTVLSI.2012.2205717&partnerID=40&md5=34106a73bf7b10fbce7c95aa27b0bec9",Article,Scopus,2-s2.0-84880056752
"Wu, T.-H., Davoodi, A., Linderoth, J.T.","Power-driven global routing for multisupply voltage domains",2013,"User Modeling and User-Adapted Interaction","2013",, 905493,"","",,,10.1155/2013/905493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880904669&doi=10.1155%2f2013%2f905493&partnerID=40&md5=e6e6ba90ba9222e401761230a8679f95",Review,Scopus,2-s2.0-84880904669
"Davoodi, A., Li, M., Tehranipoor, M.","A sensor-assisted self-authentication framework for hardware trojan detection",2013,"IEEE Design and Test","30","5", 6490338,"74","82",,10,10.1109/MDAT.2013.2255913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898887291&doi=10.1109%2fMDAT.2013.2255913&partnerID=40&md5=298ba7e7778bd87eccfac974be4367b3",Article,Scopus,2-s2.0-84898887291
"Shojaei, H., Davoodi, A., Ramanathan, P.","Confidentiality preserving integer programming for global routing",2012,"Proceedings - Design Automation Conference",,,,"709","716",,4,10.1145/2228360.2228487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541909&doi=10.1145%2f2228360.2228487&partnerID=40&md5=0201b4728e3545d2df8e474fc4879794",Conference Paper,Scopus,2-s2.0-84863541909
"Xie, L., Davoodi, A.","Post-silicon failing-path isolation incorporating the effects of process variations",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","7", 6218222,"1008","1018",,1,10.1109/TCAD.2012.2187206,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862698202&doi=10.1109%2fTCAD.2012.2187206&partnerID=40&md5=90a2b3af7e1660f2c051b1c8a74da59c",Article,Scopus,2-s2.0-84862698202
"Li, M., Davoodi, A., Xie, L.","Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176726,"1591","1596",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862077495&partnerID=40&md5=2dbdfbecf7dd69b4ea8b2a9c2818875a",Conference Paper,Scopus,2-s2.0-84862077495
"Li, M., Davoodi, A., Tehranipoor, M.","A sensor-assisted self-authentication framework for Hardware Trojan detection",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176698,"1331","1336",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862095130&partnerID=40&md5=d203da6fa6ee2acf4cb2b58752c17d7b",Conference Paper,Scopus,2-s2.0-84862095130
"Shojaei, H., Davoodi, A., Linderoth, J.T.","Congestion analysis for global routing via integer programming",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105337,"256","262",,24,10.1109/ICCAD.2011.6105337,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855803215&doi=10.1109%2fICCAD.2011.6105337&partnerID=40&md5=731c19c43152bd21983c67ffb2f80489",Conference Paper,Scopus,2-s2.0-84855803215
"Wu, T.-H., Davoodi, A., Linderoth, J.T.","Power-driven global routing for multi-supply voltage domains",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763077,"443","448",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957559701&partnerID=40&md5=2c925d856827fb9879eb78c0f1101947",Conference Paper,Scopus,2-s2.0-79957559701
"Xie, L., Davoodi, A.","Bound-based statistically-critical path extraction under process variations",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","1",,"59","71",,11,10.1109/TCAD.2010.2072670,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862107144&doi=10.1109%2fTCAD.2010.2072670&partnerID=40&md5=4f931922e7b369d9004a396fafba9aa6",Article,Scopus,2-s2.0-84862107144
"Wu, T.-H., Davoodi, A., Linderoth, J.T.","GRIP: Global Routing via Integer Programming",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","1",,"72","84",,21,10.1109/TCAD.2010.2066030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863241649&doi=10.1109%2fTCAD.2010.2066030&partnerID=40&md5=848ec55d4794c181e35a536f340440d5",Article,Scopus,2-s2.0-84863241649
"Shojaei, H., Davoodi, A.","Trace signal selection to enhance timing and logic visibility in post-silicon validation",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654123,"168","172",,17,10.1109/ICCAD.2010.5654123,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650914457&doi=10.1109%2fICCAD.2010.5654123&partnerID=40&md5=e510e2195d4024769cc6412678f7f209",Conference Paper,Scopus,2-s2.0-78650914457
"Shojaei, H., Wu, T.-H., Davoodi, A., Basten, T.","A Pareto-algebraic framework for signal power optimization in global routing",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"407","412",,6,10.1145/1840845.1840935,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957960377&doi=10.1145%2f1840845.1840935&partnerID=40&md5=dd12c93a0cf4a897d75660da7d9a2464",Conference Paper,Scopus,2-s2.0-77957960377
"Xie, L., Davoodi, A.","Representative path selection for post-silicon timing prediction under variability",2010,"Proceedings - Design Automation Conference",,,,"386","391",,15,10.1145/1837274.1837371,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956192678&doi=10.1145%2f1837274.1837371&partnerID=40&md5=1d82be6f14eb11a12eb1164d9f11a4b7",Conference Paper,Scopus,2-s2.0-77956192678
"Xie, L., Davoodi, A., Saluja, K.K.","Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations",2010,"Proceedings - Design Automation Conference",,,,"274","279",,14,10.1145/1837274.1837344,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956217457&doi=10.1145%2f1837274.1837344&partnerID=40&md5=d3a0e077f4c8bffa6efd10f32eb34750",Conference Paper,Scopus,2-s2.0-77956217457
"Wu, T.-H., Davoodi, A., Linderoth, J.T.","A parallel integer programming approach to global routing",2010,"Proceedings - Design Automation Conference",,,,"194","199",,29,10.1145/1837274.1837323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956220102&doi=10.1145%2f1837274.1837323&partnerID=40&md5=88f46a4daf31416c42df85a5c7995385",Conference Paper,Scopus,2-s2.0-77956220102
"Oh, D., Kim, N.S., Chen, C.C.P., Davoodi, A., Hu, Y.H.","Runtime temperature-based power estimation for optimizing throughput of thermal-constrained multi-core processors",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419815,"593","599",,5,10.1109/ASPDAC.2010.5419815,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951222206&doi=10.1109%2fASPDAC.2010.5419815&partnerID=40&md5=7b91459eb0b64f6dad3f1a4e0551adec",Conference Paper,Scopus,2-s2.0-77951222206
"Anderson, M.J., Davoodi, A., Lee, J., Sinkar, A., Nam, S.K.","Statistical static timing analysis considering leakage variability in power gated designs",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594247,"57","62",,1,10.1145/1594233.1594247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449707752&doi=10.1145%2f1594233.1594247&partnerID=40&md5=f1ec9a5766c9dd4ae3641dfdee046161",Conference Paper,Scopus,2-s2.0-70449707752
"Wu, T.-H., Davoodi, A., Linderoth, J.T.","GRIP: Scalable 3D global routing using integer programming",2009,"Proceedings - Design Automation Conference",,, 5227132,"320","325",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350706092&partnerID=40&md5=a0ab50364dfbf54a9464a0d811a08c2a",Conference Paper,Scopus,2-s2.0-70350706092
"Xie, L., Davoodi, A., Saluja, K.K., Sinkar, A.","False path aware timing yield estimation under variability",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116627,"161","166",,5,10.1109/VTS.2009.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350357187&doi=10.1109%2fVTS.2009.17&partnerID=40&md5=ad9fa3b0cf8b7b92c0e2a7236b678980",Conference Paper,Scopus,2-s2.0-70350357187
"Wu, T.-H., Davoodi, A.","PaRS: Parallel and near-optimal grid-based cell sizing for library-based design",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","11", 5290357,"1666","1678",,2,10.1109/TCAD.2009.2028682,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350610918&doi=10.1109%2fTCAD.2009.2028682&partnerID=40&md5=e9770a5475d651f725c706b322530118",Article,Scopus,2-s2.0-70350610918
"Xie, L., Davoodi, A., Zhang, J., Wu, T.-H.","Adjustment-based modeling for timing analysis under variability",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","7", 5075805,"1085","1095",,3,10.1109/TCAD.2009.2018874,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650862812&doi=10.1109%2fTCAD.2009.2018874&partnerID=40&md5=3e587a2031d19f7fbe01d40579c039b3",Article,Scopus,2-s2.0-67650862812
"Xie, L., Davoodi, A.","Bound-based identification of timing-violating paths under variability",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796493,"278","283",,6,10.1109/ASPDAC.2009.4796493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64649084880&doi=10.1109%2fASPDAC.2009.4796493&partnerID=40&md5=b33bd62f355cb5a2c0a52672bc6360eb",Conference Paper,Scopus,2-s2.0-64649084880
"Wu, T.-H., Davoodi, A.","PaRS: Fast and near-optimal grid-based cell sizing for library-based design",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681559,"107","111",,10,10.1109/ICCAD.2008.4681559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849092664&doi=10.1109%2fICCAD.2008.4681559&partnerID=40&md5=b7f5337b42947d563c57672fd0abe755",Conference Paper,Scopus,2-s2.0-57849092664
"Xie, L., Davoodi, A., Zhang, J., Wu, T.-H.","Adjustment-based modeling for statistical static timing analysis with high dimension of variability",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681571,"181","184",,7,10.1109/ICCAD.2008.4681571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849103940&doi=10.1109%2fICCAD.2008.4681571&partnerID=40&md5=ddd07c396b2d812d89e212a4db8d98b5",Conference Paper,Scopus,2-s2.0-57849103940
"Wu, T.-H., Xie, L., Davoodi, A.","A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"45","50",,11,10.1145/1393921.1393937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549087959&doi=10.1145%2f1393921.1393937&partnerID=40&md5=2f7e8f55fa4fdfea379784ca38467d8d",Conference Paper,Scopus,2-s2.0-57549087959
"Xie, L., Davoodi, A.","Robust estimation of timing yield with partial statistical information on process variations",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","12", 4670067,"2264","2276",,4,10.1109/TCAD.2008.2006146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749095094&doi=10.1109%2fTCAD.2008.2006146&partnerID=40&md5=d42060abd34d97cd2bb16c57f0676ab5",Conference Paper,Scopus,2-s2.0-56749095094
"Kumar, A., Wu, T.-H., Davoodi, A.","With constrained placement and fast detail routing for predictable timing improvement",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751915,"551","556",,,10.1109/ICCD.2008.4751915,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62449267608&doi=10.1109%2fICCD.2008.4751915&partnerID=40&md5=a2e2a99da556f14fb42f7d0bf443e8e2",Conference Paper,Scopus,2-s2.0-62449267608
"Lee, J., Xie, L., Davoodi, A.","A dual-V<inf>t</inf> low leakage SRAM array robust to process variations",2008,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4541484,"580","583",,2,10.1109/ISCAS.2008.4541484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749105235&doi=10.1109%2fISCAS.2008.4541484&partnerID=40&md5=ae0c48b1fe0fe6c9c0835a79849c5298",Conference Paper,Scopus,2-s2.0-51749105235
"Xie, L., Davoodi, A.","Robust estimation of timing yield with partial statistical information on process variations",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479718,"156","161",,2,10.1109/ISQED.2008.4479718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749123062&doi=10.1109%2fISQED.2008.4479718&partnerID=40&md5=fd91f03e048f151afc75d8b175c678af",Conference Paper,Scopus,2-s2.0-49749123062
"Xie, L., Davoodi, A.","Fast and accurate statistical static timing analysis with skewed process parameter variation",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479825,"712","717",,6,10.1109/ISQED.2008.4479825,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749144463&doi=10.1109%2fISQED.2008.4479825&partnerID=40&md5=357348f3f1cb812cce6daba7fd597aba",Conference Paper,Scopus,2-s2.0-49749144463
"Wu, T.-H., Xie, L., Davoodi, A.","A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing",2008,"Journal of Low Power Electronics","4","2",,"191","201",,,10.1166/jolpe.2008.271,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749181018&doi=10.1166%2fjolpe.2008.271&partnerID=40&md5=abf2649ac51d0e5304b59e27ac0e57e0",Article,Scopus,2-s2.0-56749181018
"Davoodi, A., Srivastava, A.","Variability driven gate sizing for binning yield optimization",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","6", 4509489,"683","692",,19,10.1109/TVLSI.2008.2000252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44249121283&doi=10.1109%2fTVLSI.2008.2000252&partnerID=40&md5=3191f388948951f524d0f0727e3a7737",Conference Paper,Scopus,2-s2.0-44249121283
"Xie, L., Davoodi, A.","Fast and accurate statistical static timing analysis with skewed process parameter variation",2008,"IET Circuits, Devices and Systems","2","2",,"187","200",,,10.1049/iet-cds:20070189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42149145214&doi=10.1049%2fiet-cds%3a20070189&partnerID=40&md5=baf2118ab077bbdc6c2ca158f8ea2659",Article,Scopus,2-s2.0-42149145214
"Dobhal, A., Khandelwal, V., Davoodi, A., Srivastava, A.","Variability driven joint leakage-delay optimization through gate sizing with provabale convergence",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092103,"571","576",,2,10.1109/VLSID.2007.176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349118885&doi=10.1109%2fVLSID.2007.176&partnerID=40&md5=702274fb0837e23f6d3c85e9641af74d",Conference Paper,Scopus,2-s2.0-48349118885
"Wong, J.L., Davoodi, A., Khandelwal, V., Srivastava, A., Potkonjak, M.","Statistical timing analysis using kernel smoothing",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601886,"97","102",,2,10.1109/ICCD.2007.4601886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549099484&doi=10.1109%2fICCD.2007.4601886&partnerID=40&md5=8749d3660baada28ca08f1cbace9e7a4",Conference Paper,Scopus,2-s2.0-51549099484
"Jungseob, L., Davoodi, A.","Comparison of dual-V<inf>t</inf> configurations of SRAM cell considering process-induced v<inf>t</inf> variations",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4253314,"3018","3021",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548823269&partnerID=40&md5=82e3d5400e0b0a8db20a05149eb32b4e",Conference Paper,Scopus,2-s2.0-34548823269
"Davoodi, A., Srivastava, A.","Variability driven gate sizing for binning yield optimization",2006,"Proceedings - Design Automation Conference",,,,"959","964",,34,10.1145/1146909.1147152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547142836&doi=10.1145%2f1146909.1147152&partnerID=40&md5=fab94b1a8c11a748339be0498ed630c5",Conference Paper,Scopus,2-s2.0-34547142836
"Davoodi, A., Khandelwal, V., Srivastava, A.","Probabilistic evaluation of solutions in variability-driven optimization",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"3010","3016",,,10.1109/TCAD.2006.882529,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845600889&doi=10.1109%2fTCAD.2006.882529&partnerID=40&md5=2ce8668840c7dfb8de6e3a8ba88ad24d",Article,Scopus,2-s2.0-33845600889
"Li, W., French, M., Davoodi, A., Agarwal, D.","FPGA dynamic power minimization through placement and routing constraints",2006,"Eurasip Journal on Embedded Systems","2006",, 31605,"1","10",,,10.1155/ES/2006/31605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749550707&doi=10.1155%2fES%2f2006%2f31605&partnerID=40&md5=751df95c691f51967f419f4725f2054b",Article,Scopus,2-s2.0-33749550707
"Davoodi, A., Srivastava, A.","Probabilistic evaluation of solutions in variability-driven optimization",2006,"Proceedings of the International Symposium on Physical Design","2006",,,"17","24",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745953944&partnerID=40&md5=a0b333ca423a58c535d14cfcd187871c",Conference Paper,Scopus,2-s2.0-33745953944
"Wong, J.L., Davoodi, A., Khandelwal, V., Srivastava, A., Potkonjak, M.","A statistical methodology for wire-length prediction",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","7",,"1327","1336",,8,10.1109/TCAD.2005.855885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744753079&doi=10.1109%2fTCAD.2005.855885&partnerID=40&md5=d0d9d5d81c53abc2a2147187b480db5b",Article,Scopus,2-s2.0-33744753079
"Davoodi, A., Srivastava, A.","Effective techniques for the generalized low-power binding problem",2006,"ACM Transactions on Design Automation of Electronic Systems","11","1",,"52","69",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745214610&partnerID=40&md5=81fd396f55bf505aab56277478eb2962",Article,Scopus,2-s2.0-33745214610
"Davoodi, A., Srivastava, A.","Probabilistic dual-Vth leakage optimization under variability",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"143","148",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444435971&partnerID=40&md5=45b3ad8dba1425ef5cb37bde1b0f0d19",Conference Paper,Scopus,2-s2.0-28444435971
"Davoodi, A., Srivastava, A.","Variability-driven buffer insertion considering correlations",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524186,"425","430",,4,10.1109/ICCD.2005.114,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748561811&doi=10.1109%2fICCD.2005.114&partnerID=40&md5=7428d83314c0f9257deca052411f8a4e",Conference Paper,Scopus,2-s2.0-33748561811
"Davoodi, A., Srivastava, A.","Simultaneous floorplanning and resource binding: A probabilistic approach",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466218,"517","522",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861446218&partnerID=40&md5=f0c354785b6e92f84905c26b4792df63",Conference Paper,Scopus,2-s2.0-84861446218
"Davoodi, A., Srivastava, A.","Wake-up protocols for controlling current surges in MTCMOS-based technology",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466478,"868","871",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549114310&partnerID=40&md5=06e1aef3a2ed866d53cdba0608699f30",Conference Paper,Scopus,2-s2.0-51549114310
"Davoodi, A., Srivastava, A.","Voltage scheduling under unpredictabilities: A risk management paradigm",2005,"ACM Transactions on Design Automation of Electronic Systems","10","2",,"354","368",,,10.1145/1059876.1059884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544449395&doi=10.1145%2f1059876.1059884&partnerID=40&md5=57eef97e7cefd7b20258ea3a09106570",Review,Scopus,2-s2.0-30544449395
"Davoodi, A., Srivastava, A.","Power-driven simultaneous resource binding and floorplanning: A probabilistic approach",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","8",,"934","942",,2,10.1109/TVLSI.2005.853618,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144547670&doi=10.1109%2fTVLSI.2005.853618&partnerID=40&md5=cb4243fa9c6288d6d446db81aa61a532",Article,Scopus,2-s2.0-27144547670
"Khandelwal, V., Davoodi, A., Srivastava, A.","Simultaneous Vt selection and assignment for leakage optimization",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","6",,"762","765",,14,10.1109/TVLSI.2005.844304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23744433702&doi=10.1109%2fTVLSI.2005.844304&partnerID=40&md5=a107b36053ed8743013ec7610103e865",Article,Scopus,2-s2.0-23744433702
"Khandelwal, V., Davoodi, A., Srivastava, A.","Efficient statistical timing analysis through error budgeting",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6C.3,"473","477",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244411094&partnerID=40&md5=c8f12b056d0e67d8c6e3c8ee92a8788a",Conference Paper,Scopus,2-s2.0-16244411094
"Davoodi, A., Khandelwal, V., Srivastava, A.","Variability inspired implementation selection problem",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5D.3,"423","427",,11,10.1109/ICCAD.2004.1382612,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244380812&doi=10.1109%2fICCAD.2004.1382612&partnerID=40&md5=575e9899e1c64f02ce65e30c65d8e9b8",Conference Paper,Scopus,2-s2.0-16244380812
"Wong, J.L., Davoodi, A., Khandelwal, V., Srivastava, A., Potkonjak, M.","Wire-length prediction using statistical techniques",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 9A.2,"702","705",,1,10.1109/ICCAD.2004.1382666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244366457&doi=10.1109%2fICCAD.2004.1382666&partnerID=40&md5=360037dbb68396f915f5ff2f675916d0",Conference Paper,Scopus,2-s2.0-16244366457
"Davoodi, A., Khandelwal, V., Srivastava, A.","Empirical models for net-length probability distribution and applications",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","10",,"1066","1075",,6,10.1109/TVLSI.2004.834235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344287275&doi=10.1109%2fTVLSI.2004.834235&partnerID=40&md5=8b94e5f2f9e3659c34c05d9a1b81486a",Conference Paper,Scopus,2-s2.0-6344287275
"Davoodi, A., Khandelwal, V., Srivastava, A.","High level techniques for power-grid noise immunity",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"13","18",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942648057&partnerID=40&md5=d23ec57efe421e0ae9fb7c9d788d3268",Conference Paper,Scopus,2-s2.0-2942648057
"Khandelwal, V., Davoodi, A., Nanavati, A., Srivastava, A.","A probabilistic approach to buffer insertion",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"560","567",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148447&partnerID=40&md5=4a106f7c85ff9dad8f0942bf56bc81c2",Conference Paper,Scopus,2-s2.0-0346148447
"Davoodi, A., Srivastava, A.","Voltage Scheduling Under Unpredictabilities: A Risk Management Paradigm",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"302","305",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359136&partnerID=40&md5=ed1cfc960f944ed987daa5054eab7cb8",Conference Paper,Scopus,2-s2.0-1542359136
"Davoodi, A., Srivastava, A.","Effective Graph Theoretic Techniques for the Generalized Low Power Binding Problem",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"152","157",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542299288&partnerID=40&md5=309a78fa66cb6ebaa761bbcfd2557cb6",Conference Paper,Scopus,2-s2.0-1542299288
