<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\UART _FIFO\impl\gwsynthesis\UART.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\UART _FIFO\src\UART.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\UART _FIFO\src\TimingConstraint.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 20 16:17:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>866</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>771</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27M</td>
<td>27.000(MHz)</td>
<td>176.181(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>31.361</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_26_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.641</td>
</tr>
<tr>
<td>2</td>
<td>31.365</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_30_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.637</td>
</tr>
<tr>
<td>3</td>
<td>31.367</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_23_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.635</td>
</tr>
<tr>
<td>4</td>
<td>31.367</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_28_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.635</td>
</tr>
<tr>
<td>5</td>
<td>31.372</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_6_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.630</td>
</tr>
<tr>
<td>6</td>
<td>31.372</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_7_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.630</td>
</tr>
<tr>
<td>7</td>
<td>31.372</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_22_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.630</td>
</tr>
<tr>
<td>8</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_1_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>9</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_5_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>10</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_8_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>11</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_9_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>12</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_10_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>13</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_11_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>14</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_12_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>15</td>
<td>31.484</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_18_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.518</td>
</tr>
<tr>
<td>16</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_2_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>17</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_3_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>18</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_4_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>19</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_16_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>20</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_17_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>21</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_24_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>22</td>
<td>31.490</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_25_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.512</td>
</tr>
<tr>
<td>23</td>
<td>31.496</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/state_1_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.506</td>
</tr>
<tr>
<td>24</td>
<td>31.496</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_19_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.506</td>
</tr>
<tr>
<td>25</td>
<td>31.496</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/clk_count_20_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.506</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.316</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_4_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/DI[0]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.318</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_1_0_s/DI[3]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>3</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_0_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/DI[0]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>4</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_7_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/DI[3]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>5</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_6_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/DI[2]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>6</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/DI[3]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>7</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_2_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/DI[2]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>8</td>
<td>0.319</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_1_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/DI[1]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>9</td>
<td>0.322</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_5_s0/Q</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/DI[1]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>10</td>
<td>0.326</td>
<td>inst_FIFO_tx/wr_ptr_0_s0/Q</td>
<td>inst_FIFO_tx/mem_mem_1_1_s/WAD[0]</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>inst_SegDec/refresh_counter_2_s0/Q</td>
<td>inst_SegDec/refresh_counter_2_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>inst_SegDec/refresh_counter_6_s0/Q</td>
<td>inst_SegDec/refresh_counter_6_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>inst_SegDec/refresh_counter_8_s0/Q</td>
<td>inst_SegDec/refresh_counter_8_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>inst_SegDec/refresh_counter_12_s0/Q</td>
<td>inst_SegDec/refresh_counter_12_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>inst_SegDec/refresh_counter_14_s0/Q</td>
<td>inst_SegDec/refresh_counter_14_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>inst_keyPad/System_State_1_s0/Q</td>
<td>inst_keyPad/System_State_1_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>inst_keyPad/scan_counter_3_s0/Q</td>
<td>inst_keyPad/scan_counter_3_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>inst_keyPad/scan_counter_7_s0/Q</td>
<td>inst_keyPad/scan_counter_7_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>inst_keyPad/scan_counter_9_s0/Q</td>
<td>inst_keyPad/scan_counter_9_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>inst_keyPad/scan_counter_13_s0/Q</td>
<td>inst_keyPad/scan_counter_13_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>inst_ws2812/ws2812_out_s4/Q</td>
<td>inst_ws2812/ws2812_out_s4/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>inst_ws2812/bit_send_8_s1/Q</td>
<td>inst_ws2812/bit_send_8_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>inst_ws2812/clk_count_28_s1/Q</td>
<td>inst_ws2812/clk_count_28_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>inst_ws2812/clk_count_31_s1/Q</td>
<td>inst_ws2812/clk_count_31_s1/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>inst_ws2812/data_send_0_s0/Q</td>
<td>inst_ws2812/data_send_0_s0/D</td>
<td>clk_27M:[R]</td>
<td>clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>SMVariable_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>SMVariable_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>wr_en_fallingEdge_s0</td>
</tr>
<tr>
<td>4</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1</td>
</tr>
<tr>
<td>5</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_UART_tx/UART_TIMING_INST/BitPeriodCounter_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_UART_rx/Start_s4</td>
</tr>
<tr>
<td>7</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_FIFO_rx/data_out_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_FIFO_tx/count_28_s1</td>
</tr>
<tr>
<td>9</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_keyPad/Col_Pins_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>14.490</td>
<td>15.490</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27M</td>
<td>inst_keyPad/Col_Pins_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.563</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>inst_ws2812/n164_s1/I2</td>
</tr>
<tr>
<td>13.112</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n164_s1/F</td>
</tr>
<tr>
<td>13.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>inst_ws2812/clk_count_26_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>inst_ws2812/clk_count_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.600%; route: 3.288, 58.287%; tC2Q: 0.232, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.560</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>inst_ws2812/n160_s1/I2</td>
</tr>
<tr>
<td>13.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n160_s1/F</td>
</tr>
<tr>
<td>13.109</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>inst_ws2812/clk_count_30_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>inst_ws2812/clk_count_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.624%; route: 3.284, 58.261%; tC2Q: 0.232, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>inst_ws2812/n167_s1/I0</td>
</tr>
<tr>
<td>13.106</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n167_s1/F</td>
</tr>
<tr>
<td>13.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>inst_ws2812/clk_count_23_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>inst_ws2812/clk_count_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.638%; route: 3.282, 58.245%; tC2Q: 0.232, 4.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/n162_s1/I2</td>
</tr>
<tr>
<td>13.106</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n162_s1/F</td>
</tr>
<tr>
<td>13.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/clk_count_28_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/clk_count_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.638%; route: 3.282, 58.245%; tC2Q: 0.232, 4.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.552</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>inst_ws2812/n184_s1/I1</td>
</tr>
<tr>
<td>13.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n184_s1/F</td>
</tr>
<tr>
<td>13.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>inst_ws2812/clk_count_6_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>inst_ws2812/clk_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.676%; route: 3.277, 58.203%; tC2Q: 0.232, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.552</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>inst_ws2812/n183_s1/I1</td>
</tr>
<tr>
<td>13.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n183_s1/F</td>
</tr>
<tr>
<td>13.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>inst_ws2812/clk_count_7_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>inst_ws2812/clk_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.676%; route: 3.277, 58.203%; tC2Q: 0.232, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.552</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>inst_ws2812/n168_s1/I2</td>
</tr>
<tr>
<td>13.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n168_s1/F</td>
</tr>
<tr>
<td>13.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>inst_ws2812/clk_count_22_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>inst_ws2812/clk_count_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 37.676%; route: 3.277, 58.203%; tC2Q: 0.232, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>inst_ws2812/n189_s1/I2</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n189_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>inst_ws2812/clk_count_1_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>inst_ws2812/clk_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>inst_ws2812/n185_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n185_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>inst_ws2812/clk_count_5_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>inst_ws2812/clk_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>inst_ws2812/n182_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n182_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>inst_ws2812/clk_count_8_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>inst_ws2812/clk_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>inst_ws2812/n181_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n181_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>inst_ws2812/clk_count_9_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>inst_ws2812/clk_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>inst_ws2812/n180_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n180_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>inst_ws2812/clk_count_10_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>inst_ws2812/clk_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>inst_ws2812/n179_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n179_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>inst_ws2812/clk_count_11_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>inst_ws2812/clk_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>inst_ws2812/n178_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n178_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>inst_ws2812/clk_count_12_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>inst_ws2812/clk_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.419</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>inst_ws2812/n172_s1/I1</td>
</tr>
<tr>
<td>12.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n172_s1/F</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>inst_ws2812/clk_count_18_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>inst_ws2812/clk_count_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.819%; route: 3.144, 56.976%; tC2Q: 0.232, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>inst_ws2812/n188_s1/I2</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n188_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>inst_ws2812/clk_count_2_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>inst_ws2812/clk_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>inst_ws2812/n187_s1/I2</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n187_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>inst_ws2812/clk_count_3_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[1][B]</td>
<td>inst_ws2812/clk_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>inst_ws2812/n186_s1/I2</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n186_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>inst_ws2812/clk_count_4_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>inst_ws2812/clk_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>inst_ws2812/n174_s1/I1</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n174_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>inst_ws2812/clk_count_16_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>inst_ws2812/clk_count_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>inst_ws2812/n173_s1/I1</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n173_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>inst_ws2812/clk_count_17_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>inst_ws2812/clk_count_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>inst_ws2812/n166_s1/I2</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n166_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>inst_ws2812/clk_count_24_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>inst_ws2812/clk_count_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.413</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>inst_ws2812/n165_s1/I2</td>
</tr>
<tr>
<td>12.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n165_s1/F</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>inst_ws2812/clk_count_25_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>inst_ws2812/clk_count_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.860%; route: 3.138, 56.931%; tC2Q: 0.232, 4.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>inst_ws2812/n748_s12/I2</td>
</tr>
<tr>
<td>12.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n748_s12/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>inst_ws2812/state_1_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>inst_ws2812/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.900%; route: 3.132, 56.887%; tC2Q: 0.232, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>inst_ws2812/n171_s1/I1</td>
</tr>
<tr>
<td>12.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n171_s1/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>inst_ws2812/clk_count_19_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>inst_ws2812/clk_count_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.900%; route: 3.132, 56.887%; tC2Q: 0.232, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>8.604</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>inst_ws2812/data_send_8_s5/I3</td>
</tr>
<tr>
<td>9.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/data_send_8_s5/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>inst_ws2812/n292_s4/I2</td>
</tr>
<tr>
<td>10.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">inst_ws2812/n292_s4/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>inst_ws2812/clk_count_31_s3/I2</td>
</tr>
<tr>
<td>10.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>65</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/clk_count_31_s3/F</td>
</tr>
<tr>
<td>12.408</td>
<td>1.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>inst_ws2812/n170_s1/I1</td>
</tr>
<tr>
<td>12.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n170_s1/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>44.508</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>inst_ws2812/clk_count_20_s1/CLK</td>
</tr>
<tr>
<td>44.473</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>inst_ws2812/clk_count_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 38.900%; route: 3.132, 56.887%; tC2Q: 0.232, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_4_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[1][B]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_4_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/Q</td>
</tr>
<tr>
<td>5.645</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_1_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>inst_FIFO_rx/mem_mem_1_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>inst_FIFO_rx/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C23[1][B]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_0_s0/Q</td>
</tr>
<tr>
<td>5.646</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_7_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_6_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[0][B]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_6_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_3_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_2_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_2_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_1_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_1_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>inst_FIFO_rx/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>inst_UART_rx/ShiftRegister_INST/ShiftReg_5_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">inst_UART_rx/ShiftRegister_INST/ShiftReg_5_s0/Q</td>
</tr>
<tr>
<td>5.649</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">inst_FIFO_rx/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>inst_FIFO_rx/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_FIFO_tx/wr_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_FIFO_tx/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>inst_FIFO_tx/wr_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">inst_FIFO_tx/wr_ptr_0_s0/Q</td>
</tr>
<tr>
<td>5.653</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29</td>
<td style=" font-weight:bold;">inst_FIFO_tx/mem_mem_1_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29</td>
<td>inst_FIFO_tx/mem_mem_1_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29</td>
<td>inst_FIFO_tx/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_SegDec/refresh_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_SegDec/refresh_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>inst_SegDec/refresh_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_2_s0/Q</td>
</tr>
<tr>
<td>5.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td>inst_SegDec/n28_s/I1</td>
</tr>
<tr>
<td>5.753</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">inst_SegDec/n28_s/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>inst_SegDec/refresh_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>inst_SegDec/refresh_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_SegDec/refresh_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_SegDec/refresh_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>inst_SegDec/refresh_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_6_s0/Q</td>
</tr>
<tr>
<td>5.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td>inst_SegDec/n24_s/I1</td>
</tr>
<tr>
<td>5.753</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">inst_SegDec/n24_s/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>inst_SegDec/refresh_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>inst_SegDec/refresh_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_SegDec/refresh_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_SegDec/refresh_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>inst_SegDec/refresh_counter_8_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_8_s0/Q</td>
</tr>
<tr>
<td>5.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>inst_SegDec/n22_s/I1</td>
</tr>
<tr>
<td>5.753</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">inst_SegDec/n22_s/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>inst_SegDec/refresh_counter_8_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>inst_SegDec/refresh_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_SegDec/refresh_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_SegDec/refresh_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>inst_SegDec/refresh_counter_12_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_12_s0/Q</td>
</tr>
<tr>
<td>5.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>inst_SegDec/n18_s/I1</td>
</tr>
<tr>
<td>5.753</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">inst_SegDec/n18_s/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>inst_SegDec/refresh_counter_12_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>inst_SegDec/refresh_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_SegDec/refresh_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_SegDec/refresh_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>inst_SegDec/refresh_counter_14_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_14_s0/Q</td>
</tr>
<tr>
<td>5.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C29[1][A]</td>
<td>inst_SegDec/n16_s/I1</td>
</tr>
<tr>
<td>5.753</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">inst_SegDec/n16_s/SUM</td>
</tr>
<tr>
<td>5.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">inst_SegDec/refresh_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>inst_SegDec/refresh_counter_14_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>inst_SegDec/refresh_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_keyPad/System_State_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_keyPad/System_State_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>inst_keyPad/System_State_1_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/System_State_1_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>inst_keyPad/n154_s6/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" background: #97FFFF;">inst_keyPad/n154_s6/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/System_State_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>inst_keyPad/System_State_1_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>inst_keyPad/System_State_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_keyPad/scan_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_keyPad/scan_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>inst_keyPad/scan_counter_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_3_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td>inst_keyPad/n146_s/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">inst_keyPad/n146_s/SUM</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>inst_keyPad/scan_counter_3_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>inst_keyPad/scan_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_keyPad/scan_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_keyPad/scan_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>inst_keyPad/scan_counter_7_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_7_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td>inst_keyPad/n142_s/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">inst_keyPad/n142_s/SUM</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>inst_keyPad/scan_counter_7_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>inst_keyPad/scan_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_keyPad/scan_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_keyPad/scan_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>inst_keyPad/scan_counter_9_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_9_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>inst_keyPad/n140_s/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">inst_keyPad/n140_s/SUM</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>inst_keyPad/scan_counter_9_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>inst_keyPad/scan_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_keyPad/scan_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_keyPad/scan_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>inst_keyPad/scan_counter_13_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_13_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td>inst_keyPad/n136_s/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">inst_keyPad/n136_s/SUM</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">inst_keyPad/scan_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>inst_keyPad/scan_counter_13_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>inst_keyPad/scan_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/ws2812_out_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/ws2812_out_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>inst_ws2812/ws2812_out_s4/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/ws2812_out_s4/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>inst_ws2812/n691_s10/I2</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n691_s10/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/ws2812_out_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>inst_ws2812/ws2812_out_s4/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>inst_ws2812/ws2812_out_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/n509_s2/I3</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n509_s2/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/bit_send_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>inst_ws2812/bit_send_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/clk_count_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/clk_count_28_s1/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_28_s1/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/n162_s1/I3</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n162_s1/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/clk_count_28_s1/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>inst_ws2812/clk_count_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/clk_count_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/clk_count_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>inst_ws2812/clk_count_31_s1/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_31_s1/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>inst_ws2812/n159_s2/I3</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n159_s2/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/clk_count_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>inst_ws2812/clk_count_31_s1/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>inst_ws2812/clk_count_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_ws2812/data_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_ws2812/data_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>inst_ws2812/data_send_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/data_send_0_s0/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>inst_ws2812/n232_s2/I0</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">inst_ws2812/n232_s2/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">inst_ws2812/data_send_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>281</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>inst_ws2812/data_send_0_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>inst_ws2812/data_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SMVariable_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>SMVariable_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>SMVariable_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SMVariable_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>SMVariable_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>SMVariable_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>wr_en_fallingEdge_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>wr_en_fallingEdge_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>wr_en_fallingEdge_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_UART_tx/UART_TIMING_INST/BitPeriodCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_UART_tx/UART_TIMING_INST/BitPeriodCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_UART_tx/UART_TIMING_INST/BitPeriodCounter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_UART_rx/Start_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_UART_rx/Start_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_UART_rx/Start_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_FIFO_rx/data_out_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_FIFO_rx/data_out_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_FIFO_rx/data_out_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_FIFO_tx/count_28_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_FIFO_tx/count_28_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_FIFO_tx/count_28_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_keyPad/Col_Pins_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_keyPad/Col_Pins_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_keyPad/Col_Pins_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_keyPad/Col_Pins_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>inst_keyPad/Col_Pins_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27M</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.961</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>inst_keyPad/Col_Pins_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>281</td>
<td>clk_d</td>
<td>31.361</td>
<td>3.468</td>
</tr>
<tr>
<td>65</td>
<td>clk_count_31_8</td>
<td>31.361</td>
<td>1.975</td>
</tr>
<tr>
<td>32</td>
<td>n109_3</td>
<td>33.139</td>
<td>0.763</td>
</tr>
<tr>
<td>32</td>
<td>count_31_8</td>
<td>34.360</td>
<td>1.174</td>
</tr>
<tr>
<td>32</td>
<td>n109_3</td>
<td>33.198</td>
<td>0.496</td>
</tr>
<tr>
<td>32</td>
<td>count_31_8</td>
<td>35.560</td>
<td>0.681</td>
</tr>
<tr>
<td>24</td>
<td>n157_4</td>
<td>32.845</td>
<td>1.899</td>
</tr>
<tr>
<td>24</td>
<td>n169_5</td>
<td>32.688</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>n750_11</td>
<td>33.854</td>
<td>0.726</td>
</tr>
<tr>
<td>16</td>
<td>TxStart</td>
<td>35.414</td>
<td>0.693</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R23C28</td>
<td>80.56%</td>
</tr>
<tr>
<td>R30C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R30C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C28</td>
<td>79.17%</td>
</tr>
<tr>
<td>R26C25</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27M -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
