{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701748154761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701748154774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 19:49:14 2023 " "Processing started: Mon Dec 04 19:49:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701748154774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748154774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748154775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701748155508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701748155509 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting an identifier (\"case\" is a reserved keyword ) validate_move.sv(9) " "Verilog HDL syntax error at validate_move.sv(9) near text: \"case\";  expecting an identifier (\"case\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701748180273 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "validate_move validate_move.sv(1) " "Ignored design unit \"validate_move\" at validate_move.sv(1) due to previous errors" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701748180275 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "validate_move_tb validate_move.sv(55) " "Ignored design unit \"validate_move_tb\" at validate_move.sv(55) due to previous errors" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701748180275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 0 0 " "Found 0 design units, including 0 entities, in source file validate_move.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180292 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(128) " "Verilog HDL information at screen_handler.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701748180304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file screen_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_handler " "Found entity 1: screen_handler" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_handler " "Found entity 1: player_handler" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(16) " "Verilog HDL information at input_handler.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701748180328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180329 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe " "Found entity 1: tic_tac_toe" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748180351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file /Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13165 " "Peak virtual memory: 13165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701748180469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 19:49:40 2023 " "Processing ended: Mon Dec 04 19:49:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701748180469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701748180469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701748180469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748180469 ""}
