

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_1'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.210 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     142|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|      100|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      100|     169|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln400_fu_84_p2      |         +|   0|  0|   9|           2|           1|
    |icmp_ln400_fu_135_p2    |      icmp|   0|  0|   9|           2|           2|
    |sel_tmp7_fu_105_p2      |      icmp|   0|  0|   9|           2|           1|
    |sel_tmp9_fu_120_p2      |      icmp|   0|  0|   9|           2|           1|
    |sel_tmp_fu_90_p2        |      icmp|   0|  0|  10|           2|           3|
    |out_bits_0_1_fu_126_p3  |    select|   0|  0|  32|           1|           1|
    |out_bits_1_1_fu_111_p3  |    select|   0|  0|  32|           1|           1|
    |out_bits_2_1_fu_96_p3   |    select|   0|  0|  32|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 142|          13|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_ln400_load  |   9|          2|    2|          4|
    |phi_ln400_fu_30                  |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  27|          6|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   1|   0|    1|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |out_bits_0_0_fu_34  |  32|   0|   32|          0|
    |out_bits_1_0_fu_38  |  32|   0|   32|          0|
    |out_bits_2_0_fu_42  |  32|   0|   32|          0|
    |phi_ln400_fu_30     |   2|   0|    2|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 100|   0|  100|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_1|  return value|
|out_bits_2_1_out         |  out|   32|      ap_vld|                     out_bits_2_1_out|       pointer|
|out_bits_2_1_out_ap_vld  |  out|    1|      ap_vld|                     out_bits_2_1_out|       pointer|
|out_bits_1_1_out         |  out|   32|      ap_vld|                     out_bits_1_1_out|       pointer|
|out_bits_1_1_out_ap_vld  |  out|    1|      ap_vld|                     out_bits_1_1_out|       pointer|
|out_bits_0_1_out         |  out|   32|      ap_vld|                     out_bits_0_1_out|       pointer|
|out_bits_0_1_out_ap_vld  |  out|    1|      ap_vld|                     out_bits_0_1_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

