#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002761fb0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v00000000027ea630_0 .var/i "errores", 31 0;
v00000000027e97d0_0 .var "t_A", 3 0;
v00000000027e9910_0 .var "t_B", 3 0;
v00000000027eaf90_0 .var "t_L", 0 0;
v00000000027ea950_0 .var "t_Op", 1 0;
v00000000027ea450_0 .net "t_R", 3 0, L_0000000002836db0;  1 drivers
o0000000002784e48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027e9190_0 .net "t_c", 0 0, o0000000002784e48;  0 drivers
v00000000027e9230_0 .net "t_s", 0 0, L_0000000002836770;  1 drivers
v00000000027ea770_0 .net "t_z", 0 0, L_00000000027eb3a0;  1 drivers
S_0000000002735130 .scope task, "check" "check" 2 53, 2 53 0, S_0000000002761fb0;
 .timescale -9 -11;
v000000000277b230_0 .var "flag_carry", 0 0;
v000000000277b730_0 .var "flag_sign", 0 0;
v000000000277a5b0_0 .var "flag_zero", 0 0;
v000000000277a0b0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v00000000027eaf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000027ea950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 65 "$display", "ERROR. Valor no esperado para t_Op: %b", v00000000027ea950_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v00000000027e97d0_0;
    %load/vec4 v00000000027e9910_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000277a0b0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v00000000027e97d0_0;
    %load/vec4 v00000000027e9910_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000277a0b0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v00000000027e97d0_0;
    %load/vec4 v00000000027e9910_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000277a0b0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000000027e97d0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000277a0b0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000277b230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000277b730_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027ea950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 77 "$display", "ERROR. Valor no esperado para t_Op: %b", v00000000027ea950_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v00000000027e97d0_0;
    %pad/u 5;
    %load/vec4 v00000000027e9910_0;
    %pad/u 5;
    %add;
    %store/vec4 v000000000277a0b0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v00000000027e97d0_0;
    %pad/u 5;
    %load/vec4 v00000000027e9910_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v000000000277a0b0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v00000000027e97d0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v000000000277a0b0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v00000000027e9910_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v000000000277a0b0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v000000000277a0b0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000000000277b230_0, 0, 1;
    %load/vec4 v000000000277a0b0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000277b730_0, 0, 1;
T_0.1 ;
    %load/vec4 v000000000277a0b0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v000000000277a5b0_0, 0, 1;
    %load/vec4 v000000000277a0b0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000027ea450_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000000000277a5b0_0;
    %load/vec4 v00000000027ea770_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000277b730_0;
    %load/vec4 v00000000027e9230_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000277b230_0;
    %load/vec4 v00000000027e9190_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v00000000027ea630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027ea630_0, 0, 32;
    %vpi_call 2 86 "$display", "ERROR con operaci\363n L=%b, OP=%b A=%b B=%b", v00000000027eaf90_0, v00000000027ea950_0, v00000000027e97d0_0, v00000000027e9910_0 {0 0 0};
    %load/vec4 v000000000277a0b0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000027ea450_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 88 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v000000000277a0b0_0, 0, 4>, v00000000027ea450_0 {0 0 0};
T_0.16 ;
    %load/vec4 v000000000277a5b0_0;
    %load/vec4 v00000000027ea770_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 90 "$display", "\011Flag de cero esperado %b, obtenido %b", v000000000277a5b0_0, v00000000027ea770_0 {0 0 0};
T_0.18 ;
    %load/vec4 v000000000277b730_0;
    %load/vec4 v00000000027e9230_0;
    %cmp/ne;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 92 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v000000000277b730_0, v00000000027e9230_0 {0 0 0};
T_0.20 ;
    %load/vec4 v000000000277b230_0;
    %load/vec4 v00000000027e9190_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 94 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v000000000277b230_0, v00000000027e9190_0 {0 0 0};
T_0.22 ;
T_0.14 ;
    %end;
S_00000000027352b0 .scope module, "mat" "alu" 2 12, 3 1 0, S_0000000002761fb0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "L"
L_0000000002775400 .functor NOT 1, L_00000000027e9b90, C4<0>, C4<0>, C4<0>;
L_0000000002775470 .functor OR 1, L_0000000002775400, L_00000000027ea3b0, C4<0>, C4<0>;
L_00000000027759b0 .functor NOT 1, L_00000000027e9b90, C4<0>, C4<0>, C4<0>;
L_0000000002775630 .functor OR 1, L_00000000027759b0, L_00000000027ea810, C4<0>, C4<0>;
L_0000000002775780 .functor OR 1, L_0000000002775630, L_00000000027ea3b0, C4<0>, C4<0>;
L_00000000027757f0 .functor NOT 1, L_00000000027ea3b0, C4<0>, C4<0>, C4<0>;
L_0000000002775860 .functor AND 1, L_00000000027757f0, L_00000000027ea810, C4<1>, C4<1>;
L_00000000027758d0 .functor NOT 1, L_00000000027ea3b0, C4<0>, C4<0>, C4<0>;
L_0000000002775a20 .functor AND 1, L_00000000027758d0, L_00000000027e9b90, C4<1>, C4<1>;
L_00000000027eb640 .functor OR 1, L_0000000002775860, L_0000000002775a20, C4<0>, C4<0>;
L_00000000027ebb10 .functor NOT 1, L_00000000027ea3b0, C4<0>, C4<0>, C4<0>;
L_00000000027eb4f0 .functor AND 1, L_00000000027ebb10, L_00000000027ea810, C4<1>, C4<1>;
L_00000000027eb170 .functor NOT 1, L_00000000027ea3b0, C4<0>, C4<0>, C4<0>;
L_00000000027eb1e0 .functor AND 1, L_00000000027eb170, L_00000000027e9b90, C4<1>, C4<1>;
L_00000000027eb560 .functor OR 1, L_00000000027eb4f0, L_00000000027eb1e0, C4<0>, C4<0>;
L_00000000027eb3a0 .functor NOT 1, L_0000000002836810, C4<0>, C4<0>, C4<0>;
v00000000027db340_0 .net "A", 3 0, v00000000027e97d0_0;  1 drivers
v00000000027db480_0 .net "ALUOp", 1 0, v00000000027ea950_0;  1 drivers
v00000000027dba20_0 .net "B", 3 0, v00000000027e9910_0;  1 drivers
v00000000027dc6a0_0 .net "Cin0", 0 0, L_00000000027eb560;  1 drivers
o0000000002783588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027dbac0_0 .net "Cout0", 0 0, o0000000002783588;  0 drivers
o0000000002783dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027dbb60_0 .net "Cout1", 0 0, o0000000002783dc8;  0 drivers
o0000000002784608 .functor BUFZ 1, C4<z>; HiZ drive
v00000000027dbd40_0 .net "Cout2", 0 0, o0000000002784608;  0 drivers
v00000000027dc7e0_0 .net "L", 0 0, v00000000027eaf90_0;  1 drivers
v00000000027dbde0_0 .net "OP1", 3 0, L_00000000027e9f50;  1 drivers
v00000000027dbe80_0 .net "OP2", 3 0, L_00000000027ea6d0;  1 drivers
v00000000027dbf20_0 .net "OP2_ANTES_COMPLEMENTO1", 3 0, L_00000000027e94b0;  1 drivers
v00000000027eac70_0 .net "R", 3 0, L_0000000002836db0;  alias, 1 drivers
v00000000027e9690_0 .net *"_s10", 0 0, L_00000000027759b0;  1 drivers
v00000000027ea4f0_0 .net *"_s12", 0 0, L_0000000002775630;  1 drivers
v00000000027ead10_0 .net *"_s16", 0 0, L_00000000027757f0;  1 drivers
v00000000027e9af0_0 .net *"_s18", 0 0, L_0000000002775860;  1 drivers
v00000000027ea590_0 .net *"_s20", 0 0, L_00000000027758d0;  1 drivers
v00000000027eaef0_0 .net *"_s22", 0 0, L_0000000002775a20;  1 drivers
v00000000027eadb0_0 .net *"_s26", 0 0, L_00000000027ebb10;  1 drivers
v00000000027eaa90_0 .net *"_s28", 0 0, L_00000000027eb4f0;  1 drivers
v00000000027eab30_0 .net *"_s30", 0 0, L_00000000027eb170;  1 drivers
v00000000027e90f0_0 .net *"_s32", 0 0, L_00000000027eb1e0;  1 drivers
v00000000027ea9f0_0 .net *"_s4", 2 0, L_00000000027e92d0;  1 drivers
v00000000027e9410_0 .net *"_s6", 0 0, L_0000000002775400;  1 drivers
v00000000027e9730_0 .net *"_s66", 0 0, L_0000000002836810;  1 drivers
v00000000027eabd0_0 .net "carry", 0 0, o0000000002784e48;  alias, 0 drivers
v00000000027e95f0_0 .net "cpl", 0 0, L_00000000027eb640;  1 drivers
v00000000027eae50_0 .net "op1_A", 0 0, L_0000000002775470;  1 drivers
v00000000027e9550_0 .net "op2_B", 0 0, L_0000000002775780;  1 drivers
v00000000027ea130_0 .net "sign", 0 0, L_0000000002836770;  alias, 1 drivers
v00000000027e9870_0 .net "x", 0 0, L_00000000027ea3b0;  1 drivers
v00000000027e9eb0_0 .net "y", 0 0, L_00000000027e9b90;  1 drivers
v00000000027ea310_0 .net "z", 0 0, L_00000000027ea810;  1 drivers
v00000000027e9a50_0 .net "zero", 0 0, L_00000000027eb3a0;  alias, 1 drivers
L_00000000027ea3b0 .part L_00000000027e92d0, 2, 1;
L_00000000027e9b90 .part L_00000000027e92d0, 1, 1;
L_00000000027ea810 .part L_00000000027e92d0, 0, 1;
L_00000000027e92d0 .concat [ 2 1 0 0], v00000000027ea950_0, v00000000027eaf90_0;
L_00000000027ea090 .part L_00000000027e9f50, 0, 1;
L_00000000027ea1d0 .part L_00000000027ea6d0, 0, 1;
L_0000000002837350 .part L_00000000027e9f50, 1, 1;
L_0000000002836bd0 .part L_00000000027ea6d0, 1, 1;
L_0000000002836f90 .part L_00000000027e9f50, 2, 1;
L_0000000002837990 .part L_00000000027ea6d0, 2, 1;
L_0000000002836db0 .concat8 [ 1 1 1 1], L_00000000027e9ff0, L_0000000002836d10, L_00000000028366d0, L_0000000002836270;
L_0000000002837e90 .part L_00000000027e9f50, 3, 1;
L_0000000002837490 .part L_00000000027ea6d0, 3, 1;
L_0000000002836770 .part L_0000000002836db0, 3, 1;
L_0000000002836810 .reduce/or L_0000000002836db0;
S_0000000002739880 .scope module, "cal0" "cal" 3 42, 4 2 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0000000002770a90_0 .net "a", 0 0, L_00000000027ea090;  1 drivers
v0000000002770b30_0 .net "b", 0 0, L_00000000027ea1d0;  1 drivers
v0000000002770e50_0 .net "c_in", 0 0, L_00000000027eb560;  alias, 1 drivers
v00000000027d5200_0 .net "c_out", 0 0, o0000000002783588;  alias, 0 drivers
v00000000027d57a0_0 .net "cout", 0 0, L_00000000027ea8b0;  1 drivers
v00000000027d52a0_0 .net "l", 0 0, v00000000027eaf90_0;  alias, 1 drivers
v00000000027d58e0_0 .net "out", 0 0, L_00000000027e9ff0;  1 drivers
v00000000027d4300_0 .net "out_cl", 0 0, v000000000277b7d0_0;  1 drivers
v00000000027d4760_0 .net "out_fa", 0 0, L_00000000027e99b0;  1 drivers
v00000000027d43a0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_0000000002739a00 .scope module, "cl1" "cl" 4 6, 5 3 0, S_0000000002739880;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_00000000027eb480 .functor AND 1, L_00000000027ea090, L_00000000027ea1d0, C4<1>, C4<1>;
L_00000000027eb720 .functor OR 1, L_00000000027ea090, L_00000000027ea1d0, C4<0>, C4<0>;
L_00000000027eba30 .functor XOR 1, L_00000000027ea090, L_00000000027ea1d0, C4<0>, C4<0>;
L_00000000027eb800 .functor NOT 1, L_00000000027ea090, C4<0>, C4<0>, C4<0>;
v000000000277b0f0_0 .net "a", 0 0, L_00000000027ea090;  alias, 1 drivers
v000000000277b550_0 .net "b", 0 0, L_00000000027ea1d0;  alias, 1 drivers
v000000000277a150_0 .net "out", 0 0, v000000000277b7d0_0;  alias, 1 drivers
v000000000277a290_0 .net "outand", 0 0, L_00000000027eb480;  1 drivers
v000000000277b910_0 .net "outnot", 0 0, L_00000000027eb800;  1 drivers
v000000000277aab0_0 .net "outor", 0 0, L_00000000027eb720;  1 drivers
v000000000277a470_0 .net "outxor", 0 0, L_00000000027eba30;  1 drivers
v000000000277baf0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_000000000273c1f0 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_0000000002739a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v000000000277b2d0_0 .net "a", 0 0, L_00000000027eb480;  alias, 1 drivers
v000000000277b870_0 .net "b", 0 0, L_00000000027eb720;  alias, 1 drivers
v000000000277a790_0 .net "c", 0 0, L_00000000027eba30;  alias, 1 drivers
v000000000277b190_0 .net "d", 0 0, L_00000000027eb800;  alias, 1 drivers
v000000000277b7d0_0 .var "out", 0 0;
v000000000277a010_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
E_000000000277f250/0 .event edge, v000000000277a010_0, v000000000277b190_0, v000000000277a790_0, v000000000277b870_0;
E_000000000277f250/1 .event edge, v000000000277b2d0_0;
E_000000000277f250 .event/or E_000000000277f250/0, E_000000000277f250/1;
S_000000000273c370 .scope module, "fa1" "fa" 4 5, 7 2 0, S_0000000002739880;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_00000000027ec158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000277b410_0 .net *"_s10", 0 0, L_00000000027ec158;  1 drivers
v000000000277ad30_0 .net *"_s11", 1 0, L_00000000027e9370;  1 drivers
v000000000277b4b0_0 .net *"_s13", 1 0, L_00000000027e9e10;  1 drivers
L_00000000027ec1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000277a650_0 .net *"_s16", 0 0, L_00000000027ec1a0;  1 drivers
v000000000277a8d0_0 .net *"_s17", 1 0, L_00000000027e9d70;  1 drivers
v000000000277ba50_0 .net *"_s3", 1 0, L_00000000027e9c30;  1 drivers
L_00000000027ec110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000277a970_0 .net *"_s6", 0 0, L_00000000027ec110;  1 drivers
v000000000277b5f0_0 .net *"_s7", 1 0, L_00000000027e9cd0;  1 drivers
v0000000002779cf0_0 .net "a", 0 0, L_00000000027ea090;  alias, 1 drivers
v000000000277aa10_0 .net "b", 0 0, L_00000000027ea1d0;  alias, 1 drivers
v000000000277ae70_0 .net "cin", 0 0, L_00000000027eb560;  alias, 1 drivers
v000000000277ab50_0 .net "cout", 0 0, L_00000000027ea8b0;  alias, 1 drivers
v000000000277abf0_0 .net "sum", 0 0, L_00000000027e99b0;  alias, 1 drivers
L_00000000027ea8b0 .part L_00000000027e9d70, 1, 1;
L_00000000027e99b0 .part L_00000000027e9d70, 0, 1;
L_00000000027e9c30 .concat [ 1 1 0 0], L_00000000027ea090, L_00000000027ec110;
L_00000000027e9cd0 .concat [ 1 1 0 0], L_00000000027ea1d0, L_00000000027ec158;
L_00000000027e9370 .arith/sum 2, L_00000000027e9c30, L_00000000027e9cd0;
L_00000000027e9e10 .concat [ 1 1 0 0], L_00000000027eb560, L_00000000027ec1a0;
L_00000000027e9d70 .arith/sum 2, L_00000000027e9370, L_00000000027e9e10;
S_000000000273fd70 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_0000000002739880;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0000000002779d90_0 .net "a", 0 0, L_00000000027e99b0;  alias, 1 drivers
v000000000277ac90_0 .net "b", 0 0, v000000000277b7d0_0;  alias, 1 drivers
v00000000027701d0_0 .net "out", 0 0, L_00000000027e9ff0;  alias, 1 drivers
v000000000276faf0_0 .net "s", 0 0, v00000000027eaf90_0;  alias, 1 drivers
L_00000000027e9ff0 .functor MUXZ 1, L_00000000027e99b0, v000000000277b7d0_0, v00000000027eaf90_0, C4<>;
S_000000000273fef0 .scope module, "cal1" "cal" 3 44, 4 2 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v00000000027d4a80_0 .net "a", 0 0, L_0000000002837350;  1 drivers
v00000000027d4940_0 .net "b", 0 0, L_0000000002836bd0;  1 drivers
v00000000027d5e80_0 .net "c_in", 0 0, o0000000002783588;  alias, 0 drivers
v00000000027d5340_0 .net "c_out", 0 0, o0000000002783dc8;  alias, 0 drivers
v00000000027d41c0_0 .net "cout", 0 0, L_00000000027ea270;  1 drivers
v00000000027d53e0_0 .net "l", 0 0, v00000000027eaf90_0;  alias, 1 drivers
v00000000027d4bc0_0 .net "out", 0 0, L_0000000002836d10;  1 drivers
v00000000027d4260_0 .net "out_cl", 0 0, v00000000027d5700_0;  1 drivers
v00000000027d4d00_0 .net "out_fa", 0 0, L_0000000002837530;  1 drivers
v00000000027d4c60_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_000000000273f5d0 .scope module, "cl1" "cl" 4 6, 5 3 0, S_000000000273fef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_00000000027eb2c0 .functor AND 1, L_0000000002837350, L_0000000002836bd0, C4<1>, C4<1>;
L_00000000027eb870 .functor OR 1, L_0000000002837350, L_0000000002836bd0, C4<0>, C4<0>;
L_00000000027eb790 .functor XOR 1, L_0000000002837350, L_0000000002836bd0, C4<0>, C4<0>;
L_00000000027eb5d0 .functor NOT 1, L_0000000002837350, C4<0>, C4<0>, C4<0>;
v00000000027d5ac0_0 .net "a", 0 0, L_0000000002837350;  alias, 1 drivers
v00000000027d4440_0 .net "b", 0 0, L_0000000002836bd0;  alias, 1 drivers
v00000000027d4580_0 .net "out", 0 0, v00000000027d5700_0;  alias, 1 drivers
v00000000027d5020_0 .net "outand", 0 0, L_00000000027eb2c0;  1 drivers
v00000000027d5660_0 .net "outnot", 0 0, L_00000000027eb5d0;  1 drivers
v00000000027d44e0_0 .net "outor", 0 0, L_00000000027eb870;  1 drivers
v00000000027d5520_0 .net "outxor", 0 0, L_00000000027eb790;  1 drivers
v00000000027d5980_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_000000000273f750 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_000000000273f5d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v00000000027d4120_0 .net "a", 0 0, L_00000000027eb2c0;  alias, 1 drivers
v00000000027d4ee0_0 .net "b", 0 0, L_00000000027eb870;  alias, 1 drivers
v00000000027d49e0_0 .net "c", 0 0, L_00000000027eb790;  alias, 1 drivers
v00000000027d55c0_0 .net "d", 0 0, L_00000000027eb5d0;  alias, 1 drivers
v00000000027d5700_0 .var "out", 0 0;
v00000000027d4e40_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
E_000000000277e4d0/0 .event edge, v000000000277a010_0, v00000000027d55c0_0, v00000000027d49e0_0, v00000000027d4ee0_0;
E_000000000277e4d0/1 .event edge, v00000000027d4120_0;
E_000000000277e4d0 .event/or E_000000000277e4d0/0, E_000000000277e4d0/1;
S_000000000273cf10 .scope module, "fa1" "fa" 4 5, 7 2 0, S_000000000273fef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_00000000027ec230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d50c0_0 .net *"_s10", 0 0, L_00000000027ec230;  1 drivers
v00000000027d5c00_0 .net *"_s11", 1 0, L_0000000002837a30;  1 drivers
L_00000000027ec398 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v00000000027d5840_0 .net *"_s13", 1 0, L_00000000027ec398;  1 drivers
v00000000027d4620_0 .net *"_s17", 1 0, L_0000000002836450;  1 drivers
v00000000027d4080_0 .net *"_s3", 1 0, L_0000000002836310;  1 drivers
L_00000000027ec1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d4800_0 .net *"_s6", 0 0, L_00000000027ec1e8;  1 drivers
v00000000027d5b60_0 .net *"_s7", 1 0, L_00000000028363b0;  1 drivers
v00000000027d5a20_0 .net "a", 0 0, L_0000000002837350;  alias, 1 drivers
v00000000027d5f20_0 .net "b", 0 0, L_0000000002836bd0;  alias, 1 drivers
v00000000027d5ca0_0 .net "cin", 0 0, o0000000002783588;  alias, 0 drivers
v00000000027d4b20_0 .net "cout", 0 0, L_00000000027ea270;  alias, 1 drivers
v00000000027d5160_0 .net "sum", 0 0, L_0000000002837530;  alias, 1 drivers
L_00000000027ea270 .part L_0000000002836450, 1, 1;
L_0000000002837530 .part L_0000000002836450, 0, 1;
L_0000000002836310 .concat [ 1 1 0 0], L_0000000002837350, L_00000000027ec1e8;
L_00000000028363b0 .concat [ 1 1 0 0], L_0000000002836bd0, L_00000000027ec230;
L_0000000002837a30 .arith/sum 2, L_0000000002836310, L_00000000028363b0;
L_0000000002836450 .arith/sum 2, L_0000000002837a30, L_00000000027ec398;
S_000000000273d090 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_000000000273fef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v00000000027d5d40_0 .net "a", 0 0, L_0000000002837530;  alias, 1 drivers
v00000000027d5de0_0 .net "b", 0 0, v00000000027d5700_0;  alias, 1 drivers
v00000000027d46c0_0 .net "out", 0 0, L_0000000002836d10;  alias, 1 drivers
v00000000027d48a0_0 .net "s", 0 0, v00000000027eaf90_0;  alias, 1 drivers
L_0000000002836d10 .functor MUXZ 1, L_0000000002837530, v00000000027d5700_0, v00000000027eaf90_0, C4<>;
S_000000000272de20 .scope module, "cal2" "cal" 3 45, 4 2 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v00000000027d6bd0_0 .net "a", 0 0, L_0000000002836f90;  1 drivers
v00000000027d66d0_0 .net "b", 0 0, L_0000000002837990;  1 drivers
v00000000027d7a30_0 .net "c_in", 0 0, o0000000002783dc8;  alias, 0 drivers
v00000000027d7d50_0 .net "c_out", 0 0, o0000000002784608;  alias, 0 drivers
v00000000027d7670_0 .net "cout", 0 0, L_0000000002837cb0;  1 drivers
v00000000027d7df0_0 .net "l", 0 0, v00000000027eaf90_0;  alias, 1 drivers
v00000000027d7e90_0 .net "out", 0 0, L_00000000028366d0;  1 drivers
v00000000027d6270_0 .net "out_cl", 0 0, v00000000027d6310_0;  1 drivers
v00000000027d64f0_0 .net "out_fa", 0 0, L_0000000002837030;  1 drivers
v00000000027d6590_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_000000000272dfa0 .scope module, "cl1" "cl" 4 6, 5 3 0, S_000000000272de20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_00000000027ebd40 .functor AND 1, L_0000000002836f90, L_0000000002837990, C4<1>, C4<1>;
L_00000000027ebbf0 .functor OR 1, L_0000000002836f90, L_0000000002837990, C4<0>, C4<0>;
L_00000000027ebf70 .functor XOR 1, L_0000000002836f90, L_0000000002837990, C4<0>, C4<0>;
L_00000000027ebc60 .functor NOT 1, L_0000000002836f90, C4<0>, C4<0>, C4<0>;
v00000000027d63b0_0 .net "a", 0 0, L_0000000002836f90;  alias, 1 drivers
v00000000027d73f0_0 .net "b", 0 0, L_0000000002837990;  alias, 1 drivers
v00000000027d6770_0 .net "out", 0 0, v00000000027d6310_0;  alias, 1 drivers
v00000000027d77b0_0 .net "outand", 0 0, L_00000000027ebd40;  1 drivers
v00000000027d6090_0 .net "outnot", 0 0, L_00000000027ebc60;  1 drivers
v00000000027d7850_0 .net "outor", 0 0, L_00000000027ebbf0;  1 drivers
v00000000027d75d0_0 .net "outxor", 0 0, L_00000000027ebf70;  1 drivers
v00000000027d7ad0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_0000000000f374f0 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_000000000272dfa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v00000000027d4da0_0 .net "a", 0 0, L_00000000027ebd40;  alias, 1 drivers
v00000000027d4f80_0 .net "b", 0 0, L_00000000027ebbf0;  alias, 1 drivers
v00000000027d5480_0 .net "c", 0 0, L_00000000027ebf70;  alias, 1 drivers
v00000000027d6630_0 .net "d", 0 0, L_00000000027ebc60;  alias, 1 drivers
v00000000027d6310_0 .var "out", 0 0;
v00000000027d7710_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
E_000000000277f350/0 .event edge, v000000000277a010_0, v00000000027d6630_0, v00000000027d5480_0, v00000000027d4f80_0;
E_000000000277f350/1 .event edge, v00000000027d4da0_0;
E_000000000277f350 .event/or E_000000000277f350/0, E_000000000277f350/1;
S_0000000000f37670 .scope module, "fa1" "fa" 4 5, 7 2 0, S_000000000272de20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_00000000027ec2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d6130_0 .net *"_s10", 0 0, L_00000000027ec2c0;  1 drivers
v00000000027d7490_0 .net *"_s11", 1 0, L_0000000002837d50;  1 drivers
L_00000000027ec3e0 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v00000000027d6450_0 .net *"_s13", 1 0, L_00000000027ec3e0;  1 drivers
v00000000027d61d0_0 .net *"_s17", 1 0, L_0000000002836590;  1 drivers
v00000000027d7c10_0 .net *"_s3", 1 0, L_00000000028378f0;  1 drivers
L_00000000027ec278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d7210_0 .net *"_s6", 0 0, L_00000000027ec278;  1 drivers
v00000000027d7b70_0 .net *"_s7", 1 0, L_0000000002837ad0;  1 drivers
v00000000027d7530_0 .net "a", 0 0, L_0000000002836f90;  alias, 1 drivers
v00000000027d6b30_0 .net "b", 0 0, L_0000000002837990;  alias, 1 drivers
v00000000027d78f0_0 .net "cin", 0 0, o0000000002783dc8;  alias, 0 drivers
v00000000027d6f90_0 .net "cout", 0 0, L_0000000002837cb0;  alias, 1 drivers
v00000000027d72b0_0 .net "sum", 0 0, L_0000000002837030;  alias, 1 drivers
L_0000000002837cb0 .part L_0000000002836590, 1, 1;
L_0000000002837030 .part L_0000000002836590, 0, 1;
L_00000000028378f0 .concat [ 1 1 0 0], L_0000000002836f90, L_00000000027ec278;
L_0000000002837ad0 .concat [ 1 1 0 0], L_0000000002837990, L_00000000027ec2c0;
L_0000000002837d50 .arith/sum 2, L_00000000028378f0, L_0000000002837ad0;
L_0000000002836590 .arith/sum 2, L_0000000002837d50, L_00000000027ec3e0;
S_00000000027da230 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_000000000272de20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v00000000027d7f30_0 .net "a", 0 0, L_0000000002837030;  alias, 1 drivers
v00000000027d6810_0 .net "b", 0 0, v00000000027d6310_0;  alias, 1 drivers
v00000000027d7cb0_0 .net "out", 0 0, L_00000000028366d0;  alias, 1 drivers
v00000000027d7990_0 .net "s", 0 0, v00000000027eaf90_0;  alias, 1 drivers
L_00000000028366d0 .functor MUXZ 1, L_0000000002837030, v00000000027d6310_0, v00000000027eaf90_0, C4<>;
S_00000000027da3b0 .scope module, "cal3" "cal" 3 46, 4 2 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v00000000027db3e0_0 .net "a", 0 0, L_0000000002837e90;  1 drivers
v00000000027dc920_0 .net "b", 0 0, L_0000000002837490;  1 drivers
v00000000027db700_0 .net "c_in", 0 0, o0000000002784608;  alias, 0 drivers
v00000000027dca60_0 .net "c_out", 0 0, o0000000002784e48;  alias, 0 drivers
v00000000027dcc40_0 .net "cout", 0 0, L_00000000028364f0;  1 drivers
v00000000027dcce0_0 .net "l", 0 0, v00000000027eaf90_0;  alias, 1 drivers
v00000000027dc240_0 .net "out", 0 0, L_0000000002836270;  1 drivers
v00000000027dce20_0 .net "out_cl", 0 0, v00000000027d6db0_0;  1 drivers
v00000000027dcf60_0 .net "out_fa", 0 0, L_0000000002837b70;  1 drivers
v00000000027dc2e0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_00000000027da830 .scope module, "cl1" "cl" 4 6, 5 3 0, S_00000000027da3b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_00000000027ebb80 .functor AND 1, L_0000000002837e90, L_0000000002837490, C4<1>, C4<1>;
L_00000000027eb410 .functor OR 1, L_0000000002837e90, L_0000000002837490, C4<0>, C4<0>;
L_00000000027eb330 .functor XOR 1, L_0000000002837e90, L_0000000002837490, C4<0>, C4<0>;
L_00000000027ebfe0 .functor NOT 1, L_0000000002837e90, C4<0>, C4<0>, C4<0>;
v00000000027d7350_0 .net "a", 0 0, L_0000000002837e90;  alias, 1 drivers
v00000000027d70d0_0 .net "b", 0 0, L_0000000002837490;  alias, 1 drivers
v00000000027d6d10_0 .net "out", 0 0, v00000000027d6db0_0;  alias, 1 drivers
v00000000027d6e50_0 .net "outand", 0 0, L_00000000027ebb80;  1 drivers
v00000000027d6a90_0 .net "outnot", 0 0, L_00000000027ebfe0;  1 drivers
v00000000027d7170_0 .net "outor", 0 0, L_00000000027eb410;  1 drivers
v00000000027d6ef0_0 .net "outxor", 0 0, L_00000000027eb330;  1 drivers
v00000000027dbca0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
S_00000000027dab30 .scope module, "muxcl" "mux4_1" 5 11, 6 2 0, S_00000000027da830;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v00000000027d68b0_0 .net "a", 0 0, L_00000000027ebb80;  alias, 1 drivers
v00000000027d7030_0 .net "b", 0 0, L_00000000027eb410;  alias, 1 drivers
v00000000027d6c70_0 .net "c", 0 0, L_00000000027eb330;  alias, 1 drivers
v00000000027d6950_0 .net "d", 0 0, L_00000000027ebfe0;  alias, 1 drivers
v00000000027d6db0_0 .var "out", 0 0;
v00000000027d69f0_0 .net "s", 1 0, v00000000027ea950_0;  alias, 1 drivers
E_000000000277f0d0/0 .event edge, v000000000277a010_0, v00000000027d6950_0, v00000000027d6c70_0, v00000000027d7030_0;
E_000000000277f0d0/1 .event edge, v00000000027d68b0_0;
E_000000000277f0d0 .event/or E_000000000277f0d0/0, E_000000000277f0d0/1;
S_00000000027dacb0 .scope module, "fa1" "fa" 4 5, 7 2 0, S_00000000027da3b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_00000000027ec350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027dcb00_0 .net *"_s10", 0 0, L_00000000027ec350;  1 drivers
v00000000027dc100_0 .net *"_s11", 1 0, L_00000000028361d0;  1 drivers
L_00000000027ec428 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v00000000027db200_0 .net *"_s13", 1 0, L_00000000027ec428;  1 drivers
v00000000027dcec0_0 .net *"_s17", 1 0, L_0000000002836c70;  1 drivers
v00000000027dcd80_0 .net *"_s3", 1 0, L_0000000002837850;  1 drivers
L_00000000027ec308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027dc380_0 .net *"_s6", 0 0, L_00000000027ec308;  1 drivers
v00000000027dc9c0_0 .net *"_s7", 1 0, L_0000000002836630;  1 drivers
v00000000027db660_0 .net "a", 0 0, L_0000000002837e90;  alias, 1 drivers
v00000000027db5c0_0 .net "b", 0 0, L_0000000002837490;  alias, 1 drivers
v00000000027dc1a0_0 .net "cin", 0 0, o0000000002784608;  alias, 0 drivers
v00000000027dc740_0 .net "cout", 0 0, L_00000000028364f0;  alias, 1 drivers
v00000000027db520_0 .net "sum", 0 0, L_0000000002837b70;  alias, 1 drivers
L_00000000028364f0 .part L_0000000002836c70, 1, 1;
L_0000000002837b70 .part L_0000000002836c70, 0, 1;
L_0000000002837850 .concat [ 1 1 0 0], L_0000000002837e90, L_00000000027ec308;
L_0000000002836630 .concat [ 1 1 0 0], L_0000000002837490, L_00000000027ec350;
L_00000000028361d0 .arith/sum 2, L_0000000002837850, L_0000000002836630;
L_0000000002836c70 .arith/sum 2, L_00000000028361d0, L_00000000027ec428;
S_00000000027da9b0 .scope module, "mux_fa_o_cl" "mux2_1" 4 8, 8 1 0, S_00000000027da3b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v00000000027dc060_0 .net "a", 0 0, L_0000000002837b70;  alias, 1 drivers
v00000000027dbc00_0 .net "b", 0 0, v00000000027d6db0_0;  alias, 1 drivers
v00000000027dc880_0 .net "out", 0 0, L_0000000002836270;  alias, 1 drivers
v00000000027dcba0_0 .net "s", 0 0, v00000000027eaf90_0;  alias, 1 drivers
L_0000000002836270 .functor MUXZ 1, L_0000000002837b70, v00000000027d6db0_0, v00000000027eaf90_0, C4<>;
S_00000000027dae30 .scope module, "complemento1" "compl1" 3 40, 9 2 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sal"
    .port_info 1 /INPUT 4 "ent"
    .port_info 2 /INPUT 1 "cpl"
L_00000000027eb250 .functor NOT 4, L_00000000027e94b0, C4<0000>, C4<0000>, C4<0000>;
v00000000027dc560_0 .net *"_s0", 3 0, L_00000000027eb250;  1 drivers
v00000000027db8e0_0 .net "cpl", 0 0, L_00000000027eb640;  alias, 1 drivers
v00000000027db7a0_0 .net "ent", 3 0, L_00000000027e94b0;  alias, 1 drivers
v00000000027dc420_0 .net "sal", 3 0, L_00000000027ea6d0;  alias, 1 drivers
L_00000000027ea6d0 .functor MUXZ 4, L_00000000027e94b0, L_00000000027eb250, L_00000000027eb640, C4<>;
S_00000000027da0b0 .scope module, "mux_op1_A" "mux2_4" 3 38, 10 1 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_00000000027ec0c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000027db840_0 .net "a", 3 0, L_00000000027ec0c8;  1 drivers
v00000000027db0c0_0 .net "b", 3 0, v00000000027e97d0_0;  alias, 1 drivers
v00000000027dc4c0_0 .net "out", 3 0, L_00000000027e9f50;  alias, 1 drivers
v00000000027dbfc0_0 .net "s", 0 0, L_0000000002775470;  alias, 1 drivers
L_00000000027e9f50 .functor MUXZ 4, L_00000000027ec0c8, v00000000027e97d0_0, L_0000000002775470, C4<>;
S_00000000027da530 .scope module, "mux_op2_B" "mux2_4" 3 39, 10 1 0, S_00000000027352b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
v00000000027dc600_0 .net "a", 3 0, v00000000027e97d0_0;  alias, 1 drivers
v00000000027db980_0 .net "b", 3 0, v00000000027e9910_0;  alias, 1 drivers
v00000000027db160_0 .net "out", 3 0, L_00000000027e94b0;  alias, 1 drivers
v00000000027db2a0_0 .net "s", 0 0, L_0000000002775780;  alias, 1 drivers
L_00000000027e94b0 .functor MUXZ 4, v00000000027e97d0_0, v00000000027e9910_0, L_0000000002775780, C4<>;
    .scope S_000000000273c1f0;
T_1 ;
    %wait E_000000000277f250;
    %load/vec4 v000000000277a010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000277b7d0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000000000277b2d0_0;
    %store/vec4 v000000000277b7d0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000000000277b870_0;
    %store/vec4 v000000000277b7d0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000000000277a790_0;
    %store/vec4 v000000000277b7d0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000000000277b190_0;
    %store/vec4 v000000000277b7d0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000273f750;
T_2 ;
    %wait E_000000000277e4d0;
    %load/vec4 v00000000027d4e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000027d5700_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000027d4120_0;
    %store/vec4 v00000000027d5700_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000027d4ee0_0;
    %store/vec4 v00000000027d5700_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000027d49e0_0;
    %store/vec4 v00000000027d5700_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000000027d55c0_0;
    %store/vec4 v00000000027d5700_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f374f0;
T_3 ;
    %wait E_000000000277f350;
    %load/vec4 v00000000027d7710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000027d6310_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000000027d4da0_0;
    %store/vec4 v00000000027d6310_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000000027d4f80_0;
    %store/vec4 v00000000027d6310_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000000027d5480_0;
    %store/vec4 v00000000027d6310_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000000027d6630_0;
    %store/vec4 v00000000027d6310_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027dab30;
T_4 ;
    %wait E_000000000277f0d0;
    %load/vec4 v00000000027d69f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000027d6db0_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000000027d68b0_0;
    %store/vec4 v00000000027d6db0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v00000000027d7030_0;
    %store/vec4 v00000000027d6db0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v00000000027d6c70_0;
    %store/vec4 v00000000027d6db0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v00000000027d6950_0;
    %store/vec4 v00000000027d6db0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002761fb0;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ea630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027eaf90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000027ea950_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027e97d0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027e9910_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0000000002735130;
    %join;
    %load/vec4 v00000000027e9910_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000027e9910_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v00000000027e97d0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000027e97d0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v00000000027ea950_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000027ea950_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v00000000027eaf90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000000027eaf90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 47 "$display", "Encontradas %d operaciones erroneas", v00000000027ea630_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "cal.v";
    "cl.v";
    "mux4_1.v";
    "fa.v";
    "mux2_1.v";
    "compl1.v";
    "mux2_4.v";
