# Pipelined-Multiplier
Verilog code for a pipelined multiplier that produces a result every clock cycle
