Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 16 01:27:59 2023
| Host         : wilfred running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file sr_ff_methodology_drc_routed.rpt -pb sr_ff_methodology_drc_routed.pb -rpx sr_ff_methodology_drc_routed.rpx
| Design       : sr_ff
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between q_OBUF_inst_i_1/I1 and q_OBUF_inst_i_1/O to disable the timing loop
Related violations: <none>


