

================================================================
== Vitis HLS Report for 'step'
================================================================
* Date:           Sun Feb  5 17:04:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_step_Pipeline_1_fu_111                 |step_Pipeline_1                 |        5|        ?|  0.300 us|         ?|    5|    ?|       no|
        |grp_step_Pipeline_VITIS_LOOP_459_1_fu_120  |step_Pipeline_VITIS_LOOP_459_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_solve_double_6u_6u_s_fu_128            |solve_double_6u_6u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_step_Pipeline_VITIS_LOOP_463_2_fu_134  |step_Pipeline_VITIS_LOOP_463_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     127|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   418|    17703|   69195|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     240|    -|
|Register             |        -|     -|      951|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   418|    18654|   69562|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    14|        2|      15|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     7|        1|       7|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4198       |dadd_64ns_64ns_64_1_full_dsp_1  |        0|    3|      0|    708|    0|
    |dexp_64ns_64ns_64_2_full_dsp_1_U4201       |dexp_64ns_64ns_64_2_full_dsp_1  |        0|   26|    190|   1722|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4199        |dmul_64ns_64ns_64_1_max_dsp_1   |        0|    8|      0|    106|    0|
    |sitodp_32ns_64_1_no_dsp_1_U4200            |sitodp_32ns_64_1_no_dsp_1       |        0|    0|      0|      0|    0|
    |grp_solve_double_6u_6u_s_fu_128            |solve_double_6u_6u_s            |        0|  318|  16831|  54539|    0|
    |grp_step_Pipeline_1_fu_111                 |step_Pipeline_1                 |        0|   30|    468|   4915|    0|
    |grp_step_Pipeline_VITIS_LOOP_459_1_fu_120  |step_Pipeline_VITIS_LOOP_459_1  |        0|   23|     45|    355|    0|
    |grp_step_Pipeline_VITIS_LOOP_463_2_fu_134  |step_Pipeline_VITIS_LOOP_463_2  |        0|   10|    169|   6850|    0|
    +-------------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                      |                                |        0|  418|  17703|  69195|    0|
    +-------------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_199_p2              |         +|   0|  0|  39|          32|           1|
    |empty_fu_229_p2                  |         -|   0|  0|  46|          39|          39|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln114_fu_194_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln115_fu_185_p2             |      icmp|   0|  0|  20|          32|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 127|         136|          74|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  65|         16|    1|         16|
    |i_fu_62          |   9|          2|   32|         64|
    |solver_address0  |  37|          7|   10|         70|
    |solver_address1  |  26|          5|   10|         50|
    |solver_ce0       |  31|          6|    1|          6|
    |solver_ce1       |  20|          4|    1|          4|
    |solver_d0        |  26|          5|  448|       2240|
    |solver_we0       |  26|          5|   56|        280|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 240|         50|  559|       2730|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |add_ln114_reg_310                                       |   32|   0|   32|          0|
    |add_reg_346                                             |   64|   0|   64|          0|
    |ap_CS_fsm                                               |   15|   0|   15|          0|
    |conv_reg_321                                            |   64|   0|   64|          0|
    |empty_reg_315                                           |   35|   0|   39|          4|
    |grp_solve_double_6u_6u_s_fu_128_ap_start_reg            |    1|   0|    1|          0|
    |grp_step_Pipeline_1_fu_111_ap_start_reg                 |    1|   0|    1|          0|
    |grp_step_Pipeline_VITIS_LOOP_459_1_fu_120_ap_start_reg  |    1|   0|    1|          0|
    |grp_step_Pipeline_VITIS_LOOP_463_2_fu_134_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_62                                                 |   32|   0|   32|          0|
    |icmp_ln115_reg_303                                      |    1|   0|    1|          0|
    |lambda_reg_336                                          |   64|   0|   64|          0|
    |lshr_ln459_cast_reg_341                                 |   32|   0|   32|          0|
    |lshr_ln463_cast_reg_356                                 |   32|   0|   32|          0|
    |mul_reg_326                                             |   64|   0|   64|          0|
    |p_cast_reg_293                                          |   32|   0|   32|          0|
    |solver_load_reg_288                                     |  448|   0|  448|          0|
    |trunc_ln32_reg_298                                      |   32|   0|   32|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   |  951|   0|  955|          4|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|          step|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|          step|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|          step|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|          step|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|          step|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|          step|  return value|
|solver_address0  |  out|   10|   ap_memory|        solver|         array|
|solver_ce0       |  out|    1|   ap_memory|        solver|         array|
|solver_we0       |  out|   56|   ap_memory|        solver|         array|
|solver_d0        |  out|  448|   ap_memory|        solver|         array|
|solver_q0        |   in|  448|   ap_memory|        solver|         array|
|solver_address1  |  out|   10|   ap_memory|        solver|         array|
|solver_ce1       |  out|    1|   ap_memory|        solver|         array|
|solver_q1        |   in|  448|   ap_memory|        solver|         array|
+-----------------+-----+-----+------------+--------------+--------------+

