$date
	Sun Oct 23 06:41:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#173445
b10100 !
1"
#173446
b10100 &
b10100 %
1$
#173447
0"
#173450
b1010 &
b1010 %
#173454
b101 &
b101 %
#173458
b10000 &
b10000 %
#173462
b1000 &
b1000 %
#173466
b100 &
b100 %
#173470
b10 &
b10 %
#173474
b1 &
b1 %
1#
#173478
b0 &
0#
b0 %
0$
#1196973
b11000 !
1"
#1196974
b11000 &
b11000 %
1$
#1196975
0"
#1196978
b1100 &
b1100 %
#1196982
b110 &
b110 %
#1196986
b11 &
b11 %
#1196990
b1010 &
b1010 %
#1196994
b101 &
b101 %
#1196998
b10000 &
b10000 %
#1197002
b1000 &
b1000 %
#1197006
b100 &
b100 %
#1197010
b10 &
b10 %
#1197014
b1 &
1#
b1 %
#1197018
b0 &
b0 %
0#
0$
#2199151
b101 !
1"
#2199154
b101 &
b101 %
1$
#2199155
0"
#2199158
b10000 &
b10000 %
#2199162
b1000 &
b1000 %
#2199166
b100 &
b100 %
#2199170
b10 &
b10 %
#2199174
b1 &
1#
b1 %
#2199178
b0 &
b0 %
0#
0$
#4500012
