|Cyclone5_MIST_AGA_top
CLOCK_50 => pll_in_clk.IN1
BTN[0] => rst_ext.IN2
BTN[1] => ~NO_FANOUT~
PS2_DAT <> minimig:minimig.kbddat
PS2_CLK <> minimig:minimig.kbdclk
PS2_MDAT <> minimig:minimig.msdat
PS2_MCLK <> minimig:minimig.msclk
VGA_HS << minimig:minimig._hsync
VGA_VS << minimig:minimig._vsync
VGA_R[0] << minimig:minimig.red
VGA_R[1] << minimig:minimig.red
VGA_R[2] << minimig:minimig.red
VGA_R[3] << minimig:minimig.red
VGA_R[4] << minimig:minimig.red
VGA_R[5] << minimig:minimig.red
VGA_G[0] << minimig:minimig.green
VGA_G[1] << minimig:minimig.green
VGA_G[2] << minimig:minimig.green
VGA_G[3] << minimig:minimig.green
VGA_G[4] << minimig:minimig.green
VGA_G[5] << minimig:minimig.green
VGA_B[0] << minimig:minimig.blue
VGA_B[1] << minimig:minimig.blue
VGA_B[2] << minimig:minimig.blue
VGA_B[3] << minimig:minimig.blue
VGA_B[4] << minimig:minimig.blue
VGA_B[5] << minimig:minimig.blue
SD_MISO => SD_MISO.IN1
SD_CS << ctrl_top:ctrl_top.spi_cs_n
SD_MOSI << SD_MOSI.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK << SD_CLK.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[1] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[2] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[3] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[4] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[5] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[6] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[7] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[8] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[9] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[10] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[11] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[12] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[13] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[14] <> sdram_ctrl:sdram.sdata
SDRAM_DQ[15] <> sdram_ctrl:sdram.sdata
SDRAM_A[0] << sdram_ctrl:sdram.sdaddr
SDRAM_A[1] << sdram_ctrl:sdram.sdaddr
SDRAM_A[2] << sdram_ctrl:sdram.sdaddr
SDRAM_A[3] << sdram_ctrl:sdram.sdaddr
SDRAM_A[4] << sdram_ctrl:sdram.sdaddr
SDRAM_A[5] << sdram_ctrl:sdram.sdaddr
SDRAM_A[6] << sdram_ctrl:sdram.sdaddr
SDRAM_A[7] << sdram_ctrl:sdram.sdaddr
SDRAM_A[8] << sdram_ctrl:sdram.sdaddr
SDRAM_A[9] << sdram_ctrl:sdram.sdaddr
SDRAM_A[10] << sdram_ctrl:sdram.sdaddr
SDRAM_A[11] << sdram_ctrl:sdram.sdaddr
SDRAM_A[12] << sdram_ctrl:sdram.sdaddr
SDRAM_DQML << sdram_ctrl:sdram.dqm
SDRAM_DQMH << sdram_ctrl:sdram.dqm
SDRAM_nWE << sdram_ctrl:sdram.sd_we
SDRAM_nCAS << sdram_ctrl:sdram.sd_cas
SDRAM_nRAS << sdram_ctrl:sdram.sd_ras
SDRAM_nCS << sdram_ctrl:sdram.sd_cs
SDRAM_BA[0] << sdram_ctrl:sdram.ba
SDRAM_BA[1] << sdram_ctrl:sdram.ba
SDRAM_CLK << amiga_clk:amiga_clk.clk_sdram
SDRAM_CKE << <VCC>
LED[0] << indicators:indicadores.led
LED[1] << <VCC>
LED[2] << <VCC>
joy1[0] => joy1[0].IN1
joy1[1] => joy1[1].IN1
joy1[2] => joy1[2].IN1
joy1[3] => joy1[3].IN1
joy1[4] => joy1[4].IN1
joy1[5] => joy1[5].IN1
joy1[6] => joy1[6].IN1
joy2[0] => joy2[0].IN1
joy2[1] => joy2[1].IN1
joy2[2] => joy2[2].IN1
joy2[3] => joy2[3].IN1
joy2[4] => joy2[4].IN1
joy2[5] => joy2[5].IN1
joy2[6] => joy2[6].IN1
BUZZER << minimig:minimig.drv_snd
UART_TXD << minimig:minimig.txd
UART_RXD => minimig_rxd.IN1
AUDIO_L << minimig:minimig.left
AUDIO_R << minimig:minimig.right


|Cyclone5_MIST_AGA_top|indicators:indicadores
clk => ctrl_leds[0].CLK
clk => ctrl_leds[1].CLK
clk => ctrl_leds[2].CLK
clk => ctrl_leds[3].CLK
clk => g1[0].CLK
clk => g1[1].CLK
clk => g0[0].CLK
clk => g0[1].CLK
rst => ctrl_leds[0].ACLR
rst => ctrl_leds[1].ACLR
rst => ctrl_leds[2].ACLR
rst => ctrl_leds[3].ACLR
rst => g1[0].ACLR
rst => g1[1].ACLR
rst => g0[0].ACLR
rst => g0[1].ACLR
track[0] => ~NO_FANOUT~
track[1] => ~NO_FANOUT~
track[2] => ~NO_FANOUT~
track[3] => ~NO_FANOUT~
track[4] => ~NO_FANOUT~
track[5] => ~NO_FANOUT~
track[6] => ~NO_FANOUT~
track[7] => ~NO_FANOUT~
f_wr => ~NO_FANOUT~
f_rd => g0[0].DATAIN
h_wr => ~NO_FANOUT~
h_rd => g1[0].DATAIN
status[0] => ~NO_FANOUT~
status[1] => ~NO_FANOUT~
status[2] => ~NO_FANOUT~
status[3] => ~NO_FANOUT~
ctrl_status[0] => ctrl_leds[0].DATAIN
ctrl_status[1] => ctrl_leds[1].DATAIN
ctrl_status[2] => ctrl_leds[2].DATAIN
ctrl_status[3] => ctrl_leds[3].DATAIN
sys_status[0] => ~NO_FANOUT~
sys_status[1] => ~NO_FANOUT~
sys_status[2] => ~NO_FANOUT~
sys_status[3] => ~NO_FANOUT~
fifo_full => led[2].DATAIN
led[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= fifo_full.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= <GND>
led[4] <= ctrl_leds[0].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= ctrl_leds[1].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= ctrl_leds[2].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= ctrl_leds[3].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top
clk_in => clk.IN5
rst_ext => rst_ext.IN1
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
rst_out <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_minimig <= ctrl_regs:ctrl_regs.minimig_rst
rst_cpu <= ctrl_regs:ctrl_regs.cpu_rst
boot_sel => ~NO_FANOUT~
ctrl_cfg[0] => ctrl_cfg[0].IN1
ctrl_cfg[1] => ctrl_cfg[1].IN1
ctrl_cfg[2] => ctrl_cfg[2].IN1
ctrl_cfg[3] => ctrl_cfg[3].IN1
rom_status <= qmem_bus:ctrl_bus.rom_s
reg_status <= qmem_bus:ctrl_bus.reg_s
dram_status <= qmem_bus:ctrl_bus.dram_s
ctrl_status[0] <= ctrl_regs:ctrl_regs.ctrl_status
ctrl_status[1] <= ctrl_regs:ctrl_regs.ctrl_status
ctrl_status[2] <= ctrl_regs:ctrl_regs.ctrl_status
ctrl_status[3] <= ctrl_regs:ctrl_regs.ctrl_status
sys_status[0] => sys_status[0].IN1
sys_status[1] => sys_status[1].IN1
sys_status[2] => sys_status[2].IN1
sys_status[3] => sys_status[3].IN1
dram_adr[0] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[1] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[2] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[3] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[4] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[5] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[6] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[7] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[8] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[9] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[10] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[11] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[12] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[13] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[14] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[15] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[16] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[17] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[18] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[19] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[20] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[21] <= qmem_bus:ctrl_bus.s1_adr
dram_adr[22] <= qmem_bus:ctrl_bus.s1_adr
dram_cs <= qmem_bus:ctrl_bus.s1_cs
dram_we <= qmem_bus:ctrl_bus.s1_we
dram_sel[0] <= qmem_bus:ctrl_bus.s1_sel
dram_sel[1] <= qmem_bus:ctrl_bus.s1_sel
dram_sel[2] <= qmem_bus:ctrl_bus.s1_sel
dram_sel[3] <= qmem_bus:ctrl_bus.s1_sel
dram_dat_w[0] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[1] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[2] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[3] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[4] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[5] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[6] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[7] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[8] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[9] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[10] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[11] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[12] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[13] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[14] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[15] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[16] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[17] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[18] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[19] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[20] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[21] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[22] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[23] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[24] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[25] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[26] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[27] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[28] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[29] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[30] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_w[31] <= qmem_bus:ctrl_bus.s1_dat_w
dram_dat_r[0] => dram_dat_r[0].IN1
dram_dat_r[1] => dram_dat_r[1].IN1
dram_dat_r[2] => dram_dat_r[2].IN1
dram_dat_r[3] => dram_dat_r[3].IN1
dram_dat_r[4] => dram_dat_r[4].IN1
dram_dat_r[5] => dram_dat_r[5].IN1
dram_dat_r[6] => dram_dat_r[6].IN1
dram_dat_r[7] => dram_dat_r[7].IN1
dram_dat_r[8] => dram_dat_r[8].IN1
dram_dat_r[9] => dram_dat_r[9].IN1
dram_dat_r[10] => dram_dat_r[10].IN1
dram_dat_r[11] => dram_dat_r[11].IN1
dram_dat_r[12] => dram_dat_r[12].IN1
dram_dat_r[13] => dram_dat_r[13].IN1
dram_dat_r[14] => dram_dat_r[14].IN1
dram_dat_r[15] => dram_dat_r[15].IN1
dram_dat_r[16] => dram_dat_r[16].IN1
dram_dat_r[17] => dram_dat_r[17].IN1
dram_dat_r[18] => dram_dat_r[18].IN1
dram_dat_r[19] => dram_dat_r[19].IN1
dram_dat_r[20] => dram_dat_r[20].IN1
dram_dat_r[21] => dram_dat_r[21].IN1
dram_dat_r[22] => dram_dat_r[22].IN1
dram_dat_r[23] => dram_dat_r[23].IN1
dram_dat_r[24] => dram_dat_r[24].IN1
dram_dat_r[25] => dram_dat_r[25].IN1
dram_dat_r[26] => dram_dat_r[26].IN1
dram_dat_r[27] => dram_dat_r[27].IN1
dram_dat_r[28] => dram_dat_r[28].IN1
dram_dat_r[29] => dram_dat_r[29].IN1
dram_dat_r[30] => dram_dat_r[30].IN1
dram_dat_r[31] => dram_dat_r[31].IN1
dram_ack => dram_ack.IN1
dram_err => dram_err.IN1
uart_txd <= ctrl_regs:ctrl_regs.uart_txd
uart_rxd => uart_rxd.IN1
spi_cs_n[0] <= ctrl_regs:ctrl_regs.spi_cs_n
spi_cs_n[1] <= ctrl_regs:ctrl_regs.spi_cs_n
spi_cs_n[2] <= ctrl_regs:ctrl_regs.spi_cs_n
spi_cs_n[3] <= ctrl_regs:ctrl_regs.spi_cs_n
spi_clk <= ctrl_regs:ctrl_regs.spi_clk
spi_do <= ctrl_regs:ctrl_regs.spi_do
spi_di => spi_di.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst
clk => rst~reg0.CLK
clk => rst_cnt[0].CLK
clk => rst_cnt[1].CLK
clk => rst_cnt[2].CLK
clk => rst_cnt[3].CLK
clk => rst_cnt[4].CLK
clk => rst_cnt[5].CLK
clk => rst_cnt[6].CLK
clk => rst_cnt[7].CLK
clk => rst_cnt[8].CLK
clk => rst_cnt[9].CLK
clk => rst_cnt[10].CLK
clk => rst_cnt[11].CLK
clk => rst_cnt[12].CLK
clk => rst_cnt[13].CLK
clk => rst_cnt[14].CLK
clk => rst_cnt[15].CLK
clk => rst_reg_r.CLK
clk => rst_ext_r.CLK
clk => pll_lock_n_r.CLK
clk => rst_reg_t.CLK
clk => rst_ext_t.CLK
clk => pll_lock_n_t.CLK
pll_lock => pll_lock_n_t.DATAIN
rst_ext => rst_ext_t.DATAIN
rst_reg => rst_reg_t.DATAIN
rst <= rst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus
clk => clk.IN4
rst => rst.IN4
rom_s <= rom_s~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_s <= reg_s~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_s <= dram_s~reg0.DB_MAX_OUTPUT_PORT_TYPE
m0_adr[0] => m0_adr[0].IN1
m0_adr[1] => m0_adr[1].IN1
m0_adr[2] => m0_adr[2].IN1
m0_adr[3] => m0_adr[3].IN1
m0_adr[4] => m0_adr[4].IN1
m0_adr[5] => m0_adr[5].IN1
m0_adr[6] => m0_adr[6].IN1
m0_adr[7] => m0_adr[7].IN1
m0_adr[8] => m0_adr[8].IN1
m0_adr[9] => m0_adr[9].IN1
m0_adr[10] => m0_adr[10].IN1
m0_adr[11] => m0_adr[11].IN1
m0_adr[12] => m0_adr[12].IN1
m0_adr[13] => m0_adr[13].IN1
m0_adr[14] => m0_adr[14].IN1
m0_adr[15] => m0_adr[15].IN1
m0_adr[16] => m0_adr[16].IN1
m0_adr[17] => m0_adr[17].IN1
m0_adr[18] => m0_adr[18].IN1
m0_adr[19] => m0_adr[19].IN1
m0_adr[20] => m0_adr[20].IN1
m0_adr[21] => m0_adr[21].IN1
m0_adr[22] => m0_adr[22].IN1
m0_adr[23] => m0_adr[23].IN1
m0_cs => m0_cs.IN1
m0_we => m0_we.IN1
m0_sel[0] => m0_sel[0].IN1
m0_sel[1] => m0_sel[1].IN1
m0_sel[2] => m0_sel[2].IN1
m0_sel[3] => m0_sel[3].IN1
m0_dat_w[0] => m0_dat_w[0].IN1
m0_dat_w[1] => m0_dat_w[1].IN1
m0_dat_w[2] => m0_dat_w[2].IN1
m0_dat_w[3] => m0_dat_w[3].IN1
m0_dat_w[4] => m0_dat_w[4].IN1
m0_dat_w[5] => m0_dat_w[5].IN1
m0_dat_w[6] => m0_dat_w[6].IN1
m0_dat_w[7] => m0_dat_w[7].IN1
m0_dat_w[8] => m0_dat_w[8].IN1
m0_dat_w[9] => m0_dat_w[9].IN1
m0_dat_w[10] => m0_dat_w[10].IN1
m0_dat_w[11] => m0_dat_w[11].IN1
m0_dat_w[12] => m0_dat_w[12].IN1
m0_dat_w[13] => m0_dat_w[13].IN1
m0_dat_w[14] => m0_dat_w[14].IN1
m0_dat_w[15] => m0_dat_w[15].IN1
m0_dat_w[16] => m0_dat_w[16].IN1
m0_dat_w[17] => m0_dat_w[17].IN1
m0_dat_w[18] => m0_dat_w[18].IN1
m0_dat_w[19] => m0_dat_w[19].IN1
m0_dat_w[20] => m0_dat_w[20].IN1
m0_dat_w[21] => m0_dat_w[21].IN1
m0_dat_w[22] => m0_dat_w[22].IN1
m0_dat_w[23] => m0_dat_w[23].IN1
m0_dat_w[24] => m0_dat_w[24].IN1
m0_dat_w[25] => m0_dat_w[25].IN1
m0_dat_w[26] => m0_dat_w[26].IN1
m0_dat_w[27] => m0_dat_w[27].IN1
m0_dat_w[28] => m0_dat_w[28].IN1
m0_dat_w[29] => m0_dat_w[29].IN1
m0_dat_w[30] => m0_dat_w[30].IN1
m0_dat_w[31] => m0_dat_w[31].IN1
m0_dat_r[0] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[1] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[2] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[3] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[4] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[5] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[6] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[7] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[8] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[9] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[10] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[11] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[12] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[13] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[14] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[15] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[16] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[17] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[18] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[19] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[20] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[21] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[22] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[23] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[24] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[25] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[26] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[27] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[28] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[29] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[30] <= qmem_decoder:m0_decoder.qm_dat_r
m0_dat_r[31] <= qmem_decoder:m0_decoder.qm_dat_r
m0_ack <= qmem_decoder:m0_decoder.qm_ack
m0_err <= qmem_decoder:m0_decoder.qm_err
m1_adr[0] => m1_adr[0].IN1
m1_adr[1] => m1_adr[1].IN1
m1_adr[2] => m1_adr[2].IN1
m1_adr[3] => m1_adr[3].IN1
m1_adr[4] => m1_adr[4].IN1
m1_adr[5] => m1_adr[5].IN1
m1_adr[6] => m1_adr[6].IN1
m1_adr[7] => m1_adr[7].IN1
m1_adr[8] => m1_adr[8].IN1
m1_adr[9] => m1_adr[9].IN1
m1_adr[10] => m1_adr[10].IN1
m1_adr[11] => m1_adr[11].IN1
m1_adr[12] => m1_adr[12].IN1
m1_adr[13] => m1_adr[13].IN1
m1_adr[14] => m1_adr[14].IN1
m1_adr[15] => m1_adr[15].IN1
m1_adr[16] => m1_adr[16].IN1
m1_adr[17] => m1_adr[17].IN1
m1_adr[18] => m1_adr[18].IN1
m1_adr[19] => m1_adr[19].IN1
m1_adr[20] => m1_adr[20].IN1
m1_adr[21] => m1_adr[21].IN1
m1_adr[22] => m1_adr[22].IN1
m1_adr[23] => m1_adr[23].IN1
m1_cs => m1_cs.IN1
m1_we => m1_we.IN1
m1_sel[0] => m1_sel[0].IN1
m1_sel[1] => m1_sel[1].IN1
m1_sel[2] => m1_sel[2].IN1
m1_sel[3] => m1_sel[3].IN1
m1_dat_w[0] => m1_dat_w[0].IN1
m1_dat_w[1] => m1_dat_w[1].IN1
m1_dat_w[2] => m1_dat_w[2].IN1
m1_dat_w[3] => m1_dat_w[3].IN1
m1_dat_w[4] => m1_dat_w[4].IN1
m1_dat_w[5] => m1_dat_w[5].IN1
m1_dat_w[6] => m1_dat_w[6].IN1
m1_dat_w[7] => m1_dat_w[7].IN1
m1_dat_w[8] => m1_dat_w[8].IN1
m1_dat_w[9] => m1_dat_w[9].IN1
m1_dat_w[10] => m1_dat_w[10].IN1
m1_dat_w[11] => m1_dat_w[11].IN1
m1_dat_w[12] => m1_dat_w[12].IN1
m1_dat_w[13] => m1_dat_w[13].IN1
m1_dat_w[14] => m1_dat_w[14].IN1
m1_dat_w[15] => m1_dat_w[15].IN1
m1_dat_w[16] => m1_dat_w[16].IN1
m1_dat_w[17] => m1_dat_w[17].IN1
m1_dat_w[18] => m1_dat_w[18].IN1
m1_dat_w[19] => m1_dat_w[19].IN1
m1_dat_w[20] => m1_dat_w[20].IN1
m1_dat_w[21] => m1_dat_w[21].IN1
m1_dat_w[22] => m1_dat_w[22].IN1
m1_dat_w[23] => m1_dat_w[23].IN1
m1_dat_w[24] => m1_dat_w[24].IN1
m1_dat_w[25] => m1_dat_w[25].IN1
m1_dat_w[26] => m1_dat_w[26].IN1
m1_dat_w[27] => m1_dat_w[27].IN1
m1_dat_w[28] => m1_dat_w[28].IN1
m1_dat_w[29] => m1_dat_w[29].IN1
m1_dat_w[30] => m1_dat_w[30].IN1
m1_dat_w[31] => m1_dat_w[31].IN1
m1_dat_r[0] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[1] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[2] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[3] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[4] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[5] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[6] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[7] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[8] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[9] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[10] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[11] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[12] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[13] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[14] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[15] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[16] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[17] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[18] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[19] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[20] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[21] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[22] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[23] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[24] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[25] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[26] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[27] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[28] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[29] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[30] <= qmem_decoder:m1_decoder.qm_dat_r
m1_dat_r[31] <= qmem_decoder:m1_decoder.qm_dat_r
m1_ack <= qmem_decoder:m1_decoder.qm_ack
m1_err <= qmem_decoder:m1_decoder.qm_err
s0_adr[0] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[1] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[2] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[3] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[4] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[5] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[6] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[7] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[8] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[9] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[10] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[11] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[12] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[13] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[14] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[15] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[16] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[17] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[18] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[19] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[20] <= qmem_arbiter:s0_arbiter.qs_adr
s0_adr[21] <= qmem_arbiter:s0_arbiter.qs_adr
s0_cs <= qmem_arbiter:s0_arbiter.qs_cs
s0_we <= qmem_arbiter:s0_arbiter.qs_we
s0_sel[0] <= qmem_arbiter:s0_arbiter.qs_sel
s0_sel[1] <= qmem_arbiter:s0_arbiter.qs_sel
s0_sel[2] <= qmem_arbiter:s0_arbiter.qs_sel
s0_sel[3] <= qmem_arbiter:s0_arbiter.qs_sel
s0_dat_w[0] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[1] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[2] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[3] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[4] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[5] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[6] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[7] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[8] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[9] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[10] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[11] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[12] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[13] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[14] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[15] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[16] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[17] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[18] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[19] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[20] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[21] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[22] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[23] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[24] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[25] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[26] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[27] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[28] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[29] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[30] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_w[31] <= qmem_arbiter:s0_arbiter.qs_dat_w
s0_dat_r[0] => s0_dat_r[0].IN1
s0_dat_r[1] => s0_dat_r[1].IN1
s0_dat_r[2] => s0_dat_r[2].IN1
s0_dat_r[3] => s0_dat_r[3].IN1
s0_dat_r[4] => s0_dat_r[4].IN1
s0_dat_r[5] => s0_dat_r[5].IN1
s0_dat_r[6] => s0_dat_r[6].IN1
s0_dat_r[7] => s0_dat_r[7].IN1
s0_dat_r[8] => s0_dat_r[8].IN1
s0_dat_r[9] => s0_dat_r[9].IN1
s0_dat_r[10] => s0_dat_r[10].IN1
s0_dat_r[11] => s0_dat_r[11].IN1
s0_dat_r[12] => s0_dat_r[12].IN1
s0_dat_r[13] => s0_dat_r[13].IN1
s0_dat_r[14] => s0_dat_r[14].IN1
s0_dat_r[15] => s0_dat_r[15].IN1
s0_dat_r[16] => s0_dat_r[16].IN1
s0_dat_r[17] => s0_dat_r[17].IN1
s0_dat_r[18] => s0_dat_r[18].IN1
s0_dat_r[19] => s0_dat_r[19].IN1
s0_dat_r[20] => s0_dat_r[20].IN1
s0_dat_r[21] => s0_dat_r[21].IN1
s0_dat_r[22] => s0_dat_r[22].IN1
s0_dat_r[23] => s0_dat_r[23].IN1
s0_dat_r[24] => s0_dat_r[24].IN1
s0_dat_r[25] => s0_dat_r[25].IN1
s0_dat_r[26] => s0_dat_r[26].IN1
s0_dat_r[27] => s0_dat_r[27].IN1
s0_dat_r[28] => s0_dat_r[28].IN1
s0_dat_r[29] => s0_dat_r[29].IN1
s0_dat_r[30] => s0_dat_r[30].IN1
s0_dat_r[31] => s0_dat_r[31].IN1
s0_ack => s0_ack.IN1
s0_err => s0_err.IN1
s1_adr[0] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[1] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[2] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[3] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[4] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[5] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[6] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[7] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[8] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[9] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[10] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[11] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[12] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[13] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[14] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[15] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[16] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[17] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[18] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[19] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[20] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[21] <= qmem_arbiter:s1_arbiter.qs_adr
s1_adr[22] <= qmem_arbiter:s1_arbiter.qs_adr
s1_cs <= qmem_arbiter:s1_arbiter.qs_cs
s1_we <= qmem_arbiter:s1_arbiter.qs_we
s1_sel[0] <= qmem_arbiter:s1_arbiter.qs_sel
s1_sel[1] <= qmem_arbiter:s1_arbiter.qs_sel
s1_sel[2] <= qmem_arbiter:s1_arbiter.qs_sel
s1_sel[3] <= qmem_arbiter:s1_arbiter.qs_sel
s1_dat_w[0] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[1] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[2] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[3] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[4] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[5] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[6] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[7] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[8] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[9] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[10] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[11] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[12] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[13] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[14] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[15] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[16] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[17] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[18] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[19] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[20] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[21] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[22] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[23] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[24] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[25] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[26] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[27] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[28] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[29] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[30] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_w[31] <= qmem_arbiter:s1_arbiter.qs_dat_w
s1_dat_r[0] => s1_dat_r[0].IN1
s1_dat_r[1] => s1_dat_r[1].IN1
s1_dat_r[2] => s1_dat_r[2].IN1
s1_dat_r[3] => s1_dat_r[3].IN1
s1_dat_r[4] => s1_dat_r[4].IN1
s1_dat_r[5] => s1_dat_r[5].IN1
s1_dat_r[6] => s1_dat_r[6].IN1
s1_dat_r[7] => s1_dat_r[7].IN1
s1_dat_r[8] => s1_dat_r[8].IN1
s1_dat_r[9] => s1_dat_r[9].IN1
s1_dat_r[10] => s1_dat_r[10].IN1
s1_dat_r[11] => s1_dat_r[11].IN1
s1_dat_r[12] => s1_dat_r[12].IN1
s1_dat_r[13] => s1_dat_r[13].IN1
s1_dat_r[14] => s1_dat_r[14].IN1
s1_dat_r[15] => s1_dat_r[15].IN1
s1_dat_r[16] => s1_dat_r[16].IN1
s1_dat_r[17] => s1_dat_r[17].IN1
s1_dat_r[18] => s1_dat_r[18].IN1
s1_dat_r[19] => s1_dat_r[19].IN1
s1_dat_r[20] => s1_dat_r[20].IN1
s1_dat_r[21] => s1_dat_r[21].IN1
s1_dat_r[22] => s1_dat_r[22].IN1
s1_dat_r[23] => s1_dat_r[23].IN1
s1_dat_r[24] => s1_dat_r[24].IN1
s1_dat_r[25] => s1_dat_r[25].IN1
s1_dat_r[26] => s1_dat_r[26].IN1
s1_dat_r[27] => s1_dat_r[27].IN1
s1_dat_r[28] => s1_dat_r[28].IN1
s1_dat_r[29] => s1_dat_r[29].IN1
s1_dat_r[30] => s1_dat_r[30].IN1
s1_dat_r[31] => s1_dat_r[31].IN1
s1_ack => s1_ack.IN1
s1_err => s1_err.IN1
s2_adr[0] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[1] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[2] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[3] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[4] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[5] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[6] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[7] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[8] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[9] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[10] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[11] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[12] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[13] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[14] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[15] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[16] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[17] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[18] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[19] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[20] <= qmem_decoder:m0_decoder.qs_adr
s2_adr[21] <= qmem_decoder:m0_decoder.qs_adr
s2_cs <= qmem_decoder:m0_decoder.qs_cs
s2_we <= qmem_decoder:m0_decoder.qs_we
s2_sel[0] <= qmem_decoder:m0_decoder.qs_sel
s2_sel[1] <= qmem_decoder:m0_decoder.qs_sel
s2_sel[2] <= qmem_decoder:m0_decoder.qs_sel
s2_sel[3] <= qmem_decoder:m0_decoder.qs_sel
s2_dat_w[0] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[1] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[2] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[3] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[4] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[5] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[6] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[7] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[8] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[9] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[10] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[11] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[12] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[13] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[14] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[15] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[16] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[17] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[18] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[19] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[20] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[21] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[22] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[23] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[24] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[25] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[26] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[27] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[28] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[29] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[30] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_w[31] <= qmem_decoder:m0_decoder.qs_dat_w
s2_dat_r[0] => m0_s2_dat_r[0].IN1
s2_dat_r[1] => m0_s2_dat_r[1].IN1
s2_dat_r[2] => m0_s2_dat_r[2].IN1
s2_dat_r[3] => m0_s2_dat_r[3].IN1
s2_dat_r[4] => m0_s2_dat_r[4].IN1
s2_dat_r[5] => m0_s2_dat_r[5].IN1
s2_dat_r[6] => m0_s2_dat_r[6].IN1
s2_dat_r[7] => m0_s2_dat_r[7].IN1
s2_dat_r[8] => m0_s2_dat_r[8].IN1
s2_dat_r[9] => m0_s2_dat_r[9].IN1
s2_dat_r[10] => m0_s2_dat_r[10].IN1
s2_dat_r[11] => m0_s2_dat_r[11].IN1
s2_dat_r[12] => m0_s2_dat_r[12].IN1
s2_dat_r[13] => m0_s2_dat_r[13].IN1
s2_dat_r[14] => m0_s2_dat_r[14].IN1
s2_dat_r[15] => m0_s2_dat_r[15].IN1
s2_dat_r[16] => m0_s2_dat_r[16].IN1
s2_dat_r[17] => m0_s2_dat_r[17].IN1
s2_dat_r[18] => m0_s2_dat_r[18].IN1
s2_dat_r[19] => m0_s2_dat_r[19].IN1
s2_dat_r[20] => m0_s2_dat_r[20].IN1
s2_dat_r[21] => m0_s2_dat_r[21].IN1
s2_dat_r[22] => m0_s2_dat_r[22].IN1
s2_dat_r[23] => m0_s2_dat_r[23].IN1
s2_dat_r[24] => m0_s2_dat_r[24].IN1
s2_dat_r[25] => m0_s2_dat_r[25].IN1
s2_dat_r[26] => m0_s2_dat_r[26].IN1
s2_dat_r[27] => m0_s2_dat_r[27].IN1
s2_dat_r[28] => m0_s2_dat_r[28].IN1
s2_dat_r[29] => m0_s2_dat_r[29].IN1
s2_dat_r[30] => m0_s2_dat_r[30].IN1
s2_dat_r[31] => m0_s2_dat_r[31].IN1
s2_ack => m0_s2_ack.IN1
s2_err => m0_s2_err.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder
clk => ss_r[0].CLK
clk => ss_r[1].CLK
clk => ss_r[2].CLK
clk => ss_r[3].CLK
clk => ss_r[4].CLK
clk => ss_r[5].CLK
clk => ss_r[6].CLK
clk => ss_r[7].CLK
rst => ~NO_FANOUT~
qm_cs => always0.IN1
qm_cs => qs_cs.IN0
qm_cs => qs_cs.IN0
qm_cs => qs_cs.IN0
qm_we => qs_we[0].DATAIN
qm_we => qs_we[1].DATAIN
qm_we => qs_we[2].DATAIN
qm_we => always0.IN1
qm_adr[0] => qs_adr[48].DATAIN
qm_adr[0] => qs_adr[0].DATAIN
qm_adr[0] => qs_adr[24].DATAIN
qm_adr[1] => qs_adr[49].DATAIN
qm_adr[1] => qs_adr[1].DATAIN
qm_adr[1] => qs_adr[25].DATAIN
qm_adr[2] => qs_adr[50].DATAIN
qm_adr[2] => qs_adr[2].DATAIN
qm_adr[2] => qs_adr[26].DATAIN
qm_adr[3] => qs_adr[51].DATAIN
qm_adr[3] => qs_adr[3].DATAIN
qm_adr[3] => qs_adr[27].DATAIN
qm_adr[4] => qs_adr[52].DATAIN
qm_adr[4] => qs_adr[4].DATAIN
qm_adr[4] => qs_adr[28].DATAIN
qm_adr[5] => qs_adr[53].DATAIN
qm_adr[5] => qs_adr[5].DATAIN
qm_adr[5] => qs_adr[29].DATAIN
qm_adr[6] => qs_adr[54].DATAIN
qm_adr[6] => qs_adr[6].DATAIN
qm_adr[6] => qs_adr[30].DATAIN
qm_adr[7] => qs_adr[55].DATAIN
qm_adr[7] => qs_adr[7].DATAIN
qm_adr[7] => qs_adr[31].DATAIN
qm_adr[8] => qs_adr[56].DATAIN
qm_adr[8] => qs_adr[8].DATAIN
qm_adr[8] => qs_adr[32].DATAIN
qm_adr[9] => qs_adr[57].DATAIN
qm_adr[9] => qs_adr[9].DATAIN
qm_adr[9] => qs_adr[33].DATAIN
qm_adr[10] => qs_adr[58].DATAIN
qm_adr[10] => qs_adr[10].DATAIN
qm_adr[10] => qs_adr[34].DATAIN
qm_adr[11] => qs_adr[59].DATAIN
qm_adr[11] => qs_adr[11].DATAIN
qm_adr[11] => qs_adr[35].DATAIN
qm_adr[12] => qs_adr[60].DATAIN
qm_adr[12] => qs_adr[12].DATAIN
qm_adr[12] => qs_adr[36].DATAIN
qm_adr[13] => qs_adr[61].DATAIN
qm_adr[13] => qs_adr[13].DATAIN
qm_adr[13] => qs_adr[37].DATAIN
qm_adr[14] => qs_adr[62].DATAIN
qm_adr[14] => qs_adr[14].DATAIN
qm_adr[14] => qs_adr[38].DATAIN
qm_adr[15] => qs_adr[63].DATAIN
qm_adr[15] => qs_adr[15].DATAIN
qm_adr[15] => qs_adr[39].DATAIN
qm_adr[16] => qs_adr[64].DATAIN
qm_adr[16] => qs_adr[16].DATAIN
qm_adr[16] => qs_adr[40].DATAIN
qm_adr[17] => qs_adr[65].DATAIN
qm_adr[17] => qs_adr[17].DATAIN
qm_adr[17] => qs_adr[41].DATAIN
qm_adr[18] => qs_adr[66].DATAIN
qm_adr[18] => qs_adr[18].DATAIN
qm_adr[18] => qs_adr[42].DATAIN
qm_adr[19] => qs_adr[67].DATAIN
qm_adr[19] => qs_adr[19].DATAIN
qm_adr[19] => qs_adr[43].DATAIN
qm_adr[20] => qs_adr[68].DATAIN
qm_adr[20] => qs_adr[20].DATAIN
qm_adr[20] => qs_adr[44].DATAIN
qm_adr[21] => qs_adr[69].DATAIN
qm_adr[21] => qs_adr[21].DATAIN
qm_adr[21] => qs_adr[45].DATAIN
qm_adr[22] => qs_adr[70].DATAIN
qm_adr[22] => qs_adr[22].DATAIN
qm_adr[22] => qs_adr[46].DATAIN
qm_adr[23] => qs_adr[71].DATAIN
qm_adr[23] => qs_adr[23].DATAIN
qm_adr[23] => qs_adr[47].DATAIN
qm_sel[0] => qs_sel[8].DATAIN
qm_sel[0] => qs_sel[0].DATAIN
qm_sel[0] => qs_sel[4].DATAIN
qm_sel[1] => qs_sel[9].DATAIN
qm_sel[1] => qs_sel[1].DATAIN
qm_sel[1] => qs_sel[5].DATAIN
qm_sel[2] => qs_sel[10].DATAIN
qm_sel[2] => qs_sel[2].DATAIN
qm_sel[2] => qs_sel[6].DATAIN
qm_sel[3] => qs_sel[11].DATAIN
qm_sel[3] => qs_sel[3].DATAIN
qm_sel[3] => qs_sel[7].DATAIN
qm_dat_w[0] => qs_dat_w[64].DATAIN
qm_dat_w[0] => qs_dat_w[0].DATAIN
qm_dat_w[0] => qs_dat_w[32].DATAIN
qm_dat_w[1] => qs_dat_w[65].DATAIN
qm_dat_w[1] => qs_dat_w[1].DATAIN
qm_dat_w[1] => qs_dat_w[33].DATAIN
qm_dat_w[2] => qs_dat_w[66].DATAIN
qm_dat_w[2] => qs_dat_w[2].DATAIN
qm_dat_w[2] => qs_dat_w[34].DATAIN
qm_dat_w[3] => qs_dat_w[67].DATAIN
qm_dat_w[3] => qs_dat_w[3].DATAIN
qm_dat_w[3] => qs_dat_w[35].DATAIN
qm_dat_w[4] => qs_dat_w[68].DATAIN
qm_dat_w[4] => qs_dat_w[4].DATAIN
qm_dat_w[4] => qs_dat_w[36].DATAIN
qm_dat_w[5] => qs_dat_w[69].DATAIN
qm_dat_w[5] => qs_dat_w[5].DATAIN
qm_dat_w[5] => qs_dat_w[37].DATAIN
qm_dat_w[6] => qs_dat_w[70].DATAIN
qm_dat_w[6] => qs_dat_w[6].DATAIN
qm_dat_w[6] => qs_dat_w[38].DATAIN
qm_dat_w[7] => qs_dat_w[71].DATAIN
qm_dat_w[7] => qs_dat_w[7].DATAIN
qm_dat_w[7] => qs_dat_w[39].DATAIN
qm_dat_w[8] => qs_dat_w[72].DATAIN
qm_dat_w[8] => qs_dat_w[8].DATAIN
qm_dat_w[8] => qs_dat_w[40].DATAIN
qm_dat_w[9] => qs_dat_w[73].DATAIN
qm_dat_w[9] => qs_dat_w[9].DATAIN
qm_dat_w[9] => qs_dat_w[41].DATAIN
qm_dat_w[10] => qs_dat_w[74].DATAIN
qm_dat_w[10] => qs_dat_w[10].DATAIN
qm_dat_w[10] => qs_dat_w[42].DATAIN
qm_dat_w[11] => qs_dat_w[75].DATAIN
qm_dat_w[11] => qs_dat_w[11].DATAIN
qm_dat_w[11] => qs_dat_w[43].DATAIN
qm_dat_w[12] => qs_dat_w[76].DATAIN
qm_dat_w[12] => qs_dat_w[12].DATAIN
qm_dat_w[12] => qs_dat_w[44].DATAIN
qm_dat_w[13] => qs_dat_w[77].DATAIN
qm_dat_w[13] => qs_dat_w[13].DATAIN
qm_dat_w[13] => qs_dat_w[45].DATAIN
qm_dat_w[14] => qs_dat_w[78].DATAIN
qm_dat_w[14] => qs_dat_w[14].DATAIN
qm_dat_w[14] => qs_dat_w[46].DATAIN
qm_dat_w[15] => qs_dat_w[79].DATAIN
qm_dat_w[15] => qs_dat_w[15].DATAIN
qm_dat_w[15] => qs_dat_w[47].DATAIN
qm_dat_w[16] => qs_dat_w[80].DATAIN
qm_dat_w[16] => qs_dat_w[16].DATAIN
qm_dat_w[16] => qs_dat_w[48].DATAIN
qm_dat_w[17] => qs_dat_w[81].DATAIN
qm_dat_w[17] => qs_dat_w[17].DATAIN
qm_dat_w[17] => qs_dat_w[49].DATAIN
qm_dat_w[18] => qs_dat_w[82].DATAIN
qm_dat_w[18] => qs_dat_w[18].DATAIN
qm_dat_w[18] => qs_dat_w[50].DATAIN
qm_dat_w[19] => qs_dat_w[83].DATAIN
qm_dat_w[19] => qs_dat_w[19].DATAIN
qm_dat_w[19] => qs_dat_w[51].DATAIN
qm_dat_w[20] => qs_dat_w[84].DATAIN
qm_dat_w[20] => qs_dat_w[20].DATAIN
qm_dat_w[20] => qs_dat_w[52].DATAIN
qm_dat_w[21] => qs_dat_w[85].DATAIN
qm_dat_w[21] => qs_dat_w[21].DATAIN
qm_dat_w[21] => qs_dat_w[53].DATAIN
qm_dat_w[22] => qs_dat_w[86].DATAIN
qm_dat_w[22] => qs_dat_w[22].DATAIN
qm_dat_w[22] => qs_dat_w[54].DATAIN
qm_dat_w[23] => qs_dat_w[87].DATAIN
qm_dat_w[23] => qs_dat_w[23].DATAIN
qm_dat_w[23] => qs_dat_w[55].DATAIN
qm_dat_w[24] => qs_dat_w[88].DATAIN
qm_dat_w[24] => qs_dat_w[24].DATAIN
qm_dat_w[24] => qs_dat_w[56].DATAIN
qm_dat_w[25] => qs_dat_w[89].DATAIN
qm_dat_w[25] => qs_dat_w[25].DATAIN
qm_dat_w[25] => qs_dat_w[57].DATAIN
qm_dat_w[26] => qs_dat_w[90].DATAIN
qm_dat_w[26] => qs_dat_w[26].DATAIN
qm_dat_w[26] => qs_dat_w[58].DATAIN
qm_dat_w[27] => qs_dat_w[91].DATAIN
qm_dat_w[27] => qs_dat_w[27].DATAIN
qm_dat_w[27] => qs_dat_w[59].DATAIN
qm_dat_w[28] => qs_dat_w[92].DATAIN
qm_dat_w[28] => qs_dat_w[28].DATAIN
qm_dat_w[28] => qs_dat_w[60].DATAIN
qm_dat_w[29] => qs_dat_w[93].DATAIN
qm_dat_w[29] => qs_dat_w[29].DATAIN
qm_dat_w[29] => qs_dat_w[61].DATAIN
qm_dat_w[30] => qs_dat_w[94].DATAIN
qm_dat_w[30] => qs_dat_w[30].DATAIN
qm_dat_w[30] => qs_dat_w[62].DATAIN
qm_dat_w[31] => qs_dat_w[95].DATAIN
qm_dat_w[31] => qs_dat_w[31].DATAIN
qm_dat_w[31] => qs_dat_w[63].DATAIN
qm_dat_r[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_ack <= ShiftRight1.DB_MAX_OUTPUT_PORT_TYPE
qm_err <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_cs[0] <= qs_cs.DB_MAX_OUTPUT_PORT_TYPE
qs_cs[1] <= qs_cs.DB_MAX_OUTPUT_PORT_TYPE
qs_cs[2] <= qs_cs.DB_MAX_OUTPUT_PORT_TYPE
qs_we[0] <= qm_we.DB_MAX_OUTPUT_PORT_TYPE
qs_we[1] <= qm_we.DB_MAX_OUTPUT_PORT_TYPE
qs_we[2] <= qm_we.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[0] <= qm_adr[0].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[1] <= qm_adr[1].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[2] <= qm_adr[2].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[3] <= qm_adr[3].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[4] <= qm_adr[4].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[5] <= qm_adr[5].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[6] <= qm_adr[6].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[7] <= qm_adr[7].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[8] <= qm_adr[8].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[9] <= qm_adr[9].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[10] <= qm_adr[10].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[11] <= qm_adr[11].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[12] <= qm_adr[12].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[13] <= qm_adr[13].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[14] <= qm_adr[14].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[15] <= qm_adr[15].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[16] <= qm_adr[16].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[17] <= qm_adr[17].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[18] <= qm_adr[18].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[19] <= qm_adr[19].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[20] <= qm_adr[20].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[21] <= qm_adr[21].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[22] <= qm_adr[22].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[23] <= qm_adr[23].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[24] <= qm_adr[0].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[25] <= qm_adr[1].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[26] <= qm_adr[2].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[27] <= qm_adr[3].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[28] <= qm_adr[4].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[29] <= qm_adr[5].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[30] <= qm_adr[6].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[31] <= qm_adr[7].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[32] <= qm_adr[8].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[33] <= qm_adr[9].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[34] <= qm_adr[10].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[35] <= qm_adr[11].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[36] <= qm_adr[12].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[37] <= qm_adr[13].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[38] <= qm_adr[14].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[39] <= qm_adr[15].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[40] <= qm_adr[16].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[41] <= qm_adr[17].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[42] <= qm_adr[18].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[43] <= qm_adr[19].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[44] <= qm_adr[20].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[45] <= qm_adr[21].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[46] <= qm_adr[22].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[47] <= qm_adr[23].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[48] <= qm_adr[0].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[49] <= qm_adr[1].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[50] <= qm_adr[2].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[51] <= qm_adr[3].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[52] <= qm_adr[4].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[53] <= qm_adr[5].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[54] <= qm_adr[6].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[55] <= qm_adr[7].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[56] <= qm_adr[8].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[57] <= qm_adr[9].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[58] <= qm_adr[10].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[59] <= qm_adr[11].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[60] <= qm_adr[12].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[61] <= qm_adr[13].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[62] <= qm_adr[14].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[63] <= qm_adr[15].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[64] <= qm_adr[16].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[65] <= qm_adr[17].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[66] <= qm_adr[18].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[67] <= qm_adr[19].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[68] <= qm_adr[20].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[69] <= qm_adr[21].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[70] <= qm_adr[22].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[71] <= qm_adr[23].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[0] <= qm_sel[0].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[1] <= qm_sel[1].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[2] <= qm_sel[2].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[3] <= qm_sel[3].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[4] <= qm_sel[0].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[5] <= qm_sel[1].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[6] <= qm_sel[2].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[7] <= qm_sel[3].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[8] <= qm_sel[0].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[9] <= qm_sel[1].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[10] <= qm_sel[2].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[11] <= qm_sel[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[0] <= qm_dat_w[0].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[1] <= qm_dat_w[1].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[2] <= qm_dat_w[2].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[3] <= qm_dat_w[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[4] <= qm_dat_w[4].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[5] <= qm_dat_w[5].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[6] <= qm_dat_w[6].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[7] <= qm_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[8] <= qm_dat_w[8].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[9] <= qm_dat_w[9].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[10] <= qm_dat_w[10].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[11] <= qm_dat_w[11].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[12] <= qm_dat_w[12].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[13] <= qm_dat_w[13].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[14] <= qm_dat_w[14].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[15] <= qm_dat_w[15].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[16] <= qm_dat_w[16].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[17] <= qm_dat_w[17].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[18] <= qm_dat_w[18].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[19] <= qm_dat_w[19].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[20] <= qm_dat_w[20].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[21] <= qm_dat_w[21].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[22] <= qm_dat_w[22].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[23] <= qm_dat_w[23].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[24] <= qm_dat_w[24].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[25] <= qm_dat_w[25].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[26] <= qm_dat_w[26].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[27] <= qm_dat_w[27].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[28] <= qm_dat_w[28].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[29] <= qm_dat_w[29].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[30] <= qm_dat_w[30].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[31] <= qm_dat_w[31].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[32] <= qm_dat_w[0].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[33] <= qm_dat_w[1].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[34] <= qm_dat_w[2].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[35] <= qm_dat_w[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[36] <= qm_dat_w[4].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[37] <= qm_dat_w[5].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[38] <= qm_dat_w[6].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[39] <= qm_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[40] <= qm_dat_w[8].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[41] <= qm_dat_w[9].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[42] <= qm_dat_w[10].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[43] <= qm_dat_w[11].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[44] <= qm_dat_w[12].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[45] <= qm_dat_w[13].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[46] <= qm_dat_w[14].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[47] <= qm_dat_w[15].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[48] <= qm_dat_w[16].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[49] <= qm_dat_w[17].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[50] <= qm_dat_w[18].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[51] <= qm_dat_w[19].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[52] <= qm_dat_w[20].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[53] <= qm_dat_w[21].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[54] <= qm_dat_w[22].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[55] <= qm_dat_w[23].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[56] <= qm_dat_w[24].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[57] <= qm_dat_w[25].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[58] <= qm_dat_w[26].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[59] <= qm_dat_w[27].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[60] <= qm_dat_w[28].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[61] <= qm_dat_w[29].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[62] <= qm_dat_w[30].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[63] <= qm_dat_w[31].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[64] <= qm_dat_w[0].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[65] <= qm_dat_w[1].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[66] <= qm_dat_w[2].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[67] <= qm_dat_w[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[68] <= qm_dat_w[4].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[69] <= qm_dat_w[5].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[70] <= qm_dat_w[6].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[71] <= qm_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[72] <= qm_dat_w[8].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[73] <= qm_dat_w[9].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[74] <= qm_dat_w[10].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[75] <= qm_dat_w[11].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[76] <= qm_dat_w[12].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[77] <= qm_dat_w[13].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[78] <= qm_dat_w[14].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[79] <= qm_dat_w[15].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[80] <= qm_dat_w[16].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[81] <= qm_dat_w[17].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[82] <= qm_dat_w[18].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[83] <= qm_dat_w[19].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[84] <= qm_dat_w[20].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[85] <= qm_dat_w[21].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[86] <= qm_dat_w[22].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[87] <= qm_dat_w[23].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[88] <= qm_dat_w[24].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[89] <= qm_dat_w[25].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[90] <= qm_dat_w[26].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[91] <= qm_dat_w[27].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[92] <= qm_dat_w[28].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[93] <= qm_dat_w[29].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[94] <= qm_dat_w[30].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[95] <= qm_dat_w[31].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_r[0] => ShiftRight0.IN101
qs_dat_r[1] => ShiftRight0.IN100
qs_dat_r[2] => ShiftRight0.IN99
qs_dat_r[3] => ShiftRight0.IN98
qs_dat_r[4] => ShiftRight0.IN97
qs_dat_r[5] => ShiftRight0.IN96
qs_dat_r[6] => ShiftRight0.IN95
qs_dat_r[7] => ShiftRight0.IN94
qs_dat_r[8] => ShiftRight0.IN93
qs_dat_r[9] => ShiftRight0.IN92
qs_dat_r[10] => ShiftRight0.IN91
qs_dat_r[11] => ShiftRight0.IN90
qs_dat_r[12] => ShiftRight0.IN89
qs_dat_r[13] => ShiftRight0.IN88
qs_dat_r[14] => ShiftRight0.IN87
qs_dat_r[15] => ShiftRight0.IN86
qs_dat_r[16] => ShiftRight0.IN85
qs_dat_r[17] => ShiftRight0.IN84
qs_dat_r[18] => ShiftRight0.IN83
qs_dat_r[19] => ShiftRight0.IN82
qs_dat_r[20] => ShiftRight0.IN81
qs_dat_r[21] => ShiftRight0.IN80
qs_dat_r[22] => ShiftRight0.IN79
qs_dat_r[23] => ShiftRight0.IN78
qs_dat_r[24] => ShiftRight0.IN77
qs_dat_r[25] => ShiftRight0.IN76
qs_dat_r[26] => ShiftRight0.IN75
qs_dat_r[27] => ShiftRight0.IN74
qs_dat_r[28] => ShiftRight0.IN73
qs_dat_r[29] => ShiftRight0.IN72
qs_dat_r[30] => ShiftRight0.IN71
qs_dat_r[31] => ShiftRight0.IN70
qs_dat_r[32] => ShiftRight0.IN69
qs_dat_r[33] => ShiftRight0.IN68
qs_dat_r[34] => ShiftRight0.IN67
qs_dat_r[35] => ShiftRight0.IN66
qs_dat_r[36] => ShiftRight0.IN65
qs_dat_r[37] => ShiftRight0.IN64
qs_dat_r[38] => ShiftRight0.IN63
qs_dat_r[39] => ShiftRight0.IN62
qs_dat_r[40] => ShiftRight0.IN61
qs_dat_r[41] => ShiftRight0.IN60
qs_dat_r[42] => ShiftRight0.IN59
qs_dat_r[43] => ShiftRight0.IN58
qs_dat_r[44] => ShiftRight0.IN57
qs_dat_r[45] => ShiftRight0.IN56
qs_dat_r[46] => ShiftRight0.IN55
qs_dat_r[47] => ShiftRight0.IN54
qs_dat_r[48] => ShiftRight0.IN53
qs_dat_r[49] => ShiftRight0.IN52
qs_dat_r[50] => ShiftRight0.IN51
qs_dat_r[51] => ShiftRight0.IN50
qs_dat_r[52] => ShiftRight0.IN49
qs_dat_r[53] => ShiftRight0.IN48
qs_dat_r[54] => ShiftRight0.IN47
qs_dat_r[55] => ShiftRight0.IN46
qs_dat_r[56] => ShiftRight0.IN45
qs_dat_r[57] => ShiftRight0.IN44
qs_dat_r[58] => ShiftRight0.IN43
qs_dat_r[59] => ShiftRight0.IN42
qs_dat_r[60] => ShiftRight0.IN41
qs_dat_r[61] => ShiftRight0.IN40
qs_dat_r[62] => ShiftRight0.IN39
qs_dat_r[63] => ShiftRight0.IN38
qs_dat_r[64] => ShiftRight0.IN37
qs_dat_r[65] => ShiftRight0.IN36
qs_dat_r[66] => ShiftRight0.IN35
qs_dat_r[67] => ShiftRight0.IN34
qs_dat_r[68] => ShiftRight0.IN33
qs_dat_r[69] => ShiftRight0.IN32
qs_dat_r[70] => ShiftRight0.IN31
qs_dat_r[71] => ShiftRight0.IN30
qs_dat_r[72] => ShiftRight0.IN29
qs_dat_r[73] => ShiftRight0.IN28
qs_dat_r[74] => ShiftRight0.IN27
qs_dat_r[75] => ShiftRight0.IN26
qs_dat_r[76] => ShiftRight0.IN25
qs_dat_r[77] => ShiftRight0.IN24
qs_dat_r[78] => ShiftRight0.IN23
qs_dat_r[79] => ShiftRight0.IN22
qs_dat_r[80] => ShiftRight0.IN21
qs_dat_r[81] => ShiftRight0.IN20
qs_dat_r[82] => ShiftRight0.IN19
qs_dat_r[83] => ShiftRight0.IN18
qs_dat_r[84] => ShiftRight0.IN17
qs_dat_r[85] => ShiftRight0.IN16
qs_dat_r[86] => ShiftRight0.IN15
qs_dat_r[87] => ShiftRight0.IN14
qs_dat_r[88] => ShiftRight0.IN13
qs_dat_r[89] => ShiftRight0.IN12
qs_dat_r[90] => ShiftRight0.IN11
qs_dat_r[91] => ShiftRight0.IN10
qs_dat_r[92] => ShiftRight0.IN9
qs_dat_r[93] => ShiftRight0.IN8
qs_dat_r[94] => ShiftRight0.IN7
qs_dat_r[95] => ShiftRight0.IN6
qs_ack[0] => ShiftRight1.IN9
qs_ack[1] => ShiftRight1.IN8
qs_ack[2] => ShiftRight1.IN7
qs_err[0] => ShiftRight2.IN9
qs_err[1] => ShiftRight2.IN8
qs_err[2] => ShiftRight2.IN7
ss[0] => qs_cs.IN1
ss[1] => qs_cs.IN1
ss[1] => ss_a[0].DATAA
ss[2] => ss_a[0].OUTPUTSELECT
ss[2] => qs_cs.IN1
ss[2] => ShiftRight1.IN10
ss[2] => ShiftRight2.IN10
ss[2] => ss_r[1].DATAIN


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder
clk => ss_r[0].CLK
clk => ss_r[1].CLK
clk => ss_r[2].CLK
clk => ss_r[3].CLK
clk => ss_r[4].CLK
clk => ss_r[5].CLK
clk => ss_r[6].CLK
clk => ss_r[7].CLK
rst => ~NO_FANOUT~
qm_cs => always0.IN1
qm_cs => qs_cs.IN0
qm_cs => qs_cs.IN0
qm_we => qs_we[0].DATAIN
qm_we => qs_we[1].DATAIN
qm_we => always0.IN1
qm_adr[0] => qs_adr[24].DATAIN
qm_adr[0] => qs_adr[0].DATAIN
qm_adr[1] => qs_adr[25].DATAIN
qm_adr[1] => qs_adr[1].DATAIN
qm_adr[2] => qs_adr[26].DATAIN
qm_adr[2] => qs_adr[2].DATAIN
qm_adr[3] => qs_adr[27].DATAIN
qm_adr[3] => qs_adr[3].DATAIN
qm_adr[4] => qs_adr[28].DATAIN
qm_adr[4] => qs_adr[4].DATAIN
qm_adr[5] => qs_adr[29].DATAIN
qm_adr[5] => qs_adr[5].DATAIN
qm_adr[6] => qs_adr[30].DATAIN
qm_adr[6] => qs_adr[6].DATAIN
qm_adr[7] => qs_adr[31].DATAIN
qm_adr[7] => qs_adr[7].DATAIN
qm_adr[8] => qs_adr[32].DATAIN
qm_adr[8] => qs_adr[8].DATAIN
qm_adr[9] => qs_adr[33].DATAIN
qm_adr[9] => qs_adr[9].DATAIN
qm_adr[10] => qs_adr[34].DATAIN
qm_adr[10] => qs_adr[10].DATAIN
qm_adr[11] => qs_adr[35].DATAIN
qm_adr[11] => qs_adr[11].DATAIN
qm_adr[12] => qs_adr[36].DATAIN
qm_adr[12] => qs_adr[12].DATAIN
qm_adr[13] => qs_adr[37].DATAIN
qm_adr[13] => qs_adr[13].DATAIN
qm_adr[14] => qs_adr[38].DATAIN
qm_adr[14] => qs_adr[14].DATAIN
qm_adr[15] => qs_adr[39].DATAIN
qm_adr[15] => qs_adr[15].DATAIN
qm_adr[16] => qs_adr[40].DATAIN
qm_adr[16] => qs_adr[16].DATAIN
qm_adr[17] => qs_adr[41].DATAIN
qm_adr[17] => qs_adr[17].DATAIN
qm_adr[18] => qs_adr[42].DATAIN
qm_adr[18] => qs_adr[18].DATAIN
qm_adr[19] => qs_adr[43].DATAIN
qm_adr[19] => qs_adr[19].DATAIN
qm_adr[20] => qs_adr[44].DATAIN
qm_adr[20] => qs_adr[20].DATAIN
qm_adr[21] => qs_adr[45].DATAIN
qm_adr[21] => qs_adr[21].DATAIN
qm_adr[22] => qs_adr[46].DATAIN
qm_adr[22] => qs_adr[22].DATAIN
qm_adr[23] => qs_adr[47].DATAIN
qm_adr[23] => qs_adr[23].DATAIN
qm_sel[0] => qs_sel[4].DATAIN
qm_sel[0] => qs_sel[0].DATAIN
qm_sel[1] => qs_sel[5].DATAIN
qm_sel[1] => qs_sel[1].DATAIN
qm_sel[2] => qs_sel[6].DATAIN
qm_sel[2] => qs_sel[2].DATAIN
qm_sel[3] => qs_sel[7].DATAIN
qm_sel[3] => qs_sel[3].DATAIN
qm_dat_w[0] => qs_dat_w[32].DATAIN
qm_dat_w[0] => qs_dat_w[0].DATAIN
qm_dat_w[1] => qs_dat_w[33].DATAIN
qm_dat_w[1] => qs_dat_w[1].DATAIN
qm_dat_w[2] => qs_dat_w[34].DATAIN
qm_dat_w[2] => qs_dat_w[2].DATAIN
qm_dat_w[3] => qs_dat_w[35].DATAIN
qm_dat_w[3] => qs_dat_w[3].DATAIN
qm_dat_w[4] => qs_dat_w[36].DATAIN
qm_dat_w[4] => qs_dat_w[4].DATAIN
qm_dat_w[5] => qs_dat_w[37].DATAIN
qm_dat_w[5] => qs_dat_w[5].DATAIN
qm_dat_w[6] => qs_dat_w[38].DATAIN
qm_dat_w[6] => qs_dat_w[6].DATAIN
qm_dat_w[7] => qs_dat_w[39].DATAIN
qm_dat_w[7] => qs_dat_w[7].DATAIN
qm_dat_w[8] => qs_dat_w[40].DATAIN
qm_dat_w[8] => qs_dat_w[8].DATAIN
qm_dat_w[9] => qs_dat_w[41].DATAIN
qm_dat_w[9] => qs_dat_w[9].DATAIN
qm_dat_w[10] => qs_dat_w[42].DATAIN
qm_dat_w[10] => qs_dat_w[10].DATAIN
qm_dat_w[11] => qs_dat_w[43].DATAIN
qm_dat_w[11] => qs_dat_w[11].DATAIN
qm_dat_w[12] => qs_dat_w[44].DATAIN
qm_dat_w[12] => qs_dat_w[12].DATAIN
qm_dat_w[13] => qs_dat_w[45].DATAIN
qm_dat_w[13] => qs_dat_w[13].DATAIN
qm_dat_w[14] => qs_dat_w[46].DATAIN
qm_dat_w[14] => qs_dat_w[14].DATAIN
qm_dat_w[15] => qs_dat_w[47].DATAIN
qm_dat_w[15] => qs_dat_w[15].DATAIN
qm_dat_w[16] => qs_dat_w[48].DATAIN
qm_dat_w[16] => qs_dat_w[16].DATAIN
qm_dat_w[17] => qs_dat_w[49].DATAIN
qm_dat_w[17] => qs_dat_w[17].DATAIN
qm_dat_w[18] => qs_dat_w[50].DATAIN
qm_dat_w[18] => qs_dat_w[18].DATAIN
qm_dat_w[19] => qs_dat_w[51].DATAIN
qm_dat_w[19] => qs_dat_w[19].DATAIN
qm_dat_w[20] => qs_dat_w[52].DATAIN
qm_dat_w[20] => qs_dat_w[20].DATAIN
qm_dat_w[21] => qs_dat_w[53].DATAIN
qm_dat_w[21] => qs_dat_w[21].DATAIN
qm_dat_w[22] => qs_dat_w[54].DATAIN
qm_dat_w[22] => qs_dat_w[22].DATAIN
qm_dat_w[23] => qs_dat_w[55].DATAIN
qm_dat_w[23] => qs_dat_w[23].DATAIN
qm_dat_w[24] => qs_dat_w[56].DATAIN
qm_dat_w[24] => qs_dat_w[24].DATAIN
qm_dat_w[25] => qs_dat_w[57].DATAIN
qm_dat_w[25] => qs_dat_w[25].DATAIN
qm_dat_w[26] => qs_dat_w[58].DATAIN
qm_dat_w[26] => qs_dat_w[26].DATAIN
qm_dat_w[27] => qs_dat_w[59].DATAIN
qm_dat_w[27] => qs_dat_w[27].DATAIN
qm_dat_w[28] => qs_dat_w[60].DATAIN
qm_dat_w[28] => qs_dat_w[28].DATAIN
qm_dat_w[29] => qs_dat_w[61].DATAIN
qm_dat_w[29] => qs_dat_w[29].DATAIN
qm_dat_w[30] => qs_dat_w[62].DATAIN
qm_dat_w[30] => qs_dat_w[30].DATAIN
qm_dat_w[31] => qs_dat_w[63].DATAIN
qm_dat_w[31] => qs_dat_w[31].DATAIN
qm_dat_r[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qm_ack <= ShiftRight1.DB_MAX_OUTPUT_PORT_TYPE
qm_err <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_cs[0] <= qs_cs.DB_MAX_OUTPUT_PORT_TYPE
qs_cs[1] <= qs_cs.DB_MAX_OUTPUT_PORT_TYPE
qs_we[0] <= qm_we.DB_MAX_OUTPUT_PORT_TYPE
qs_we[1] <= qm_we.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[0] <= qm_adr[0].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[1] <= qm_adr[1].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[2] <= qm_adr[2].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[3] <= qm_adr[3].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[4] <= qm_adr[4].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[5] <= qm_adr[5].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[6] <= qm_adr[6].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[7] <= qm_adr[7].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[8] <= qm_adr[8].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[9] <= qm_adr[9].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[10] <= qm_adr[10].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[11] <= qm_adr[11].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[12] <= qm_adr[12].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[13] <= qm_adr[13].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[14] <= qm_adr[14].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[15] <= qm_adr[15].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[16] <= qm_adr[16].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[17] <= qm_adr[17].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[18] <= qm_adr[18].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[19] <= qm_adr[19].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[20] <= qm_adr[20].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[21] <= qm_adr[21].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[22] <= qm_adr[22].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[23] <= qm_adr[23].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[24] <= qm_adr[0].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[25] <= qm_adr[1].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[26] <= qm_adr[2].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[27] <= qm_adr[3].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[28] <= qm_adr[4].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[29] <= qm_adr[5].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[30] <= qm_adr[6].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[31] <= qm_adr[7].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[32] <= qm_adr[8].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[33] <= qm_adr[9].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[34] <= qm_adr[10].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[35] <= qm_adr[11].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[36] <= qm_adr[12].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[37] <= qm_adr[13].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[38] <= qm_adr[14].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[39] <= qm_adr[15].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[40] <= qm_adr[16].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[41] <= qm_adr[17].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[42] <= qm_adr[18].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[43] <= qm_adr[19].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[44] <= qm_adr[20].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[45] <= qm_adr[21].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[46] <= qm_adr[22].DB_MAX_OUTPUT_PORT_TYPE
qs_adr[47] <= qm_adr[23].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[0] <= qm_sel[0].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[1] <= qm_sel[1].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[2] <= qm_sel[2].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[3] <= qm_sel[3].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[4] <= qm_sel[0].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[5] <= qm_sel[1].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[6] <= qm_sel[2].DB_MAX_OUTPUT_PORT_TYPE
qs_sel[7] <= qm_sel[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[0] <= qm_dat_w[0].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[1] <= qm_dat_w[1].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[2] <= qm_dat_w[2].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[3] <= qm_dat_w[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[4] <= qm_dat_w[4].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[5] <= qm_dat_w[5].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[6] <= qm_dat_w[6].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[7] <= qm_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[8] <= qm_dat_w[8].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[9] <= qm_dat_w[9].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[10] <= qm_dat_w[10].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[11] <= qm_dat_w[11].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[12] <= qm_dat_w[12].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[13] <= qm_dat_w[13].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[14] <= qm_dat_w[14].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[15] <= qm_dat_w[15].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[16] <= qm_dat_w[16].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[17] <= qm_dat_w[17].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[18] <= qm_dat_w[18].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[19] <= qm_dat_w[19].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[20] <= qm_dat_w[20].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[21] <= qm_dat_w[21].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[22] <= qm_dat_w[22].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[23] <= qm_dat_w[23].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[24] <= qm_dat_w[24].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[25] <= qm_dat_w[25].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[26] <= qm_dat_w[26].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[27] <= qm_dat_w[27].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[28] <= qm_dat_w[28].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[29] <= qm_dat_w[29].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[30] <= qm_dat_w[30].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[31] <= qm_dat_w[31].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[32] <= qm_dat_w[0].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[33] <= qm_dat_w[1].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[34] <= qm_dat_w[2].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[35] <= qm_dat_w[3].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[36] <= qm_dat_w[4].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[37] <= qm_dat_w[5].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[38] <= qm_dat_w[6].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[39] <= qm_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[40] <= qm_dat_w[8].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[41] <= qm_dat_w[9].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[42] <= qm_dat_w[10].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[43] <= qm_dat_w[11].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[44] <= qm_dat_w[12].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[45] <= qm_dat_w[13].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[46] <= qm_dat_w[14].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[47] <= qm_dat_w[15].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[48] <= qm_dat_w[16].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[49] <= qm_dat_w[17].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[50] <= qm_dat_w[18].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[51] <= qm_dat_w[19].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[52] <= qm_dat_w[20].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[53] <= qm_dat_w[21].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[54] <= qm_dat_w[22].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[55] <= qm_dat_w[23].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[56] <= qm_dat_w[24].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[57] <= qm_dat_w[25].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[58] <= qm_dat_w[26].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[59] <= qm_dat_w[27].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[60] <= qm_dat_w[28].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[61] <= qm_dat_w[29].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[62] <= qm_dat_w[30].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[63] <= qm_dat_w[31].DB_MAX_OUTPUT_PORT_TYPE
qs_dat_r[0] => ShiftRight0.IN69
qs_dat_r[1] => ShiftRight0.IN68
qs_dat_r[2] => ShiftRight0.IN67
qs_dat_r[3] => ShiftRight0.IN66
qs_dat_r[4] => ShiftRight0.IN65
qs_dat_r[5] => ShiftRight0.IN64
qs_dat_r[6] => ShiftRight0.IN63
qs_dat_r[7] => ShiftRight0.IN62
qs_dat_r[8] => ShiftRight0.IN61
qs_dat_r[9] => ShiftRight0.IN60
qs_dat_r[10] => ShiftRight0.IN59
qs_dat_r[11] => ShiftRight0.IN58
qs_dat_r[12] => ShiftRight0.IN57
qs_dat_r[13] => ShiftRight0.IN56
qs_dat_r[14] => ShiftRight0.IN55
qs_dat_r[15] => ShiftRight0.IN54
qs_dat_r[16] => ShiftRight0.IN53
qs_dat_r[17] => ShiftRight0.IN52
qs_dat_r[18] => ShiftRight0.IN51
qs_dat_r[19] => ShiftRight0.IN50
qs_dat_r[20] => ShiftRight0.IN49
qs_dat_r[21] => ShiftRight0.IN48
qs_dat_r[22] => ShiftRight0.IN47
qs_dat_r[23] => ShiftRight0.IN46
qs_dat_r[24] => ShiftRight0.IN45
qs_dat_r[25] => ShiftRight0.IN44
qs_dat_r[26] => ShiftRight0.IN43
qs_dat_r[27] => ShiftRight0.IN42
qs_dat_r[28] => ShiftRight0.IN41
qs_dat_r[29] => ShiftRight0.IN40
qs_dat_r[30] => ShiftRight0.IN39
qs_dat_r[31] => ShiftRight0.IN38
qs_dat_r[32] => ShiftRight0.IN37
qs_dat_r[33] => ShiftRight0.IN36
qs_dat_r[34] => ShiftRight0.IN35
qs_dat_r[35] => ShiftRight0.IN34
qs_dat_r[36] => ShiftRight0.IN33
qs_dat_r[37] => ShiftRight0.IN32
qs_dat_r[38] => ShiftRight0.IN31
qs_dat_r[39] => ShiftRight0.IN30
qs_dat_r[40] => ShiftRight0.IN29
qs_dat_r[41] => ShiftRight0.IN28
qs_dat_r[42] => ShiftRight0.IN27
qs_dat_r[43] => ShiftRight0.IN26
qs_dat_r[44] => ShiftRight0.IN25
qs_dat_r[45] => ShiftRight0.IN24
qs_dat_r[46] => ShiftRight0.IN23
qs_dat_r[47] => ShiftRight0.IN22
qs_dat_r[48] => ShiftRight0.IN21
qs_dat_r[49] => ShiftRight0.IN20
qs_dat_r[50] => ShiftRight0.IN19
qs_dat_r[51] => ShiftRight0.IN18
qs_dat_r[52] => ShiftRight0.IN17
qs_dat_r[53] => ShiftRight0.IN16
qs_dat_r[54] => ShiftRight0.IN15
qs_dat_r[55] => ShiftRight0.IN14
qs_dat_r[56] => ShiftRight0.IN13
qs_dat_r[57] => ShiftRight0.IN12
qs_dat_r[58] => ShiftRight0.IN11
qs_dat_r[59] => ShiftRight0.IN10
qs_dat_r[60] => ShiftRight0.IN9
qs_dat_r[61] => ShiftRight0.IN8
qs_dat_r[62] => ShiftRight0.IN7
qs_dat_r[63] => ShiftRight0.IN6
qs_ack[0] => ShiftRight1.IN9
qs_ack[1] => ShiftRight1.IN8
qs_err[0] => ShiftRight2.IN9
qs_err[1] => ShiftRight2.IN8
ss[0] => qs_cs.IN1
ss[1] => qs_cs.IN1
ss[1] => ShiftRight1.IN10
ss[1] => ShiftRight2.IN10
ss[1] => ss_r[0].DATAIN


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter
clk => ms_reg[0].CLK
clk => ms_reg[1].CLK
rst => ms_reg[0].ACLR
rst => ms_reg[1].ACLR
qm_cs[0] => ms_reg.DATAB
qm_cs[0] => ms.DATAA
qm_cs[0] => ShiftRight0.IN6
qm_cs[0] => ms_tmp[1].IN0
qm_cs[1] => ms_tmp[1].IN1
qm_cs[1] => ShiftRight0.IN4
qm_we[0] => ShiftRight1.IN5
qm_we[1] => ShiftRight1.IN4
qm_sel[0] => ShiftRight2.IN13
qm_sel[1] => ShiftRight2.IN12
qm_sel[2] => ShiftRight2.IN11
qm_sel[3] => ShiftRight2.IN10
qm_sel[4] => ShiftRight2.IN9
qm_sel[5] => ShiftRight2.IN8
qm_sel[6] => ShiftRight2.IN7
qm_sel[7] => ShiftRight2.IN6
qm_adr[0] => ShiftRight3.IN53
qm_adr[1] => ShiftRight3.IN52
qm_adr[2] => ShiftRight3.IN51
qm_adr[3] => ShiftRight3.IN50
qm_adr[4] => ShiftRight3.IN49
qm_adr[5] => ShiftRight3.IN48
qm_adr[6] => ShiftRight3.IN47
qm_adr[7] => ShiftRight3.IN46
qm_adr[8] => ShiftRight3.IN45
qm_adr[9] => ShiftRight3.IN44
qm_adr[10] => ShiftRight3.IN43
qm_adr[11] => ShiftRight3.IN42
qm_adr[12] => ShiftRight3.IN41
qm_adr[13] => ShiftRight3.IN40
qm_adr[14] => ShiftRight3.IN39
qm_adr[15] => ShiftRight3.IN38
qm_adr[16] => ShiftRight3.IN37
qm_adr[17] => ShiftRight3.IN36
qm_adr[18] => ShiftRight3.IN35
qm_adr[19] => ShiftRight3.IN34
qm_adr[20] => ShiftRight3.IN33
qm_adr[21] => ShiftRight3.IN32
qm_adr[22] => ShiftRight3.IN31
qm_adr[23] => ShiftRight3.IN30
qm_adr[24] => ShiftRight3.IN29
qm_adr[25] => ShiftRight3.IN28
qm_adr[26] => ShiftRight3.IN27
qm_adr[27] => ShiftRight3.IN26
qm_adr[28] => ShiftRight3.IN25
qm_adr[29] => ShiftRight3.IN24
qm_adr[30] => ShiftRight3.IN23
qm_adr[31] => ShiftRight3.IN22
qm_adr[32] => ShiftRight3.IN21
qm_adr[33] => ShiftRight3.IN20
qm_adr[34] => ShiftRight3.IN19
qm_adr[35] => ShiftRight3.IN18
qm_adr[36] => ShiftRight3.IN17
qm_adr[37] => ShiftRight3.IN16
qm_adr[38] => ShiftRight3.IN15
qm_adr[39] => ShiftRight3.IN14
qm_adr[40] => ShiftRight3.IN13
qm_adr[41] => ShiftRight3.IN12
qm_adr[42] => ShiftRight3.IN11
qm_adr[43] => ShiftRight3.IN10
qm_dat_w[0] => ShiftRight4.IN72
qm_dat_w[1] => ShiftRight4.IN71
qm_dat_w[2] => ShiftRight4.IN70
qm_dat_w[3] => ShiftRight4.IN69
qm_dat_w[4] => ShiftRight4.IN68
qm_dat_w[5] => ShiftRight4.IN67
qm_dat_w[6] => ShiftRight4.IN66
qm_dat_w[7] => ShiftRight4.IN65
qm_dat_w[8] => ShiftRight4.IN64
qm_dat_w[9] => ShiftRight4.IN63
qm_dat_w[10] => ShiftRight4.IN62
qm_dat_w[11] => ShiftRight4.IN61
qm_dat_w[12] => ShiftRight4.IN60
qm_dat_w[13] => ShiftRight4.IN59
qm_dat_w[14] => ShiftRight4.IN58
qm_dat_w[15] => ShiftRight4.IN57
qm_dat_w[16] => ShiftRight4.IN56
qm_dat_w[17] => ShiftRight4.IN55
qm_dat_w[18] => ShiftRight4.IN54
qm_dat_w[19] => ShiftRight4.IN53
qm_dat_w[20] => ShiftRight4.IN52
qm_dat_w[21] => ShiftRight4.IN51
qm_dat_w[22] => ShiftRight4.IN50
qm_dat_w[23] => ShiftRight4.IN49
qm_dat_w[24] => ShiftRight4.IN48
qm_dat_w[25] => ShiftRight4.IN47
qm_dat_w[26] => ShiftRight4.IN46
qm_dat_w[27] => ShiftRight4.IN45
qm_dat_w[28] => ShiftRight4.IN44
qm_dat_w[29] => ShiftRight4.IN43
qm_dat_w[30] => ShiftRight4.IN42
qm_dat_w[31] => ShiftRight4.IN41
qm_dat_w[32] => ShiftRight4.IN40
qm_dat_w[33] => ShiftRight4.IN39
qm_dat_w[34] => ShiftRight4.IN38
qm_dat_w[35] => ShiftRight4.IN37
qm_dat_w[36] => ShiftRight4.IN36
qm_dat_w[37] => ShiftRight4.IN35
qm_dat_w[38] => ShiftRight4.IN34
qm_dat_w[39] => ShiftRight4.IN33
qm_dat_w[40] => ShiftRight4.IN32
qm_dat_w[41] => ShiftRight4.IN31
qm_dat_w[42] => ShiftRight4.IN30
qm_dat_w[43] => ShiftRight4.IN29
qm_dat_w[44] => ShiftRight4.IN28
qm_dat_w[45] => ShiftRight4.IN27
qm_dat_w[46] => ShiftRight4.IN26
qm_dat_w[47] => ShiftRight4.IN25
qm_dat_w[48] => ShiftRight4.IN24
qm_dat_w[49] => ShiftRight4.IN23
qm_dat_w[50] => ShiftRight4.IN22
qm_dat_w[51] => ShiftRight4.IN21
qm_dat_w[52] => ShiftRight4.IN20
qm_dat_w[53] => ShiftRight4.IN19
qm_dat_w[54] => ShiftRight4.IN18
qm_dat_w[55] => ShiftRight4.IN17
qm_dat_w[56] => ShiftRight4.IN16
qm_dat_w[57] => ShiftRight4.IN15
qm_dat_w[58] => ShiftRight4.IN14
qm_dat_w[59] => ShiftRight4.IN13
qm_dat_w[60] => ShiftRight4.IN12
qm_dat_w[61] => ShiftRight4.IN11
qm_dat_w[62] => ShiftRight4.IN10
qm_dat_w[63] => ShiftRight4.IN9
qm_dat_r[0] <= qs_dat_r[0].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[1] <= qs_dat_r[1].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[2] <= qs_dat_r[2].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[3] <= qs_dat_r[3].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[4] <= qs_dat_r[4].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[5] <= qs_dat_r[5].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[6] <= qs_dat_r[6].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[7] <= qs_dat_r[7].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[8] <= qs_dat_r[8].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[9] <= qs_dat_r[9].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[10] <= qs_dat_r[10].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[11] <= qs_dat_r[11].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[12] <= qs_dat_r[12].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[13] <= qs_dat_r[13].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[14] <= qs_dat_r[14].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[15] <= qs_dat_r[15].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[16] <= qs_dat_r[16].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[17] <= qs_dat_r[17].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[18] <= qs_dat_r[18].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[19] <= qs_dat_r[19].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[20] <= qs_dat_r[20].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[21] <= qs_dat_r[21].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[22] <= qs_dat_r[22].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[23] <= qs_dat_r[23].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[24] <= qs_dat_r[24].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[25] <= qs_dat_r[25].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[26] <= qs_dat_r[26].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[27] <= qs_dat_r[27].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[28] <= qs_dat_r[28].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[29] <= qs_dat_r[29].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[30] <= qs_dat_r[30].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[31] <= qs_dat_r[31].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[32] <= qs_dat_r[0].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[33] <= qs_dat_r[1].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[34] <= qs_dat_r[2].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[35] <= qs_dat_r[3].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[36] <= qs_dat_r[4].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[37] <= qs_dat_r[5].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[38] <= qs_dat_r[6].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[39] <= qs_dat_r[7].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[40] <= qs_dat_r[8].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[41] <= qs_dat_r[9].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[42] <= qs_dat_r[10].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[43] <= qs_dat_r[11].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[44] <= qs_dat_r[12].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[45] <= qs_dat_r[13].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[46] <= qs_dat_r[14].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[47] <= qs_dat_r[15].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[48] <= qs_dat_r[16].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[49] <= qs_dat_r[17].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[50] <= qs_dat_r[18].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[51] <= qs_dat_r[19].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[52] <= qs_dat_r[20].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[53] <= qs_dat_r[21].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[54] <= qs_dat_r[22].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[55] <= qs_dat_r[23].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[56] <= qs_dat_r[24].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[57] <= qs_dat_r[25].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[58] <= qs_dat_r[26].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[59] <= qs_dat_r[27].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[60] <= qs_dat_r[28].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[61] <= qs_dat_r[29].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[62] <= qs_dat_r[30].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[63] <= qs_dat_r[31].DB_MAX_OUTPUT_PORT_TYPE
qm_ack[0] <= qm_ack.DB_MAX_OUTPUT_PORT_TYPE
qm_ack[1] <= qm_ack.DB_MAX_OUTPUT_PORT_TYPE
qm_err[0] <= qm_err.DB_MAX_OUTPUT_PORT_TYPE
qm_err[1] <= qm_err.DB_MAX_OUTPUT_PORT_TYPE
qs_cs <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qs_we <= ShiftRight1.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[0] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[1] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[2] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[3] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[0] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[1] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[2] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[3] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[4] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[5] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[6] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[7] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[8] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[9] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[10] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[11] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[12] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[13] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[14] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[15] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[16] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[17] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[18] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[19] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[20] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[21] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[0] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[1] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[2] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[3] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[4] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[5] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[6] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[7] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[8] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[9] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[10] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[11] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[12] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[13] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[14] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[15] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[16] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[17] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[18] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[19] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[20] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[21] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[22] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[23] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[24] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[25] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[26] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[27] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[28] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[29] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[30] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[31] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_r[0] => qm_dat_r[32].DATAIN
qs_dat_r[0] => qm_dat_r[0].DATAIN
qs_dat_r[1] => qm_dat_r[33].DATAIN
qs_dat_r[1] => qm_dat_r[1].DATAIN
qs_dat_r[2] => qm_dat_r[34].DATAIN
qs_dat_r[2] => qm_dat_r[2].DATAIN
qs_dat_r[3] => qm_dat_r[35].DATAIN
qs_dat_r[3] => qm_dat_r[3].DATAIN
qs_dat_r[4] => qm_dat_r[36].DATAIN
qs_dat_r[4] => qm_dat_r[4].DATAIN
qs_dat_r[5] => qm_dat_r[37].DATAIN
qs_dat_r[5] => qm_dat_r[5].DATAIN
qs_dat_r[6] => qm_dat_r[38].DATAIN
qs_dat_r[6] => qm_dat_r[6].DATAIN
qs_dat_r[7] => qm_dat_r[39].DATAIN
qs_dat_r[7] => qm_dat_r[7].DATAIN
qs_dat_r[8] => qm_dat_r[40].DATAIN
qs_dat_r[8] => qm_dat_r[8].DATAIN
qs_dat_r[9] => qm_dat_r[41].DATAIN
qs_dat_r[9] => qm_dat_r[9].DATAIN
qs_dat_r[10] => qm_dat_r[42].DATAIN
qs_dat_r[10] => qm_dat_r[10].DATAIN
qs_dat_r[11] => qm_dat_r[43].DATAIN
qs_dat_r[11] => qm_dat_r[11].DATAIN
qs_dat_r[12] => qm_dat_r[44].DATAIN
qs_dat_r[12] => qm_dat_r[12].DATAIN
qs_dat_r[13] => qm_dat_r[45].DATAIN
qs_dat_r[13] => qm_dat_r[13].DATAIN
qs_dat_r[14] => qm_dat_r[46].DATAIN
qs_dat_r[14] => qm_dat_r[14].DATAIN
qs_dat_r[15] => qm_dat_r[47].DATAIN
qs_dat_r[15] => qm_dat_r[15].DATAIN
qs_dat_r[16] => qm_dat_r[48].DATAIN
qs_dat_r[16] => qm_dat_r[16].DATAIN
qs_dat_r[17] => qm_dat_r[49].DATAIN
qs_dat_r[17] => qm_dat_r[17].DATAIN
qs_dat_r[18] => qm_dat_r[50].DATAIN
qs_dat_r[18] => qm_dat_r[18].DATAIN
qs_dat_r[19] => qm_dat_r[51].DATAIN
qs_dat_r[19] => qm_dat_r[19].DATAIN
qs_dat_r[20] => qm_dat_r[52].DATAIN
qs_dat_r[20] => qm_dat_r[20].DATAIN
qs_dat_r[21] => qm_dat_r[53].DATAIN
qs_dat_r[21] => qm_dat_r[21].DATAIN
qs_dat_r[22] => qm_dat_r[54].DATAIN
qs_dat_r[22] => qm_dat_r[22].DATAIN
qs_dat_r[23] => qm_dat_r[55].DATAIN
qs_dat_r[23] => qm_dat_r[23].DATAIN
qs_dat_r[24] => qm_dat_r[56].DATAIN
qs_dat_r[24] => qm_dat_r[24].DATAIN
qs_dat_r[25] => qm_dat_r[57].DATAIN
qs_dat_r[25] => qm_dat_r[25].DATAIN
qs_dat_r[26] => qm_dat_r[58].DATAIN
qs_dat_r[26] => qm_dat_r[26].DATAIN
qs_dat_r[27] => qm_dat_r[59].DATAIN
qs_dat_r[27] => qm_dat_r[27].DATAIN
qs_dat_r[28] => qm_dat_r[60].DATAIN
qs_dat_r[28] => qm_dat_r[28].DATAIN
qs_dat_r[29] => qm_dat_r[61].DATAIN
qs_dat_r[29] => qm_dat_r[29].DATAIN
qs_dat_r[30] => qm_dat_r[62].DATAIN
qs_dat_r[30] => qm_dat_r[30].DATAIN
qs_dat_r[31] => qm_dat_r[63].DATAIN
qs_dat_r[31] => qm_dat_r[31].DATAIN
qs_ack => always0.IN0
qs_ack => qm_ack.IN1
qs_ack => qm_ack.IN1
qs_err => always0.IN1
qs_err => qm_err.IN1
qs_err => qm_err.IN1
ms[0] <= ms.DB_MAX_OUTPUT_PORT_TYPE
ms[1] <= ms.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter
clk => ms_reg[0].CLK
clk => ms_reg[1].CLK
rst => ms_reg[0].ACLR
rst => ms_reg[1].ACLR
qm_cs[0] => ms_reg.DATAB
qm_cs[0] => ms.DATAA
qm_cs[0] => ShiftRight0.IN6
qm_cs[0] => ms_tmp[1].IN0
qm_cs[1] => ms_tmp[1].IN1
qm_cs[1] => ShiftRight0.IN4
qm_we[0] => ShiftRight1.IN5
qm_we[1] => ShiftRight1.IN4
qm_sel[0] => ShiftRight2.IN13
qm_sel[1] => ShiftRight2.IN12
qm_sel[2] => ShiftRight2.IN11
qm_sel[3] => ShiftRight2.IN10
qm_sel[4] => ShiftRight2.IN9
qm_sel[5] => ShiftRight2.IN8
qm_sel[6] => ShiftRight2.IN7
qm_sel[7] => ShiftRight2.IN6
qm_adr[0] => ShiftRight3.IN55
qm_adr[1] => ShiftRight3.IN54
qm_adr[2] => ShiftRight3.IN53
qm_adr[3] => ShiftRight3.IN52
qm_adr[4] => ShiftRight3.IN51
qm_adr[5] => ShiftRight3.IN50
qm_adr[6] => ShiftRight3.IN49
qm_adr[7] => ShiftRight3.IN48
qm_adr[8] => ShiftRight3.IN47
qm_adr[9] => ShiftRight3.IN46
qm_adr[10] => ShiftRight3.IN45
qm_adr[11] => ShiftRight3.IN44
qm_adr[12] => ShiftRight3.IN43
qm_adr[13] => ShiftRight3.IN42
qm_adr[14] => ShiftRight3.IN41
qm_adr[15] => ShiftRight3.IN40
qm_adr[16] => ShiftRight3.IN39
qm_adr[17] => ShiftRight3.IN38
qm_adr[18] => ShiftRight3.IN37
qm_adr[19] => ShiftRight3.IN36
qm_adr[20] => ShiftRight3.IN35
qm_adr[21] => ShiftRight3.IN34
qm_adr[22] => ShiftRight3.IN33
qm_adr[23] => ShiftRight3.IN32
qm_adr[24] => ShiftRight3.IN31
qm_adr[25] => ShiftRight3.IN30
qm_adr[26] => ShiftRight3.IN29
qm_adr[27] => ShiftRight3.IN28
qm_adr[28] => ShiftRight3.IN27
qm_adr[29] => ShiftRight3.IN26
qm_adr[30] => ShiftRight3.IN25
qm_adr[31] => ShiftRight3.IN24
qm_adr[32] => ShiftRight3.IN23
qm_adr[33] => ShiftRight3.IN22
qm_adr[34] => ShiftRight3.IN21
qm_adr[35] => ShiftRight3.IN20
qm_adr[36] => ShiftRight3.IN19
qm_adr[37] => ShiftRight3.IN18
qm_adr[38] => ShiftRight3.IN17
qm_adr[39] => ShiftRight3.IN16
qm_adr[40] => ShiftRight3.IN15
qm_adr[41] => ShiftRight3.IN14
qm_adr[42] => ShiftRight3.IN13
qm_adr[43] => ShiftRight3.IN12
qm_adr[44] => ShiftRight3.IN11
qm_adr[45] => ShiftRight3.IN10
qm_dat_w[0] => ShiftRight4.IN72
qm_dat_w[1] => ShiftRight4.IN71
qm_dat_w[2] => ShiftRight4.IN70
qm_dat_w[3] => ShiftRight4.IN69
qm_dat_w[4] => ShiftRight4.IN68
qm_dat_w[5] => ShiftRight4.IN67
qm_dat_w[6] => ShiftRight4.IN66
qm_dat_w[7] => ShiftRight4.IN65
qm_dat_w[8] => ShiftRight4.IN64
qm_dat_w[9] => ShiftRight4.IN63
qm_dat_w[10] => ShiftRight4.IN62
qm_dat_w[11] => ShiftRight4.IN61
qm_dat_w[12] => ShiftRight4.IN60
qm_dat_w[13] => ShiftRight4.IN59
qm_dat_w[14] => ShiftRight4.IN58
qm_dat_w[15] => ShiftRight4.IN57
qm_dat_w[16] => ShiftRight4.IN56
qm_dat_w[17] => ShiftRight4.IN55
qm_dat_w[18] => ShiftRight4.IN54
qm_dat_w[19] => ShiftRight4.IN53
qm_dat_w[20] => ShiftRight4.IN52
qm_dat_w[21] => ShiftRight4.IN51
qm_dat_w[22] => ShiftRight4.IN50
qm_dat_w[23] => ShiftRight4.IN49
qm_dat_w[24] => ShiftRight4.IN48
qm_dat_w[25] => ShiftRight4.IN47
qm_dat_w[26] => ShiftRight4.IN46
qm_dat_w[27] => ShiftRight4.IN45
qm_dat_w[28] => ShiftRight4.IN44
qm_dat_w[29] => ShiftRight4.IN43
qm_dat_w[30] => ShiftRight4.IN42
qm_dat_w[31] => ShiftRight4.IN41
qm_dat_w[32] => ShiftRight4.IN40
qm_dat_w[33] => ShiftRight4.IN39
qm_dat_w[34] => ShiftRight4.IN38
qm_dat_w[35] => ShiftRight4.IN37
qm_dat_w[36] => ShiftRight4.IN36
qm_dat_w[37] => ShiftRight4.IN35
qm_dat_w[38] => ShiftRight4.IN34
qm_dat_w[39] => ShiftRight4.IN33
qm_dat_w[40] => ShiftRight4.IN32
qm_dat_w[41] => ShiftRight4.IN31
qm_dat_w[42] => ShiftRight4.IN30
qm_dat_w[43] => ShiftRight4.IN29
qm_dat_w[44] => ShiftRight4.IN28
qm_dat_w[45] => ShiftRight4.IN27
qm_dat_w[46] => ShiftRight4.IN26
qm_dat_w[47] => ShiftRight4.IN25
qm_dat_w[48] => ShiftRight4.IN24
qm_dat_w[49] => ShiftRight4.IN23
qm_dat_w[50] => ShiftRight4.IN22
qm_dat_w[51] => ShiftRight4.IN21
qm_dat_w[52] => ShiftRight4.IN20
qm_dat_w[53] => ShiftRight4.IN19
qm_dat_w[54] => ShiftRight4.IN18
qm_dat_w[55] => ShiftRight4.IN17
qm_dat_w[56] => ShiftRight4.IN16
qm_dat_w[57] => ShiftRight4.IN15
qm_dat_w[58] => ShiftRight4.IN14
qm_dat_w[59] => ShiftRight4.IN13
qm_dat_w[60] => ShiftRight4.IN12
qm_dat_w[61] => ShiftRight4.IN11
qm_dat_w[62] => ShiftRight4.IN10
qm_dat_w[63] => ShiftRight4.IN9
qm_dat_r[0] <= qs_dat_r[0].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[1] <= qs_dat_r[1].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[2] <= qs_dat_r[2].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[3] <= qs_dat_r[3].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[4] <= qs_dat_r[4].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[5] <= qs_dat_r[5].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[6] <= qs_dat_r[6].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[7] <= qs_dat_r[7].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[8] <= qs_dat_r[8].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[9] <= qs_dat_r[9].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[10] <= qs_dat_r[10].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[11] <= qs_dat_r[11].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[12] <= qs_dat_r[12].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[13] <= qs_dat_r[13].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[14] <= qs_dat_r[14].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[15] <= qs_dat_r[15].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[16] <= qs_dat_r[16].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[17] <= qs_dat_r[17].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[18] <= qs_dat_r[18].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[19] <= qs_dat_r[19].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[20] <= qs_dat_r[20].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[21] <= qs_dat_r[21].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[22] <= qs_dat_r[22].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[23] <= qs_dat_r[23].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[24] <= qs_dat_r[24].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[25] <= qs_dat_r[25].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[26] <= qs_dat_r[26].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[27] <= qs_dat_r[27].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[28] <= qs_dat_r[28].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[29] <= qs_dat_r[29].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[30] <= qs_dat_r[30].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[31] <= qs_dat_r[31].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[32] <= qs_dat_r[0].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[33] <= qs_dat_r[1].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[34] <= qs_dat_r[2].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[35] <= qs_dat_r[3].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[36] <= qs_dat_r[4].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[37] <= qs_dat_r[5].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[38] <= qs_dat_r[6].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[39] <= qs_dat_r[7].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[40] <= qs_dat_r[8].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[41] <= qs_dat_r[9].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[42] <= qs_dat_r[10].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[43] <= qs_dat_r[11].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[44] <= qs_dat_r[12].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[45] <= qs_dat_r[13].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[46] <= qs_dat_r[14].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[47] <= qs_dat_r[15].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[48] <= qs_dat_r[16].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[49] <= qs_dat_r[17].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[50] <= qs_dat_r[18].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[51] <= qs_dat_r[19].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[52] <= qs_dat_r[20].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[53] <= qs_dat_r[21].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[54] <= qs_dat_r[22].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[55] <= qs_dat_r[23].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[56] <= qs_dat_r[24].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[57] <= qs_dat_r[25].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[58] <= qs_dat_r[26].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[59] <= qs_dat_r[27].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[60] <= qs_dat_r[28].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[61] <= qs_dat_r[29].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[62] <= qs_dat_r[30].DB_MAX_OUTPUT_PORT_TYPE
qm_dat_r[63] <= qs_dat_r[31].DB_MAX_OUTPUT_PORT_TYPE
qm_ack[0] <= qm_ack.DB_MAX_OUTPUT_PORT_TYPE
qm_ack[1] <= qm_ack.DB_MAX_OUTPUT_PORT_TYPE
qm_err[0] <= qm_err.DB_MAX_OUTPUT_PORT_TYPE
qm_err[1] <= qm_err.DB_MAX_OUTPUT_PORT_TYPE
qs_cs <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
qs_we <= ShiftRight1.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[0] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[1] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[2] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_sel[3] <= ShiftRight2.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[0] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[1] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[2] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[3] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[4] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[5] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[6] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[7] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[8] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[9] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[10] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[11] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[12] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[13] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[14] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[15] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[16] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[17] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[18] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[19] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[20] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[21] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_adr[22] <= ShiftRight3.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[0] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[1] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[2] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[3] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[4] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[5] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[6] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[7] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[8] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[9] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[10] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[11] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[12] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[13] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[14] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[15] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[16] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[17] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[18] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[19] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[20] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[21] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[22] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[23] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[24] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[25] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[26] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[27] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[28] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[29] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[30] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_w[31] <= ShiftRight4.DB_MAX_OUTPUT_PORT_TYPE
qs_dat_r[0] => qm_dat_r[32].DATAIN
qs_dat_r[0] => qm_dat_r[0].DATAIN
qs_dat_r[1] => qm_dat_r[33].DATAIN
qs_dat_r[1] => qm_dat_r[1].DATAIN
qs_dat_r[2] => qm_dat_r[34].DATAIN
qs_dat_r[2] => qm_dat_r[2].DATAIN
qs_dat_r[3] => qm_dat_r[35].DATAIN
qs_dat_r[3] => qm_dat_r[3].DATAIN
qs_dat_r[4] => qm_dat_r[36].DATAIN
qs_dat_r[4] => qm_dat_r[4].DATAIN
qs_dat_r[5] => qm_dat_r[37].DATAIN
qs_dat_r[5] => qm_dat_r[5].DATAIN
qs_dat_r[6] => qm_dat_r[38].DATAIN
qs_dat_r[6] => qm_dat_r[6].DATAIN
qs_dat_r[7] => qm_dat_r[39].DATAIN
qs_dat_r[7] => qm_dat_r[7].DATAIN
qs_dat_r[8] => qm_dat_r[40].DATAIN
qs_dat_r[8] => qm_dat_r[8].DATAIN
qs_dat_r[9] => qm_dat_r[41].DATAIN
qs_dat_r[9] => qm_dat_r[9].DATAIN
qs_dat_r[10] => qm_dat_r[42].DATAIN
qs_dat_r[10] => qm_dat_r[10].DATAIN
qs_dat_r[11] => qm_dat_r[43].DATAIN
qs_dat_r[11] => qm_dat_r[11].DATAIN
qs_dat_r[12] => qm_dat_r[44].DATAIN
qs_dat_r[12] => qm_dat_r[12].DATAIN
qs_dat_r[13] => qm_dat_r[45].DATAIN
qs_dat_r[13] => qm_dat_r[13].DATAIN
qs_dat_r[14] => qm_dat_r[46].DATAIN
qs_dat_r[14] => qm_dat_r[14].DATAIN
qs_dat_r[15] => qm_dat_r[47].DATAIN
qs_dat_r[15] => qm_dat_r[15].DATAIN
qs_dat_r[16] => qm_dat_r[48].DATAIN
qs_dat_r[16] => qm_dat_r[16].DATAIN
qs_dat_r[17] => qm_dat_r[49].DATAIN
qs_dat_r[17] => qm_dat_r[17].DATAIN
qs_dat_r[18] => qm_dat_r[50].DATAIN
qs_dat_r[18] => qm_dat_r[18].DATAIN
qs_dat_r[19] => qm_dat_r[51].DATAIN
qs_dat_r[19] => qm_dat_r[19].DATAIN
qs_dat_r[20] => qm_dat_r[52].DATAIN
qs_dat_r[20] => qm_dat_r[20].DATAIN
qs_dat_r[21] => qm_dat_r[53].DATAIN
qs_dat_r[21] => qm_dat_r[21].DATAIN
qs_dat_r[22] => qm_dat_r[54].DATAIN
qs_dat_r[22] => qm_dat_r[22].DATAIN
qs_dat_r[23] => qm_dat_r[55].DATAIN
qs_dat_r[23] => qm_dat_r[23].DATAIN
qs_dat_r[24] => qm_dat_r[56].DATAIN
qs_dat_r[24] => qm_dat_r[24].DATAIN
qs_dat_r[25] => qm_dat_r[57].DATAIN
qs_dat_r[25] => qm_dat_r[25].DATAIN
qs_dat_r[26] => qm_dat_r[58].DATAIN
qs_dat_r[26] => qm_dat_r[26].DATAIN
qs_dat_r[27] => qm_dat_r[59].DATAIN
qs_dat_r[27] => qm_dat_r[27].DATAIN
qs_dat_r[28] => qm_dat_r[60].DATAIN
qs_dat_r[28] => qm_dat_r[28].DATAIN
qs_dat_r[29] => qm_dat_r[61].DATAIN
qs_dat_r[29] => qm_dat_r[29].DATAIN
qs_dat_r[30] => qm_dat_r[62].DATAIN
qs_dat_r[30] => qm_dat_r[30].DATAIN
qs_dat_r[31] => qm_dat_r[63].DATAIN
qs_dat_r[31] => qm_dat_r[31].DATAIN
qs_ack => always0.IN0
qs_ack => qm_ack.IN1
qs_ack => qm_ack.IN1
qs_err => always0.IN1
qs_err => qm_err.IN1
qs_err => qm_err.IN1
ms[0] <= ms.DB_MAX_OUTPUT_PORT_TYPE
ms[1] <= ms.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu
clk => clk.IN1
rst => rst.IN1
dcpu_cs <= dcpu_cs.DB_MAX_OUTPUT_PORT_TYPE
dcpu_we <= mor1kx:mor1kx0.dwbm_we_o
dcpu_sel[0] <= mor1kx:mor1kx0.dwbm_sel_o
dcpu_sel[1] <= mor1kx:mor1kx0.dwbm_sel_o
dcpu_sel[2] <= mor1kx:mor1kx0.dwbm_sel_o
dcpu_sel[3] <= mor1kx:mor1kx0.dwbm_sel_o
dcpu_adr[0] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[1] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[2] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[3] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[4] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[5] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[6] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[7] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[8] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[9] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[10] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[11] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[12] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[13] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[14] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[15] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[16] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[17] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[18] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[19] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[20] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[21] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[22] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_adr[23] <= mor1kx:mor1kx0.dwbm_adr_o
dcpu_dat_w[0] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[1] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[2] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[3] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[4] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[5] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[6] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[7] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[8] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[9] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[10] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[11] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[12] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[13] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[14] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[15] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[16] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[17] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[18] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[19] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[20] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[21] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[22] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[23] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[24] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[25] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[26] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[27] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[28] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[29] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[30] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_w[31] <= mor1kx:mor1kx0.dwbm_dat_o
dcpu_dat_r[0] => dcpu_dat_r[0].IN1
dcpu_dat_r[1] => dcpu_dat_r[1].IN1
dcpu_dat_r[2] => dcpu_dat_r[2].IN1
dcpu_dat_r[3] => dcpu_dat_r[3].IN1
dcpu_dat_r[4] => dcpu_dat_r[4].IN1
dcpu_dat_r[5] => dcpu_dat_r[5].IN1
dcpu_dat_r[6] => dcpu_dat_r[6].IN1
dcpu_dat_r[7] => dcpu_dat_r[7].IN1
dcpu_dat_r[8] => dcpu_dat_r[8].IN1
dcpu_dat_r[9] => dcpu_dat_r[9].IN1
dcpu_dat_r[10] => dcpu_dat_r[10].IN1
dcpu_dat_r[11] => dcpu_dat_r[11].IN1
dcpu_dat_r[12] => dcpu_dat_r[12].IN1
dcpu_dat_r[13] => dcpu_dat_r[13].IN1
dcpu_dat_r[14] => dcpu_dat_r[14].IN1
dcpu_dat_r[15] => dcpu_dat_r[15].IN1
dcpu_dat_r[16] => dcpu_dat_r[16].IN1
dcpu_dat_r[17] => dcpu_dat_r[17].IN1
dcpu_dat_r[18] => dcpu_dat_r[18].IN1
dcpu_dat_r[19] => dcpu_dat_r[19].IN1
dcpu_dat_r[20] => dcpu_dat_r[20].IN1
dcpu_dat_r[21] => dcpu_dat_r[21].IN1
dcpu_dat_r[22] => dcpu_dat_r[22].IN1
dcpu_dat_r[23] => dcpu_dat_r[23].IN1
dcpu_dat_r[24] => dcpu_dat_r[24].IN1
dcpu_dat_r[25] => dcpu_dat_r[25].IN1
dcpu_dat_r[26] => dcpu_dat_r[26].IN1
dcpu_dat_r[27] => dcpu_dat_r[27].IN1
dcpu_dat_r[28] => dcpu_dat_r[28].IN1
dcpu_dat_r[29] => dcpu_dat_r[29].IN1
dcpu_dat_r[30] => dcpu_dat_r[30].IN1
dcpu_dat_r[31] => dcpu_dat_r[31].IN1
dcpu_ack => d_ack.IN1
icpu_cs <= icpu_cs.DB_MAX_OUTPUT_PORT_TYPE
icpu_we <= mor1kx:mor1kx0.iwbm_we_o
icpu_sel[0] <= mor1kx:mor1kx0.iwbm_sel_o
icpu_sel[1] <= mor1kx:mor1kx0.iwbm_sel_o
icpu_sel[2] <= mor1kx:mor1kx0.iwbm_sel_o
icpu_sel[3] <= mor1kx:mor1kx0.iwbm_sel_o
icpu_adr[0] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[1] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[2] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[3] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[4] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[5] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[6] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[7] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[8] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[9] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[10] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[11] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[12] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[13] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[14] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[15] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[16] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[17] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[18] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[19] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[20] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[21] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[22] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_adr[23] <= mor1kx:mor1kx0.iwbm_adr_o
icpu_dat_w[0] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[1] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[2] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[3] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[4] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[5] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[6] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[7] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[8] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[9] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[10] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[11] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[12] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[13] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[14] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[15] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[16] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[17] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[18] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[19] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[20] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[21] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[22] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[23] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[24] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[25] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[26] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[27] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[28] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[29] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[30] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_w[31] <= mor1kx:mor1kx0.iwbm_dat_o
icpu_dat_r[0] => icpu_dat_r[0].IN1
icpu_dat_r[1] => icpu_dat_r[1].IN1
icpu_dat_r[2] => icpu_dat_r[2].IN1
icpu_dat_r[3] => icpu_dat_r[3].IN1
icpu_dat_r[4] => icpu_dat_r[4].IN1
icpu_dat_r[5] => icpu_dat_r[5].IN1
icpu_dat_r[6] => icpu_dat_r[6].IN1
icpu_dat_r[7] => icpu_dat_r[7].IN1
icpu_dat_r[8] => icpu_dat_r[8].IN1
icpu_dat_r[9] => icpu_dat_r[9].IN1
icpu_dat_r[10] => icpu_dat_r[10].IN1
icpu_dat_r[11] => icpu_dat_r[11].IN1
icpu_dat_r[12] => icpu_dat_r[12].IN1
icpu_dat_r[13] => icpu_dat_r[13].IN1
icpu_dat_r[14] => icpu_dat_r[14].IN1
icpu_dat_r[15] => icpu_dat_r[15].IN1
icpu_dat_r[16] => icpu_dat_r[16].IN1
icpu_dat_r[17] => icpu_dat_r[17].IN1
icpu_dat_r[18] => icpu_dat_r[18].IN1
icpu_dat_r[19] => icpu_dat_r[19].IN1
icpu_dat_r[20] => icpu_dat_r[20].IN1
icpu_dat_r[21] => icpu_dat_r[21].IN1
icpu_dat_r[22] => icpu_dat_r[22].IN1
icpu_dat_r[23] => icpu_dat_r[23].IN1
icpu_dat_r[24] => icpu_dat_r[24].IN1
icpu_dat_r[25] => icpu_dat_r[25].IN1
icpu_dat_r[26] => icpu_dat_r[26].IN1
icpu_dat_r[27] => icpu_dat_r[27].IN1
icpu_dat_r[28] => icpu_dat_r[28].IN1
icpu_dat_r[29] => icpu_dat_r[29].IN1
icpu_dat_r[30] => icpu_dat_r[30].IN1
icpu_dat_r[31] => icpu_dat_r[31].IN1
icpu_ack => i_ack.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0
clk => clk.IN3
rst => rst.IN3
iwbm_adr_o[0] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[1] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[2] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[3] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[4] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[5] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[6] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[7] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[8] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[9] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[10] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[11] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[12] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[13] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[14] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[15] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[16] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[17] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[18] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[19] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[20] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[21] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[22] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[23] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[24] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[25] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[26] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[27] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[28] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[29] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[30] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_adr_o[31] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_adr_o
iwbm_stb_o <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_stb_o
iwbm_cyc_o <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_cyc_o
iwbm_sel_o[0] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_sel_o
iwbm_sel_o[1] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_sel_o
iwbm_sel_o[2] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_sel_o
iwbm_sel_o[3] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_sel_o
iwbm_we_o <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_we_o
iwbm_cti_o[0] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_cti_o
iwbm_cti_o[1] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_cti_o
iwbm_cti_o[2] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_cti_o
iwbm_bte_o[0] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_bte_o
iwbm_bte_o[1] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_bte_o
iwbm_dat_o[0] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[1] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[2] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[3] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[4] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[5] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[6] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[7] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[8] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[9] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[10] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[11] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[12] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[13] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[14] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[15] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[16] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[17] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[18] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[19] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[20] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[21] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[22] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[23] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[24] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[25] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[26] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[27] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[28] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[29] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[30] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_dat_o[31] <= mor1kx_bus_if_wb32:bus_gen.ibus_bridge.wbm_dat_o
iwbm_err_i => iwbm_err_i.IN1
iwbm_ack_i => iwbm_ack_i.IN1
iwbm_dat_i[0] => iwbm_dat_i[0].IN1
iwbm_dat_i[1] => iwbm_dat_i[1].IN1
iwbm_dat_i[2] => iwbm_dat_i[2].IN1
iwbm_dat_i[3] => iwbm_dat_i[3].IN1
iwbm_dat_i[4] => iwbm_dat_i[4].IN1
iwbm_dat_i[5] => iwbm_dat_i[5].IN1
iwbm_dat_i[6] => iwbm_dat_i[6].IN1
iwbm_dat_i[7] => iwbm_dat_i[7].IN1
iwbm_dat_i[8] => iwbm_dat_i[8].IN1
iwbm_dat_i[9] => iwbm_dat_i[9].IN1
iwbm_dat_i[10] => iwbm_dat_i[10].IN1
iwbm_dat_i[11] => iwbm_dat_i[11].IN1
iwbm_dat_i[12] => iwbm_dat_i[12].IN1
iwbm_dat_i[13] => iwbm_dat_i[13].IN1
iwbm_dat_i[14] => iwbm_dat_i[14].IN1
iwbm_dat_i[15] => iwbm_dat_i[15].IN1
iwbm_dat_i[16] => iwbm_dat_i[16].IN1
iwbm_dat_i[17] => iwbm_dat_i[17].IN1
iwbm_dat_i[18] => iwbm_dat_i[18].IN1
iwbm_dat_i[19] => iwbm_dat_i[19].IN1
iwbm_dat_i[20] => iwbm_dat_i[20].IN1
iwbm_dat_i[21] => iwbm_dat_i[21].IN1
iwbm_dat_i[22] => iwbm_dat_i[22].IN1
iwbm_dat_i[23] => iwbm_dat_i[23].IN1
iwbm_dat_i[24] => iwbm_dat_i[24].IN1
iwbm_dat_i[25] => iwbm_dat_i[25].IN1
iwbm_dat_i[26] => iwbm_dat_i[26].IN1
iwbm_dat_i[27] => iwbm_dat_i[27].IN1
iwbm_dat_i[28] => iwbm_dat_i[28].IN1
iwbm_dat_i[29] => iwbm_dat_i[29].IN1
iwbm_dat_i[30] => iwbm_dat_i[30].IN1
iwbm_dat_i[31] => iwbm_dat_i[31].IN1
iwbm_rty_i => iwbm_rty_i.IN1
dwbm_adr_o[0] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[1] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[2] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[3] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[4] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[5] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[6] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[7] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[8] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[9] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[10] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[11] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[12] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[13] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[14] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[15] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[16] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[17] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[18] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[19] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[20] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[21] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[22] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[23] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[24] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[25] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[26] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[27] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[28] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[29] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[30] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_adr_o[31] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_adr_o
dwbm_stb_o <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_stb_o
dwbm_cyc_o <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_cyc_o
dwbm_sel_o[0] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_sel_o
dwbm_sel_o[1] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_sel_o
dwbm_sel_o[2] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_sel_o
dwbm_sel_o[3] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_sel_o
dwbm_we_o <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_we_o
dwbm_cti_o[0] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_cti_o
dwbm_cti_o[1] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_cti_o
dwbm_cti_o[2] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_cti_o
dwbm_bte_o[0] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_bte_o
dwbm_bte_o[1] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_bte_o
dwbm_dat_o[0] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[1] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[2] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[3] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[4] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[5] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[6] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[7] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[8] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[9] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[10] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[11] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[12] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[13] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[14] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[15] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[16] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[17] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[18] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[19] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[20] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[21] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[22] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[23] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[24] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[25] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[26] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[27] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[28] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[29] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[30] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_dat_o[31] <= mor1kx_bus_if_wb32:bus_gen.dbus_bridge.wbm_dat_o
dwbm_err_i => dwbm_err_i.IN1
dwbm_ack_i => dwbm_ack_i.IN1
dwbm_dat_i[0] => dwbm_dat_i[0].IN1
dwbm_dat_i[1] => dwbm_dat_i[1].IN1
dwbm_dat_i[2] => dwbm_dat_i[2].IN1
dwbm_dat_i[3] => dwbm_dat_i[3].IN1
dwbm_dat_i[4] => dwbm_dat_i[4].IN1
dwbm_dat_i[5] => dwbm_dat_i[5].IN1
dwbm_dat_i[6] => dwbm_dat_i[6].IN1
dwbm_dat_i[7] => dwbm_dat_i[7].IN1
dwbm_dat_i[8] => dwbm_dat_i[8].IN1
dwbm_dat_i[9] => dwbm_dat_i[9].IN1
dwbm_dat_i[10] => dwbm_dat_i[10].IN1
dwbm_dat_i[11] => dwbm_dat_i[11].IN1
dwbm_dat_i[12] => dwbm_dat_i[12].IN1
dwbm_dat_i[13] => dwbm_dat_i[13].IN1
dwbm_dat_i[14] => dwbm_dat_i[14].IN1
dwbm_dat_i[15] => dwbm_dat_i[15].IN1
dwbm_dat_i[16] => dwbm_dat_i[16].IN1
dwbm_dat_i[17] => dwbm_dat_i[17].IN1
dwbm_dat_i[18] => dwbm_dat_i[18].IN1
dwbm_dat_i[19] => dwbm_dat_i[19].IN1
dwbm_dat_i[20] => dwbm_dat_i[20].IN1
dwbm_dat_i[21] => dwbm_dat_i[21].IN1
dwbm_dat_i[22] => dwbm_dat_i[22].IN1
dwbm_dat_i[23] => dwbm_dat_i[23].IN1
dwbm_dat_i[24] => dwbm_dat_i[24].IN1
dwbm_dat_i[25] => dwbm_dat_i[25].IN1
dwbm_dat_i[26] => dwbm_dat_i[26].IN1
dwbm_dat_i[27] => dwbm_dat_i[27].IN1
dwbm_dat_i[28] => dwbm_dat_i[28].IN1
dwbm_dat_i[29] => dwbm_dat_i[29].IN1
dwbm_dat_i[30] => dwbm_dat_i[30].IN1
dwbm_dat_i[31] => dwbm_dat_i[31].IN1
dwbm_rty_i => dwbm_rty_i.IN1
avm_d_address_o[0] <= <GND>
avm_d_address_o[1] <= <GND>
avm_d_address_o[2] <= <GND>
avm_d_address_o[3] <= <GND>
avm_d_address_o[4] <= <GND>
avm_d_address_o[5] <= <GND>
avm_d_address_o[6] <= <GND>
avm_d_address_o[7] <= <GND>
avm_d_address_o[8] <= <GND>
avm_d_address_o[9] <= <GND>
avm_d_address_o[10] <= <GND>
avm_d_address_o[11] <= <GND>
avm_d_address_o[12] <= <GND>
avm_d_address_o[13] <= <GND>
avm_d_address_o[14] <= <GND>
avm_d_address_o[15] <= <GND>
avm_d_address_o[16] <= <GND>
avm_d_address_o[17] <= <GND>
avm_d_address_o[18] <= <GND>
avm_d_address_o[19] <= <GND>
avm_d_address_o[20] <= <GND>
avm_d_address_o[21] <= <GND>
avm_d_address_o[22] <= <GND>
avm_d_address_o[23] <= <GND>
avm_d_address_o[24] <= <GND>
avm_d_address_o[25] <= <GND>
avm_d_address_o[26] <= <GND>
avm_d_address_o[27] <= <GND>
avm_d_address_o[28] <= <GND>
avm_d_address_o[29] <= <GND>
avm_d_address_o[30] <= <GND>
avm_d_address_o[31] <= <GND>
avm_d_byteenable_o[0] <= <GND>
avm_d_byteenable_o[1] <= <GND>
avm_d_byteenable_o[2] <= <GND>
avm_d_byteenable_o[3] <= <GND>
avm_d_read_o <= <GND>
avm_d_readdata_i[0] => ~NO_FANOUT~
avm_d_readdata_i[1] => ~NO_FANOUT~
avm_d_readdata_i[2] => ~NO_FANOUT~
avm_d_readdata_i[3] => ~NO_FANOUT~
avm_d_readdata_i[4] => ~NO_FANOUT~
avm_d_readdata_i[5] => ~NO_FANOUT~
avm_d_readdata_i[6] => ~NO_FANOUT~
avm_d_readdata_i[7] => ~NO_FANOUT~
avm_d_readdata_i[8] => ~NO_FANOUT~
avm_d_readdata_i[9] => ~NO_FANOUT~
avm_d_readdata_i[10] => ~NO_FANOUT~
avm_d_readdata_i[11] => ~NO_FANOUT~
avm_d_readdata_i[12] => ~NO_FANOUT~
avm_d_readdata_i[13] => ~NO_FANOUT~
avm_d_readdata_i[14] => ~NO_FANOUT~
avm_d_readdata_i[15] => ~NO_FANOUT~
avm_d_readdata_i[16] => ~NO_FANOUT~
avm_d_readdata_i[17] => ~NO_FANOUT~
avm_d_readdata_i[18] => ~NO_FANOUT~
avm_d_readdata_i[19] => ~NO_FANOUT~
avm_d_readdata_i[20] => ~NO_FANOUT~
avm_d_readdata_i[21] => ~NO_FANOUT~
avm_d_readdata_i[22] => ~NO_FANOUT~
avm_d_readdata_i[23] => ~NO_FANOUT~
avm_d_readdata_i[24] => ~NO_FANOUT~
avm_d_readdata_i[25] => ~NO_FANOUT~
avm_d_readdata_i[26] => ~NO_FANOUT~
avm_d_readdata_i[27] => ~NO_FANOUT~
avm_d_readdata_i[28] => ~NO_FANOUT~
avm_d_readdata_i[29] => ~NO_FANOUT~
avm_d_readdata_i[30] => ~NO_FANOUT~
avm_d_readdata_i[31] => ~NO_FANOUT~
avm_d_burstcount_o[0] <= <GND>
avm_d_burstcount_o[1] <= <GND>
avm_d_burstcount_o[2] <= <GND>
avm_d_burstcount_o[3] <= <GND>
avm_d_write_o <= <GND>
avm_d_writedata_o[0] <= <GND>
avm_d_writedata_o[1] <= <GND>
avm_d_writedata_o[2] <= <GND>
avm_d_writedata_o[3] <= <GND>
avm_d_writedata_o[4] <= <GND>
avm_d_writedata_o[5] <= <GND>
avm_d_writedata_o[6] <= <GND>
avm_d_writedata_o[7] <= <GND>
avm_d_writedata_o[8] <= <GND>
avm_d_writedata_o[9] <= <GND>
avm_d_writedata_o[10] <= <GND>
avm_d_writedata_o[11] <= <GND>
avm_d_writedata_o[12] <= <GND>
avm_d_writedata_o[13] <= <GND>
avm_d_writedata_o[14] <= <GND>
avm_d_writedata_o[15] <= <GND>
avm_d_writedata_o[16] <= <GND>
avm_d_writedata_o[17] <= <GND>
avm_d_writedata_o[18] <= <GND>
avm_d_writedata_o[19] <= <GND>
avm_d_writedata_o[20] <= <GND>
avm_d_writedata_o[21] <= <GND>
avm_d_writedata_o[22] <= <GND>
avm_d_writedata_o[23] <= <GND>
avm_d_writedata_o[24] <= <GND>
avm_d_writedata_o[25] <= <GND>
avm_d_writedata_o[26] <= <GND>
avm_d_writedata_o[27] <= <GND>
avm_d_writedata_o[28] <= <GND>
avm_d_writedata_o[29] <= <GND>
avm_d_writedata_o[30] <= <GND>
avm_d_writedata_o[31] <= <GND>
avm_d_waitrequest_i => ~NO_FANOUT~
avm_d_readdatavalid_i => ~NO_FANOUT~
avm_i_address_o[0] <= <GND>
avm_i_address_o[1] <= <GND>
avm_i_address_o[2] <= <GND>
avm_i_address_o[3] <= <GND>
avm_i_address_o[4] <= <GND>
avm_i_address_o[5] <= <GND>
avm_i_address_o[6] <= <GND>
avm_i_address_o[7] <= <GND>
avm_i_address_o[8] <= <GND>
avm_i_address_o[9] <= <GND>
avm_i_address_o[10] <= <GND>
avm_i_address_o[11] <= <GND>
avm_i_address_o[12] <= <GND>
avm_i_address_o[13] <= <GND>
avm_i_address_o[14] <= <GND>
avm_i_address_o[15] <= <GND>
avm_i_address_o[16] <= <GND>
avm_i_address_o[17] <= <GND>
avm_i_address_o[18] <= <GND>
avm_i_address_o[19] <= <GND>
avm_i_address_o[20] <= <GND>
avm_i_address_o[21] <= <GND>
avm_i_address_o[22] <= <GND>
avm_i_address_o[23] <= <GND>
avm_i_address_o[24] <= <GND>
avm_i_address_o[25] <= <GND>
avm_i_address_o[26] <= <GND>
avm_i_address_o[27] <= <GND>
avm_i_address_o[28] <= <GND>
avm_i_address_o[29] <= <GND>
avm_i_address_o[30] <= <GND>
avm_i_address_o[31] <= <GND>
avm_i_byteenable_o[0] <= <GND>
avm_i_byteenable_o[1] <= <GND>
avm_i_byteenable_o[2] <= <GND>
avm_i_byteenable_o[3] <= <GND>
avm_i_read_o <= <GND>
avm_i_readdata_i[0] => ~NO_FANOUT~
avm_i_readdata_i[1] => ~NO_FANOUT~
avm_i_readdata_i[2] => ~NO_FANOUT~
avm_i_readdata_i[3] => ~NO_FANOUT~
avm_i_readdata_i[4] => ~NO_FANOUT~
avm_i_readdata_i[5] => ~NO_FANOUT~
avm_i_readdata_i[6] => ~NO_FANOUT~
avm_i_readdata_i[7] => ~NO_FANOUT~
avm_i_readdata_i[8] => ~NO_FANOUT~
avm_i_readdata_i[9] => ~NO_FANOUT~
avm_i_readdata_i[10] => ~NO_FANOUT~
avm_i_readdata_i[11] => ~NO_FANOUT~
avm_i_readdata_i[12] => ~NO_FANOUT~
avm_i_readdata_i[13] => ~NO_FANOUT~
avm_i_readdata_i[14] => ~NO_FANOUT~
avm_i_readdata_i[15] => ~NO_FANOUT~
avm_i_readdata_i[16] => ~NO_FANOUT~
avm_i_readdata_i[17] => ~NO_FANOUT~
avm_i_readdata_i[18] => ~NO_FANOUT~
avm_i_readdata_i[19] => ~NO_FANOUT~
avm_i_readdata_i[20] => ~NO_FANOUT~
avm_i_readdata_i[21] => ~NO_FANOUT~
avm_i_readdata_i[22] => ~NO_FANOUT~
avm_i_readdata_i[23] => ~NO_FANOUT~
avm_i_readdata_i[24] => ~NO_FANOUT~
avm_i_readdata_i[25] => ~NO_FANOUT~
avm_i_readdata_i[26] => ~NO_FANOUT~
avm_i_readdata_i[27] => ~NO_FANOUT~
avm_i_readdata_i[28] => ~NO_FANOUT~
avm_i_readdata_i[29] => ~NO_FANOUT~
avm_i_readdata_i[30] => ~NO_FANOUT~
avm_i_readdata_i[31] => ~NO_FANOUT~
avm_i_burstcount_o[0] <= <GND>
avm_i_burstcount_o[1] <= <GND>
avm_i_burstcount_o[2] <= <GND>
avm_i_burstcount_o[3] <= <GND>
avm_i_waitrequest_i => ~NO_FANOUT~
avm_i_readdatavalid_i => ~NO_FANOUT~
irq_i[0] => irq_i[0].IN1
irq_i[1] => irq_i[1].IN1
irq_i[2] => irq_i[2].IN1
irq_i[3] => irq_i[3].IN1
irq_i[4] => irq_i[4].IN1
irq_i[5] => irq_i[5].IN1
irq_i[6] => irq_i[6].IN1
irq_i[7] => irq_i[7].IN1
irq_i[8] => irq_i[8].IN1
irq_i[9] => irq_i[9].IN1
irq_i[10] => irq_i[10].IN1
irq_i[11] => irq_i[11].IN1
irq_i[12] => irq_i[12].IN1
irq_i[13] => irq_i[13].IN1
irq_i[14] => irq_i[14].IN1
irq_i[15] => irq_i[15].IN1
irq_i[16] => irq_i[16].IN1
irq_i[17] => irq_i[17].IN1
irq_i[18] => irq_i[18].IN1
irq_i[19] => irq_i[19].IN1
irq_i[20] => irq_i[20].IN1
irq_i[21] => irq_i[21].IN1
irq_i[22] => irq_i[22].IN1
irq_i[23] => irq_i[23].IN1
irq_i[24] => irq_i[24].IN1
irq_i[25] => irq_i[25].IN1
irq_i[26] => irq_i[26].IN1
irq_i[27] => irq_i[27].IN1
irq_i[28] => irq_i[28].IN1
irq_i[29] => irq_i[29].IN1
irq_i[30] => irq_i[30].IN1
irq_i[31] => irq_i[31].IN1
du_addr_i[0] => du_addr_i[0].IN1
du_addr_i[1] => du_addr_i[1].IN1
du_addr_i[2] => du_addr_i[2].IN1
du_addr_i[3] => du_addr_i[3].IN1
du_addr_i[4] => du_addr_i[4].IN1
du_addr_i[5] => du_addr_i[5].IN1
du_addr_i[6] => du_addr_i[6].IN1
du_addr_i[7] => du_addr_i[7].IN1
du_addr_i[8] => du_addr_i[8].IN1
du_addr_i[9] => du_addr_i[9].IN1
du_addr_i[10] => du_addr_i[10].IN1
du_addr_i[11] => du_addr_i[11].IN1
du_addr_i[12] => du_addr_i[12].IN1
du_addr_i[13] => du_addr_i[13].IN1
du_addr_i[14] => du_addr_i[14].IN1
du_addr_i[15] => du_addr_i[15].IN1
du_stb_i => du_stb_i.IN1
du_dat_i[0] => du_dat_i[0].IN1
du_dat_i[1] => du_dat_i[1].IN1
du_dat_i[2] => du_dat_i[2].IN1
du_dat_i[3] => du_dat_i[3].IN1
du_dat_i[4] => du_dat_i[4].IN1
du_dat_i[5] => du_dat_i[5].IN1
du_dat_i[6] => du_dat_i[6].IN1
du_dat_i[7] => du_dat_i[7].IN1
du_dat_i[8] => du_dat_i[8].IN1
du_dat_i[9] => du_dat_i[9].IN1
du_dat_i[10] => du_dat_i[10].IN1
du_dat_i[11] => du_dat_i[11].IN1
du_dat_i[12] => du_dat_i[12].IN1
du_dat_i[13] => du_dat_i[13].IN1
du_dat_i[14] => du_dat_i[14].IN1
du_dat_i[15] => du_dat_i[15].IN1
du_dat_i[16] => du_dat_i[16].IN1
du_dat_i[17] => du_dat_i[17].IN1
du_dat_i[18] => du_dat_i[18].IN1
du_dat_i[19] => du_dat_i[19].IN1
du_dat_i[20] => du_dat_i[20].IN1
du_dat_i[21] => du_dat_i[21].IN1
du_dat_i[22] => du_dat_i[22].IN1
du_dat_i[23] => du_dat_i[23].IN1
du_dat_i[24] => du_dat_i[24].IN1
du_dat_i[25] => du_dat_i[25].IN1
du_dat_i[26] => du_dat_i[26].IN1
du_dat_i[27] => du_dat_i[27].IN1
du_dat_i[28] => du_dat_i[28].IN1
du_dat_i[29] => du_dat_i[29].IN1
du_dat_i[30] => du_dat_i[30].IN1
du_dat_i[31] => du_dat_i[31].IN1
du_we_i => du_we_i.IN1
du_dat_o[0] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[1] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[2] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[3] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[4] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[5] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[6] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[7] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[8] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[9] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[10] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[11] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[12] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[13] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[14] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[15] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[16] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[17] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[18] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[19] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[20] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[21] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[22] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[23] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[24] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[25] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[26] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[27] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[28] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[29] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[30] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_dat_o[31] <= mor1kx_cpu:mor1kx_cpu.du_dat_o
du_ack_o <= mor1kx_cpu:mor1kx_cpu.du_ack_o
du_stall_i => du_stall_i.IN1
du_stall_o <= mor1kx_cpu:mor1kx_cpu.du_stall_o
traceport_exec_valid_o <= mor1kx_cpu:mor1kx_cpu.traceport_exec_valid_o
traceport_exec_pc_o[0] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[1] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[2] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[3] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[4] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[5] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[6] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[7] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[8] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[9] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[10] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[11] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[12] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[13] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[14] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[15] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[16] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[17] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[18] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[19] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[20] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[21] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[22] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[23] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[24] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[25] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[26] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[27] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[28] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[29] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[30] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[31] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_pc_o
traceport_exec_insn_o[0] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[1] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[2] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[3] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[4] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[5] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[6] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[7] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[8] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[9] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[10] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[11] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[12] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[13] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[14] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[15] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[16] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[17] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[18] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[19] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[20] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[21] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[22] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[23] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[24] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[25] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[26] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[27] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[28] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[29] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[30] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[31] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_insn_o
traceport_exec_wbdata_o[0] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[1] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[2] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[3] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[4] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[5] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[6] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[7] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[8] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[9] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[10] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[11] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[12] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[13] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[14] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[15] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[16] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[17] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[18] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[19] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[20] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[21] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[22] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[23] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[24] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[25] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[26] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[27] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[28] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[29] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[30] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[31] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbreg_o[0] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[1] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[2] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[3] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[4] <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wben_o <= mor1kx_cpu:mor1kx_cpu.traceport_exec_wben_o
multicore_coreid_i[0] => multicore_coreid_i[0].IN1
multicore_coreid_i[1] => multicore_coreid_i[1].IN1
multicore_coreid_i[2] => multicore_coreid_i[2].IN1
multicore_coreid_i[3] => multicore_coreid_i[3].IN1
multicore_coreid_i[4] => multicore_coreid_i[4].IN1
multicore_coreid_i[5] => multicore_coreid_i[5].IN1
multicore_coreid_i[6] => multicore_coreid_i[6].IN1
multicore_coreid_i[7] => multicore_coreid_i[7].IN1
multicore_coreid_i[8] => multicore_coreid_i[8].IN1
multicore_coreid_i[9] => multicore_coreid_i[9].IN1
multicore_coreid_i[10] => multicore_coreid_i[10].IN1
multicore_coreid_i[11] => multicore_coreid_i[11].IN1
multicore_coreid_i[12] => multicore_coreid_i[12].IN1
multicore_coreid_i[13] => multicore_coreid_i[13].IN1
multicore_coreid_i[14] => multicore_coreid_i[14].IN1
multicore_coreid_i[15] => multicore_coreid_i[15].IN1
multicore_coreid_i[16] => multicore_coreid_i[16].IN1
multicore_coreid_i[17] => multicore_coreid_i[17].IN1
multicore_coreid_i[18] => multicore_coreid_i[18].IN1
multicore_coreid_i[19] => multicore_coreid_i[19].IN1
multicore_coreid_i[20] => multicore_coreid_i[20].IN1
multicore_coreid_i[21] => multicore_coreid_i[21].IN1
multicore_coreid_i[22] => multicore_coreid_i[22].IN1
multicore_coreid_i[23] => multicore_coreid_i[23].IN1
multicore_coreid_i[24] => multicore_coreid_i[24].IN1
multicore_coreid_i[25] => multicore_coreid_i[25].IN1
multicore_coreid_i[26] => multicore_coreid_i[26].IN1
multicore_coreid_i[27] => multicore_coreid_i[27].IN1
multicore_coreid_i[28] => multicore_coreid_i[28].IN1
multicore_coreid_i[29] => multicore_coreid_i[29].IN1
multicore_coreid_i[30] => multicore_coreid_i[30].IN1
multicore_coreid_i[31] => multicore_coreid_i[31].IN1
multicore_numcores_i[0] => multicore_numcores_i[0].IN1
multicore_numcores_i[1] => multicore_numcores_i[1].IN1
multicore_numcores_i[2] => multicore_numcores_i[2].IN1
multicore_numcores_i[3] => multicore_numcores_i[3].IN1
multicore_numcores_i[4] => multicore_numcores_i[4].IN1
multicore_numcores_i[5] => multicore_numcores_i[5].IN1
multicore_numcores_i[6] => multicore_numcores_i[6].IN1
multicore_numcores_i[7] => multicore_numcores_i[7].IN1
multicore_numcores_i[8] => multicore_numcores_i[8].IN1
multicore_numcores_i[9] => multicore_numcores_i[9].IN1
multicore_numcores_i[10] => multicore_numcores_i[10].IN1
multicore_numcores_i[11] => multicore_numcores_i[11].IN1
multicore_numcores_i[12] => multicore_numcores_i[12].IN1
multicore_numcores_i[13] => multicore_numcores_i[13].IN1
multicore_numcores_i[14] => multicore_numcores_i[14].IN1
multicore_numcores_i[15] => multicore_numcores_i[15].IN1
multicore_numcores_i[16] => multicore_numcores_i[16].IN1
multicore_numcores_i[17] => multicore_numcores_i[17].IN1
multicore_numcores_i[18] => multicore_numcores_i[18].IN1
multicore_numcores_i[19] => multicore_numcores_i[19].IN1
multicore_numcores_i[20] => multicore_numcores_i[20].IN1
multicore_numcores_i[21] => multicore_numcores_i[21].IN1
multicore_numcores_i[22] => multicore_numcores_i[22].IN1
multicore_numcores_i[23] => multicore_numcores_i[23].IN1
multicore_numcores_i[24] => multicore_numcores_i[24].IN1
multicore_numcores_i[25] => multicore_numcores_i[25].IN1
multicore_numcores_i[26] => multicore_numcores_i[26].IN1
multicore_numcores_i[27] => multicore_numcores_i[27].IN1
multicore_numcores_i[28] => multicore_numcores_i[28].IN1
multicore_numcores_i[29] => multicore_numcores_i[29].IN1
multicore_numcores_i[30] => multicore_numcores_i[30].IN1
multicore_numcores_i[31] => multicore_numcores_i[31].IN1
snoop_adr_i[0] => snoop_adr_i[0].IN1
snoop_adr_i[1] => snoop_adr_i[1].IN1
snoop_adr_i[2] => snoop_adr_i[2].IN1
snoop_adr_i[3] => snoop_adr_i[3].IN1
snoop_adr_i[4] => snoop_adr_i[4].IN1
snoop_adr_i[5] => snoop_adr_i[5].IN1
snoop_adr_i[6] => snoop_adr_i[6].IN1
snoop_adr_i[7] => snoop_adr_i[7].IN1
snoop_adr_i[8] => snoop_adr_i[8].IN1
snoop_adr_i[9] => snoop_adr_i[9].IN1
snoop_adr_i[10] => snoop_adr_i[10].IN1
snoop_adr_i[11] => snoop_adr_i[11].IN1
snoop_adr_i[12] => snoop_adr_i[12].IN1
snoop_adr_i[13] => snoop_adr_i[13].IN1
snoop_adr_i[14] => snoop_adr_i[14].IN1
snoop_adr_i[15] => snoop_adr_i[15].IN1
snoop_adr_i[16] => snoop_adr_i[16].IN1
snoop_adr_i[17] => snoop_adr_i[17].IN1
snoop_adr_i[18] => snoop_adr_i[18].IN1
snoop_adr_i[19] => snoop_adr_i[19].IN1
snoop_adr_i[20] => snoop_adr_i[20].IN1
snoop_adr_i[21] => snoop_adr_i[21].IN1
snoop_adr_i[22] => snoop_adr_i[22].IN1
snoop_adr_i[23] => snoop_adr_i[23].IN1
snoop_adr_i[24] => snoop_adr_i[24].IN1
snoop_adr_i[25] => snoop_adr_i[25].IN1
snoop_adr_i[26] => snoop_adr_i[26].IN1
snoop_adr_i[27] => snoop_adr_i[27].IN1
snoop_adr_i[28] => snoop_adr_i[28].IN1
snoop_adr_i[29] => snoop_adr_i[29].IN1
snoop_adr_i[30] => snoop_adr_i[30].IN1
snoop_adr_i[31] => snoop_adr_i[31].IN1
snoop_en_i => snoop_en_i.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
cpu_err_o <= wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
cpu_ack_o <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_i[0] => wbm_adr_o[0].DATAIN
cpu_adr_i[1] => wbm_adr_o[1].DATAIN
cpu_adr_i[2] => wbm_adr_o[2].DATAIN
cpu_adr_i[3] => wbm_adr_o[3].DATAIN
cpu_adr_i[4] => wbm_adr_o[4].DATAIN
cpu_adr_i[5] => wbm_adr_o[5].DATAIN
cpu_adr_i[6] => wbm_adr_o[6].DATAIN
cpu_adr_i[7] => wbm_adr_o[7].DATAIN
cpu_adr_i[8] => wbm_adr_o[8].DATAIN
cpu_adr_i[9] => wbm_adr_o[9].DATAIN
cpu_adr_i[10] => wbm_adr_o[10].DATAIN
cpu_adr_i[11] => wbm_adr_o[11].DATAIN
cpu_adr_i[12] => wbm_adr_o[12].DATAIN
cpu_adr_i[13] => wbm_adr_o[13].DATAIN
cpu_adr_i[14] => wbm_adr_o[14].DATAIN
cpu_adr_i[15] => wbm_adr_o[15].DATAIN
cpu_adr_i[16] => wbm_adr_o[16].DATAIN
cpu_adr_i[17] => wbm_adr_o[17].DATAIN
cpu_adr_i[18] => wbm_adr_o[18].DATAIN
cpu_adr_i[19] => wbm_adr_o[19].DATAIN
cpu_adr_i[20] => wbm_adr_o[20].DATAIN
cpu_adr_i[21] => wbm_adr_o[21].DATAIN
cpu_adr_i[22] => wbm_adr_o[22].DATAIN
cpu_adr_i[23] => wbm_adr_o[23].DATAIN
cpu_adr_i[24] => wbm_adr_o[24].DATAIN
cpu_adr_i[25] => wbm_adr_o[25].DATAIN
cpu_adr_i[26] => wbm_adr_o[26].DATAIN
cpu_adr_i[27] => wbm_adr_o[27].DATAIN
cpu_adr_i[28] => wbm_adr_o[28].DATAIN
cpu_adr_i[29] => wbm_adr_o[29].DATAIN
cpu_adr_i[30] => wbm_adr_o[30].DATAIN
cpu_adr_i[31] => wbm_adr_o[31].DATAIN
cpu_dat_i[0] => wbm_dat_o[0].DATAIN
cpu_dat_i[1] => wbm_dat_o[1].DATAIN
cpu_dat_i[2] => wbm_dat_o[2].DATAIN
cpu_dat_i[3] => wbm_dat_o[3].DATAIN
cpu_dat_i[4] => wbm_dat_o[4].DATAIN
cpu_dat_i[5] => wbm_dat_o[5].DATAIN
cpu_dat_i[6] => wbm_dat_o[6].DATAIN
cpu_dat_i[7] => wbm_dat_o[7].DATAIN
cpu_dat_i[8] => wbm_dat_o[8].DATAIN
cpu_dat_i[9] => wbm_dat_o[9].DATAIN
cpu_dat_i[10] => wbm_dat_o[10].DATAIN
cpu_dat_i[11] => wbm_dat_o[11].DATAIN
cpu_dat_i[12] => wbm_dat_o[12].DATAIN
cpu_dat_i[13] => wbm_dat_o[13].DATAIN
cpu_dat_i[14] => wbm_dat_o[14].DATAIN
cpu_dat_i[15] => wbm_dat_o[15].DATAIN
cpu_dat_i[16] => wbm_dat_o[16].DATAIN
cpu_dat_i[17] => wbm_dat_o[17].DATAIN
cpu_dat_i[18] => wbm_dat_o[18].DATAIN
cpu_dat_i[19] => wbm_dat_o[19].DATAIN
cpu_dat_i[20] => wbm_dat_o[20].DATAIN
cpu_dat_i[21] => wbm_dat_o[21].DATAIN
cpu_dat_i[22] => wbm_dat_o[22].DATAIN
cpu_dat_i[23] => wbm_dat_o[23].DATAIN
cpu_dat_i[24] => wbm_dat_o[24].DATAIN
cpu_dat_i[25] => wbm_dat_o[25].DATAIN
cpu_dat_i[26] => wbm_dat_o[26].DATAIN
cpu_dat_i[27] => wbm_dat_o[27].DATAIN
cpu_dat_i[28] => wbm_dat_o[28].DATAIN
cpu_dat_i[29] => wbm_dat_o[29].DATAIN
cpu_dat_i[30] => wbm_dat_o[30].DATAIN
cpu_dat_i[31] => wbm_dat_o[31].DATAIN
cpu_req_i => wbm_cyc_o.DATAIN
cpu_req_i => wbm_stb_o.DATAIN
cpu_bsel_i[0] => wbm_sel_o[0].DATAIN
cpu_bsel_i[1] => wbm_sel_o[1].DATAIN
cpu_bsel_i[2] => wbm_sel_o[2].DATAIN
cpu_bsel_i[3] => wbm_sel_o[3].DATAIN
cpu_we_i => wbm_we_o.DATAIN
cpu_burst_i => wbm_cti_o[2].DATAIN
cpu_burst_i => wbm_cti_o[0].DATAIN
wbm_adr_o[0] <= cpu_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cpu_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cpu_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cpu_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cpu_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cpu_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cpu_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cpu_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cpu_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cpu_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cpu_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cpu_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cpu_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cpu_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cpu_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cpu_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cpu_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cpu_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cpu_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cpu_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= cpu_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cpu_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[22] <= cpu_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[23] <= cpu_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[24] <= cpu_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[25] <= cpu_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[26] <= cpu_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[27] <= cpu_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[28] <= cpu_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[29] <= cpu_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[30] <= cpu_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[31] <= cpu_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= cpu_req_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= cpu_req_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[0] <= cpu_bsel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[1] <= cpu_bsel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[2] <= cpu_bsel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[3] <= cpu_bsel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= cpu_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[0] <= cpu_burst_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[1] <= <VCC>
wbm_cti_o[2] <= cpu_burst_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_bte_o[0] <= <VCC>
wbm_bte_o[1] <= <GND>
wbm_dat_o[0] <= cpu_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= cpu_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= cpu_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= cpu_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= cpu_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= cpu_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= cpu_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= cpu_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= cpu_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= cpu_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= cpu_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= cpu_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= cpu_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= cpu_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= cpu_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= cpu_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= cpu_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= cpu_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= cpu_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= cpu_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= cpu_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= cpu_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= cpu_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= cpu_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= cpu_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= cpu_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= cpu_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= cpu_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= cpu_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= cpu_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= cpu_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= cpu_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_err_i => cpu_err_o.DATAIN
wbm_ack_i => cpu_ack_o.DATAIN
wbm_dat_i[0] => cpu_dat_o[0].DATAIN
wbm_dat_i[1] => cpu_dat_o[1].DATAIN
wbm_dat_i[2] => cpu_dat_o[2].DATAIN
wbm_dat_i[3] => cpu_dat_o[3].DATAIN
wbm_dat_i[4] => cpu_dat_o[4].DATAIN
wbm_dat_i[5] => cpu_dat_o[5].DATAIN
wbm_dat_i[6] => cpu_dat_o[6].DATAIN
wbm_dat_i[7] => cpu_dat_o[7].DATAIN
wbm_dat_i[8] => cpu_dat_o[8].DATAIN
wbm_dat_i[9] => cpu_dat_o[9].DATAIN
wbm_dat_i[10] => cpu_dat_o[10].DATAIN
wbm_dat_i[11] => cpu_dat_o[11].DATAIN
wbm_dat_i[12] => cpu_dat_o[12].DATAIN
wbm_dat_i[13] => cpu_dat_o[13].DATAIN
wbm_dat_i[14] => cpu_dat_o[14].DATAIN
wbm_dat_i[15] => cpu_dat_o[15].DATAIN
wbm_dat_i[16] => cpu_dat_o[16].DATAIN
wbm_dat_i[17] => cpu_dat_o[17].DATAIN
wbm_dat_i[18] => cpu_dat_o[18].DATAIN
wbm_dat_i[19] => cpu_dat_o[19].DATAIN
wbm_dat_i[20] => cpu_dat_o[20].DATAIN
wbm_dat_i[21] => cpu_dat_o[21].DATAIN
wbm_dat_i[22] => cpu_dat_o[22].DATAIN
wbm_dat_i[23] => cpu_dat_o[23].DATAIN
wbm_dat_i[24] => cpu_dat_o[24].DATAIN
wbm_dat_i[25] => cpu_dat_o[25].DATAIN
wbm_dat_i[26] => cpu_dat_o[26].DATAIN
wbm_dat_i[27] => cpu_dat_o[27].DATAIN
wbm_dat_i[28] => cpu_dat_o[28].DATAIN
wbm_dat_i[29] => cpu_dat_o[29].DATAIN
wbm_dat_i[30] => cpu_dat_o[30].DATAIN
wbm_dat_i[31] => cpu_dat_o[31].DATAIN
wbm_rty_i => ~NO_FANOUT~


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
cpu_err_o <= wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
cpu_ack_o <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_adr_i[0] => wbm_adr_o[0].DATAIN
cpu_adr_i[1] => wbm_adr_o[1].DATAIN
cpu_adr_i[2] => wbm_adr_o[2].DATAIN
cpu_adr_i[3] => wbm_adr_o[3].DATAIN
cpu_adr_i[4] => wbm_adr_o[4].DATAIN
cpu_adr_i[5] => wbm_adr_o[5].DATAIN
cpu_adr_i[6] => wbm_adr_o[6].DATAIN
cpu_adr_i[7] => wbm_adr_o[7].DATAIN
cpu_adr_i[8] => wbm_adr_o[8].DATAIN
cpu_adr_i[9] => wbm_adr_o[9].DATAIN
cpu_adr_i[10] => wbm_adr_o[10].DATAIN
cpu_adr_i[11] => wbm_adr_o[11].DATAIN
cpu_adr_i[12] => wbm_adr_o[12].DATAIN
cpu_adr_i[13] => wbm_adr_o[13].DATAIN
cpu_adr_i[14] => wbm_adr_o[14].DATAIN
cpu_adr_i[15] => wbm_adr_o[15].DATAIN
cpu_adr_i[16] => wbm_adr_o[16].DATAIN
cpu_adr_i[17] => wbm_adr_o[17].DATAIN
cpu_adr_i[18] => wbm_adr_o[18].DATAIN
cpu_adr_i[19] => wbm_adr_o[19].DATAIN
cpu_adr_i[20] => wbm_adr_o[20].DATAIN
cpu_adr_i[21] => wbm_adr_o[21].DATAIN
cpu_adr_i[22] => wbm_adr_o[22].DATAIN
cpu_adr_i[23] => wbm_adr_o[23].DATAIN
cpu_adr_i[24] => wbm_adr_o[24].DATAIN
cpu_adr_i[25] => wbm_adr_o[25].DATAIN
cpu_adr_i[26] => wbm_adr_o[26].DATAIN
cpu_adr_i[27] => wbm_adr_o[27].DATAIN
cpu_adr_i[28] => wbm_adr_o[28].DATAIN
cpu_adr_i[29] => wbm_adr_o[29].DATAIN
cpu_adr_i[30] => wbm_adr_o[30].DATAIN
cpu_adr_i[31] => wbm_adr_o[31].DATAIN
cpu_dat_i[0] => wbm_dat_o[0].DATAIN
cpu_dat_i[1] => wbm_dat_o[1].DATAIN
cpu_dat_i[2] => wbm_dat_o[2].DATAIN
cpu_dat_i[3] => wbm_dat_o[3].DATAIN
cpu_dat_i[4] => wbm_dat_o[4].DATAIN
cpu_dat_i[5] => wbm_dat_o[5].DATAIN
cpu_dat_i[6] => wbm_dat_o[6].DATAIN
cpu_dat_i[7] => wbm_dat_o[7].DATAIN
cpu_dat_i[8] => wbm_dat_o[8].DATAIN
cpu_dat_i[9] => wbm_dat_o[9].DATAIN
cpu_dat_i[10] => wbm_dat_o[10].DATAIN
cpu_dat_i[11] => wbm_dat_o[11].DATAIN
cpu_dat_i[12] => wbm_dat_o[12].DATAIN
cpu_dat_i[13] => wbm_dat_o[13].DATAIN
cpu_dat_i[14] => wbm_dat_o[14].DATAIN
cpu_dat_i[15] => wbm_dat_o[15].DATAIN
cpu_dat_i[16] => wbm_dat_o[16].DATAIN
cpu_dat_i[17] => wbm_dat_o[17].DATAIN
cpu_dat_i[18] => wbm_dat_o[18].DATAIN
cpu_dat_i[19] => wbm_dat_o[19].DATAIN
cpu_dat_i[20] => wbm_dat_o[20].DATAIN
cpu_dat_i[21] => wbm_dat_o[21].DATAIN
cpu_dat_i[22] => wbm_dat_o[22].DATAIN
cpu_dat_i[23] => wbm_dat_o[23].DATAIN
cpu_dat_i[24] => wbm_dat_o[24].DATAIN
cpu_dat_i[25] => wbm_dat_o[25].DATAIN
cpu_dat_i[26] => wbm_dat_o[26].DATAIN
cpu_dat_i[27] => wbm_dat_o[27].DATAIN
cpu_dat_i[28] => wbm_dat_o[28].DATAIN
cpu_dat_i[29] => wbm_dat_o[29].DATAIN
cpu_dat_i[30] => wbm_dat_o[30].DATAIN
cpu_dat_i[31] => wbm_dat_o[31].DATAIN
cpu_req_i => wbm_cyc_o.DATAIN
cpu_req_i => wbm_stb_o.DATAIN
cpu_bsel_i[0] => wbm_sel_o[0].DATAIN
cpu_bsel_i[1] => wbm_sel_o[1].DATAIN
cpu_bsel_i[2] => wbm_sel_o[2].DATAIN
cpu_bsel_i[3] => wbm_sel_o[3].DATAIN
cpu_we_i => wbm_we_o.DATAIN
cpu_burst_i => wbm_cti_o[2].DATAIN
cpu_burst_i => wbm_cti_o[0].DATAIN
wbm_adr_o[0] <= cpu_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cpu_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cpu_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cpu_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cpu_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cpu_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cpu_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cpu_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cpu_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cpu_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cpu_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cpu_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cpu_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cpu_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cpu_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cpu_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cpu_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cpu_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cpu_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cpu_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= cpu_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cpu_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[22] <= cpu_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[23] <= cpu_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[24] <= cpu_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[25] <= cpu_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[26] <= cpu_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[27] <= cpu_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[28] <= cpu_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[29] <= cpu_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[30] <= cpu_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[31] <= cpu_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= cpu_req_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= cpu_req_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[0] <= cpu_bsel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[1] <= cpu_bsel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[2] <= cpu_bsel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_sel_o[3] <= cpu_bsel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= cpu_we_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[0] <= cpu_burst_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_cti_o[1] <= <VCC>
wbm_cti_o[2] <= cpu_burst_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_bte_o[0] <= <GND>
wbm_bte_o[1] <= <GND>
wbm_dat_o[0] <= cpu_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= cpu_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= cpu_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= cpu_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= cpu_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= cpu_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= cpu_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= cpu_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= cpu_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= cpu_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= cpu_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= cpu_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= cpu_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= cpu_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= cpu_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= cpu_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= cpu_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= cpu_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= cpu_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= cpu_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= cpu_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= cpu_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= cpu_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= cpu_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= cpu_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= cpu_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= cpu_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= cpu_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= cpu_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= cpu_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= cpu_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= cpu_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbm_err_i => cpu_err_o.DATAIN
wbm_ack_i => cpu_ack_o.DATAIN
wbm_dat_i[0] => cpu_dat_o[0].DATAIN
wbm_dat_i[1] => cpu_dat_o[1].DATAIN
wbm_dat_i[2] => cpu_dat_o[2].DATAIN
wbm_dat_i[3] => cpu_dat_o[3].DATAIN
wbm_dat_i[4] => cpu_dat_o[4].DATAIN
wbm_dat_i[5] => cpu_dat_o[5].DATAIN
wbm_dat_i[6] => cpu_dat_o[6].DATAIN
wbm_dat_i[7] => cpu_dat_o[7].DATAIN
wbm_dat_i[8] => cpu_dat_o[8].DATAIN
wbm_dat_i[9] => cpu_dat_o[9].DATAIN
wbm_dat_i[10] => cpu_dat_o[10].DATAIN
wbm_dat_i[11] => cpu_dat_o[11].DATAIN
wbm_dat_i[12] => cpu_dat_o[12].DATAIN
wbm_dat_i[13] => cpu_dat_o[13].DATAIN
wbm_dat_i[14] => cpu_dat_o[14].DATAIN
wbm_dat_i[15] => cpu_dat_o[15].DATAIN
wbm_dat_i[16] => cpu_dat_o[16].DATAIN
wbm_dat_i[17] => cpu_dat_o[17].DATAIN
wbm_dat_i[18] => cpu_dat_o[18].DATAIN
wbm_dat_i[19] => cpu_dat_o[19].DATAIN
wbm_dat_i[20] => cpu_dat_o[20].DATAIN
wbm_dat_i[21] => cpu_dat_o[21].DATAIN
wbm_dat_i[22] => cpu_dat_o[22].DATAIN
wbm_dat_i[23] => cpu_dat_o[23].DATAIN
wbm_dat_i[24] => cpu_dat_o[24].DATAIN
wbm_dat_i[25] => cpu_dat_o[25].DATAIN
wbm_dat_i[26] => cpu_dat_o[26].DATAIN
wbm_dat_i[27] => cpu_dat_o[27].DATAIN
wbm_dat_i[28] => cpu_dat_o[28].DATAIN
wbm_dat_i[29] => cpu_dat_o[29].DATAIN
wbm_dat_i[30] => cpu_dat_o[30].DATAIN
wbm_dat_i[31] => cpu_dat_o[31].DATAIN
wbm_rty_i => ~NO_FANOUT~


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu
clk => clk.IN1
rst => rst.IN1
ibus_err_i => ibus_err_i.IN1
ibus_ack_i => ibus_ack_i.IN1
ibus_dat_i[0] => ibus_dat_i[0].IN1
ibus_dat_i[1] => ibus_dat_i[1].IN1
ibus_dat_i[2] => ibus_dat_i[2].IN1
ibus_dat_i[3] => ibus_dat_i[3].IN1
ibus_dat_i[4] => ibus_dat_i[4].IN1
ibus_dat_i[5] => ibus_dat_i[5].IN1
ibus_dat_i[6] => ibus_dat_i[6].IN1
ibus_dat_i[7] => ibus_dat_i[7].IN1
ibus_dat_i[8] => ibus_dat_i[8].IN1
ibus_dat_i[9] => ibus_dat_i[9].IN1
ibus_dat_i[10] => ibus_dat_i[10].IN1
ibus_dat_i[11] => ibus_dat_i[11].IN1
ibus_dat_i[12] => ibus_dat_i[12].IN1
ibus_dat_i[13] => ibus_dat_i[13].IN1
ibus_dat_i[14] => ibus_dat_i[14].IN1
ibus_dat_i[15] => ibus_dat_i[15].IN1
ibus_dat_i[16] => ibus_dat_i[16].IN1
ibus_dat_i[17] => ibus_dat_i[17].IN1
ibus_dat_i[18] => ibus_dat_i[18].IN1
ibus_dat_i[19] => ibus_dat_i[19].IN1
ibus_dat_i[20] => ibus_dat_i[20].IN1
ibus_dat_i[21] => ibus_dat_i[21].IN1
ibus_dat_i[22] => ibus_dat_i[22].IN1
ibus_dat_i[23] => ibus_dat_i[23].IN1
ibus_dat_i[24] => ibus_dat_i[24].IN1
ibus_dat_i[25] => ibus_dat_i[25].IN1
ibus_dat_i[26] => ibus_dat_i[26].IN1
ibus_dat_i[27] => ibus_dat_i[27].IN1
ibus_dat_i[28] => ibus_dat_i[28].IN1
ibus_dat_i[29] => ibus_dat_i[29].IN1
ibus_dat_i[30] => ibus_dat_i[30].IN1
ibus_dat_i[31] => ibus_dat_i[31].IN1
ibus_adr_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_adr_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_adr_o
ibus_req_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_req_o
ibus_burst_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.ibus_burst_o
dbus_err_i => dbus_err_i.IN1
dbus_ack_i => dbus_ack_i.IN1
dbus_dat_i[0] => dbus_dat_i[0].IN1
dbus_dat_i[1] => dbus_dat_i[1].IN1
dbus_dat_i[2] => dbus_dat_i[2].IN1
dbus_dat_i[3] => dbus_dat_i[3].IN1
dbus_dat_i[4] => dbus_dat_i[4].IN1
dbus_dat_i[5] => dbus_dat_i[5].IN1
dbus_dat_i[6] => dbus_dat_i[6].IN1
dbus_dat_i[7] => dbus_dat_i[7].IN1
dbus_dat_i[8] => dbus_dat_i[8].IN1
dbus_dat_i[9] => dbus_dat_i[9].IN1
dbus_dat_i[10] => dbus_dat_i[10].IN1
dbus_dat_i[11] => dbus_dat_i[11].IN1
dbus_dat_i[12] => dbus_dat_i[12].IN1
dbus_dat_i[13] => dbus_dat_i[13].IN1
dbus_dat_i[14] => dbus_dat_i[14].IN1
dbus_dat_i[15] => dbus_dat_i[15].IN1
dbus_dat_i[16] => dbus_dat_i[16].IN1
dbus_dat_i[17] => dbus_dat_i[17].IN1
dbus_dat_i[18] => dbus_dat_i[18].IN1
dbus_dat_i[19] => dbus_dat_i[19].IN1
dbus_dat_i[20] => dbus_dat_i[20].IN1
dbus_dat_i[21] => dbus_dat_i[21].IN1
dbus_dat_i[22] => dbus_dat_i[22].IN1
dbus_dat_i[23] => dbus_dat_i[23].IN1
dbus_dat_i[24] => dbus_dat_i[24].IN1
dbus_dat_i[25] => dbus_dat_i[25].IN1
dbus_dat_i[26] => dbus_dat_i[26].IN1
dbus_dat_i[27] => dbus_dat_i[27].IN1
dbus_dat_i[28] => dbus_dat_i[28].IN1
dbus_dat_i[29] => dbus_dat_i[29].IN1
dbus_dat_i[30] => dbus_dat_i[30].IN1
dbus_dat_i[31] => dbus_dat_i[31].IN1
dbus_adr_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_adr_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_adr_o
dbus_dat_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_dat_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_dat_o
dbus_req_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_req_o
dbus_bsel_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_bsel_o
dbus_bsel_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_bsel_o
dbus_bsel_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_bsel_o
dbus_bsel_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_bsel_o
dbus_we_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_we_o
dbus_burst_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.dbus_burst_o
irq_i[0] => irq_i[0].IN1
irq_i[1] => irq_i[1].IN1
irq_i[2] => irq_i[2].IN1
irq_i[3] => irq_i[3].IN1
irq_i[4] => irq_i[4].IN1
irq_i[5] => irq_i[5].IN1
irq_i[6] => irq_i[6].IN1
irq_i[7] => irq_i[7].IN1
irq_i[8] => irq_i[8].IN1
irq_i[9] => irq_i[9].IN1
irq_i[10] => irq_i[10].IN1
irq_i[11] => irq_i[11].IN1
irq_i[12] => irq_i[12].IN1
irq_i[13] => irq_i[13].IN1
irq_i[14] => irq_i[14].IN1
irq_i[15] => irq_i[15].IN1
irq_i[16] => irq_i[16].IN1
irq_i[17] => irq_i[17].IN1
irq_i[18] => irq_i[18].IN1
irq_i[19] => irq_i[19].IN1
irq_i[20] => irq_i[20].IN1
irq_i[21] => irq_i[21].IN1
irq_i[22] => irq_i[22].IN1
irq_i[23] => irq_i[23].IN1
irq_i[24] => irq_i[24].IN1
irq_i[25] => irq_i[25].IN1
irq_i[26] => irq_i[26].IN1
irq_i[27] => irq_i[27].IN1
irq_i[28] => irq_i[28].IN1
irq_i[29] => irq_i[29].IN1
irq_i[30] => irq_i[30].IN1
irq_i[31] => irq_i[31].IN1
du_addr_i[0] => du_addr_i[0].IN1
du_addr_i[1] => du_addr_i[1].IN1
du_addr_i[2] => du_addr_i[2].IN1
du_addr_i[3] => du_addr_i[3].IN1
du_addr_i[4] => du_addr_i[4].IN1
du_addr_i[5] => du_addr_i[5].IN1
du_addr_i[6] => du_addr_i[6].IN1
du_addr_i[7] => du_addr_i[7].IN1
du_addr_i[8] => du_addr_i[8].IN1
du_addr_i[9] => du_addr_i[9].IN1
du_addr_i[10] => du_addr_i[10].IN1
du_addr_i[11] => du_addr_i[11].IN1
du_addr_i[12] => du_addr_i[12].IN1
du_addr_i[13] => du_addr_i[13].IN1
du_addr_i[14] => du_addr_i[14].IN1
du_addr_i[15] => du_addr_i[15].IN1
du_stb_i => du_stb_i.IN1
du_dat_i[0] => du_dat_i[0].IN1
du_dat_i[1] => du_dat_i[1].IN1
du_dat_i[2] => du_dat_i[2].IN1
du_dat_i[3] => du_dat_i[3].IN1
du_dat_i[4] => du_dat_i[4].IN1
du_dat_i[5] => du_dat_i[5].IN1
du_dat_i[6] => du_dat_i[6].IN1
du_dat_i[7] => du_dat_i[7].IN1
du_dat_i[8] => du_dat_i[8].IN1
du_dat_i[9] => du_dat_i[9].IN1
du_dat_i[10] => du_dat_i[10].IN1
du_dat_i[11] => du_dat_i[11].IN1
du_dat_i[12] => du_dat_i[12].IN1
du_dat_i[13] => du_dat_i[13].IN1
du_dat_i[14] => du_dat_i[14].IN1
du_dat_i[15] => du_dat_i[15].IN1
du_dat_i[16] => du_dat_i[16].IN1
du_dat_i[17] => du_dat_i[17].IN1
du_dat_i[18] => du_dat_i[18].IN1
du_dat_i[19] => du_dat_i[19].IN1
du_dat_i[20] => du_dat_i[20].IN1
du_dat_i[21] => du_dat_i[21].IN1
du_dat_i[22] => du_dat_i[22].IN1
du_dat_i[23] => du_dat_i[23].IN1
du_dat_i[24] => du_dat_i[24].IN1
du_dat_i[25] => du_dat_i[25].IN1
du_dat_i[26] => du_dat_i[26].IN1
du_dat_i[27] => du_dat_i[27].IN1
du_dat_i[28] => du_dat_i[28].IN1
du_dat_i[29] => du_dat_i[29].IN1
du_dat_i[30] => du_dat_i[30].IN1
du_dat_i[31] => du_dat_i[31].IN1
du_we_i => du_we_i.IN1
du_dat_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_dat_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_dat_o
du_ack_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_ack_o
du_stall_i => du_stall_i.IN1
du_stall_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.du_stall_o
traceport_exec_valid_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_valid_o
traceport_exec_pc_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_pc_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_pc_o
traceport_exec_insn_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_insn_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_insn_o
traceport_exec_wbdata_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbdata_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbdata_o
traceport_exec_wbreg_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wbreg_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wbreg_o
traceport_exec_wben_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.traceport_exec_wben_o
spr_bus_addr_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_addr_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_addr_o
spr_bus_we_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_we_o
spr_bus_stb_o <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_stb_o
spr_bus_dat_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[16] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[17] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[18] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[19] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[20] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[21] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[22] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[23] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[24] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[25] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[26] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[27] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[28] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[29] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[30] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_o[31] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_bus_dat_o
spr_bus_dat_dmmu_i[0] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[1] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[2] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[3] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[4] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[5] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[6] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[7] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[8] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[9] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[10] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[11] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[12] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[13] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[14] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[15] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[16] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[17] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[18] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[19] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[20] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[21] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[22] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[23] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[24] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[25] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[26] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[27] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[28] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[29] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[30] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[31] => ~NO_FANOUT~
spr_bus_ack_dmmu_i => ~NO_FANOUT~
spr_bus_dat_immu_i[0] => ~NO_FANOUT~
spr_bus_dat_immu_i[1] => ~NO_FANOUT~
spr_bus_dat_immu_i[2] => ~NO_FANOUT~
spr_bus_dat_immu_i[3] => ~NO_FANOUT~
spr_bus_dat_immu_i[4] => ~NO_FANOUT~
spr_bus_dat_immu_i[5] => ~NO_FANOUT~
spr_bus_dat_immu_i[6] => ~NO_FANOUT~
spr_bus_dat_immu_i[7] => ~NO_FANOUT~
spr_bus_dat_immu_i[8] => ~NO_FANOUT~
spr_bus_dat_immu_i[9] => ~NO_FANOUT~
spr_bus_dat_immu_i[10] => ~NO_FANOUT~
spr_bus_dat_immu_i[11] => ~NO_FANOUT~
spr_bus_dat_immu_i[12] => ~NO_FANOUT~
spr_bus_dat_immu_i[13] => ~NO_FANOUT~
spr_bus_dat_immu_i[14] => ~NO_FANOUT~
spr_bus_dat_immu_i[15] => ~NO_FANOUT~
spr_bus_dat_immu_i[16] => ~NO_FANOUT~
spr_bus_dat_immu_i[17] => ~NO_FANOUT~
spr_bus_dat_immu_i[18] => ~NO_FANOUT~
spr_bus_dat_immu_i[19] => ~NO_FANOUT~
spr_bus_dat_immu_i[20] => ~NO_FANOUT~
spr_bus_dat_immu_i[21] => ~NO_FANOUT~
spr_bus_dat_immu_i[22] => ~NO_FANOUT~
spr_bus_dat_immu_i[23] => ~NO_FANOUT~
spr_bus_dat_immu_i[24] => ~NO_FANOUT~
spr_bus_dat_immu_i[25] => ~NO_FANOUT~
spr_bus_dat_immu_i[26] => ~NO_FANOUT~
spr_bus_dat_immu_i[27] => ~NO_FANOUT~
spr_bus_dat_immu_i[28] => ~NO_FANOUT~
spr_bus_dat_immu_i[29] => ~NO_FANOUT~
spr_bus_dat_immu_i[30] => ~NO_FANOUT~
spr_bus_dat_immu_i[31] => ~NO_FANOUT~
spr_bus_ack_immu_i => ~NO_FANOUT~
spr_bus_dat_mac_i[0] => spr_bus_dat_mac_i[0].IN1
spr_bus_dat_mac_i[1] => spr_bus_dat_mac_i[1].IN1
spr_bus_dat_mac_i[2] => spr_bus_dat_mac_i[2].IN1
spr_bus_dat_mac_i[3] => spr_bus_dat_mac_i[3].IN1
spr_bus_dat_mac_i[4] => spr_bus_dat_mac_i[4].IN1
spr_bus_dat_mac_i[5] => spr_bus_dat_mac_i[5].IN1
spr_bus_dat_mac_i[6] => spr_bus_dat_mac_i[6].IN1
spr_bus_dat_mac_i[7] => spr_bus_dat_mac_i[7].IN1
spr_bus_dat_mac_i[8] => spr_bus_dat_mac_i[8].IN1
spr_bus_dat_mac_i[9] => spr_bus_dat_mac_i[9].IN1
spr_bus_dat_mac_i[10] => spr_bus_dat_mac_i[10].IN1
spr_bus_dat_mac_i[11] => spr_bus_dat_mac_i[11].IN1
spr_bus_dat_mac_i[12] => spr_bus_dat_mac_i[12].IN1
spr_bus_dat_mac_i[13] => spr_bus_dat_mac_i[13].IN1
spr_bus_dat_mac_i[14] => spr_bus_dat_mac_i[14].IN1
spr_bus_dat_mac_i[15] => spr_bus_dat_mac_i[15].IN1
spr_bus_dat_mac_i[16] => spr_bus_dat_mac_i[16].IN1
spr_bus_dat_mac_i[17] => spr_bus_dat_mac_i[17].IN1
spr_bus_dat_mac_i[18] => spr_bus_dat_mac_i[18].IN1
spr_bus_dat_mac_i[19] => spr_bus_dat_mac_i[19].IN1
spr_bus_dat_mac_i[20] => spr_bus_dat_mac_i[20].IN1
spr_bus_dat_mac_i[21] => spr_bus_dat_mac_i[21].IN1
spr_bus_dat_mac_i[22] => spr_bus_dat_mac_i[22].IN1
spr_bus_dat_mac_i[23] => spr_bus_dat_mac_i[23].IN1
spr_bus_dat_mac_i[24] => spr_bus_dat_mac_i[24].IN1
spr_bus_dat_mac_i[25] => spr_bus_dat_mac_i[25].IN1
spr_bus_dat_mac_i[26] => spr_bus_dat_mac_i[26].IN1
spr_bus_dat_mac_i[27] => spr_bus_dat_mac_i[27].IN1
spr_bus_dat_mac_i[28] => spr_bus_dat_mac_i[28].IN1
spr_bus_dat_mac_i[29] => spr_bus_dat_mac_i[29].IN1
spr_bus_dat_mac_i[30] => spr_bus_dat_mac_i[30].IN1
spr_bus_dat_mac_i[31] => spr_bus_dat_mac_i[31].IN1
spr_bus_ack_mac_i => spr_bus_ack_mac_i.IN1
spr_bus_dat_pmu_i[0] => spr_bus_dat_pmu_i[0].IN1
spr_bus_dat_pmu_i[1] => spr_bus_dat_pmu_i[1].IN1
spr_bus_dat_pmu_i[2] => spr_bus_dat_pmu_i[2].IN1
spr_bus_dat_pmu_i[3] => spr_bus_dat_pmu_i[3].IN1
spr_bus_dat_pmu_i[4] => spr_bus_dat_pmu_i[4].IN1
spr_bus_dat_pmu_i[5] => spr_bus_dat_pmu_i[5].IN1
spr_bus_dat_pmu_i[6] => spr_bus_dat_pmu_i[6].IN1
spr_bus_dat_pmu_i[7] => spr_bus_dat_pmu_i[7].IN1
spr_bus_dat_pmu_i[8] => spr_bus_dat_pmu_i[8].IN1
spr_bus_dat_pmu_i[9] => spr_bus_dat_pmu_i[9].IN1
spr_bus_dat_pmu_i[10] => spr_bus_dat_pmu_i[10].IN1
spr_bus_dat_pmu_i[11] => spr_bus_dat_pmu_i[11].IN1
spr_bus_dat_pmu_i[12] => spr_bus_dat_pmu_i[12].IN1
spr_bus_dat_pmu_i[13] => spr_bus_dat_pmu_i[13].IN1
spr_bus_dat_pmu_i[14] => spr_bus_dat_pmu_i[14].IN1
spr_bus_dat_pmu_i[15] => spr_bus_dat_pmu_i[15].IN1
spr_bus_dat_pmu_i[16] => spr_bus_dat_pmu_i[16].IN1
spr_bus_dat_pmu_i[17] => spr_bus_dat_pmu_i[17].IN1
spr_bus_dat_pmu_i[18] => spr_bus_dat_pmu_i[18].IN1
spr_bus_dat_pmu_i[19] => spr_bus_dat_pmu_i[19].IN1
spr_bus_dat_pmu_i[20] => spr_bus_dat_pmu_i[20].IN1
spr_bus_dat_pmu_i[21] => spr_bus_dat_pmu_i[21].IN1
spr_bus_dat_pmu_i[22] => spr_bus_dat_pmu_i[22].IN1
spr_bus_dat_pmu_i[23] => spr_bus_dat_pmu_i[23].IN1
spr_bus_dat_pmu_i[24] => spr_bus_dat_pmu_i[24].IN1
spr_bus_dat_pmu_i[25] => spr_bus_dat_pmu_i[25].IN1
spr_bus_dat_pmu_i[26] => spr_bus_dat_pmu_i[26].IN1
spr_bus_dat_pmu_i[27] => spr_bus_dat_pmu_i[27].IN1
spr_bus_dat_pmu_i[28] => spr_bus_dat_pmu_i[28].IN1
spr_bus_dat_pmu_i[29] => spr_bus_dat_pmu_i[29].IN1
spr_bus_dat_pmu_i[30] => spr_bus_dat_pmu_i[30].IN1
spr_bus_dat_pmu_i[31] => spr_bus_dat_pmu_i[31].IN1
spr_bus_ack_pmu_i => spr_bus_ack_pmu_i.IN1
spr_bus_dat_pcu_i[0] => spr_bus_dat_pcu_i[0].IN1
spr_bus_dat_pcu_i[1] => spr_bus_dat_pcu_i[1].IN1
spr_bus_dat_pcu_i[2] => spr_bus_dat_pcu_i[2].IN1
spr_bus_dat_pcu_i[3] => spr_bus_dat_pcu_i[3].IN1
spr_bus_dat_pcu_i[4] => spr_bus_dat_pcu_i[4].IN1
spr_bus_dat_pcu_i[5] => spr_bus_dat_pcu_i[5].IN1
spr_bus_dat_pcu_i[6] => spr_bus_dat_pcu_i[6].IN1
spr_bus_dat_pcu_i[7] => spr_bus_dat_pcu_i[7].IN1
spr_bus_dat_pcu_i[8] => spr_bus_dat_pcu_i[8].IN1
spr_bus_dat_pcu_i[9] => spr_bus_dat_pcu_i[9].IN1
spr_bus_dat_pcu_i[10] => spr_bus_dat_pcu_i[10].IN1
spr_bus_dat_pcu_i[11] => spr_bus_dat_pcu_i[11].IN1
spr_bus_dat_pcu_i[12] => spr_bus_dat_pcu_i[12].IN1
spr_bus_dat_pcu_i[13] => spr_bus_dat_pcu_i[13].IN1
spr_bus_dat_pcu_i[14] => spr_bus_dat_pcu_i[14].IN1
spr_bus_dat_pcu_i[15] => spr_bus_dat_pcu_i[15].IN1
spr_bus_dat_pcu_i[16] => spr_bus_dat_pcu_i[16].IN1
spr_bus_dat_pcu_i[17] => spr_bus_dat_pcu_i[17].IN1
spr_bus_dat_pcu_i[18] => spr_bus_dat_pcu_i[18].IN1
spr_bus_dat_pcu_i[19] => spr_bus_dat_pcu_i[19].IN1
spr_bus_dat_pcu_i[20] => spr_bus_dat_pcu_i[20].IN1
spr_bus_dat_pcu_i[21] => spr_bus_dat_pcu_i[21].IN1
spr_bus_dat_pcu_i[22] => spr_bus_dat_pcu_i[22].IN1
spr_bus_dat_pcu_i[23] => spr_bus_dat_pcu_i[23].IN1
spr_bus_dat_pcu_i[24] => spr_bus_dat_pcu_i[24].IN1
spr_bus_dat_pcu_i[25] => spr_bus_dat_pcu_i[25].IN1
spr_bus_dat_pcu_i[26] => spr_bus_dat_pcu_i[26].IN1
spr_bus_dat_pcu_i[27] => spr_bus_dat_pcu_i[27].IN1
spr_bus_dat_pcu_i[28] => spr_bus_dat_pcu_i[28].IN1
spr_bus_dat_pcu_i[29] => spr_bus_dat_pcu_i[29].IN1
spr_bus_dat_pcu_i[30] => spr_bus_dat_pcu_i[30].IN1
spr_bus_dat_pcu_i[31] => spr_bus_dat_pcu_i[31].IN1
spr_bus_ack_pcu_i => spr_bus_ack_pcu_i.IN1
spr_bus_dat_fpu_i[0] => spr_bus_dat_fpu_i[0].IN1
spr_bus_dat_fpu_i[1] => spr_bus_dat_fpu_i[1].IN1
spr_bus_dat_fpu_i[2] => spr_bus_dat_fpu_i[2].IN1
spr_bus_dat_fpu_i[3] => spr_bus_dat_fpu_i[3].IN1
spr_bus_dat_fpu_i[4] => spr_bus_dat_fpu_i[4].IN1
spr_bus_dat_fpu_i[5] => spr_bus_dat_fpu_i[5].IN1
spr_bus_dat_fpu_i[6] => spr_bus_dat_fpu_i[6].IN1
spr_bus_dat_fpu_i[7] => spr_bus_dat_fpu_i[7].IN1
spr_bus_dat_fpu_i[8] => spr_bus_dat_fpu_i[8].IN1
spr_bus_dat_fpu_i[9] => spr_bus_dat_fpu_i[9].IN1
spr_bus_dat_fpu_i[10] => spr_bus_dat_fpu_i[10].IN1
spr_bus_dat_fpu_i[11] => spr_bus_dat_fpu_i[11].IN1
spr_bus_dat_fpu_i[12] => spr_bus_dat_fpu_i[12].IN1
spr_bus_dat_fpu_i[13] => spr_bus_dat_fpu_i[13].IN1
spr_bus_dat_fpu_i[14] => spr_bus_dat_fpu_i[14].IN1
spr_bus_dat_fpu_i[15] => spr_bus_dat_fpu_i[15].IN1
spr_bus_dat_fpu_i[16] => spr_bus_dat_fpu_i[16].IN1
spr_bus_dat_fpu_i[17] => spr_bus_dat_fpu_i[17].IN1
spr_bus_dat_fpu_i[18] => spr_bus_dat_fpu_i[18].IN1
spr_bus_dat_fpu_i[19] => spr_bus_dat_fpu_i[19].IN1
spr_bus_dat_fpu_i[20] => spr_bus_dat_fpu_i[20].IN1
spr_bus_dat_fpu_i[21] => spr_bus_dat_fpu_i[21].IN1
spr_bus_dat_fpu_i[22] => spr_bus_dat_fpu_i[22].IN1
spr_bus_dat_fpu_i[23] => spr_bus_dat_fpu_i[23].IN1
spr_bus_dat_fpu_i[24] => spr_bus_dat_fpu_i[24].IN1
spr_bus_dat_fpu_i[25] => spr_bus_dat_fpu_i[25].IN1
spr_bus_dat_fpu_i[26] => spr_bus_dat_fpu_i[26].IN1
spr_bus_dat_fpu_i[27] => spr_bus_dat_fpu_i[27].IN1
spr_bus_dat_fpu_i[28] => spr_bus_dat_fpu_i[28].IN1
spr_bus_dat_fpu_i[29] => spr_bus_dat_fpu_i[29].IN1
spr_bus_dat_fpu_i[30] => spr_bus_dat_fpu_i[30].IN1
spr_bus_dat_fpu_i[31] => spr_bus_dat_fpu_i[31].IN1
spr_bus_ack_fpu_i => spr_bus_ack_fpu_i.IN1
spr_sr_o[0] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[1] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[2] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[3] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[4] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[5] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[6] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[7] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[8] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[9] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[10] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[11] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[12] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[13] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[14] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
spr_sr_o[15] <= mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu.spr_sr_o
multicore_coreid_i[0] => multicore_coreid_i[0].IN1
multicore_coreid_i[1] => multicore_coreid_i[1].IN1
multicore_coreid_i[2] => multicore_coreid_i[2].IN1
multicore_coreid_i[3] => multicore_coreid_i[3].IN1
multicore_coreid_i[4] => multicore_coreid_i[4].IN1
multicore_coreid_i[5] => multicore_coreid_i[5].IN1
multicore_coreid_i[6] => multicore_coreid_i[6].IN1
multicore_coreid_i[7] => multicore_coreid_i[7].IN1
multicore_coreid_i[8] => multicore_coreid_i[8].IN1
multicore_coreid_i[9] => multicore_coreid_i[9].IN1
multicore_coreid_i[10] => multicore_coreid_i[10].IN1
multicore_coreid_i[11] => multicore_coreid_i[11].IN1
multicore_coreid_i[12] => multicore_coreid_i[12].IN1
multicore_coreid_i[13] => multicore_coreid_i[13].IN1
multicore_coreid_i[14] => multicore_coreid_i[14].IN1
multicore_coreid_i[15] => multicore_coreid_i[15].IN1
multicore_coreid_i[16] => multicore_coreid_i[16].IN1
multicore_coreid_i[17] => multicore_coreid_i[17].IN1
multicore_coreid_i[18] => multicore_coreid_i[18].IN1
multicore_coreid_i[19] => multicore_coreid_i[19].IN1
multicore_coreid_i[20] => multicore_coreid_i[20].IN1
multicore_coreid_i[21] => multicore_coreid_i[21].IN1
multicore_coreid_i[22] => multicore_coreid_i[22].IN1
multicore_coreid_i[23] => multicore_coreid_i[23].IN1
multicore_coreid_i[24] => multicore_coreid_i[24].IN1
multicore_coreid_i[25] => multicore_coreid_i[25].IN1
multicore_coreid_i[26] => multicore_coreid_i[26].IN1
multicore_coreid_i[27] => multicore_coreid_i[27].IN1
multicore_coreid_i[28] => multicore_coreid_i[28].IN1
multicore_coreid_i[29] => multicore_coreid_i[29].IN1
multicore_coreid_i[30] => multicore_coreid_i[30].IN1
multicore_coreid_i[31] => multicore_coreid_i[31].IN1
multicore_numcores_i[0] => multicore_numcores_i[0].IN1
multicore_numcores_i[1] => multicore_numcores_i[1].IN1
multicore_numcores_i[2] => multicore_numcores_i[2].IN1
multicore_numcores_i[3] => multicore_numcores_i[3].IN1
multicore_numcores_i[4] => multicore_numcores_i[4].IN1
multicore_numcores_i[5] => multicore_numcores_i[5].IN1
multicore_numcores_i[6] => multicore_numcores_i[6].IN1
multicore_numcores_i[7] => multicore_numcores_i[7].IN1
multicore_numcores_i[8] => multicore_numcores_i[8].IN1
multicore_numcores_i[9] => multicore_numcores_i[9].IN1
multicore_numcores_i[10] => multicore_numcores_i[10].IN1
multicore_numcores_i[11] => multicore_numcores_i[11].IN1
multicore_numcores_i[12] => multicore_numcores_i[12].IN1
multicore_numcores_i[13] => multicore_numcores_i[13].IN1
multicore_numcores_i[14] => multicore_numcores_i[14].IN1
multicore_numcores_i[15] => multicore_numcores_i[15].IN1
multicore_numcores_i[16] => multicore_numcores_i[16].IN1
multicore_numcores_i[17] => multicore_numcores_i[17].IN1
multicore_numcores_i[18] => multicore_numcores_i[18].IN1
multicore_numcores_i[19] => multicore_numcores_i[19].IN1
multicore_numcores_i[20] => multicore_numcores_i[20].IN1
multicore_numcores_i[21] => multicore_numcores_i[21].IN1
multicore_numcores_i[22] => multicore_numcores_i[22].IN1
multicore_numcores_i[23] => multicore_numcores_i[23].IN1
multicore_numcores_i[24] => multicore_numcores_i[24].IN1
multicore_numcores_i[25] => multicore_numcores_i[25].IN1
multicore_numcores_i[26] => multicore_numcores_i[26].IN1
multicore_numcores_i[27] => multicore_numcores_i[27].IN1
multicore_numcores_i[28] => multicore_numcores_i[28].IN1
multicore_numcores_i[29] => multicore_numcores_i[29].IN1
multicore_numcores_i[30] => multicore_numcores_i[30].IN1
multicore_numcores_i[31] => multicore_numcores_i[31].IN1
snoop_adr_i[0] => snoop_adr_i[0].IN1
snoop_adr_i[1] => snoop_adr_i[1].IN1
snoop_adr_i[2] => snoop_adr_i[2].IN1
snoop_adr_i[3] => snoop_adr_i[3].IN1
snoop_adr_i[4] => snoop_adr_i[4].IN1
snoop_adr_i[5] => snoop_adr_i[5].IN1
snoop_adr_i[6] => snoop_adr_i[6].IN1
snoop_adr_i[7] => snoop_adr_i[7].IN1
snoop_adr_i[8] => snoop_adr_i[8].IN1
snoop_adr_i[9] => snoop_adr_i[9].IN1
snoop_adr_i[10] => snoop_adr_i[10].IN1
snoop_adr_i[11] => snoop_adr_i[11].IN1
snoop_adr_i[12] => snoop_adr_i[12].IN1
snoop_adr_i[13] => snoop_adr_i[13].IN1
snoop_adr_i[14] => snoop_adr_i[14].IN1
snoop_adr_i[15] => snoop_adr_i[15].IN1
snoop_adr_i[16] => snoop_adr_i[16].IN1
snoop_adr_i[17] => snoop_adr_i[17].IN1
snoop_adr_i[18] => snoop_adr_i[18].IN1
snoop_adr_i[19] => snoop_adr_i[19].IN1
snoop_adr_i[20] => snoop_adr_i[20].IN1
snoop_adr_i[21] => snoop_adr_i[21].IN1
snoop_adr_i[22] => snoop_adr_i[22].IN1
snoop_adr_i[23] => snoop_adr_i[23].IN1
snoop_adr_i[24] => snoop_adr_i[24].IN1
snoop_adr_i[25] => snoop_adr_i[25].IN1
snoop_adr_i[26] => snoop_adr_i[26].IN1
snoop_adr_i[27] => snoop_adr_i[27].IN1
snoop_adr_i[28] => snoop_adr_i[28].IN1
snoop_adr_i[29] => snoop_adr_i[29].IN1
snoop_adr_i[30] => snoop_adr_i[30].IN1
snoop_adr_i[31] => snoop_adr_i[31].IN1
snoop_en_i => snoop_en_i.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu
clk => clk.IN10
rst => rst.IN10
ibus_err_i => ibus_err_i.IN1
ibus_ack_i => ibus_ack_i.IN1
ibus_dat_i[0] => ibus_dat_i[0].IN1
ibus_dat_i[1] => ibus_dat_i[1].IN1
ibus_dat_i[2] => ibus_dat_i[2].IN1
ibus_dat_i[3] => ibus_dat_i[3].IN1
ibus_dat_i[4] => ibus_dat_i[4].IN1
ibus_dat_i[5] => ibus_dat_i[5].IN1
ibus_dat_i[6] => ibus_dat_i[6].IN1
ibus_dat_i[7] => ibus_dat_i[7].IN1
ibus_dat_i[8] => ibus_dat_i[8].IN1
ibus_dat_i[9] => ibus_dat_i[9].IN1
ibus_dat_i[10] => ibus_dat_i[10].IN1
ibus_dat_i[11] => ibus_dat_i[11].IN1
ibus_dat_i[12] => ibus_dat_i[12].IN1
ibus_dat_i[13] => ibus_dat_i[13].IN1
ibus_dat_i[14] => ibus_dat_i[14].IN1
ibus_dat_i[15] => ibus_dat_i[15].IN1
ibus_dat_i[16] => ibus_dat_i[16].IN1
ibus_dat_i[17] => ibus_dat_i[17].IN1
ibus_dat_i[18] => ibus_dat_i[18].IN1
ibus_dat_i[19] => ibus_dat_i[19].IN1
ibus_dat_i[20] => ibus_dat_i[20].IN1
ibus_dat_i[21] => ibus_dat_i[21].IN1
ibus_dat_i[22] => ibus_dat_i[22].IN1
ibus_dat_i[23] => ibus_dat_i[23].IN1
ibus_dat_i[24] => ibus_dat_i[24].IN1
ibus_dat_i[25] => ibus_dat_i[25].IN1
ibus_dat_i[26] => ibus_dat_i[26].IN1
ibus_dat_i[27] => ibus_dat_i[27].IN1
ibus_dat_i[28] => ibus_dat_i[28].IN1
ibus_dat_i[29] => ibus_dat_i[29].IN1
ibus_dat_i[30] => ibus_dat_i[30].IN1
ibus_dat_i[31] => ibus_dat_i[31].IN1
ibus_adr_o[0] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[1] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[2] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[3] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[4] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[5] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[6] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[7] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[8] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[9] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[10] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[11] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[12] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[13] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[14] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[15] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[16] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[17] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[18] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[19] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[20] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[21] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[22] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[23] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[24] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[25] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[26] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[27] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[28] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[29] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[30] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_adr_o[31] <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_adr_o
ibus_req_o <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_req_o
ibus_burst_o <= mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino.ibus_burst_o
dbus_err_i => dbus_err_i.IN1
dbus_ack_i => dbus_ack_i.IN1
dbus_dat_i[0] => dbus_dat_i[0].IN1
dbus_dat_i[1] => dbus_dat_i[1].IN1
dbus_dat_i[2] => dbus_dat_i[2].IN1
dbus_dat_i[3] => dbus_dat_i[3].IN1
dbus_dat_i[4] => dbus_dat_i[4].IN1
dbus_dat_i[5] => dbus_dat_i[5].IN1
dbus_dat_i[6] => dbus_dat_i[6].IN1
dbus_dat_i[7] => dbus_dat_i[7].IN1
dbus_dat_i[8] => dbus_dat_i[8].IN1
dbus_dat_i[9] => dbus_dat_i[9].IN1
dbus_dat_i[10] => dbus_dat_i[10].IN1
dbus_dat_i[11] => dbus_dat_i[11].IN1
dbus_dat_i[12] => dbus_dat_i[12].IN1
dbus_dat_i[13] => dbus_dat_i[13].IN1
dbus_dat_i[14] => dbus_dat_i[14].IN1
dbus_dat_i[15] => dbus_dat_i[15].IN1
dbus_dat_i[16] => dbus_dat_i[16].IN1
dbus_dat_i[17] => dbus_dat_i[17].IN1
dbus_dat_i[18] => dbus_dat_i[18].IN1
dbus_dat_i[19] => dbus_dat_i[19].IN1
dbus_dat_i[20] => dbus_dat_i[20].IN1
dbus_dat_i[21] => dbus_dat_i[21].IN1
dbus_dat_i[22] => dbus_dat_i[22].IN1
dbus_dat_i[23] => dbus_dat_i[23].IN1
dbus_dat_i[24] => dbus_dat_i[24].IN1
dbus_dat_i[25] => dbus_dat_i[25].IN1
dbus_dat_i[26] => dbus_dat_i[26].IN1
dbus_dat_i[27] => dbus_dat_i[27].IN1
dbus_dat_i[28] => dbus_dat_i[28].IN1
dbus_dat_i[29] => dbus_dat_i[29].IN1
dbus_dat_i[30] => dbus_dat_i[30].IN1
dbus_dat_i[31] => dbus_dat_i[31].IN1
dbus_adr_o[0] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[1] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[2] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[3] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[4] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[5] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[6] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[7] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[8] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[9] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[10] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[11] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[12] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[13] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[14] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[15] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[16] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[17] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[18] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[19] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[20] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[21] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[22] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[23] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[24] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[25] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[26] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[27] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[28] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[29] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[30] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_adr_o[31] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_adr_o
dbus_dat_o[0] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[1] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[2] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[3] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[4] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[5] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[6] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[7] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[8] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[9] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[10] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[11] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[12] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[13] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[14] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[15] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[16] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[17] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[18] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[19] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[20] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[21] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[22] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[23] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[24] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[25] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[26] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[27] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[28] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[29] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[30] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_dat_o[31] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_dat_o
dbus_req_o <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_req_o
dbus_bsel_o[0] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_bsel_o
dbus_bsel_o[1] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_bsel_o
dbus_bsel_o[2] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_bsel_o
dbus_bsel_o[3] <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_bsel_o
dbus_we_o <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_we_o
dbus_burst_o <= mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino.dbus_burst_o
irq_i[0] => irq_i[0].IN1
irq_i[1] => irq_i[1].IN1
irq_i[2] => irq_i[2].IN1
irq_i[3] => irq_i[3].IN1
irq_i[4] => irq_i[4].IN1
irq_i[5] => irq_i[5].IN1
irq_i[6] => irq_i[6].IN1
irq_i[7] => irq_i[7].IN1
irq_i[8] => irq_i[8].IN1
irq_i[9] => irq_i[9].IN1
irq_i[10] => irq_i[10].IN1
irq_i[11] => irq_i[11].IN1
irq_i[12] => irq_i[12].IN1
irq_i[13] => irq_i[13].IN1
irq_i[14] => irq_i[14].IN1
irq_i[15] => irq_i[15].IN1
irq_i[16] => irq_i[16].IN1
irq_i[17] => irq_i[17].IN1
irq_i[18] => irq_i[18].IN1
irq_i[19] => irq_i[19].IN1
irq_i[20] => irq_i[20].IN1
irq_i[21] => irq_i[21].IN1
irq_i[22] => irq_i[22].IN1
irq_i[23] => irq_i[23].IN1
irq_i[24] => irq_i[24].IN1
irq_i[25] => irq_i[25].IN1
irq_i[26] => irq_i[26].IN1
irq_i[27] => irq_i[27].IN1
irq_i[28] => irq_i[28].IN1
irq_i[29] => irq_i[29].IN1
irq_i[30] => irq_i[30].IN1
irq_i[31] => irq_i[31].IN1
du_addr_i[0] => du_addr_i[0].IN1
du_addr_i[1] => du_addr_i[1].IN1
du_addr_i[2] => du_addr_i[2].IN1
du_addr_i[3] => du_addr_i[3].IN1
du_addr_i[4] => du_addr_i[4].IN1
du_addr_i[5] => du_addr_i[5].IN1
du_addr_i[6] => du_addr_i[6].IN1
du_addr_i[7] => du_addr_i[7].IN1
du_addr_i[8] => du_addr_i[8].IN1
du_addr_i[9] => du_addr_i[9].IN1
du_addr_i[10] => du_addr_i[10].IN1
du_addr_i[11] => du_addr_i[11].IN1
du_addr_i[12] => du_addr_i[12].IN1
du_addr_i[13] => du_addr_i[13].IN1
du_addr_i[14] => du_addr_i[14].IN1
du_addr_i[15] => du_addr_i[15].IN1
du_stb_i => du_stb_i.IN1
du_dat_i[0] => du_dat_i[0].IN1
du_dat_i[1] => du_dat_i[1].IN1
du_dat_i[2] => du_dat_i[2].IN1
du_dat_i[3] => du_dat_i[3].IN1
du_dat_i[4] => du_dat_i[4].IN1
du_dat_i[5] => du_dat_i[5].IN1
du_dat_i[6] => du_dat_i[6].IN1
du_dat_i[7] => du_dat_i[7].IN1
du_dat_i[8] => du_dat_i[8].IN1
du_dat_i[9] => du_dat_i[9].IN1
du_dat_i[10] => du_dat_i[10].IN1
du_dat_i[11] => du_dat_i[11].IN1
du_dat_i[12] => du_dat_i[12].IN1
du_dat_i[13] => du_dat_i[13].IN1
du_dat_i[14] => du_dat_i[14].IN1
du_dat_i[15] => du_dat_i[15].IN1
du_dat_i[16] => du_dat_i[16].IN1
du_dat_i[17] => du_dat_i[17].IN1
du_dat_i[18] => du_dat_i[18].IN1
du_dat_i[19] => du_dat_i[19].IN1
du_dat_i[20] => du_dat_i[20].IN1
du_dat_i[21] => du_dat_i[21].IN1
du_dat_i[22] => du_dat_i[22].IN1
du_dat_i[23] => du_dat_i[23].IN1
du_dat_i[24] => du_dat_i[24].IN1
du_dat_i[25] => du_dat_i[25].IN1
du_dat_i[26] => du_dat_i[26].IN1
du_dat_i[27] => du_dat_i[27].IN1
du_dat_i[28] => du_dat_i[28].IN1
du_dat_i[29] => du_dat_i[29].IN1
du_dat_i[30] => du_dat_i[30].IN1
du_dat_i[31] => du_dat_i[31].IN1
du_we_i => du_we_i.IN1
du_dat_o[0] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[1] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[2] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[3] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[4] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[5] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[6] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[7] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[8] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[9] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[10] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[11] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[12] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[13] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[14] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[15] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[16] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[17] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[18] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[19] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[20] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[21] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[22] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[23] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[24] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[25] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[26] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[27] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[28] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[29] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[30] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_dat_o[31] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_dat_o
du_ack_o <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_ack_o
du_stall_i => du_stall_i.IN1
du_stall_o <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.du_stall_o
traceport_exec_valid_o <= traceport_exec_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[0] <= traceport_exec_pc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[1] <= traceport_exec_pc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[2] <= traceport_exec_pc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[3] <= traceport_exec_pc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[4] <= traceport_exec_pc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[5] <= traceport_exec_pc_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[6] <= traceport_exec_pc_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[7] <= traceport_exec_pc_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[8] <= traceport_exec_pc_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[9] <= traceport_exec_pc_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[10] <= traceport_exec_pc_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[11] <= traceport_exec_pc_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[12] <= traceport_exec_pc_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[13] <= traceport_exec_pc_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[14] <= traceport_exec_pc_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[15] <= traceport_exec_pc_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[16] <= traceport_exec_pc_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[17] <= traceport_exec_pc_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[18] <= traceport_exec_pc_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[19] <= traceport_exec_pc_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[20] <= traceport_exec_pc_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[21] <= traceport_exec_pc_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[22] <= traceport_exec_pc_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[23] <= traceport_exec_pc_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[24] <= traceport_exec_pc_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[25] <= traceport_exec_pc_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[26] <= traceport_exec_pc_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[27] <= traceport_exec_pc_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[28] <= traceport_exec_pc_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[29] <= traceport_exec_pc_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[30] <= traceport_exec_pc_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_pc_o[31] <= traceport_exec_pc_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[0] <= traceport_exec_insn_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[1] <= traceport_exec_insn_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[2] <= traceport_exec_insn_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[3] <= traceport_exec_insn_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[4] <= traceport_exec_insn_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[5] <= traceport_exec_insn_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[6] <= traceport_exec_insn_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[7] <= traceport_exec_insn_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[8] <= traceport_exec_insn_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[9] <= traceport_exec_insn_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[10] <= traceport_exec_insn_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[11] <= traceport_exec_insn_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[12] <= traceport_exec_insn_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[13] <= traceport_exec_insn_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[14] <= traceport_exec_insn_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[15] <= traceport_exec_insn_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[16] <= traceport_exec_insn_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[17] <= traceport_exec_insn_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[18] <= traceport_exec_insn_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[19] <= traceport_exec_insn_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[20] <= traceport_exec_insn_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[21] <= traceport_exec_insn_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[22] <= traceport_exec_insn_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[23] <= traceport_exec_insn_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[24] <= traceport_exec_insn_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[25] <= traceport_exec_insn_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[26] <= traceport_exec_insn_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[27] <= traceport_exec_insn_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[28] <= traceport_exec_insn_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[29] <= traceport_exec_insn_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[30] <= traceport_exec_insn_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_insn_o[31] <= traceport_exec_insn_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
traceport_exec_wbdata_o[0] <= <GND>
traceport_exec_wbdata_o[1] <= <GND>
traceport_exec_wbdata_o[2] <= <GND>
traceport_exec_wbdata_o[3] <= <GND>
traceport_exec_wbdata_o[4] <= <GND>
traceport_exec_wbdata_o[5] <= <GND>
traceport_exec_wbdata_o[6] <= <GND>
traceport_exec_wbdata_o[7] <= <GND>
traceport_exec_wbdata_o[8] <= <GND>
traceport_exec_wbdata_o[9] <= <GND>
traceport_exec_wbdata_o[10] <= <GND>
traceport_exec_wbdata_o[11] <= <GND>
traceport_exec_wbdata_o[12] <= <GND>
traceport_exec_wbdata_o[13] <= <GND>
traceport_exec_wbdata_o[14] <= <GND>
traceport_exec_wbdata_o[15] <= <GND>
traceport_exec_wbdata_o[16] <= <GND>
traceport_exec_wbdata_o[17] <= <GND>
traceport_exec_wbdata_o[18] <= <GND>
traceport_exec_wbdata_o[19] <= <GND>
traceport_exec_wbdata_o[20] <= <GND>
traceport_exec_wbdata_o[21] <= <GND>
traceport_exec_wbdata_o[22] <= <GND>
traceport_exec_wbdata_o[23] <= <GND>
traceport_exec_wbdata_o[24] <= <GND>
traceport_exec_wbdata_o[25] <= <GND>
traceport_exec_wbdata_o[26] <= <GND>
traceport_exec_wbdata_o[27] <= <GND>
traceport_exec_wbdata_o[28] <= <GND>
traceport_exec_wbdata_o[29] <= <GND>
traceport_exec_wbdata_o[30] <= <GND>
traceport_exec_wbdata_o[31] <= <GND>
traceport_exec_wbreg_o[0] <= <GND>
traceport_exec_wbreg_o[1] <= <GND>
traceport_exec_wbreg_o[2] <= <GND>
traceport_exec_wbreg_o[3] <= <GND>
traceport_exec_wbreg_o[4] <= <GND>
traceport_exec_wben_o <= <GND>
spr_bus_addr_o[0] <= spr_bus_addr_o[0].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[1] <= spr_bus_addr_o[1].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[2] <= spr_bus_addr_o[2].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[3] <= spr_bus_addr_o[3].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[4] <= spr_bus_addr_o[4].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[5] <= spr_bus_addr_o[5].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[6] <= spr_bus_addr_o[6].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[7] <= spr_bus_addr_o[7].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[8] <= spr_bus_addr_o[8].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[9] <= spr_bus_addr_o[9].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[10] <= spr_bus_addr_o[10].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[11] <= spr_bus_addr_o[11].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[12] <= spr_bus_addr_o[12].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[13] <= spr_bus_addr_o[13].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[14] <= spr_bus_addr_o[14].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[15] <= spr_bus_addr_o[15].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_we_o <= spr_bus_we_o.DB_MAX_OUTPUT_PORT_TYPE
spr_bus_stb_o <= spr_bus_stb_o.DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[0] <= spr_bus_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[1] <= spr_bus_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[2] <= spr_bus_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[3] <= spr_bus_dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[4] <= spr_bus_dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[5] <= spr_bus_dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[6] <= spr_bus_dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[7] <= spr_bus_dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[8] <= spr_bus_dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[9] <= spr_bus_dat_o[9].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[10] <= spr_bus_dat_o[10].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[11] <= spr_bus_dat_o[11].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[12] <= spr_bus_dat_o[12].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[13] <= spr_bus_dat_o[13].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[14] <= spr_bus_dat_o[14].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[15] <= spr_bus_dat_o[15].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[16] <= spr_bus_dat_o[16].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[17] <= spr_bus_dat_o[17].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[18] <= spr_bus_dat_o[18].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[19] <= spr_bus_dat_o[19].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[20] <= spr_bus_dat_o[20].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[21] <= spr_bus_dat_o[21].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[22] <= spr_bus_dat_o[22].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[23] <= spr_bus_dat_o[23].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[24] <= spr_bus_dat_o[24].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[25] <= spr_bus_dat_o[25].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[26] <= spr_bus_dat_o[26].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[27] <= spr_bus_dat_o[27].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[28] <= spr_bus_dat_o[28].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[29] <= spr_bus_dat_o[29].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[30] <= spr_bus_dat_o[30].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[31] <= spr_bus_dat_o[31].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_mac_i[0] => spr_bus_dat_mac_i[0].IN1
spr_bus_dat_mac_i[1] => spr_bus_dat_mac_i[1].IN1
spr_bus_dat_mac_i[2] => spr_bus_dat_mac_i[2].IN1
spr_bus_dat_mac_i[3] => spr_bus_dat_mac_i[3].IN1
spr_bus_dat_mac_i[4] => spr_bus_dat_mac_i[4].IN1
spr_bus_dat_mac_i[5] => spr_bus_dat_mac_i[5].IN1
spr_bus_dat_mac_i[6] => spr_bus_dat_mac_i[6].IN1
spr_bus_dat_mac_i[7] => spr_bus_dat_mac_i[7].IN1
spr_bus_dat_mac_i[8] => spr_bus_dat_mac_i[8].IN1
spr_bus_dat_mac_i[9] => spr_bus_dat_mac_i[9].IN1
spr_bus_dat_mac_i[10] => spr_bus_dat_mac_i[10].IN1
spr_bus_dat_mac_i[11] => spr_bus_dat_mac_i[11].IN1
spr_bus_dat_mac_i[12] => spr_bus_dat_mac_i[12].IN1
spr_bus_dat_mac_i[13] => spr_bus_dat_mac_i[13].IN1
spr_bus_dat_mac_i[14] => spr_bus_dat_mac_i[14].IN1
spr_bus_dat_mac_i[15] => spr_bus_dat_mac_i[15].IN1
spr_bus_dat_mac_i[16] => spr_bus_dat_mac_i[16].IN1
spr_bus_dat_mac_i[17] => spr_bus_dat_mac_i[17].IN1
spr_bus_dat_mac_i[18] => spr_bus_dat_mac_i[18].IN1
spr_bus_dat_mac_i[19] => spr_bus_dat_mac_i[19].IN1
spr_bus_dat_mac_i[20] => spr_bus_dat_mac_i[20].IN1
spr_bus_dat_mac_i[21] => spr_bus_dat_mac_i[21].IN1
spr_bus_dat_mac_i[22] => spr_bus_dat_mac_i[22].IN1
spr_bus_dat_mac_i[23] => spr_bus_dat_mac_i[23].IN1
spr_bus_dat_mac_i[24] => spr_bus_dat_mac_i[24].IN1
spr_bus_dat_mac_i[25] => spr_bus_dat_mac_i[25].IN1
spr_bus_dat_mac_i[26] => spr_bus_dat_mac_i[26].IN1
spr_bus_dat_mac_i[27] => spr_bus_dat_mac_i[27].IN1
spr_bus_dat_mac_i[28] => spr_bus_dat_mac_i[28].IN1
spr_bus_dat_mac_i[29] => spr_bus_dat_mac_i[29].IN1
spr_bus_dat_mac_i[30] => spr_bus_dat_mac_i[30].IN1
spr_bus_dat_mac_i[31] => spr_bus_dat_mac_i[31].IN1
spr_bus_ack_mac_i => spr_bus_ack_mac_i.IN1
spr_bus_dat_pmu_i[0] => spr_bus_dat_pmu_i[0].IN1
spr_bus_dat_pmu_i[1] => spr_bus_dat_pmu_i[1].IN1
spr_bus_dat_pmu_i[2] => spr_bus_dat_pmu_i[2].IN1
spr_bus_dat_pmu_i[3] => spr_bus_dat_pmu_i[3].IN1
spr_bus_dat_pmu_i[4] => spr_bus_dat_pmu_i[4].IN1
spr_bus_dat_pmu_i[5] => spr_bus_dat_pmu_i[5].IN1
spr_bus_dat_pmu_i[6] => spr_bus_dat_pmu_i[6].IN1
spr_bus_dat_pmu_i[7] => spr_bus_dat_pmu_i[7].IN1
spr_bus_dat_pmu_i[8] => spr_bus_dat_pmu_i[8].IN1
spr_bus_dat_pmu_i[9] => spr_bus_dat_pmu_i[9].IN1
spr_bus_dat_pmu_i[10] => spr_bus_dat_pmu_i[10].IN1
spr_bus_dat_pmu_i[11] => spr_bus_dat_pmu_i[11].IN1
spr_bus_dat_pmu_i[12] => spr_bus_dat_pmu_i[12].IN1
spr_bus_dat_pmu_i[13] => spr_bus_dat_pmu_i[13].IN1
spr_bus_dat_pmu_i[14] => spr_bus_dat_pmu_i[14].IN1
spr_bus_dat_pmu_i[15] => spr_bus_dat_pmu_i[15].IN1
spr_bus_dat_pmu_i[16] => spr_bus_dat_pmu_i[16].IN1
spr_bus_dat_pmu_i[17] => spr_bus_dat_pmu_i[17].IN1
spr_bus_dat_pmu_i[18] => spr_bus_dat_pmu_i[18].IN1
spr_bus_dat_pmu_i[19] => spr_bus_dat_pmu_i[19].IN1
spr_bus_dat_pmu_i[20] => spr_bus_dat_pmu_i[20].IN1
spr_bus_dat_pmu_i[21] => spr_bus_dat_pmu_i[21].IN1
spr_bus_dat_pmu_i[22] => spr_bus_dat_pmu_i[22].IN1
spr_bus_dat_pmu_i[23] => spr_bus_dat_pmu_i[23].IN1
spr_bus_dat_pmu_i[24] => spr_bus_dat_pmu_i[24].IN1
spr_bus_dat_pmu_i[25] => spr_bus_dat_pmu_i[25].IN1
spr_bus_dat_pmu_i[26] => spr_bus_dat_pmu_i[26].IN1
spr_bus_dat_pmu_i[27] => spr_bus_dat_pmu_i[27].IN1
spr_bus_dat_pmu_i[28] => spr_bus_dat_pmu_i[28].IN1
spr_bus_dat_pmu_i[29] => spr_bus_dat_pmu_i[29].IN1
spr_bus_dat_pmu_i[30] => spr_bus_dat_pmu_i[30].IN1
spr_bus_dat_pmu_i[31] => spr_bus_dat_pmu_i[31].IN1
spr_bus_ack_pmu_i => spr_bus_ack_pmu_i.IN1
spr_bus_dat_pcu_i[0] => spr_bus_dat_pcu_i[0].IN1
spr_bus_dat_pcu_i[1] => spr_bus_dat_pcu_i[1].IN1
spr_bus_dat_pcu_i[2] => spr_bus_dat_pcu_i[2].IN1
spr_bus_dat_pcu_i[3] => spr_bus_dat_pcu_i[3].IN1
spr_bus_dat_pcu_i[4] => spr_bus_dat_pcu_i[4].IN1
spr_bus_dat_pcu_i[5] => spr_bus_dat_pcu_i[5].IN1
spr_bus_dat_pcu_i[6] => spr_bus_dat_pcu_i[6].IN1
spr_bus_dat_pcu_i[7] => spr_bus_dat_pcu_i[7].IN1
spr_bus_dat_pcu_i[8] => spr_bus_dat_pcu_i[8].IN1
spr_bus_dat_pcu_i[9] => spr_bus_dat_pcu_i[9].IN1
spr_bus_dat_pcu_i[10] => spr_bus_dat_pcu_i[10].IN1
spr_bus_dat_pcu_i[11] => spr_bus_dat_pcu_i[11].IN1
spr_bus_dat_pcu_i[12] => spr_bus_dat_pcu_i[12].IN1
spr_bus_dat_pcu_i[13] => spr_bus_dat_pcu_i[13].IN1
spr_bus_dat_pcu_i[14] => spr_bus_dat_pcu_i[14].IN1
spr_bus_dat_pcu_i[15] => spr_bus_dat_pcu_i[15].IN1
spr_bus_dat_pcu_i[16] => spr_bus_dat_pcu_i[16].IN1
spr_bus_dat_pcu_i[17] => spr_bus_dat_pcu_i[17].IN1
spr_bus_dat_pcu_i[18] => spr_bus_dat_pcu_i[18].IN1
spr_bus_dat_pcu_i[19] => spr_bus_dat_pcu_i[19].IN1
spr_bus_dat_pcu_i[20] => spr_bus_dat_pcu_i[20].IN1
spr_bus_dat_pcu_i[21] => spr_bus_dat_pcu_i[21].IN1
spr_bus_dat_pcu_i[22] => spr_bus_dat_pcu_i[22].IN1
spr_bus_dat_pcu_i[23] => spr_bus_dat_pcu_i[23].IN1
spr_bus_dat_pcu_i[24] => spr_bus_dat_pcu_i[24].IN1
spr_bus_dat_pcu_i[25] => spr_bus_dat_pcu_i[25].IN1
spr_bus_dat_pcu_i[26] => spr_bus_dat_pcu_i[26].IN1
spr_bus_dat_pcu_i[27] => spr_bus_dat_pcu_i[27].IN1
spr_bus_dat_pcu_i[28] => spr_bus_dat_pcu_i[28].IN1
spr_bus_dat_pcu_i[29] => spr_bus_dat_pcu_i[29].IN1
spr_bus_dat_pcu_i[30] => spr_bus_dat_pcu_i[30].IN1
spr_bus_dat_pcu_i[31] => spr_bus_dat_pcu_i[31].IN1
spr_bus_ack_pcu_i => spr_bus_ack_pcu_i.IN1
spr_bus_dat_fpu_i[0] => spr_bus_dat_fpu_i[0].IN1
spr_bus_dat_fpu_i[1] => spr_bus_dat_fpu_i[1].IN1
spr_bus_dat_fpu_i[2] => spr_bus_dat_fpu_i[2].IN1
spr_bus_dat_fpu_i[3] => spr_bus_dat_fpu_i[3].IN1
spr_bus_dat_fpu_i[4] => spr_bus_dat_fpu_i[4].IN1
spr_bus_dat_fpu_i[5] => spr_bus_dat_fpu_i[5].IN1
spr_bus_dat_fpu_i[6] => spr_bus_dat_fpu_i[6].IN1
spr_bus_dat_fpu_i[7] => spr_bus_dat_fpu_i[7].IN1
spr_bus_dat_fpu_i[8] => spr_bus_dat_fpu_i[8].IN1
spr_bus_dat_fpu_i[9] => spr_bus_dat_fpu_i[9].IN1
spr_bus_dat_fpu_i[10] => spr_bus_dat_fpu_i[10].IN1
spr_bus_dat_fpu_i[11] => spr_bus_dat_fpu_i[11].IN1
spr_bus_dat_fpu_i[12] => spr_bus_dat_fpu_i[12].IN1
spr_bus_dat_fpu_i[13] => spr_bus_dat_fpu_i[13].IN1
spr_bus_dat_fpu_i[14] => spr_bus_dat_fpu_i[14].IN1
spr_bus_dat_fpu_i[15] => spr_bus_dat_fpu_i[15].IN1
spr_bus_dat_fpu_i[16] => spr_bus_dat_fpu_i[16].IN1
spr_bus_dat_fpu_i[17] => spr_bus_dat_fpu_i[17].IN1
spr_bus_dat_fpu_i[18] => spr_bus_dat_fpu_i[18].IN1
spr_bus_dat_fpu_i[19] => spr_bus_dat_fpu_i[19].IN1
spr_bus_dat_fpu_i[20] => spr_bus_dat_fpu_i[20].IN1
spr_bus_dat_fpu_i[21] => spr_bus_dat_fpu_i[21].IN1
spr_bus_dat_fpu_i[22] => spr_bus_dat_fpu_i[22].IN1
spr_bus_dat_fpu_i[23] => spr_bus_dat_fpu_i[23].IN1
spr_bus_dat_fpu_i[24] => spr_bus_dat_fpu_i[24].IN1
spr_bus_dat_fpu_i[25] => spr_bus_dat_fpu_i[25].IN1
spr_bus_dat_fpu_i[26] => spr_bus_dat_fpu_i[26].IN1
spr_bus_dat_fpu_i[27] => spr_bus_dat_fpu_i[27].IN1
spr_bus_dat_fpu_i[28] => spr_bus_dat_fpu_i[28].IN1
spr_bus_dat_fpu_i[29] => spr_bus_dat_fpu_i[29].IN1
spr_bus_dat_fpu_i[30] => spr_bus_dat_fpu_i[30].IN1
spr_bus_dat_fpu_i[31] => spr_bus_dat_fpu_i[31].IN1
spr_bus_ack_fpu_i => spr_bus_ack_fpu_i.IN1
spr_sr_o[0] <= spr_sr_o[0].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[1] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[2] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[3] <= spr_sr_o[3].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[4] <= spr_sr_o[4].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[5] <= spr_sr_o[5].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[6] <= spr_sr_o[6].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[7] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[8] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[9] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[10] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[11] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[12] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[13] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[14] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
spr_sr_o[15] <= mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino.spr_sr_o
multicore_coreid_i[0] => multicore_coreid_i[0].IN1
multicore_coreid_i[1] => multicore_coreid_i[1].IN1
multicore_coreid_i[2] => multicore_coreid_i[2].IN1
multicore_coreid_i[3] => multicore_coreid_i[3].IN1
multicore_coreid_i[4] => multicore_coreid_i[4].IN1
multicore_coreid_i[5] => multicore_coreid_i[5].IN1
multicore_coreid_i[6] => multicore_coreid_i[6].IN1
multicore_coreid_i[7] => multicore_coreid_i[7].IN1
multicore_coreid_i[8] => multicore_coreid_i[8].IN1
multicore_coreid_i[9] => multicore_coreid_i[9].IN1
multicore_coreid_i[10] => multicore_coreid_i[10].IN1
multicore_coreid_i[11] => multicore_coreid_i[11].IN1
multicore_coreid_i[12] => multicore_coreid_i[12].IN1
multicore_coreid_i[13] => multicore_coreid_i[13].IN1
multicore_coreid_i[14] => multicore_coreid_i[14].IN1
multicore_coreid_i[15] => multicore_coreid_i[15].IN1
multicore_coreid_i[16] => multicore_coreid_i[16].IN1
multicore_coreid_i[17] => multicore_coreid_i[17].IN1
multicore_coreid_i[18] => multicore_coreid_i[18].IN1
multicore_coreid_i[19] => multicore_coreid_i[19].IN1
multicore_coreid_i[20] => multicore_coreid_i[20].IN1
multicore_coreid_i[21] => multicore_coreid_i[21].IN1
multicore_coreid_i[22] => multicore_coreid_i[22].IN1
multicore_coreid_i[23] => multicore_coreid_i[23].IN1
multicore_coreid_i[24] => multicore_coreid_i[24].IN1
multicore_coreid_i[25] => multicore_coreid_i[25].IN1
multicore_coreid_i[26] => multicore_coreid_i[26].IN1
multicore_coreid_i[27] => multicore_coreid_i[27].IN1
multicore_coreid_i[28] => multicore_coreid_i[28].IN1
multicore_coreid_i[29] => multicore_coreid_i[29].IN1
multicore_coreid_i[30] => multicore_coreid_i[30].IN1
multicore_coreid_i[31] => multicore_coreid_i[31].IN1
multicore_numcores_i[0] => multicore_numcores_i[0].IN1
multicore_numcores_i[1] => multicore_numcores_i[1].IN1
multicore_numcores_i[2] => multicore_numcores_i[2].IN1
multicore_numcores_i[3] => multicore_numcores_i[3].IN1
multicore_numcores_i[4] => multicore_numcores_i[4].IN1
multicore_numcores_i[5] => multicore_numcores_i[5].IN1
multicore_numcores_i[6] => multicore_numcores_i[6].IN1
multicore_numcores_i[7] => multicore_numcores_i[7].IN1
multicore_numcores_i[8] => multicore_numcores_i[8].IN1
multicore_numcores_i[9] => multicore_numcores_i[9].IN1
multicore_numcores_i[10] => multicore_numcores_i[10].IN1
multicore_numcores_i[11] => multicore_numcores_i[11].IN1
multicore_numcores_i[12] => multicore_numcores_i[12].IN1
multicore_numcores_i[13] => multicore_numcores_i[13].IN1
multicore_numcores_i[14] => multicore_numcores_i[14].IN1
multicore_numcores_i[15] => multicore_numcores_i[15].IN1
multicore_numcores_i[16] => multicore_numcores_i[16].IN1
multicore_numcores_i[17] => multicore_numcores_i[17].IN1
multicore_numcores_i[18] => multicore_numcores_i[18].IN1
multicore_numcores_i[19] => multicore_numcores_i[19].IN1
multicore_numcores_i[20] => multicore_numcores_i[20].IN1
multicore_numcores_i[21] => multicore_numcores_i[21].IN1
multicore_numcores_i[22] => multicore_numcores_i[22].IN1
multicore_numcores_i[23] => multicore_numcores_i[23].IN1
multicore_numcores_i[24] => multicore_numcores_i[24].IN1
multicore_numcores_i[25] => multicore_numcores_i[25].IN1
multicore_numcores_i[26] => multicore_numcores_i[26].IN1
multicore_numcores_i[27] => multicore_numcores_i[27].IN1
multicore_numcores_i[28] => multicore_numcores_i[28].IN1
multicore_numcores_i[29] => multicore_numcores_i[29].IN1
multicore_numcores_i[30] => multicore_numcores_i[30].IN1
multicore_numcores_i[31] => multicore_numcores_i[31].IN1
snoop_adr_i[0] => snoop_adr_i[0].IN1
snoop_adr_i[1] => snoop_adr_i[1].IN1
snoop_adr_i[2] => snoop_adr_i[2].IN1
snoop_adr_i[3] => snoop_adr_i[3].IN1
snoop_adr_i[4] => snoop_adr_i[4].IN1
snoop_adr_i[5] => snoop_adr_i[5].IN1
snoop_adr_i[6] => snoop_adr_i[6].IN1
snoop_adr_i[7] => snoop_adr_i[7].IN1
snoop_adr_i[8] => snoop_adr_i[8].IN1
snoop_adr_i[9] => snoop_adr_i[9].IN1
snoop_adr_i[10] => snoop_adr_i[10].IN1
snoop_adr_i[11] => snoop_adr_i[11].IN1
snoop_adr_i[12] => snoop_adr_i[12].IN1
snoop_adr_i[13] => snoop_adr_i[13].IN1
snoop_adr_i[14] => snoop_adr_i[14].IN1
snoop_adr_i[15] => snoop_adr_i[15].IN1
snoop_adr_i[16] => snoop_adr_i[16].IN1
snoop_adr_i[17] => snoop_adr_i[17].IN1
snoop_adr_i[18] => snoop_adr_i[18].IN1
snoop_adr_i[19] => snoop_adr_i[19].IN1
snoop_adr_i[20] => snoop_adr_i[20].IN1
snoop_adr_i[21] => snoop_adr_i[21].IN1
snoop_adr_i[22] => snoop_adr_i[22].IN1
snoop_adr_i[23] => snoop_adr_i[23].IN1
snoop_adr_i[24] => snoop_adr_i[24].IN1
snoop_adr_i[25] => snoop_adr_i[25].IN1
snoop_adr_i[26] => snoop_adr_i[26].IN1
snoop_adr_i[27] => snoop_adr_i[27].IN1
snoop_adr_i[28] => snoop_adr_i[28].IN1
snoop_adr_i[29] => snoop_adr_i[29].IN1
snoop_adr_i[30] => snoop_adr_i[30].IN1
snoop_adr_i[31] => snoop_adr_i[31].IN1
snoop_en_i => snoop_en_i.IN1


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino
clk => clk.IN1
rst => rst.IN1
spr_bus_addr_i[0] => spr_bus_addr_i[0].IN1
spr_bus_addr_i[1] => spr_bus_addr_i[1].IN1
spr_bus_addr_i[2] => spr_bus_addr_i[2].IN1
spr_bus_addr_i[3] => spr_bus_addr_i[3].IN1
spr_bus_addr_i[4] => spr_bus_addr_i[4].IN1
spr_bus_addr_i[5] => spr_bus_addr_i[5].IN1
spr_bus_addr_i[6] => spr_bus_addr_i[6].IN1
spr_bus_addr_i[7] => spr_bus_addr_i[7].IN1
spr_bus_addr_i[8] => spr_bus_addr_i[8].IN1
spr_bus_addr_i[9] => spr_bus_addr_i[9].IN1
spr_bus_addr_i[10] => spr_bus_addr_i[10].IN1
spr_bus_addr_i[11] => spr_bus_addr_i[11].IN1
spr_bus_addr_i[12] => spr_bus_addr_i[12].IN1
spr_bus_addr_i[13] => spr_bus_addr_i[13].IN1
spr_bus_addr_i[14] => spr_bus_addr_i[14].IN1
spr_bus_addr_i[15] => spr_bus_addr_i[15].IN1
spr_bus_we_i => spr_bus_we_i.IN1
spr_bus_stb_i => spr_bus_stb_i.IN1
spr_bus_dat_i[0] => spr_bus_dat_i[0].IN1
spr_bus_dat_i[1] => spr_bus_dat_i[1].IN1
spr_bus_dat_i[2] => spr_bus_dat_i[2].IN1
spr_bus_dat_i[3] => spr_bus_dat_i[3].IN1
spr_bus_dat_i[4] => spr_bus_dat_i[4].IN1
spr_bus_dat_i[5] => spr_bus_dat_i[5].IN1
spr_bus_dat_i[6] => spr_bus_dat_i[6].IN1
spr_bus_dat_i[7] => spr_bus_dat_i[7].IN1
spr_bus_dat_i[8] => spr_bus_dat_i[8].IN1
spr_bus_dat_i[9] => spr_bus_dat_i[9].IN1
spr_bus_dat_i[10] => spr_bus_dat_i[10].IN1
spr_bus_dat_i[11] => spr_bus_dat_i[11].IN1
spr_bus_dat_i[12] => spr_bus_dat_i[12].IN1
spr_bus_dat_i[13] => spr_bus_dat_i[13].IN1
spr_bus_dat_i[14] => spr_bus_dat_i[14].IN1
spr_bus_dat_i[15] => spr_bus_dat_i[15].IN1
spr_bus_dat_i[16] => spr_bus_dat_i[16].IN1
spr_bus_dat_i[17] => spr_bus_dat_i[17].IN1
spr_bus_dat_i[18] => spr_bus_dat_i[18].IN1
spr_bus_dat_i[19] => spr_bus_dat_i[19].IN1
spr_bus_dat_i[20] => spr_bus_dat_i[20].IN1
spr_bus_dat_i[21] => spr_bus_dat_i[21].IN1
spr_bus_dat_i[22] => spr_bus_dat_i[22].IN1
spr_bus_dat_i[23] => spr_bus_dat_i[23].IN1
spr_bus_dat_i[24] => spr_bus_dat_i[24].IN1
spr_bus_dat_i[25] => spr_bus_dat_i[25].IN1
spr_bus_dat_i[26] => spr_bus_dat_i[26].IN1
spr_bus_dat_i[27] => spr_bus_dat_i[27].IN1
spr_bus_dat_i[28] => spr_bus_dat_i[28].IN1
spr_bus_dat_i[29] => spr_bus_dat_i[29].IN1
spr_bus_dat_i[30] => spr_bus_dat_i[30].IN1
spr_bus_dat_i[31] => spr_bus_dat_i[31].IN1
spr_bus_dat_ic_o[0] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[1] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[2] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[3] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[4] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[5] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[6] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[7] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[8] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[9] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[10] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[11] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[12] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[13] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[14] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[15] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[16] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[17] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[18] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[19] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[20] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[21] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[22] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[23] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[24] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[25] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[26] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[27] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[28] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[29] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[30] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_dat_ic_o[31] <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_dat_o
spr_bus_ack_ic_o <= mor1kx_icache:icache_gen.mor1kx_icache.spr_bus_ack_o
spr_bus_dat_immu_o[0] <= <GND>
spr_bus_dat_immu_o[1] <= <GND>
spr_bus_dat_immu_o[2] <= <GND>
spr_bus_dat_immu_o[3] <= <GND>
spr_bus_dat_immu_o[4] <= <GND>
spr_bus_dat_immu_o[5] <= <GND>
spr_bus_dat_immu_o[6] <= <GND>
spr_bus_dat_immu_o[7] <= <GND>
spr_bus_dat_immu_o[8] <= <GND>
spr_bus_dat_immu_o[9] <= <GND>
spr_bus_dat_immu_o[10] <= <GND>
spr_bus_dat_immu_o[11] <= <GND>
spr_bus_dat_immu_o[12] <= <GND>
spr_bus_dat_immu_o[13] <= <GND>
spr_bus_dat_immu_o[14] <= <GND>
spr_bus_dat_immu_o[15] <= <GND>
spr_bus_dat_immu_o[16] <= <GND>
spr_bus_dat_immu_o[17] <= <GND>
spr_bus_dat_immu_o[18] <= <GND>
spr_bus_dat_immu_o[19] <= <GND>
spr_bus_dat_immu_o[20] <= <GND>
spr_bus_dat_immu_o[21] <= <GND>
spr_bus_dat_immu_o[22] <= <GND>
spr_bus_dat_immu_o[23] <= <GND>
spr_bus_dat_immu_o[24] <= <GND>
spr_bus_dat_immu_o[25] <= <GND>
spr_bus_dat_immu_o[26] <= <GND>
spr_bus_dat_immu_o[27] <= <GND>
spr_bus_dat_immu_o[28] <= <GND>
spr_bus_dat_immu_o[29] <= <GND>
spr_bus_dat_immu_o[30] <= <GND>
spr_bus_dat_immu_o[31] <= <GND>
spr_bus_ack_immu_o <= <GND>
ic_enable => always16.IN1
ic_enable => ic_enabled.IN1
ic_enable => always16.IN1
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_adr.OUTPUTSELECT
immu_enable_i => ibus_req.OUTPUTSELECT
immu_enable_i => state.OUTPUTSELECT
immu_enable_i => state.OUTPUTSELECT
immu_enable_i => state.OUTPUTSELECT
immu_enable_i => state.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
immu_enable_i => ic_addr_match.OUTPUTSELECT
supervisor_mode_i => ~NO_FANOUT~
ibus_err_i => imem_err.DATAA
ibus_err_i => always15.IN0
ibus_ack_i => ibus_ack_i.IN1
ibus_dat_i[0] => ibus_dat_i[0].IN1
ibus_dat_i[1] => ibus_dat_i[1].IN1
ibus_dat_i[2] => ibus_dat_i[2].IN1
ibus_dat_i[3] => ibus_dat_i[3].IN1
ibus_dat_i[4] => ibus_dat_i[4].IN1
ibus_dat_i[5] => ibus_dat_i[5].IN1
ibus_dat_i[6] => ibus_dat_i[6].IN1
ibus_dat_i[7] => ibus_dat_i[7].IN1
ibus_dat_i[8] => ibus_dat_i[8].IN1
ibus_dat_i[9] => ibus_dat_i[9].IN1
ibus_dat_i[10] => ibus_dat_i[10].IN1
ibus_dat_i[11] => ibus_dat_i[11].IN1
ibus_dat_i[12] => ibus_dat_i[12].IN1
ibus_dat_i[13] => ibus_dat_i[13].IN1
ibus_dat_i[14] => ibus_dat_i[14].IN1
ibus_dat_i[15] => ibus_dat_i[15].IN1
ibus_dat_i[16] => ibus_dat_i[16].IN1
ibus_dat_i[17] => ibus_dat_i[17].IN1
ibus_dat_i[18] => ibus_dat_i[18].IN1
ibus_dat_i[19] => ibus_dat_i[19].IN1
ibus_dat_i[20] => ibus_dat_i[20].IN1
ibus_dat_i[21] => ibus_dat_i[21].IN1
ibus_dat_i[22] => ibus_dat_i[22].IN1
ibus_dat_i[23] => ibus_dat_i[23].IN1
ibus_dat_i[24] => ibus_dat_i[24].IN1
ibus_dat_i[25] => ibus_dat_i[25].IN1
ibus_dat_i[26] => ibus_dat_i[26].IN1
ibus_dat_i[27] => ibus_dat_i[27].IN1
ibus_dat_i[28] => ibus_dat_i[28].IN1
ibus_dat_i[29] => ibus_dat_i[29].IN1
ibus_dat_i[30] => ibus_dat_i[30].IN1
ibus_dat_i[31] => ibus_dat_i[31].IN1
ibus_req_o <= ibus_req.DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[0] <= ibus_adr[0].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[1] <= ibus_adr[1].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[2] <= ibus_adr[2].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[3] <= ibus_adr[3].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[4] <= ibus_adr[4].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[5] <= ibus_adr[5].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[6] <= ibus_adr[6].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[7] <= ibus_adr[7].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[8] <= ibus_adr[8].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[9] <= ibus_adr[9].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[10] <= ibus_adr[10].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[11] <= ibus_adr[11].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[12] <= ibus_adr[12].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[13] <= ibus_adr[13].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[14] <= ibus_adr[14].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[15] <= ibus_adr[15].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[16] <= ibus_adr[16].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[17] <= ibus_adr[17].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[18] <= ibus_adr[18].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[19] <= ibus_adr[19].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[20] <= ibus_adr[20].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[21] <= ibus_adr[21].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[22] <= ibus_adr[22].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[23] <= ibus_adr[23].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[24] <= ibus_adr[24].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[25] <= ibus_adr[25].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[26] <= ibus_adr[26].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[27] <= ibus_adr[27].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[28] <= ibus_adr[28].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[29] <= ibus_adr[29].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[30] <= ibus_adr[30].DB_MAX_OUTPUT_PORT_TYPE
ibus_adr_o[31] <= ibus_adr[31].DB_MAX_OUTPUT_PORT_TYPE
ibus_burst_o <= ibus_burst_o.DB_MAX_OUTPUT_PORT_TYPE
padv_i => always2.IN1
padv_i => always6.IN1
padv_i => always9.IN1
padv_i => nop_ack.IN1
padv_i => always15.IN1
padv_i => ic_req.IN1
padv_i => stall_fetch_valid.IN1
padv_ctrl_i => ~NO_FANOUT~
pc_decode_o[0] <= pc_decode_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[1] <= pc_decode_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[2] <= pc_decode_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[3] <= pc_decode_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[4] <= pc_decode_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[5] <= pc_decode_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[6] <= pc_decode_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[7] <= pc_decode_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[8] <= pc_decode_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[9] <= pc_decode_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[10] <= pc_decode_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[11] <= pc_decode_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[12] <= pc_decode_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[13] <= pc_decode_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[14] <= pc_decode_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[15] <= pc_decode_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[16] <= pc_decode_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[17] <= pc_decode_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[18] <= pc_decode_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[19] <= pc_decode_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[20] <= pc_decode_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[21] <= pc_decode_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[22] <= pc_decode_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[23] <= pc_decode_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[24] <= pc_decode_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[25] <= pc_decode_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[26] <= pc_decode_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[27] <= pc_decode_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[28] <= pc_decode_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[29] <= pc_decode_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[30] <= pc_decode_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_decode_o[31] <= pc_decode_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[0] <= decode_insn_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[1] <= decode_insn_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[2] <= decode_insn_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[3] <= decode_insn_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[4] <= decode_insn_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[5] <= decode_insn_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[6] <= decode_insn_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[7] <= decode_insn_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[8] <= decode_insn_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[9] <= decode_insn_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[10] <= decode_insn_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[11] <= decode_insn_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[12] <= decode_insn_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[13] <= decode_insn_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[14] <= decode_insn_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[15] <= decode_insn_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[16] <= decode_insn_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[17] <= decode_insn_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[18] <= decode_insn_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[19] <= decode_insn_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[20] <= decode_insn_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[21] <= decode_insn_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[22] <= decode_insn_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[23] <= decode_insn_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[24] <= decode_insn_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[25] <= decode_insn_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[26] <= decode_insn_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[27] <= decode_insn_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[28] <= decode_insn_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[29] <= decode_insn_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[30] <= decode_insn_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_insn_o[31] <= decode_insn_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_valid_o <= fetch_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfa_adr_o[0] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfa_adr_o[1] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfa_adr_o[2] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfa_adr_o[3] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfa_adr_o[4] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfb_adr_o[0] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfb_adr_o[1] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfb_adr_o[2] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfb_adr_o[3] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rfb_adr_o[4] <= imem_dat.DB_MAX_OUTPUT_PORT_TYPE
fetch_rf_adr_valid_o <= always9.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_i => pc_addr.OUTPUTSELECT
decode_branch_target_i[0] => pc_addr.DATAB
decode_branch_target_i[1] => pc_addr.DATAB
decode_branch_target_i[2] => pc_addr.DATAB
decode_branch_target_i[3] => pc_addr.DATAB
decode_branch_target_i[4] => pc_addr.DATAB
decode_branch_target_i[5] => pc_addr.DATAB
decode_branch_target_i[6] => pc_addr.DATAB
decode_branch_target_i[7] => pc_addr.DATAB
decode_branch_target_i[8] => pc_addr.DATAB
decode_branch_target_i[9] => pc_addr.DATAB
decode_branch_target_i[10] => pc_addr.DATAB
decode_branch_target_i[11] => pc_addr.DATAB
decode_branch_target_i[12] => pc_addr.DATAB
decode_branch_target_i[13] => pc_addr.DATAB
decode_branch_target_i[14] => pc_addr.DATAB
decode_branch_target_i[15] => pc_addr.DATAB
decode_branch_target_i[16] => pc_addr.DATAB
decode_branch_target_i[17] => pc_addr.DATAB
decode_branch_target_i[18] => pc_addr.DATAB
decode_branch_target_i[19] => pc_addr.DATAB
decode_branch_target_i[20] => pc_addr.DATAB
decode_branch_target_i[21] => pc_addr.DATAB
decode_branch_target_i[22] => pc_addr.DATAB
decode_branch_target_i[23] => pc_addr.DATAB
decode_branch_target_i[24] => pc_addr.DATAB
decode_branch_target_i[25] => pc_addr.DATAB
decode_branch_target_i[26] => pc_addr.DATAB
decode_branch_target_i[27] => pc_addr.DATAB
decode_branch_target_i[28] => pc_addr.DATAB
decode_branch_target_i[29] => pc_addr.DATAB
decode_branch_target_i[30] => pc_addr.DATAB
decode_branch_target_i[31] => pc_addr.DATAB
ctrl_branch_exception_i => ctrl_branch_exception_edge.IN1
ctrl_branch_exception_i => ctrl_branch_exception_r.DATAA
ctrl_branch_exception_i => always4.IN1
ctrl_branch_exception_i => always6.IN1
ctrl_branch_exception_i => always10.IN1
ctrl_branch_exception_i => always11.IN1
ctrl_branch_exception_i => except_ipagefault_clear.IN1
ctrl_branch_exception_i => exception_while_tlb_reload.DATAB
ctrl_branch_exception_i => always15.IN0
ctrl_branch_exception_i => ic_refill_allowed.IN0
ctrl_branch_except_pc_i[0] => pc_addr.DATAB
ctrl_branch_except_pc_i[1] => pc_addr.DATAB
ctrl_branch_except_pc_i[2] => pc_addr.DATAB
ctrl_branch_except_pc_i[3] => pc_addr.DATAB
ctrl_branch_except_pc_i[4] => pc_addr.DATAB
ctrl_branch_except_pc_i[5] => pc_addr.DATAB
ctrl_branch_except_pc_i[6] => pc_addr.DATAB
ctrl_branch_except_pc_i[7] => pc_addr.DATAB
ctrl_branch_except_pc_i[8] => pc_addr.DATAB
ctrl_branch_except_pc_i[9] => pc_addr.DATAB
ctrl_branch_except_pc_i[10] => pc_addr.DATAB
ctrl_branch_except_pc_i[11] => pc_addr.DATAB
ctrl_branch_except_pc_i[12] => pc_addr.DATAB
ctrl_branch_except_pc_i[13] => pc_addr.DATAB
ctrl_branch_except_pc_i[14] => pc_addr.DATAB
ctrl_branch_except_pc_i[15] => pc_addr.DATAB
ctrl_branch_except_pc_i[16] => pc_addr.DATAB
ctrl_branch_except_pc_i[17] => pc_addr.DATAB
ctrl_branch_except_pc_i[18] => pc_addr.DATAB
ctrl_branch_except_pc_i[19] => pc_addr.DATAB
ctrl_branch_except_pc_i[20] => pc_addr.DATAB
ctrl_branch_except_pc_i[21] => pc_addr.DATAB
ctrl_branch_except_pc_i[22] => pc_addr.DATAB
ctrl_branch_except_pc_i[23] => pc_addr.DATAB
ctrl_branch_except_pc_i[24] => pc_addr.DATAB
ctrl_branch_except_pc_i[25] => pc_addr.DATAB
ctrl_branch_except_pc_i[26] => pc_addr.DATAB
ctrl_branch_except_pc_i[27] => pc_addr.DATAB
ctrl_branch_except_pc_i[28] => pc_addr.DATAB
ctrl_branch_except_pc_i[29] => pc_addr.DATAB
ctrl_branch_except_pc_i[30] => pc_addr.DATAB
ctrl_branch_except_pc_i[31] => pc_addr.DATAB
du_restart_i => always0.IN1
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => pc_addr.OUTPUTSELECT
du_restart_i => always5.IN1
du_restart_i => decode_except_ibus_err_o.OUTPUTSELECT
du_restart_i => decode_except_itlb_miss_o.OUTPUTSELECT
du_restart_i => decode_except_ipagefault_o.OUTPUTSELECT
du_restart_i => ic_addr.IN1
du_restart_pc_i[0] => pc_addr.DATAB
du_restart_pc_i[1] => pc_addr.DATAB
du_restart_pc_i[2] => pc_addr.DATAB
du_restart_pc_i[3] => pc_addr.DATAB
du_restart_pc_i[4] => pc_addr.DATAB
du_restart_pc_i[5] => pc_addr.DATAB
du_restart_pc_i[6] => pc_addr.DATAB
du_restart_pc_i[7] => pc_addr.DATAB
du_restart_pc_i[8] => pc_addr.DATAB
du_restart_pc_i[9] => pc_addr.DATAB
du_restart_pc_i[10] => pc_addr.DATAB
du_restart_pc_i[11] => pc_addr.DATAB
du_restart_pc_i[12] => pc_addr.DATAB
du_restart_pc_i[13] => pc_addr.DATAB
du_restart_pc_i[14] => pc_addr.DATAB
du_restart_pc_i[15] => pc_addr.DATAB
du_restart_pc_i[16] => pc_addr.DATAB
du_restart_pc_i[17] => pc_addr.DATAB
du_restart_pc_i[18] => pc_addr.DATAB
du_restart_pc_i[19] => pc_addr.DATAB
du_restart_pc_i[20] => pc_addr.DATAB
du_restart_pc_i[21] => pc_addr.DATAB
du_restart_pc_i[22] => pc_addr.DATAB
du_restart_pc_i[23] => pc_addr.DATAB
du_restart_pc_i[24] => pc_addr.DATAB
du_restart_pc_i[25] => pc_addr.DATAB
du_restart_pc_i[26] => pc_addr.DATAB
du_restart_pc_i[27] => pc_addr.DATAB
du_restart_pc_i[28] => pc_addr.DATAB
du_restart_pc_i[29] => pc_addr.DATAB
du_restart_pc_i[30] => pc_addr.DATAB
du_restart_pc_i[31] => pc_addr.DATAB
decode_op_brcond_i => always1.IN1
branch_mispredict_i => mispredict_stall.IN1
branch_mispredict_i => always4.IN1
execute_mispredict_target_i[0] => pc_addr.DATAB
execute_mispredict_target_i[1] => pc_addr.DATAB
execute_mispredict_target_i[2] => pc_addr.DATAB
execute_mispredict_target_i[3] => pc_addr.DATAB
execute_mispredict_target_i[4] => pc_addr.DATAB
execute_mispredict_target_i[5] => pc_addr.DATAB
execute_mispredict_target_i[6] => pc_addr.DATAB
execute_mispredict_target_i[7] => pc_addr.DATAB
execute_mispredict_target_i[8] => pc_addr.DATAB
execute_mispredict_target_i[9] => pc_addr.DATAB
execute_mispredict_target_i[10] => pc_addr.DATAB
execute_mispredict_target_i[11] => pc_addr.DATAB
execute_mispredict_target_i[12] => pc_addr.DATAB
execute_mispredict_target_i[13] => pc_addr.DATAB
execute_mispredict_target_i[14] => pc_addr.DATAB
execute_mispredict_target_i[15] => pc_addr.DATAB
execute_mispredict_target_i[16] => pc_addr.DATAB
execute_mispredict_target_i[17] => pc_addr.DATAB
execute_mispredict_target_i[18] => pc_addr.DATAB
execute_mispredict_target_i[19] => pc_addr.DATAB
execute_mispredict_target_i[20] => pc_addr.DATAB
execute_mispredict_target_i[21] => pc_addr.DATAB
execute_mispredict_target_i[22] => pc_addr.DATAB
execute_mispredict_target_i[23] => pc_addr.DATAB
execute_mispredict_target_i[24] => pc_addr.DATAB
execute_mispredict_target_i[25] => pc_addr.DATAB
execute_mispredict_target_i[26] => pc_addr.DATAB
execute_mispredict_target_i[27] => pc_addr.DATAB
execute_mispredict_target_i[28] => pc_addr.DATAB
execute_mispredict_target_i[29] => pc_addr.DATAB
execute_mispredict_target_i[30] => pc_addr.DATAB
execute_mispredict_target_i[31] => pc_addr.DATAB
pipeline_flush_i => flush.OUTPUTSELECT
pipeline_flush_i => flushing.IN1
pipeline_flush_i => fetching_brcond.OUTPUTSELECT
pipeline_flush_i => fetching_mispredicted_branch.OUTPUTSELECT
pipeline_flush_i => fetch_valid_o.OUTPUTSELECT
pipeline_flush_i => ic_refill_allowed.IN1
doing_rfe_i => addr_valid.IN1
doing_rfe_i => always15.IN1
doing_rfe_i => ic_refill_allowed.IN1
decode_except_ibus_err_o <= decode_except_ibus_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_except_itlb_miss_o <= decode_except_itlb_miss_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_except_ipagefault_o <= decode_except_ipagefault_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fetch_exception_taken_o <= fetch_exception_taken_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache
clk => clk.IN2
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
ic_imem_err_i => state.OUTPUTSELECT
ic_imem_err_i => state.OUTPUTSELECT
ic_imem_err_i => state.OUTPUTSELECT
ic_imem_err_i => state.OUTPUTSELECT
ic_access_i => cpu_ack_o.IN1
ic_access_i => state.OUTPUTSELECT
ic_access_i => state.OUTPUTSELECT
ic_access_i => state.OUTPUTSELECT
ic_access_i => state.OUTPUTSELECT
ic_access_i => refill_valid_r.OUTPUTSELECT
ic_access_i => refill_valid_r.OUTPUTSELECT
ic_access_i => refill_valid_r.OUTPUTSELECT
ic_access_i => refill_valid_r.OUTPUTSELECT
ic_access_i => tag_save_lru.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
ic_access_i => tag_way_save.OUTPUTSELECT
refill_o <= refill.DB_MAX_OUTPUT_PORT_TYPE
refill_req_o <= refill_req_o.DB_MAX_OUTPUT_PORT_TYPE
refill_done_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
invalidate_o <= invalidate_o.DB_MAX_OUTPUT_PORT_TYPE
cpu_ack_o <= cpu_ack_o.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_o[0] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[1] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[2] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[3] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[4] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[5] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[6] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[7] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[8] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[9] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[10] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[11] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[12] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[13] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[14] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[15] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[16] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[17] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[18] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[19] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[20] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[21] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[22] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[23] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[24] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[25] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[26] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[27] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[28] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[29] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[30] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_dat_o[31] <= mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram.dout
cpu_adr_i[0] => ~NO_FANOUT~
cpu_adr_i[1] => ~NO_FANOUT~
cpu_adr_i[2] => way_raddr[0][0].IN1
cpu_adr_i[3] => way_raddr[0][1].IN1
cpu_adr_i[4] => way_raddr[0][2].IN2
cpu_adr_i[5] => way_raddr[0][3].IN2
cpu_adr_i[6] => way_raddr[0][4].IN2
cpu_adr_i[7] => way_raddr[0][5].IN2
cpu_adr_i[8] => way_raddr[0][6].IN2
cpu_adr_i[9] => way_raddr[0][7].IN2
cpu_adr_i[10] => way_raddr[0][8].IN2
cpu_adr_i[11] => way_raddr[0][9].IN2
cpu_adr_i[12] => ~NO_FANOUT~
cpu_adr_i[13] => ~NO_FANOUT~
cpu_adr_i[14] => ~NO_FANOUT~
cpu_adr_i[15] => ~NO_FANOUT~
cpu_adr_i[16] => ~NO_FANOUT~
cpu_adr_i[17] => ~NO_FANOUT~
cpu_adr_i[18] => ~NO_FANOUT~
cpu_adr_i[19] => ~NO_FANOUT~
cpu_adr_i[20] => ~NO_FANOUT~
cpu_adr_i[21] => ~NO_FANOUT~
cpu_adr_i[22] => ~NO_FANOUT~
cpu_adr_i[23] => ~NO_FANOUT~
cpu_adr_i[24] => ~NO_FANOUT~
cpu_adr_i[25] => ~NO_FANOUT~
cpu_adr_i[26] => ~NO_FANOUT~
cpu_adr_i[27] => ~NO_FANOUT~
cpu_adr_i[28] => ~NO_FANOUT~
cpu_adr_i[29] => ~NO_FANOUT~
cpu_adr_i[30] => ~NO_FANOUT~
cpu_adr_i[31] => ~NO_FANOUT~
cpu_adr_match_i[0] => ~NO_FANOUT~
cpu_adr_match_i[1] => ~NO_FANOUT~
cpu_adr_match_i[2] => Mux1.IN1
cpu_adr_match_i[3] => Mux1.IN0
cpu_adr_match_i[4] => tag_windex.DATAB
cpu_adr_match_i[4] => Equal1.IN7
cpu_adr_match_i[5] => tag_windex.DATAB
cpu_adr_match_i[5] => Equal1.IN6
cpu_adr_match_i[6] => tag_windex.DATAB
cpu_adr_match_i[6] => Equal1.IN5
cpu_adr_match_i[7] => tag_windex.DATAB
cpu_adr_match_i[7] => Equal1.IN4
cpu_adr_match_i[8] => tag_windex.DATAB
cpu_adr_match_i[8] => Equal1.IN3
cpu_adr_match_i[9] => tag_windex.DATAB
cpu_adr_match_i[9] => Equal1.IN2
cpu_adr_match_i[10] => tag_windex.DATAB
cpu_adr_match_i[10] => Equal1.IN1
cpu_adr_match_i[11] => tag_windex.DATAB
cpu_adr_match_i[11] => Equal1.IN0
cpu_adr_match_i[12] => Equal0.IN39
cpu_adr_match_i[12] => Equal1.IN55
cpu_adr_match_i[13] => Equal0.IN38
cpu_adr_match_i[13] => Equal1.IN54
cpu_adr_match_i[14] => Equal0.IN37
cpu_adr_match_i[14] => Equal1.IN53
cpu_adr_match_i[15] => Equal0.IN36
cpu_adr_match_i[15] => Equal1.IN52
cpu_adr_match_i[16] => Equal0.IN35
cpu_adr_match_i[16] => Equal1.IN51
cpu_adr_match_i[17] => Equal0.IN34
cpu_adr_match_i[17] => Equal1.IN50
cpu_adr_match_i[18] => Equal0.IN33
cpu_adr_match_i[18] => Equal1.IN49
cpu_adr_match_i[19] => Equal0.IN32
cpu_adr_match_i[19] => Equal1.IN48
cpu_adr_match_i[20] => Equal0.IN31
cpu_adr_match_i[20] => Equal1.IN47
cpu_adr_match_i[21] => Equal0.IN30
cpu_adr_match_i[21] => Equal1.IN46
cpu_adr_match_i[22] => Equal0.IN29
cpu_adr_match_i[22] => Equal1.IN45
cpu_adr_match_i[23] => Equal0.IN28
cpu_adr_match_i[23] => Equal1.IN44
cpu_adr_match_i[24] => Equal0.IN27
cpu_adr_match_i[24] => Equal1.IN43
cpu_adr_match_i[25] => Equal0.IN26
cpu_adr_match_i[25] => Equal1.IN42
cpu_adr_match_i[26] => Equal0.IN25
cpu_adr_match_i[26] => Equal1.IN41
cpu_adr_match_i[27] => Equal0.IN24
cpu_adr_match_i[27] => Equal1.IN40
cpu_adr_match_i[28] => Equal0.IN23
cpu_adr_match_i[28] => Equal1.IN39
cpu_adr_match_i[29] => Equal0.IN22
cpu_adr_match_i[29] => Equal1.IN38
cpu_adr_match_i[30] => Equal0.IN21
cpu_adr_match_i[30] => Equal1.IN37
cpu_adr_match_i[31] => Equal0.IN20
cpu_adr_match_i[31] => Equal1.IN36
cpu_req_i => refill_req_o.IN1
cpu_req_i => state.OUTPUTSELECT
cpu_req_i => state.OUTPUTSELECT
cpu_req_i => state.OUTPUTSELECT
cpu_req_i => state.OUTPUTSELECT
cpu_req_i => refill_valid_r.OUTPUTSELECT
cpu_req_i => refill_valid_r.OUTPUTSELECT
cpu_req_i => refill_valid_r.OUTPUTSELECT
cpu_req_i => refill_valid_r.OUTPUTSELECT
cpu_req_i => tag_save_lru.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => tag_way_save.OUTPUTSELECT
cpu_req_i => state.OUTPUTSELECT
cpu_req_i => state.OUTPUTSELECT
wradr_i[0] => ~NO_FANOUT~
wradr_i[1] => ~NO_FANOUT~
wradr_i[2] => way_waddr[0][0].IN1
wradr_i[3] => way_waddr[0][1].IN1
wradr_i[4] => way_waddr[0][2].IN1
wradr_i[5] => way_waddr[0][3].IN1
wradr_i[6] => way_waddr[0][4].IN1
wradr_i[7] => way_waddr[0][5].IN1
wradr_i[8] => way_waddr[0][6].IN1
wradr_i[9] => way_waddr[0][7].IN1
wradr_i[10] => way_waddr[0][8].IN1
wradr_i[11] => way_waddr[0][9].IN1
wradr_i[12] => tag_way_in.DATAB
wradr_i[12] => Equal1.IN35
wradr_i[13] => tag_way_in.DATAB
wradr_i[13] => Equal1.IN34
wradr_i[14] => tag_way_in.DATAB
wradr_i[14] => Equal1.IN33
wradr_i[15] => tag_way_in.DATAB
wradr_i[15] => Equal1.IN32
wradr_i[16] => tag_way_in.DATAB
wradr_i[16] => Equal1.IN31
wradr_i[17] => tag_way_in.DATAB
wradr_i[17] => Equal1.IN30
wradr_i[18] => tag_way_in.DATAB
wradr_i[18] => Equal1.IN29
wradr_i[19] => tag_way_in.DATAB
wradr_i[19] => Equal1.IN28
wradr_i[20] => tag_way_in.DATAB
wradr_i[20] => Equal1.IN27
wradr_i[21] => tag_way_in.DATAB
wradr_i[21] => Equal1.IN26
wradr_i[22] => tag_way_in.DATAB
wradr_i[22] => Equal1.IN25
wradr_i[23] => tag_way_in.DATAB
wradr_i[23] => Equal1.IN24
wradr_i[24] => tag_way_in.DATAB
wradr_i[24] => Equal1.IN23
wradr_i[25] => tag_way_in.DATAB
wradr_i[25] => Equal1.IN22
wradr_i[26] => tag_way_in.DATAB
wradr_i[26] => Equal1.IN21
wradr_i[27] => tag_way_in.DATAB
wradr_i[27] => Equal1.IN20
wradr_i[28] => tag_way_in.DATAB
wradr_i[28] => Equal1.IN19
wradr_i[29] => tag_way_in.DATAB
wradr_i[29] => Equal1.IN18
wradr_i[30] => tag_way_in.DATAB
wradr_i[30] => Equal1.IN17
wradr_i[31] => tag_way_in.DATAB
wradr_i[31] => Equal1.IN16
wrdat_i[0] => way_din[0][0].IN1
wrdat_i[1] => way_din[0][1].IN1
wrdat_i[2] => way_din[0][2].IN1
wrdat_i[3] => way_din[0][3].IN1
wrdat_i[4] => way_din[0][4].IN1
wrdat_i[5] => way_din[0][5].IN1
wrdat_i[6] => way_din[0][6].IN1
wrdat_i[7] => way_din[0][7].IN1
wrdat_i[8] => way_din[0][8].IN1
wrdat_i[9] => way_din[0][9].IN1
wrdat_i[10] => way_din[0][10].IN1
wrdat_i[11] => way_din[0][11].IN1
wrdat_i[12] => way_din[0][12].IN1
wrdat_i[13] => way_din[0][13].IN1
wrdat_i[14] => way_din[0][14].IN1
wrdat_i[15] => way_din[0][15].IN1
wrdat_i[16] => way_din[0][16].IN1
wrdat_i[17] => way_din[0][17].IN1
wrdat_i[18] => way_din[0][18].IN1
wrdat_i[19] => way_din[0][19].IN1
wrdat_i[20] => way_din[0][20].IN1
wrdat_i[21] => way_din[0][21].IN1
wrdat_i[22] => way_din[0][22].IN1
wrdat_i[23] => way_din[0][23].IN1
wrdat_i[24] => way_din[0][24].IN1
wrdat_i[25] => way_din[0][25].IN1
wrdat_i[26] => way_din[0][26].IN1
wrdat_i[27] => way_din[0][27].IN1
wrdat_i[28] => way_din[0][28].IN1
wrdat_i[29] => way_din[0][29].IN1
wrdat_i[30] => way_din[0][30].IN1
wrdat_i[31] => way_din[0][31].IN1
we_i => refill_valid.OUTPUTSELECT
we_i => refill_valid.OUTPUTSELECT
we_i => refill_valid.OUTPUTSELECT
we_i => refill_valid.OUTPUTSELECT
we_i => state.OUTPUTSELECT
we_i => state.OUTPUTSELECT
we_i => state.OUTPUTSELECT
we_i => state.OUTPUTSELECT
we_i => way_we.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_way_in.OUTPUTSELECT
we_i => tag_we.OUTPUTSELECT
spr_bus_addr_i[0] => Equal2.IN15
spr_bus_addr_i[1] => Equal2.IN1
spr_bus_addr_i[2] => Equal2.IN14
spr_bus_addr_i[3] => Equal2.IN13
spr_bus_addr_i[4] => Equal2.IN12
spr_bus_addr_i[5] => Equal2.IN11
spr_bus_addr_i[6] => Equal2.IN10
spr_bus_addr_i[7] => Equal2.IN9
spr_bus_addr_i[8] => Equal2.IN8
spr_bus_addr_i[9] => Equal2.IN7
spr_bus_addr_i[10] => Equal2.IN6
spr_bus_addr_i[11] => Equal2.IN5
spr_bus_addr_i[12] => Equal2.IN4
spr_bus_addr_i[13] => Equal2.IN0
spr_bus_addr_i[14] => Equal2.IN3
spr_bus_addr_i[15] => Equal2.IN2
spr_bus_we_i => invalidate_o.IN0
spr_bus_stb_i => invalidate_o.IN1
spr_bus_dat_i[0] => ~NO_FANOUT~
spr_bus_dat_i[1] => ~NO_FANOUT~
spr_bus_dat_i[2] => ~NO_FANOUT~
spr_bus_dat_i[3] => ~NO_FANOUT~
spr_bus_dat_i[4] => invalidate_adr[4].DATAIN
spr_bus_dat_i[5] => invalidate_adr[5].DATAIN
spr_bus_dat_i[6] => invalidate_adr[6].DATAIN
spr_bus_dat_i[7] => invalidate_adr[7].DATAIN
spr_bus_dat_i[8] => invalidate_adr[8].DATAIN
spr_bus_dat_i[9] => invalidate_adr[9].DATAIN
spr_bus_dat_i[10] => invalidate_adr[10].DATAIN
spr_bus_dat_i[11] => invalidate_adr[11].DATAIN
spr_bus_dat_i[12] => ~NO_FANOUT~
spr_bus_dat_i[13] => ~NO_FANOUT~
spr_bus_dat_i[14] => ~NO_FANOUT~
spr_bus_dat_i[15] => ~NO_FANOUT~
spr_bus_dat_i[16] => ~NO_FANOUT~
spr_bus_dat_i[17] => ~NO_FANOUT~
spr_bus_dat_i[18] => ~NO_FANOUT~
spr_bus_dat_i[19] => ~NO_FANOUT~
spr_bus_dat_i[20] => ~NO_FANOUT~
spr_bus_dat_i[21] => ~NO_FANOUT~
spr_bus_dat_i[22] => ~NO_FANOUT~
spr_bus_dat_i[23] => ~NO_FANOUT~
spr_bus_dat_i[24] => ~NO_FANOUT~
spr_bus_dat_i[25] => ~NO_FANOUT~
spr_bus_dat_i[26] => ~NO_FANOUT~
spr_bus_dat_i[27] => ~NO_FANOUT~
spr_bus_dat_i[28] => ~NO_FANOUT~
spr_bus_dat_i[29] => ~NO_FANOUT~
spr_bus_dat_i[30] => ~NO_FANOUT~
spr_bus_dat_i[31] => ~NO_FANOUT~
spr_bus_dat_o[0] <= <GND>
spr_bus_dat_o[1] <= <GND>
spr_bus_dat_o[2] <= <GND>
spr_bus_dat_o[3] <= <GND>
spr_bus_dat_o[4] <= <GND>
spr_bus_dat_o[5] <= <GND>
spr_bus_dat_o[6] <= <GND>
spr_bus_dat_o[7] <= <GND>
spr_bus_dat_o[8] <= <GND>
spr_bus_dat_o[9] <= <GND>
spr_bus_dat_o[10] <= <GND>
spr_bus_dat_o[11] <= <GND>
spr_bus_dat_o[12] <= <GND>
spr_bus_dat_o[13] <= <GND>
spr_bus_dat_o[14] <= <GND>
spr_bus_dat_o[15] <= <GND>
spr_bus_dat_o[16] <= <GND>
spr_bus_dat_o[17] <= <GND>
spr_bus_dat_o[18] <= <GND>
spr_bus_dat_o[19] <= <GND>
spr_bus_dat_o[20] <= <GND>
spr_bus_dat_o[21] <= <GND>
spr_bus_dat_o[22] <= <GND>
spr_bus_dat_o[23] <= <GND>
spr_bus_dat_o[24] <= <GND>
spr_bus_dat_o[25] <= <GND>
spr_bus_dat_o[26] <= <GND>
spr_bus_dat_o[27] <= <GND>
spr_bus_dat_o[28] <= <GND>
spr_bus_dat_o[29] <= <GND>
spr_bus_dat_o[30] <= <GND>
spr_bus_dat_o[31] <= <GND>
spr_bus_ack_o <= spr_bus_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rdata[8].CLK
clk => rdata[9].CLK
clk => rdata[10].CLK
clk => rdata[11].CLK
clk => rdata[12].CLK
clk => rdata[13].CLK
clk => rdata[14].CLK
clk => rdata[15].CLK
clk => rdata[16].CLK
clk => rdata[17].CLK
clk => rdata[18].CLK
clk => rdata[19].CLK
clk => rdata[20].CLK
clk => rdata[21].CLK
clk => rdata[22].CLK
clk => rdata[23].CLK
clk => rdata[24].CLK
clk => rdata[25].CLK
clk => rdata[26].CLK
clk => rdata[27].CLK
clk => rdata[28].CLK
clk => rdata[29].CLK
clk => rdata[30].CLK
clk => rdata[31].CLK
clk => mem.CLK0
raddr[0] => mem.RADDR
raddr[1] => mem.RADDR1
raddr[2] => mem.RADDR2
raddr[3] => mem.RADDR3
raddr[4] => mem.RADDR4
raddr[5] => mem.RADDR5
raddr[6] => mem.RADDR6
raddr[7] => mem.RADDR7
raddr[8] => mem.RADDR8
raddr[9] => mem.RADDR9
re => rdata[0].ENA
re => rdata[1].ENA
re => rdata[2].ENA
re => rdata[3].ENA
re => rdata[4].ENA
re => rdata[5].ENA
re => rdata[6].ENA
re => rdata[7].ENA
re => rdata[8].ENA
re => rdata[9].ENA
re => rdata[10].ENA
re => rdata[11].ENA
re => rdata[12].ENA
re => rdata[13].ENA
re => rdata[14].ENA
re => rdata[15].ENA
re => rdata[16].ENA
re => rdata[17].ENA
re => rdata[18].ENA
re => rdata[19].ENA
re => rdata[20].ENA
re => rdata[21].ENA
re => rdata[22].ENA
re => rdata[23].ENA
re => rdata[24].ENA
re => rdata[25].ENA
re => rdata[26].ENA
re => rdata[27].ENA
re => rdata[28].ENA
re => rdata[29].ENA
re => rdata[30].ENA
re => rdata[31].ENA
waddr[0] => mem.waddr_a[0].DATAIN
waddr[0] => mem.WADDR
waddr[1] => mem.waddr_a[1].DATAIN
waddr[1] => mem.WADDR1
waddr[2] => mem.waddr_a[2].DATAIN
waddr[2] => mem.WADDR2
waddr[3] => mem.waddr_a[3].DATAIN
waddr[3] => mem.WADDR3
waddr[4] => mem.waddr_a[4].DATAIN
waddr[4] => mem.WADDR4
waddr[5] => mem.waddr_a[5].DATAIN
waddr[5] => mem.WADDR5
waddr[6] => mem.waddr_a[6].DATAIN
waddr[6] => mem.WADDR6
waddr[7] => mem.waddr_a[7].DATAIN
waddr[7] => mem.WADDR7
waddr[8] => mem.waddr_a[8].DATAIN
waddr[8] => mem.WADDR8
waddr[9] => mem.waddr_a[9].DATAIN
waddr[9] => mem.WADDR9
we => mem.we_a.DATAIN
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
din[21] => mem.data_a[21].DATAIN
din[21] => mem.DATAIN21
din[22] => mem.data_a[22].DATAIN
din[22] => mem.DATAIN22
din[23] => mem.data_a[23].DATAIN
din[23] => mem.DATAIN23
din[24] => mem.data_a[24].DATAIN
din[24] => mem.DATAIN24
din[25] => mem.data_a[25].DATAIN
din[25] => mem.DATAIN25
din[26] => mem.data_a[26].DATAIN
din[26] => mem.DATAIN26
din[27] => mem.data_a[27].DATAIN
din[27] => mem.DATAIN27
din[28] => mem.data_a[28].DATAIN
din[28] => mem.DATAIN28
din[29] => mem.data_a[29].DATAIN
din[29] => mem.DATAIN29
din[30] => mem.data_a[30].DATAIN
din[30] => mem.DATAIN30
din[31] => mem.data_a[31].DATAIN
din[31] => mem.DATAIN31
dout[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= rdata[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= rdata[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= rdata[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= rdata[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= rdata[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= rdata[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= rdata[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= rdata[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= rdata[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= rdata[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= rdata[31].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rdata[8].CLK
clk => rdata[9].CLK
clk => rdata[10].CLK
clk => rdata[11].CLK
clk => rdata[12].CLK
clk => rdata[13].CLK
clk => rdata[14].CLK
clk => rdata[15].CLK
clk => rdata[16].CLK
clk => rdata[17].CLK
clk => rdata[18].CLK
clk => rdata[19].CLK
clk => rdata[20].CLK
clk => mem.CLK0
raddr[0] => mem.RADDR
raddr[1] => mem.RADDR1
raddr[2] => mem.RADDR2
raddr[3] => mem.RADDR3
raddr[4] => mem.RADDR4
raddr[5] => mem.RADDR5
raddr[6] => mem.RADDR6
raddr[7] => mem.RADDR7
re => rdata[0].ENA
re => rdata[1].ENA
re => rdata[2].ENA
re => rdata[3].ENA
re => rdata[4].ENA
re => rdata[5].ENA
re => rdata[6].ENA
re => rdata[7].ENA
re => rdata[8].ENA
re => rdata[9].ENA
re => rdata[10].ENA
re => rdata[11].ENA
re => rdata[12].ENA
re => rdata[13].ENA
re => rdata[14].ENA
re => rdata[15].ENA
re => rdata[16].ENA
re => rdata[17].ENA
re => rdata[18].ENA
re => rdata[19].ENA
re => rdata[20].ENA
waddr[0] => mem.waddr_a[0].DATAIN
waddr[0] => mem.WADDR
waddr[1] => mem.waddr_a[1].DATAIN
waddr[1] => mem.WADDR1
waddr[2] => mem.waddr_a[2].DATAIN
waddr[2] => mem.WADDR2
waddr[3] => mem.waddr_a[3].DATAIN
waddr[3] => mem.WADDR3
waddr[4] => mem.waddr_a[4].DATAIN
waddr[4] => mem.WADDR4
waddr[5] => mem.waddr_a[5].DATAIN
waddr[5] => mem.WADDR5
waddr[6] => mem.waddr_a[6].DATAIN
waddr[6] => mem.WADDR6
waddr[7] => mem.waddr_a[7].DATAIN
waddr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
dout[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
decode_insn_i[0] => decode_opc_alu_o.DATAA
decode_insn_i[0] => Decoder2.IN3
decode_insn_i[0] => decode_immediate_o.DATAB
decode_insn_i[0] => decode_immediate_o.DATAB
decode_insn_i[0] => decode_immediate_o.DATAA
decode_insn_i[0] => decode_imm16_o[0].DATAIN
decode_insn_i[0] => Equal16.IN0
decode_insn_i[0] => Equal17.IN3
decode_insn_i[0] => Equal18.IN3
decode_insn_i[0] => Equal21.IN3
decode_insn_i[0] => Equal23.IN2
decode_insn_i[0] => Equal24.IN1
decode_insn_i[0] => Equal25.IN3
decode_insn_i[0] => Equal26.IN3
decode_insn_i[0] => Equal28.IN3
decode_insn_i[1] => decode_opc_alu_o.DATAA
decode_insn_i[1] => Decoder2.IN2
decode_insn_i[1] => decode_immediate_o.DATAB
decode_insn_i[1] => decode_immediate_o.DATAB
decode_insn_i[1] => decode_immediate_o.DATAA
decode_insn_i[1] => decode_imm16_o[1].DATAIN
decode_insn_i[1] => Equal16.IN3
decode_insn_i[1] => Equal17.IN2
decode_insn_i[1] => Equal18.IN0
decode_insn_i[1] => Equal21.IN1
decode_insn_i[1] => Equal23.IN1
decode_insn_i[1] => Equal24.IN3
decode_insn_i[1] => Equal25.IN1
decode_insn_i[1] => Equal26.IN2
decode_insn_i[1] => Equal28.IN2
decode_insn_i[2] => decode_opc_alu_o.DATAA
decode_insn_i[2] => Decoder2.IN1
decode_insn_i[2] => decode_immediate_o.DATAB
decode_insn_i[2] => decode_immediate_o.DATAB
decode_insn_i[2] => decode_immediate_o.DATAA
decode_insn_i[2] => decode_imm16_o[2].DATAIN
decode_insn_i[2] => Equal16.IN2
decode_insn_i[2] => Equal17.IN1
decode_insn_i[2] => Equal18.IN2
decode_insn_i[2] => Equal21.IN0
decode_insn_i[2] => Equal23.IN3
decode_insn_i[2] => Equal24.IN2
decode_insn_i[2] => Equal25.IN2
decode_insn_i[2] => Equal26.IN1
decode_insn_i[2] => Equal28.IN1
decode_insn_i[3] => decode_opc_alu_o.DATAA
decode_insn_i[3] => Decoder2.IN0
decode_insn_i[3] => decode_immediate_o.DATAB
decode_insn_i[3] => decode_immediate_o.DATAB
decode_insn_i[3] => decode_immediate_o.DATAA
decode_insn_i[3] => decode_imm16_o[3].DATAIN
decode_insn_i[3] => Equal16.IN1
decode_insn_i[3] => Equal17.IN0
decode_insn_i[3] => Equal18.IN1
decode_insn_i[3] => Equal21.IN2
decode_insn_i[3] => Equal23.IN0
decode_insn_i[3] => Equal24.IN0
decode_insn_i[3] => Equal25.IN0
decode_insn_i[3] => Equal26.IN0
decode_insn_i[3] => Equal28.IN0
decode_insn_i[4] => decode_immediate_o.DATAB
decode_insn_i[4] => decode_immediate_o.DATAB
decode_insn_i[4] => decode_immediate_o.DATAA
decode_insn_i[4] => decode_imm16_o[4].DATAIN
decode_insn_i[5] => decode_immediate_o.DATAB
decode_insn_i[5] => decode_immediate_o.DATAB
decode_insn_i[5] => decode_immediate_o.DATAA
decode_insn_i[5] => decode_imm16_o[5].DATAIN
decode_insn_i[6] => decode_opc_alu_secondary_o.DATAA
decode_insn_i[6] => Decoder1.IN2
decode_insn_i[6] => decode_immediate_o.DATAB
decode_insn_i[6] => decode_immediate_o.DATAB
decode_insn_i[6] => decode_immediate_o.DATAA
decode_insn_i[6] => decode_imm16_o[6].DATAIN
decode_insn_i[7] => decode_opc_alu_secondary_o.DATAA
decode_insn_i[7] => Decoder1.IN1
decode_insn_i[7] => decode_immediate_o.DATAB
decode_insn_i[7] => decode_immediate_o.DATAB
decode_insn_i[7] => decode_immediate_o.DATAA
decode_insn_i[7] => decode_imm16_o[7].DATAIN
decode_insn_i[8] => decode_opc_alu_secondary_o.DATAA
decode_insn_i[8] => Decoder1.IN0
decode_insn_i[8] => decode_immediate_o.DATAB
decode_insn_i[8] => decode_immediate_o.DATAB
decode_insn_i[8] => decode_immediate_o.DATAA
decode_insn_i[8] => decode_imm16_o[8].DATAIN
decode_insn_i[9] => decode_immediate_o.DATAB
decode_insn_i[9] => decode_immediate_o.DATAB
decode_insn_i[9] => decode_immediate_o.DATAA
decode_insn_i[9] => decode_imm16_o[9].DATAIN
decode_insn_i[10] => decode_immediate_o.DATAB
decode_insn_i[10] => decode_immediate_o.DATAB
decode_insn_i[10] => decode_immediate_o.DATAA
decode_insn_i[10] => decode_imm16_o[10].DATAIN
decode_insn_i[11] => imm_high[27].DATAA
decode_insn_i[11] => decode_rfb_adr_o[0].DATAIN
decode_insn_i[12] => imm_high[28].DATAA
decode_insn_i[12] => decode_rfb_adr_o[1].DATAIN
decode_insn_i[13] => imm_high[29].DATAA
decode_insn_i[13] => decode_rfb_adr_o[2].DATAIN
decode_insn_i[14] => imm_high[30].DATAA
decode_insn_i[14] => decode_rfb_adr_o[3].DATAIN
decode_insn_i[15] => imm_high[31].DATAA
decode_insn_i[15] => decode_rfb_adr_o[4].DATAIN
decode_insn_i[16] => decode_immjbr_upper_o[0].DATAIN
decode_insn_i[16] => decode_rfa_adr_o[0].DATAIN
decode_insn_i[17] => decode_immjbr_upper_o[1].DATAIN
decode_insn_i[17] => decode_rfa_adr_o[1].DATAIN
decode_insn_i[18] => decode_immjbr_upper_o[2].DATAIN
decode_insn_i[18] => decode_rfa_adr_o[2].DATAIN
decode_insn_i[19] => decode_immjbr_upper_o[3].DATAIN
decode_insn_i[19] => decode_rfa_adr_o[3].DATAIN
decode_insn_i[20] => decode_immjbr_upper_o[4].DATAIN
decode_insn_i[20] => decode_rfa_adr_o[4].DATAIN
decode_insn_i[21] => decode_rfd_adr_o.DATAA
decode_insn_i[21] => imm_high[27].DATAB
decode_insn_i[21] => decode_opc_alu_secondary_o.DATAB
decode_insn_i[21] => decode_immjbr_upper_o[5].DATAIN
decode_insn_i[22] => decode_rfd_adr_o.DATAA
decode_insn_i[22] => imm_high[28].DATAB
decode_insn_i[22] => decode_opc_alu_secondary_o.DATAB
decode_insn_i[22] => decode_immjbr_upper_o[6].DATAIN
decode_insn_i[23] => decode_rfd_adr_o.DATAA
decode_insn_i[23] => imm_high[29].DATAB
decode_insn_i[23] => decode_opc_alu_secondary_o.DATAB
decode_insn_i[23] => decode_immjbr_upper_o[7].DATAIN
decode_insn_i[23] => Equal4.IN2
decode_insn_i[23] => Equal37.IN2
decode_insn_i[23] => Equal38.IN2
decode_insn_i[24] => decode_rfd_adr_o.DATAA
decode_insn_i[24] => imm_high[30].DATAB
decode_insn_i[24] => decode_opc_alu_secondary_o.DATAB
decode_insn_i[24] => decode_immjbr_upper_o[8].DATAIN
decode_insn_i[24] => Equal4.IN1
decode_insn_i[24] => Equal37.IN1
decode_insn_i[24] => Equal38.IN0
decode_insn_i[25] => decode_rfd_adr_o.DATAA
decode_insn_i[25] => imm_high[31].DATAB
decode_insn_i[25] => decode_immjbr_upper_o[9].DATAIN
decode_insn_i[25] => Equal4.IN0
decode_insn_i[25] => Equal37.IN0
decode_insn_i[25] => Equal38.IN1
decode_insn_i[26] => Decoder0.IN5
decode_insn_i[26] => LessThan0.IN12
decode_insn_i[26] => WideAnd0.IN0
decode_insn_i[26] => decode_opc_insn_o[0].DATAIN
decode_insn_i[26] => decode_lsu_zext_o.DATAIN
decode_insn_i[26] => Equal0.IN3
decode_insn_i[26] => Equal1.IN5
decode_insn_i[26] => Equal2.IN4
decode_insn_i[26] => Equal3.IN5
decode_insn_i[26] => Equal5.IN5
decode_insn_i[26] => Equal6.IN3
decode_insn_i[26] => Equal7.IN4
decode_insn_i[26] => Equal8.IN5
decode_insn_i[26] => Equal9.IN1
decode_insn_i[26] => Equal10.IN5
decode_insn_i[26] => Equal11.IN0
decode_insn_i[26] => Equal12.IN5
decode_insn_i[26] => Equal13.IN1
decode_insn_i[26] => Equal14.IN3
decode_insn_i[26] => Equal15.IN1
decode_insn_i[26] => Equal19.IN5
decode_insn_i[26] => Equal20.IN3
decode_insn_i[26] => Equal22.IN5
decode_insn_i[26] => Equal27.IN5
decode_insn_i[26] => Equal29.IN5
decode_insn_i[26] => Equal31.IN3
decode_insn_i[26] => Equal32.IN3
decode_insn_i[26] => Equal34.IN5
decode_insn_i[26] => Equal35.IN2
decode_insn_i[26] => Equal36.IN3
decode_insn_i[27] => Decoder0.IN4
decode_insn_i[27] => LessThan0.IN11
decode_insn_i[27] => WideAnd0.IN1
decode_insn_i[27] => decode_opc_insn_o[1].DATAIN
decode_insn_i[27] => Equal0.IN5
decode_insn_i[27] => Equal1.IN3
decode_insn_i[27] => Equal2.IN3
decode_insn_i[27] => Equal3.IN4
decode_insn_i[27] => Equal5.IN4
decode_insn_i[27] => Equal6.IN5
decode_insn_i[27] => Equal7.IN3
decode_insn_i[27] => Equal8.IN4
decode_insn_i[27] => Equal9.IN5
decode_insn_i[27] => Equal10.IN1
decode_insn_i[27] => Equal11.IN5
decode_insn_i[27] => Equal12.IN4
decode_insn_i[27] => Equal13.IN0
decode_insn_i[27] => Equal14.IN5
decode_insn_i[27] => Equal15.IN5
decode_insn_i[27] => Equal19.IN4
decode_insn_i[27] => Equal20.IN2
decode_insn_i[27] => Equal22.IN4
decode_insn_i[27] => Equal27.IN3
decode_insn_i[27] => Equal29.IN1
decode_insn_i[27] => Equal31.IN2
decode_insn_i[27] => Equal32.IN2
decode_insn_i[27] => Equal34.IN2
decode_insn_i[27] => Equal35.IN5
decode_insn_i[27] => Equal36.IN2
decode_insn_i[28] => Decoder0.IN3
decode_insn_i[28] => LessThan0.IN10
decode_insn_i[28] => WideAnd0.IN2
decode_insn_i[28] => decode_opc_insn_o[2].DATAIN
decode_insn_i[28] => Equal0.IN2
decode_insn_i[28] => Equal1.IN2
decode_insn_i[28] => Equal2.IN2
decode_insn_i[28] => Equal3.IN3
decode_insn_i[28] => Equal5.IN3
decode_insn_i[28] => Equal6.IN4
decode_insn_i[28] => Equal7.IN2
decode_insn_i[28] => Equal8.IN3
decode_insn_i[28] => Equal9.IN4
decode_insn_i[28] => Equal10.IN4
decode_insn_i[28] => Equal11.IN4
decode_insn_i[28] => Equal12.IN0
decode_insn_i[28] => Equal13.IN5
decode_insn_i[28] => Equal14.IN2
decode_insn_i[28] => Equal15.IN4
decode_insn_i[28] => Equal19.IN3
decode_insn_i[28] => Equal20.IN1
decode_insn_i[28] => Equal22.IN2
decode_insn_i[28] => Equal27.IN2
decode_insn_i[28] => Equal29.IN0
decode_insn_i[28] => Equal31.IN5
decode_insn_i[28] => Equal32.IN5
decode_insn_i[28] => Equal34.IN4
decode_insn_i[28] => Equal35.IN4
decode_insn_i[28] => Equal36.IN5
decode_insn_i[29] => Decoder0.IN2
decode_insn_i[29] => LessThan0.IN9
decode_insn_i[29] => decode_opc_insn_o[3].DATAIN
decode_insn_i[29] => decode_op_lsu_load_o.IN1
decode_insn_i[29] => Equal0.IN4
decode_insn_i[29] => Equal1.IN4
decode_insn_i[29] => Equal2.IN5
decode_insn_i[29] => Equal3.IN0
decode_insn_i[29] => Equal5.IN2
decode_insn_i[29] => Equal6.IN2
decode_insn_i[29] => Equal7.IN1
decode_insn_i[29] => Equal8.IN2
decode_insn_i[29] => Equal9.IN3
decode_insn_i[29] => Equal10.IN3
decode_insn_i[29] => Equal11.IN3
decode_insn_i[29] => Equal12.IN3
decode_insn_i[29] => Equal13.IN4
decode_insn_i[29] => Equal14.IN1
decode_insn_i[29] => Equal15.IN0
decode_insn_i[29] => Equal19.IN1
decode_insn_i[29] => Equal20.IN5
decode_insn_i[29] => Equal22.IN1
decode_insn_i[29] => Equal27.IN1
decode_insn_i[29] => Equal29.IN4
decode_insn_i[29] => Equal31.IN4
decode_insn_i[29] => Equal32.IN1
decode_insn_i[29] => Equal34.IN1
decode_insn_i[29] => Equal35.IN1
decode_insn_i[29] => Equal36.IN1
decode_insn_i[30] => Decoder0.IN1
decode_insn_i[30] => LessThan0.IN8
decode_insn_i[30] => decode_opc_insn_o[4].DATAIN
decode_insn_i[30] => Equal0.IN1
decode_insn_i[30] => Equal1.IN1
decode_insn_i[30] => Equal2.IN1
decode_insn_i[30] => Equal3.IN2
decode_insn_i[30] => Equal5.IN1
decode_insn_i[30] => Equal6.IN1
decode_insn_i[30] => Equal7.IN5
decode_insn_i[30] => Equal8.IN1
decode_insn_i[30] => Equal9.IN0
decode_insn_i[30] => Equal10.IN0
decode_insn_i[30] => Equal11.IN2
decode_insn_i[30] => Equal12.IN2
decode_insn_i[30] => Equal13.IN3
decode_insn_i[30] => Equal14.IN4
decode_insn_i[30] => Equal15.IN3
decode_insn_i[30] => Equal19.IN2
decode_insn_i[30] => Equal20.IN4
decode_insn_i[30] => Equal22.IN3
decode_insn_i[30] => Equal27.IN4
decode_insn_i[30] => Equal29.IN3
decode_insn_i[30] => Equal30.IN1
decode_insn_i[30] => Equal31.IN1
decode_insn_i[30] => Equal32.IN0
decode_insn_i[30] => Equal33.IN1
decode_insn_i[30] => Equal34.IN3
decode_insn_i[30] => Equal35.IN3
decode_insn_i[30] => Equal36.IN4
decode_insn_i[31] => Decoder0.IN0
decode_insn_i[31] => LessThan0.IN7
decode_insn_i[31] => decode_opc_insn_o[5].DATAIN
decode_insn_i[31] => Equal0.IN0
decode_insn_i[31] => Equal1.IN0
decode_insn_i[31] => Equal2.IN0
decode_insn_i[31] => Equal3.IN1
decode_insn_i[31] => Equal5.IN0
decode_insn_i[31] => Equal6.IN0
decode_insn_i[31] => Equal7.IN0
decode_insn_i[31] => Equal8.IN0
decode_insn_i[31] => Equal9.IN2
decode_insn_i[31] => Equal10.IN2
decode_insn_i[31] => Equal11.IN1
decode_insn_i[31] => Equal12.IN1
decode_insn_i[31] => Equal13.IN2
decode_insn_i[31] => Equal14.IN0
decode_insn_i[31] => Equal15.IN2
decode_insn_i[31] => Equal19.IN0
decode_insn_i[31] => Equal20.IN0
decode_insn_i[31] => Equal22.IN0
decode_insn_i[31] => Equal27.IN0
decode_insn_i[31] => Equal29.IN2
decode_insn_i[31] => Equal30.IN0
decode_insn_i[31] => Equal31.IN0
decode_insn_i[31] => Equal32.IN4
decode_insn_i[31] => Equal33.IN0
decode_insn_i[31] => Equal34.IN0
decode_insn_i[31] => Equal35.IN0
decode_insn_i[31] => Equal36.IN0
decode_opc_alu_o[0] <= decode_opc_alu_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_o[1] <= decode_opc_alu_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_o[2] <= decode_opc_alu_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_o[3] <= decode_opc_alu_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_secondary_o[0] <= decode_opc_alu_secondary_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_secondary_o[1] <= decode_opc_alu_secondary_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_secondary_o[2] <= decode_opc_alu_secondary_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_alu_secondary_o[3] <= decode_opc_alu_secondary_o.DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[0] <= decode_insn_i[0].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[1] <= decode_insn_i[1].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[2] <= decode_insn_i[2].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[3] <= decode_insn_i[3].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[4] <= decode_insn_i[4].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[5] <= decode_insn_i[5].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[6] <= decode_insn_i[6].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[7] <= decode_insn_i[7].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[8] <= decode_insn_i[8].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[9] <= decode_insn_i[9].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[10] <= decode_insn_i[10].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[11] <= imm_high[27].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[12] <= imm_high[28].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[13] <= imm_high[29].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[14] <= imm_high[30].DB_MAX_OUTPUT_PORT_TYPE
decode_imm16_o[15] <= imm_high[31].DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[0] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[1] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[2] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[3] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[4] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[5] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[6] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[7] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[8] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[9] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[10] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[11] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[12] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[13] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[14] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[15] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[16] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[17] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[18] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[19] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[20] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[21] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[22] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[23] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[24] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[25] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[26] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[27] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[28] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[29] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[30] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_o[31] <= decode_immediate_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immediate_sel_o <= decode_immediate_sel_o.DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[0] <= decode_insn_i[16].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[1] <= decode_insn_i[17].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[2] <= decode_insn_i[18].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[3] <= decode_insn_i[19].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[4] <= decode_insn_i[20].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[5] <= decode_insn_i[21].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[6] <= decode_insn_i[22].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[7] <= decode_insn_i[23].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[8] <= decode_insn_i[24].DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_o[9] <= decode_insn_i[25].DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_o[0] <= decode_rfd_adr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_o[1] <= decode_rfd_adr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_o[2] <= decode_rfd_adr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_o[3] <= decode_rfd_adr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_o[4] <= decode_rfd_adr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_adr_o[0] <= decode_insn_i[16].DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_adr_o[1] <= decode_insn_i[17].DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_adr_o[2] <= decode_insn_i[18].DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_adr_o[3] <= decode_insn_i[19].DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_adr_o[4] <= decode_insn_i[20].DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_adr_o[0] <= decode_insn_i[11].DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_adr_o[1] <= decode_insn_i[12].DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_adr_o[2] <= decode_insn_i[13].DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_adr_o[3] <= decode_insn_i[14].DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_adr_o[4] <= decode_insn_i[15].DB_MAX_OUTPUT_PORT_TYPE
decode_rf_wb_o <= decode_rf_wb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_jbr_o <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
decode_op_jr_o <= decode_op_jr_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_jal_o <= decode_op_jal_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_bf_o <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
decode_op_bnf_o <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
decode_op_brcond_o <= decode_op_brcond_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_branch_o <= decode_op_branch_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_alu_o <= decode_op_alu_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_lsu_load_o <= decode_op_lsu_load_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_lsu_store_o <= decode_op_lsu_store_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_lsu_atomic_o <= <GND>
decode_lsu_length_o[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decode_lsu_length_o[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
decode_lsu_zext_o <= decode_insn_i[26].DB_MAX_OUTPUT_PORT_TYPE
decode_op_mfspr_o <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
decode_op_mtspr_o <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
decode_op_rfe_o <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
decode_op_setflag_o <= decode_op_setflag_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_add_o <= decode_op_add_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_mul_o <= decode_op_mul_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_mul_signed_o <= decode_op_mul_signed_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_mul_unsigned_o <= decode_op_mul_unsigned_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_div_o <= decode_op_div_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_div_signed_o <= decode_op_div_signed_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_div_unsigned_o <= decode_op_div_unsigned_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_shift_o <= decode_op_shift_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_ffl1_o <= decode_op_ffl1_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_movhi_o <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
decode_op_msync_o <= decode_op_msync_o.DB_MAX_OUTPUT_PORT_TYPE
decode_op_fpu_o[0] <= <GND>
decode_op_fpu_o[1] <= <GND>
decode_op_fpu_o[2] <= <GND>
decode_op_fpu_o[3] <= <GND>
decode_op_fpu_o[4] <= <GND>
decode_op_fpu_o[5] <= <GND>
decode_op_fpu_o[6] <= <GND>
decode_op_fpu_o[7] <= <GND>
decode_adder_do_sub_o <= decode_adder_do_sub_o.DB_MAX_OUTPUT_PORT_TYPE
decode_adder_do_carry_o <= decode_adder_do_carry_o.DB_MAX_OUTPUT_PORT_TYPE
decode_except_illegal_o <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
decode_except_syscall_o <= decode_except_syscall_o.DB_MAX_OUTPUT_PORT_TYPE
decode_except_trap_o <= decode_except_trap_o.DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[0] <= decode_insn_i[26].DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[1] <= decode_insn_i[27].DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[2] <= decode_insn_i[28].DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[3] <= decode_insn_i[29].DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[4] <= decode_insn_i[30].DB_MAX_OUTPUT_PORT_TYPE
decode_opc_insn_o[5] <= decode_insn_i[31].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino
clk => execute_bubble_o~reg0.CLK
clk => execute_jal_result_o[0]~reg0.CLK
clk => execute_jal_result_o[1]~reg0.CLK
clk => execute_jal_result_o[2]~reg0.CLK
clk => execute_jal_result_o[3]~reg0.CLK
clk => execute_jal_result_o[4]~reg0.CLK
clk => execute_jal_result_o[5]~reg0.CLK
clk => execute_jal_result_o[6]~reg0.CLK
clk => execute_jal_result_o[7]~reg0.CLK
clk => execute_jal_result_o[8]~reg0.CLK
clk => execute_jal_result_o[9]~reg0.CLK
clk => execute_jal_result_o[10]~reg0.CLK
clk => execute_jal_result_o[11]~reg0.CLK
clk => execute_jal_result_o[12]~reg0.CLK
clk => execute_jal_result_o[13]~reg0.CLK
clk => execute_jal_result_o[14]~reg0.CLK
clk => execute_jal_result_o[15]~reg0.CLK
clk => execute_jal_result_o[16]~reg0.CLK
clk => execute_jal_result_o[17]~reg0.CLK
clk => execute_jal_result_o[18]~reg0.CLK
clk => execute_jal_result_o[19]~reg0.CLK
clk => execute_jal_result_o[20]~reg0.CLK
clk => execute_jal_result_o[21]~reg0.CLK
clk => execute_jal_result_o[22]~reg0.CLK
clk => execute_jal_result_o[23]~reg0.CLK
clk => execute_jal_result_o[24]~reg0.CLK
clk => execute_jal_result_o[25]~reg0.CLK
clk => execute_jal_result_o[26]~reg0.CLK
clk => execute_jal_result_o[27]~reg0.CLK
clk => execute_jal_result_o[28]~reg0.CLK
clk => execute_jal_result_o[29]~reg0.CLK
clk => execute_jal_result_o[30]~reg0.CLK
clk => execute_jal_result_o[31]~reg0.CLK
clk => execute_predicted_flag_o~reg0.CLK
clk => execute_mispredict_target_o[0]~reg0.CLK
clk => execute_mispredict_target_o[1]~reg0.CLK
clk => execute_mispredict_target_o[2]~reg0.CLK
clk => execute_mispredict_target_o[3]~reg0.CLK
clk => execute_mispredict_target_o[4]~reg0.CLK
clk => execute_mispredict_target_o[5]~reg0.CLK
clk => execute_mispredict_target_o[6]~reg0.CLK
clk => execute_mispredict_target_o[7]~reg0.CLK
clk => execute_mispredict_target_o[8]~reg0.CLK
clk => execute_mispredict_target_o[9]~reg0.CLK
clk => execute_mispredict_target_o[10]~reg0.CLK
clk => execute_mispredict_target_o[11]~reg0.CLK
clk => execute_mispredict_target_o[12]~reg0.CLK
clk => execute_mispredict_target_o[13]~reg0.CLK
clk => execute_mispredict_target_o[14]~reg0.CLK
clk => execute_mispredict_target_o[15]~reg0.CLK
clk => execute_mispredict_target_o[16]~reg0.CLK
clk => execute_mispredict_target_o[17]~reg0.CLK
clk => execute_mispredict_target_o[18]~reg0.CLK
clk => execute_mispredict_target_o[19]~reg0.CLK
clk => execute_mispredict_target_o[20]~reg0.CLK
clk => execute_mispredict_target_o[21]~reg0.CLK
clk => execute_mispredict_target_o[22]~reg0.CLK
clk => execute_mispredict_target_o[23]~reg0.CLK
clk => execute_mispredict_target_o[24]~reg0.CLK
clk => execute_mispredict_target_o[25]~reg0.CLK
clk => execute_mispredict_target_o[26]~reg0.CLK
clk => execute_mispredict_target_o[27]~reg0.CLK
clk => execute_mispredict_target_o[28]~reg0.CLK
clk => execute_mispredict_target_o[29]~reg0.CLK
clk => execute_mispredict_target_o[30]~reg0.CLK
clk => execute_mispredict_target_o[31]~reg0.CLK
clk => pc_execute_o[0]~reg0.CLK
clk => pc_execute_o[1]~reg0.CLK
clk => pc_execute_o[2]~reg0.CLK
clk => pc_execute_o[3]~reg0.CLK
clk => pc_execute_o[4]~reg0.CLK
clk => pc_execute_o[5]~reg0.CLK
clk => pc_execute_o[6]~reg0.CLK
clk => pc_execute_o[7]~reg0.CLK
clk => pc_execute_o[8]~reg0.CLK
clk => pc_execute_o[9]~reg0.CLK
clk => pc_execute_o[10]~reg0.CLK
clk => pc_execute_o[11]~reg0.CLK
clk => pc_execute_o[12]~reg0.CLK
clk => pc_execute_o[13]~reg0.CLK
clk => pc_execute_o[14]~reg0.CLK
clk => pc_execute_o[15]~reg0.CLK
clk => pc_execute_o[16]~reg0.CLK
clk => pc_execute_o[17]~reg0.CLK
clk => pc_execute_o[18]~reg0.CLK
clk => pc_execute_o[19]~reg0.CLK
clk => pc_execute_o[20]~reg0.CLK
clk => pc_execute_o[21]~reg0.CLK
clk => pc_execute_o[22]~reg0.CLK
clk => pc_execute_o[23]~reg0.CLK
clk => pc_execute_o[24]~reg0.CLK
clk => pc_execute_o[25]~reg0.CLK
clk => pc_execute_o[26]~reg0.CLK
clk => pc_execute_o[27]~reg0.CLK
clk => pc_execute_o[28]~reg0.CLK
clk => pc_execute_o[29]~reg0.CLK
clk => pc_execute_o[30]~reg0.CLK
clk => pc_execute_o[31]~reg0.CLK
clk => decode_valid_o~reg0.CLK
clk => execute_except_ibus_align_o~reg0.CLK
clk => execute_except_ipagefault_o~reg0.CLK
clk => execute_except_itlb_miss_o~reg0.CLK
clk => execute_except_ibus_err_o~reg0.CLK
clk => execute_except_illegal_o~reg0.CLK
clk => execute_except_trap_o~reg0.CLK
clk => execute_except_syscall_o~reg0.CLK
clk => execute_adder_do_carry_o~reg0.CLK
clk => execute_adder_do_sub_o~reg0.CLK
clk => execute_opc_insn_o[0]~reg0.CLK
clk => execute_opc_insn_o[1]~reg0.CLK
clk => execute_opc_insn_o[2]~reg0.CLK
clk => execute_opc_insn_o[3]~reg0.CLK
clk => execute_opc_insn_o[4]~reg0.CLK
clk => execute_opc_insn_o[5]~reg0.CLK
clk => execute_opc_alu_secondary_o[0]~reg0.CLK
clk => execute_opc_alu_secondary_o[1]~reg0.CLK
clk => execute_opc_alu_secondary_o[2]~reg0.CLK
clk => execute_opc_alu_secondary_o[3]~reg0.CLK
clk => execute_opc_alu_o[0]~reg0.CLK
clk => execute_opc_alu_o[1]~reg0.CLK
clk => execute_opc_alu_o[2]~reg0.CLK
clk => execute_opc_alu_o[3]~reg0.CLK
clk => execute_immjbr_upper_o[0]~reg0.CLK
clk => execute_immjbr_upper_o[1]~reg0.CLK
clk => execute_immjbr_upper_o[2]~reg0.CLK
clk => execute_immjbr_upper_o[3]~reg0.CLK
clk => execute_immjbr_upper_o[4]~reg0.CLK
clk => execute_immjbr_upper_o[5]~reg0.CLK
clk => execute_immjbr_upper_o[6]~reg0.CLK
clk => execute_immjbr_upper_o[7]~reg0.CLK
clk => execute_immjbr_upper_o[8]~reg0.CLK
clk => execute_immjbr_upper_o[9]~reg0.CLK
clk => execute_immediate_sel_o~reg0.CLK
clk => execute_immediate_o[0]~reg0.CLK
clk => execute_immediate_o[1]~reg0.CLK
clk => execute_immediate_o[2]~reg0.CLK
clk => execute_immediate_o[3]~reg0.CLK
clk => execute_immediate_o[4]~reg0.CLK
clk => execute_immediate_o[5]~reg0.CLK
clk => execute_immediate_o[6]~reg0.CLK
clk => execute_immediate_o[7]~reg0.CLK
clk => execute_immediate_o[8]~reg0.CLK
clk => execute_immediate_o[9]~reg0.CLK
clk => execute_immediate_o[10]~reg0.CLK
clk => execute_immediate_o[11]~reg0.CLK
clk => execute_immediate_o[12]~reg0.CLK
clk => execute_immediate_o[13]~reg0.CLK
clk => execute_immediate_o[14]~reg0.CLK
clk => execute_immediate_o[15]~reg0.CLK
clk => execute_immediate_o[16]~reg0.CLK
clk => execute_immediate_o[17]~reg0.CLK
clk => execute_immediate_o[18]~reg0.CLK
clk => execute_immediate_o[19]~reg0.CLK
clk => execute_immediate_o[20]~reg0.CLK
clk => execute_immediate_o[21]~reg0.CLK
clk => execute_immediate_o[22]~reg0.CLK
clk => execute_immediate_o[23]~reg0.CLK
clk => execute_immediate_o[24]~reg0.CLK
clk => execute_immediate_o[25]~reg0.CLK
clk => execute_immediate_o[26]~reg0.CLK
clk => execute_immediate_o[27]~reg0.CLK
clk => execute_immediate_o[28]~reg0.CLK
clk => execute_immediate_o[29]~reg0.CLK
clk => execute_immediate_o[30]~reg0.CLK
clk => execute_immediate_o[31]~reg0.CLK
clk => execute_imm16_o[0]~reg0.CLK
clk => execute_imm16_o[1]~reg0.CLK
clk => execute_imm16_o[2]~reg0.CLK
clk => execute_imm16_o[3]~reg0.CLK
clk => execute_imm16_o[4]~reg0.CLK
clk => execute_imm16_o[5]~reg0.CLK
clk => execute_imm16_o[6]~reg0.CLK
clk => execute_imm16_o[7]~reg0.CLK
clk => execute_imm16_o[8]~reg0.CLK
clk => execute_imm16_o[9]~reg0.CLK
clk => execute_imm16_o[10]~reg0.CLK
clk => execute_imm16_o[11]~reg0.CLK
clk => execute_imm16_o[12]~reg0.CLK
clk => execute_imm16_o[13]~reg0.CLK
clk => execute_imm16_o[14]~reg0.CLK
clk => execute_imm16_o[15]~reg0.CLK
clk => execute_lsu_zext_o~reg0.CLK
clk => execute_lsu_length_o[0]~reg0.CLK
clk => execute_lsu_length_o[1]~reg0.CLK
clk => execute_rfd_adr_o[0]~reg0.CLK
clk => execute_rfd_adr_o[1]~reg0.CLK
clk => execute_rfd_adr_o[2]~reg0.CLK
clk => execute_rfd_adr_o[3]~reg0.CLK
clk => execute_rfd_adr_o[4]~reg0.CLK
clk => execute_rf_wb_o~reg0.CLK
clk => execute_op_rfe_o~reg0.CLK
clk => execute_op_branch_o~reg0.CLK
clk => execute_op_brcond_o~reg0.CLK
clk => execute_op_jal_o~reg0.CLK
clk => execute_op_jr_o~reg0.CLK
clk => execute_op_jbr_o~reg0.CLK
clk => execute_op_setflag_o~reg0.CLK
clk => execute_op_lsu_atomic_o~reg0.CLK
clk => execute_op_lsu_store_o~reg0.CLK
clk => execute_op_lsu_load_o~reg0.CLK
clk => execute_op_mtspr_o~reg0.CLK
clk => execute_op_mfspr_o~reg0.CLK
clk => execute_op_msync_o~reg0.CLK
clk => execute_op_movhi_o~reg0.CLK
clk => execute_op_ffl1_o~reg0.CLK
clk => execute_op_shift_o~reg0.CLK
clk => execute_op_div_unsigned_o~reg0.CLK
clk => execute_op_div_signed_o~reg0.CLK
clk => execute_op_div_o~reg0.CLK
clk => execute_op_mul_unsigned_o~reg0.CLK
clk => execute_op_mul_signed_o~reg0.CLK
clk => execute_op_mul_o~reg0.CLK
clk => execute_op_add_o~reg0.CLK
clk => execute_op_alu_o~reg0.CLK
rst => execute_op_alu_o.OUTPUTSELECT
rst => execute_op_add_o.OUTPUTSELECT
rst => execute_op_mul_o.OUTPUTSELECT
rst => execute_op_mul_signed_o.OUTPUTSELECT
rst => execute_op_mul_unsigned_o.OUTPUTSELECT
rst => execute_op_div_o.OUTPUTSELECT
rst => execute_op_div_signed_o.OUTPUTSELECT
rst => execute_op_div_unsigned_o.OUTPUTSELECT
rst => execute_op_shift_o.OUTPUTSELECT
rst => execute_op_ffl1_o.OUTPUTSELECT
rst => execute_op_movhi_o.OUTPUTSELECT
rst => execute_op_msync_o.OUTPUTSELECT
rst => execute_op_mfspr_o.OUTPUTSELECT
rst => execute_op_mtspr_o.OUTPUTSELECT
rst => execute_op_lsu_load_o.OUTPUTSELECT
rst => execute_op_lsu_store_o.OUTPUTSELECT
rst => execute_op_lsu_atomic_o.OUTPUTSELECT
rst => execute_op_setflag_o.OUTPUTSELECT
rst => execute_op_jbr_o.OUTPUTSELECT
rst => execute_op_jr_o.OUTPUTSELECT
rst => execute_op_jal_o.OUTPUTSELECT
rst => execute_op_brcond_o.OUTPUTSELECT
rst => execute_op_branch_o.OUTPUTSELECT
rst => execute_op_rfe_o.OUTPUTSELECT
rst => execute_rf_wb_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_opc_insn_o.OUTPUTSELECT
rst => execute_adder_do_sub_o.OUTPUTSELECT
rst => execute_adder_do_carry_o.OUTPUTSELECT
rst => execute_except_syscall_o.OUTPUTSELECT
rst => execute_except_trap_o.OUTPUTSELECT
rst => execute_except_illegal_o.OUTPUTSELECT
rst => execute_except_ibus_err_o.OUTPUTSELECT
rst => execute_except_itlb_miss_o.OUTPUTSELECT
rst => execute_except_ipagefault_o.OUTPUTSELECT
rst => execute_except_ibus_align_o.OUTPUTSELECT
rst => decode_valid_o.OUTPUTSELECT
rst => execute_bubble_o.OUTPUTSELECT
padv_i => execute_op_alu_o.OUTPUTSELECT
padv_i => execute_op_add_o.OUTPUTSELECT
padv_i => execute_op_mul_o.OUTPUTSELECT
padv_i => execute_op_mul_signed_o.OUTPUTSELECT
padv_i => execute_op_mul_unsigned_o.OUTPUTSELECT
padv_i => execute_op_div_o.OUTPUTSELECT
padv_i => execute_op_div_signed_o.OUTPUTSELECT
padv_i => execute_op_div_unsigned_o.OUTPUTSELECT
padv_i => execute_op_shift_o.OUTPUTSELECT
padv_i => execute_op_ffl1_o.OUTPUTSELECT
padv_i => execute_op_movhi_o.OUTPUTSELECT
padv_i => execute_op_msync_o.OUTPUTSELECT
padv_i => execute_op_mfspr_o.OUTPUTSELECT
padv_i => execute_op_mtspr_o.OUTPUTSELECT
padv_i => execute_op_lsu_load_o.OUTPUTSELECT
padv_i => execute_op_lsu_store_o.OUTPUTSELECT
padv_i => execute_op_lsu_atomic_o.OUTPUTSELECT
padv_i => execute_op_setflag_o.OUTPUTSELECT
padv_i => execute_op_jbr_o.OUTPUTSELECT
padv_i => execute_op_jr_o.OUTPUTSELECT
padv_i => execute_op_jal_o.OUTPUTSELECT
padv_i => execute_op_brcond_o.OUTPUTSELECT
padv_i => execute_op_branch_o.OUTPUTSELECT
padv_i => execute_op_rfe_o.OUTPUTSELECT
padv_i => execute_rf_wb_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_opc_insn_o.OUTPUTSELECT
padv_i => execute_adder_do_sub_o.OUTPUTSELECT
padv_i => execute_adder_do_carry_o.OUTPUTSELECT
padv_i => execute_except_syscall_o.OUTPUTSELECT
padv_i => execute_except_trap_o.OUTPUTSELECT
padv_i => execute_except_illegal_o.OUTPUTSELECT
padv_i => execute_except_ibus_err_o.OUTPUTSELECT
padv_i => execute_except_itlb_miss_o.OUTPUTSELECT
padv_i => execute_except_ipagefault_o.OUTPUTSELECT
padv_i => execute_except_ibus_align_o.OUTPUTSELECT
padv_i => decode_valid_o.DATAA
padv_i => always20.IN0
padv_i => decode_bubble_o.IN1
padv_i => execute_bubble_o.OUTPUTSELECT
padv_i => execute_rfd_adr_o[0]~reg0.ENA
padv_i => execute_lsu_zext_o~reg0.ENA
padv_i => execute_immediate_sel_o~reg0.ENA
padv_i => execute_immjbr_upper_o[0]~reg0.ENA
padv_i => execute_opc_alu_secondary_o[0]~reg0.ENA
padv_i => execute_jal_result_o[9]~reg0.ENA
padv_i => execute_jal_result_o[8]~reg0.ENA
padv_i => execute_jal_result_o[7]~reg0.ENA
padv_i => execute_jal_result_o[6]~reg0.ENA
padv_i => pc_execute_o[0]~reg0.ENA
padv_i => execute_jal_result_o[5]~reg0.ENA
padv_i => execute_jal_result_o[4]~reg0.ENA
padv_i => execute_jal_result_o[3]~reg0.ENA
padv_i => execute_jal_result_o[2]~reg0.ENA
padv_i => execute_jal_result_o[1]~reg0.ENA
padv_i => execute_jal_result_o[0]~reg0.ENA
padv_i => execute_jal_result_o[10]~reg0.ENA
padv_i => execute_jal_result_o[11]~reg0.ENA
padv_i => execute_jal_result_o[12]~reg0.ENA
padv_i => execute_jal_result_o[13]~reg0.ENA
padv_i => execute_jal_result_o[14]~reg0.ENA
padv_i => execute_jal_result_o[15]~reg0.ENA
padv_i => execute_jal_result_o[16]~reg0.ENA
padv_i => execute_jal_result_o[17]~reg0.ENA
padv_i => execute_jal_result_o[18]~reg0.ENA
padv_i => execute_jal_result_o[19]~reg0.ENA
padv_i => execute_jal_result_o[20]~reg0.ENA
padv_i => execute_jal_result_o[21]~reg0.ENA
padv_i => execute_jal_result_o[22]~reg0.ENA
padv_i => execute_jal_result_o[23]~reg0.ENA
padv_i => execute_jal_result_o[24]~reg0.ENA
padv_i => execute_jal_result_o[25]~reg0.ENA
padv_i => execute_jal_result_o[26]~reg0.ENA
padv_i => execute_jal_result_o[27]~reg0.ENA
padv_i => execute_jal_result_o[28]~reg0.ENA
padv_i => execute_jal_result_o[29]~reg0.ENA
padv_i => execute_jal_result_o[30]~reg0.ENA
padv_i => execute_jal_result_o[31]~reg0.ENA
padv_i => pc_execute_o[1]~reg0.ENA
padv_i => pc_execute_o[2]~reg0.ENA
padv_i => pc_execute_o[3]~reg0.ENA
padv_i => pc_execute_o[4]~reg0.ENA
padv_i => pc_execute_o[5]~reg0.ENA
padv_i => pc_execute_o[6]~reg0.ENA
padv_i => pc_execute_o[7]~reg0.ENA
padv_i => pc_execute_o[8]~reg0.ENA
padv_i => pc_execute_o[9]~reg0.ENA
padv_i => pc_execute_o[10]~reg0.ENA
padv_i => pc_execute_o[11]~reg0.ENA
padv_i => pc_execute_o[12]~reg0.ENA
padv_i => pc_execute_o[13]~reg0.ENA
padv_i => pc_execute_o[14]~reg0.ENA
padv_i => pc_execute_o[15]~reg0.ENA
padv_i => pc_execute_o[16]~reg0.ENA
padv_i => pc_execute_o[17]~reg0.ENA
padv_i => pc_execute_o[18]~reg0.ENA
padv_i => pc_execute_o[19]~reg0.ENA
padv_i => pc_execute_o[20]~reg0.ENA
padv_i => pc_execute_o[21]~reg0.ENA
padv_i => pc_execute_o[22]~reg0.ENA
padv_i => pc_execute_o[23]~reg0.ENA
padv_i => pc_execute_o[24]~reg0.ENA
padv_i => pc_execute_o[25]~reg0.ENA
padv_i => pc_execute_o[26]~reg0.ENA
padv_i => pc_execute_o[27]~reg0.ENA
padv_i => pc_execute_o[28]~reg0.ENA
padv_i => pc_execute_o[29]~reg0.ENA
padv_i => pc_execute_o[30]~reg0.ENA
padv_i => pc_execute_o[31]~reg0.ENA
padv_i => execute_opc_alu_secondary_o[1]~reg0.ENA
padv_i => execute_opc_alu_secondary_o[2]~reg0.ENA
padv_i => execute_opc_alu_secondary_o[3]~reg0.ENA
padv_i => execute_opc_alu_o[0]~reg0.ENA
padv_i => execute_opc_alu_o[1]~reg0.ENA
padv_i => execute_opc_alu_o[2]~reg0.ENA
padv_i => execute_opc_alu_o[3]~reg0.ENA
padv_i => execute_immjbr_upper_o[1]~reg0.ENA
padv_i => execute_immjbr_upper_o[2]~reg0.ENA
padv_i => execute_immjbr_upper_o[3]~reg0.ENA
padv_i => execute_immjbr_upper_o[4]~reg0.ENA
padv_i => execute_immjbr_upper_o[5]~reg0.ENA
padv_i => execute_immjbr_upper_o[6]~reg0.ENA
padv_i => execute_immjbr_upper_o[7]~reg0.ENA
padv_i => execute_immjbr_upper_o[8]~reg0.ENA
padv_i => execute_immjbr_upper_o[9]~reg0.ENA
padv_i => execute_immediate_o[0]~reg0.ENA
padv_i => execute_immediate_o[1]~reg0.ENA
padv_i => execute_immediate_o[2]~reg0.ENA
padv_i => execute_immediate_o[3]~reg0.ENA
padv_i => execute_immediate_o[4]~reg0.ENA
padv_i => execute_immediate_o[5]~reg0.ENA
padv_i => execute_immediate_o[6]~reg0.ENA
padv_i => execute_immediate_o[7]~reg0.ENA
padv_i => execute_immediate_o[8]~reg0.ENA
padv_i => execute_immediate_o[9]~reg0.ENA
padv_i => execute_immediate_o[10]~reg0.ENA
padv_i => execute_immediate_o[11]~reg0.ENA
padv_i => execute_immediate_o[12]~reg0.ENA
padv_i => execute_immediate_o[13]~reg0.ENA
padv_i => execute_immediate_o[14]~reg0.ENA
padv_i => execute_immediate_o[15]~reg0.ENA
padv_i => execute_immediate_o[16]~reg0.ENA
padv_i => execute_immediate_o[17]~reg0.ENA
padv_i => execute_immediate_o[18]~reg0.ENA
padv_i => execute_immediate_o[19]~reg0.ENA
padv_i => execute_immediate_o[20]~reg0.ENA
padv_i => execute_immediate_o[21]~reg0.ENA
padv_i => execute_immediate_o[22]~reg0.ENA
padv_i => execute_immediate_o[23]~reg0.ENA
padv_i => execute_immediate_o[24]~reg0.ENA
padv_i => execute_immediate_o[25]~reg0.ENA
padv_i => execute_immediate_o[26]~reg0.ENA
padv_i => execute_immediate_o[27]~reg0.ENA
padv_i => execute_immediate_o[28]~reg0.ENA
padv_i => execute_immediate_o[29]~reg0.ENA
padv_i => execute_immediate_o[30]~reg0.ENA
padv_i => execute_immediate_o[31]~reg0.ENA
padv_i => execute_imm16_o[0]~reg0.ENA
padv_i => execute_imm16_o[1]~reg0.ENA
padv_i => execute_imm16_o[2]~reg0.ENA
padv_i => execute_imm16_o[3]~reg0.ENA
padv_i => execute_imm16_o[4]~reg0.ENA
padv_i => execute_imm16_o[5]~reg0.ENA
padv_i => execute_imm16_o[6]~reg0.ENA
padv_i => execute_imm16_o[7]~reg0.ENA
padv_i => execute_imm16_o[8]~reg0.ENA
padv_i => execute_imm16_o[9]~reg0.ENA
padv_i => execute_imm16_o[10]~reg0.ENA
padv_i => execute_imm16_o[11]~reg0.ENA
padv_i => execute_imm16_o[12]~reg0.ENA
padv_i => execute_imm16_o[13]~reg0.ENA
padv_i => execute_imm16_o[14]~reg0.ENA
padv_i => execute_imm16_o[15]~reg0.ENA
padv_i => execute_lsu_length_o[0]~reg0.ENA
padv_i => execute_lsu_length_o[1]~reg0.ENA
padv_i => execute_rfd_adr_o[1]~reg0.ENA
padv_i => execute_rfd_adr_o[2]~reg0.ENA
padv_i => execute_rfd_adr_o[3]~reg0.ENA
padv_i => execute_rfd_adr_o[4]~reg0.ENA
pc_decode_i[0] => decode_branch_target_o.DATAB
pc_decode_i[0] => pc_execute_o[0]~reg0.DATAIN
pc_decode_i[0] => execute_mispredict_target_o[0]~reg0.DATAIN
pc_decode_i[0] => execute_jal_result_o[0]~reg0.DATAIN
pc_decode_i[1] => decode_branch_target_o.DATAB
pc_decode_i[1] => execute_jal_result_o[1]~reg0.DATAIN
pc_decode_i[1] => execute_mispredict_target_o[1]~reg0.DATAIN
pc_decode_i[1] => pc_execute_o[1]~reg0.DATAIN
pc_decode_i[2] => decode_mispredict_target[2].DATAA
pc_decode_i[2] => Add0.IN60
pc_decode_i[2] => execute_jal_result_o[2]~reg0.DATAIN
pc_decode_i[2] => pc_execute_o[2]~reg0.DATAIN
pc_decode_i[3] => Add0.IN29
pc_decode_i[3] => Add1.IN58
pc_decode_i[3] => pc_execute_o[3]~reg0.DATAIN
pc_decode_i[4] => Add0.IN28
pc_decode_i[4] => Add1.IN57
pc_decode_i[4] => pc_execute_o[4]~reg0.DATAIN
pc_decode_i[5] => Add0.IN27
pc_decode_i[5] => Add1.IN56
pc_decode_i[5] => pc_execute_o[5]~reg0.DATAIN
pc_decode_i[6] => Add0.IN26
pc_decode_i[6] => Add1.IN55
pc_decode_i[6] => pc_execute_o[6]~reg0.DATAIN
pc_decode_i[7] => Add0.IN25
pc_decode_i[7] => Add1.IN54
pc_decode_i[7] => pc_execute_o[7]~reg0.DATAIN
pc_decode_i[8] => Add0.IN24
pc_decode_i[8] => Add1.IN53
pc_decode_i[8] => pc_execute_o[8]~reg0.DATAIN
pc_decode_i[9] => Add0.IN23
pc_decode_i[9] => Add1.IN52
pc_decode_i[9] => pc_execute_o[9]~reg0.DATAIN
pc_decode_i[10] => Add0.IN22
pc_decode_i[10] => Add1.IN51
pc_decode_i[10] => pc_execute_o[10]~reg0.DATAIN
pc_decode_i[11] => Add0.IN21
pc_decode_i[11] => Add1.IN50
pc_decode_i[11] => pc_execute_o[11]~reg0.DATAIN
pc_decode_i[12] => Add0.IN20
pc_decode_i[12] => Add1.IN49
pc_decode_i[12] => pc_execute_o[12]~reg0.DATAIN
pc_decode_i[13] => Add0.IN19
pc_decode_i[13] => Add1.IN48
pc_decode_i[13] => pc_execute_o[13]~reg0.DATAIN
pc_decode_i[14] => Add0.IN18
pc_decode_i[14] => Add1.IN47
pc_decode_i[14] => pc_execute_o[14]~reg0.DATAIN
pc_decode_i[15] => Add0.IN17
pc_decode_i[15] => Add1.IN46
pc_decode_i[15] => pc_execute_o[15]~reg0.DATAIN
pc_decode_i[16] => Add0.IN16
pc_decode_i[16] => Add1.IN45
pc_decode_i[16] => pc_execute_o[16]~reg0.DATAIN
pc_decode_i[17] => Add0.IN15
pc_decode_i[17] => Add1.IN44
pc_decode_i[17] => pc_execute_o[17]~reg0.DATAIN
pc_decode_i[18] => Add0.IN14
pc_decode_i[18] => Add1.IN43
pc_decode_i[18] => pc_execute_o[18]~reg0.DATAIN
pc_decode_i[19] => Add0.IN13
pc_decode_i[19] => Add1.IN42
pc_decode_i[19] => pc_execute_o[19]~reg0.DATAIN
pc_decode_i[20] => Add0.IN12
pc_decode_i[20] => Add1.IN41
pc_decode_i[20] => pc_execute_o[20]~reg0.DATAIN
pc_decode_i[21] => Add0.IN11
pc_decode_i[21] => Add1.IN40
pc_decode_i[21] => pc_execute_o[21]~reg0.DATAIN
pc_decode_i[22] => Add0.IN10
pc_decode_i[22] => Add1.IN39
pc_decode_i[22] => pc_execute_o[22]~reg0.DATAIN
pc_decode_i[23] => Add0.IN9
pc_decode_i[23] => Add1.IN38
pc_decode_i[23] => pc_execute_o[23]~reg0.DATAIN
pc_decode_i[24] => Add0.IN8
pc_decode_i[24] => Add1.IN37
pc_decode_i[24] => pc_execute_o[24]~reg0.DATAIN
pc_decode_i[25] => Add0.IN7
pc_decode_i[25] => Add1.IN36
pc_decode_i[25] => pc_execute_o[25]~reg0.DATAIN
pc_decode_i[26] => Add0.IN6
pc_decode_i[26] => Add1.IN35
pc_decode_i[26] => pc_execute_o[26]~reg0.DATAIN
pc_decode_i[27] => Add0.IN5
pc_decode_i[27] => Add1.IN34
pc_decode_i[27] => pc_execute_o[27]~reg0.DATAIN
pc_decode_i[28] => Add0.IN4
pc_decode_i[28] => Add1.IN33
pc_decode_i[28] => pc_execute_o[28]~reg0.DATAIN
pc_decode_i[29] => Add0.IN3
pc_decode_i[29] => Add1.IN32
pc_decode_i[29] => pc_execute_o[29]~reg0.DATAIN
pc_decode_i[30] => Add0.IN2
pc_decode_i[30] => Add1.IN31
pc_decode_i[30] => pc_execute_o[30]~reg0.DATAIN
pc_decode_i[31] => Add0.IN1
pc_decode_i[31] => Add1.IN30
pc_decode_i[31] => pc_execute_o[31]~reg0.DATAIN
decode_rfb_i[0] => decode_branch_target_o.DATAA
decode_rfb_i[1] => decode_branch_target_o.DATAA
decode_rfb_i[2] => decode_branch_target_o.DATAA
decode_rfb_i[3] => decode_branch_target_o.DATAA
decode_rfb_i[4] => decode_branch_target_o.DATAA
decode_rfb_i[5] => decode_branch_target_o.DATAA
decode_rfb_i[6] => decode_branch_target_o.DATAA
decode_rfb_i[7] => decode_branch_target_o.DATAA
decode_rfb_i[8] => decode_branch_target_o.DATAA
decode_rfb_i[9] => decode_branch_target_o.DATAA
decode_rfb_i[10] => decode_branch_target_o.DATAA
decode_rfb_i[11] => decode_branch_target_o.DATAA
decode_rfb_i[12] => decode_branch_target_o.DATAA
decode_rfb_i[13] => decode_branch_target_o.DATAA
decode_rfb_i[14] => decode_branch_target_o.DATAA
decode_rfb_i[15] => decode_branch_target_o.DATAA
decode_rfb_i[16] => decode_branch_target_o.DATAA
decode_rfb_i[17] => decode_branch_target_o.DATAA
decode_rfb_i[18] => decode_branch_target_o.DATAA
decode_rfb_i[19] => decode_branch_target_o.DATAA
decode_rfb_i[20] => decode_branch_target_o.DATAA
decode_rfb_i[21] => decode_branch_target_o.DATAA
decode_rfb_i[22] => decode_branch_target_o.DATAA
decode_rfb_i[23] => decode_branch_target_o.DATAA
decode_rfb_i[24] => decode_branch_target_o.DATAA
decode_rfb_i[25] => decode_branch_target_o.DATAA
decode_rfb_i[26] => decode_branch_target_o.DATAA
decode_rfb_i[27] => decode_branch_target_o.DATAA
decode_rfb_i[28] => decode_branch_target_o.DATAA
decode_rfb_i[29] => decode_branch_target_o.DATAA
decode_rfb_i[30] => decode_branch_target_o.DATAA
decode_rfb_i[31] => decode_branch_target_o.DATAA
execute_rfb_i[0] => decode_branch_target_o.DATAB
execute_rfb_i[1] => decode_branch_target_o.DATAB
execute_rfb_i[2] => decode_branch_target_o.DATAB
execute_rfb_i[3] => decode_branch_target_o.DATAB
execute_rfb_i[4] => decode_branch_target_o.DATAB
execute_rfb_i[5] => decode_branch_target_o.DATAB
execute_rfb_i[6] => decode_branch_target_o.DATAB
execute_rfb_i[7] => decode_branch_target_o.DATAB
execute_rfb_i[8] => decode_branch_target_o.DATAB
execute_rfb_i[9] => decode_branch_target_o.DATAB
execute_rfb_i[10] => decode_branch_target_o.DATAB
execute_rfb_i[11] => decode_branch_target_o.DATAB
execute_rfb_i[12] => decode_branch_target_o.DATAB
execute_rfb_i[13] => decode_branch_target_o.DATAB
execute_rfb_i[14] => decode_branch_target_o.DATAB
execute_rfb_i[15] => decode_branch_target_o.DATAB
execute_rfb_i[16] => decode_branch_target_o.DATAB
execute_rfb_i[17] => decode_branch_target_o.DATAB
execute_rfb_i[18] => decode_branch_target_o.DATAB
execute_rfb_i[19] => decode_branch_target_o.DATAB
execute_rfb_i[20] => decode_branch_target_o.DATAB
execute_rfb_i[21] => decode_branch_target_o.DATAB
execute_rfb_i[22] => decode_branch_target_o.DATAB
execute_rfb_i[23] => decode_branch_target_o.DATAB
execute_rfb_i[24] => decode_branch_target_o.DATAB
execute_rfb_i[25] => decode_branch_target_o.DATAB
execute_rfb_i[26] => decode_branch_target_o.DATAB
execute_rfb_i[27] => decode_branch_target_o.DATAB
execute_rfb_i[28] => decode_branch_target_o.DATAB
execute_rfb_i[29] => decode_branch_target_o.DATAB
execute_rfb_i[30] => decode_branch_target_o.DATAB
execute_rfb_i[31] => decode_branch_target_o.DATAB
predicted_flag_i => branch_to_imm.IN0
predicted_flag_i => decode_mispredict_target.IN0
predicted_flag_i => decode_mispredict_target.IN0
predicted_flag_i => execute_predicted_flag_o~reg0.DATAIN
execute_predicted_flag_o <= execute_predicted_flag_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[0] <= execute_mispredict_target_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[1] <= execute_mispredict_target_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[2] <= execute_mispredict_target_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[3] <= execute_mispredict_target_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[4] <= execute_mispredict_target_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[5] <= execute_mispredict_target_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[6] <= execute_mispredict_target_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[7] <= execute_mispredict_target_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[8] <= execute_mispredict_target_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[9] <= execute_mispredict_target_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[10] <= execute_mispredict_target_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[11] <= execute_mispredict_target_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[12] <= execute_mispredict_target_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[13] <= execute_mispredict_target_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[14] <= execute_mispredict_target_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[15] <= execute_mispredict_target_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[16] <= execute_mispredict_target_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[17] <= execute_mispredict_target_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[18] <= execute_mispredict_target_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[19] <= execute_mispredict_target_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[20] <= execute_mispredict_target_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[21] <= execute_mispredict_target_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[22] <= execute_mispredict_target_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[23] <= execute_mispredict_target_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[24] <= execute_mispredict_target_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[25] <= execute_mispredict_target_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[26] <= execute_mispredict_target_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[27] <= execute_mispredict_target_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[28] <= execute_mispredict_target_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[29] <= execute_mispredict_target_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[30] <= execute_mispredict_target_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_mispredict_target_o[31] <= execute_mispredict_target_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_flush_i => execute_op_alu_o.OUTPUTSELECT
pipeline_flush_i => execute_op_add_o.OUTPUTSELECT
pipeline_flush_i => execute_op_mul_o.OUTPUTSELECT
pipeline_flush_i => execute_op_mul_signed_o.OUTPUTSELECT
pipeline_flush_i => execute_op_mul_unsigned_o.OUTPUTSELECT
pipeline_flush_i => execute_op_div_o.OUTPUTSELECT
pipeline_flush_i => execute_op_div_signed_o.OUTPUTSELECT
pipeline_flush_i => execute_op_div_unsigned_o.OUTPUTSELECT
pipeline_flush_i => execute_op_shift_o.OUTPUTSELECT
pipeline_flush_i => execute_op_ffl1_o.OUTPUTSELECT
pipeline_flush_i => execute_op_movhi_o.OUTPUTSELECT
pipeline_flush_i => execute_op_msync_o.OUTPUTSELECT
pipeline_flush_i => execute_op_lsu_load_o.OUTPUTSELECT
pipeline_flush_i => execute_op_lsu_store_o.OUTPUTSELECT
pipeline_flush_i => execute_op_lsu_atomic_o.OUTPUTSELECT
pipeline_flush_i => execute_op_setflag_o.OUTPUTSELECT
pipeline_flush_i => execute_op_jbr_o.OUTPUTSELECT
pipeline_flush_i => execute_op_jr_o.OUTPUTSELECT
pipeline_flush_i => execute_op_jal_o.OUTPUTSELECT
pipeline_flush_i => execute_op_brcond_o.OUTPUTSELECT
pipeline_flush_i => execute_op_branch_o.OUTPUTSELECT
pipeline_flush_i => execute_op_mfspr_o.OUTPUTSELECT
pipeline_flush_i => execute_op_mtspr_o.OUTPUTSELECT
pipeline_flush_i => execute_op_rfe_o.OUTPUTSELECT
pipeline_flush_i => execute_rf_wb_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_opc_insn_o.OUTPUTSELECT
pipeline_flush_i => execute_adder_do_sub_o.OUTPUTSELECT
pipeline_flush_i => execute_adder_do_carry_o.OUTPUTSELECT
pipeline_flush_i => execute_bubble_o.OUTPUTSELECT
pipeline_flush_i => decode_branch_o.IN1
decode_opc_alu_i[0] => execute_opc_alu_o[0]~reg0.DATAIN
decode_opc_alu_i[1] => execute_opc_alu_o[1]~reg0.DATAIN
decode_opc_alu_i[2] => execute_opc_alu_o[2]~reg0.DATAIN
decode_opc_alu_i[3] => execute_opc_alu_o[3]~reg0.DATAIN
decode_opc_alu_secondary_i[0] => execute_opc_alu_secondary_o[0]~reg0.DATAIN
decode_opc_alu_secondary_i[1] => execute_opc_alu_secondary_o[1]~reg0.DATAIN
decode_opc_alu_secondary_i[2] => execute_opc_alu_secondary_o[2]~reg0.DATAIN
decode_opc_alu_secondary_i[3] => execute_opc_alu_secondary_o[3]~reg0.DATAIN
decode_imm16_i[0] => Add0.IN45
decode_imm16_i[0] => execute_imm16_o[0]~reg0.DATAIN
decode_imm16_i[1] => Add0.IN44
decode_imm16_i[1] => execute_imm16_o[1]~reg0.DATAIN
decode_imm16_i[2] => Add0.IN43
decode_imm16_i[2] => execute_imm16_o[2]~reg0.DATAIN
decode_imm16_i[3] => Add0.IN42
decode_imm16_i[3] => execute_imm16_o[3]~reg0.DATAIN
decode_imm16_i[4] => Add0.IN41
decode_imm16_i[4] => execute_imm16_o[4]~reg0.DATAIN
decode_imm16_i[5] => Add0.IN40
decode_imm16_i[5] => execute_imm16_o[5]~reg0.DATAIN
decode_imm16_i[6] => Add0.IN39
decode_imm16_i[6] => execute_imm16_o[6]~reg0.DATAIN
decode_imm16_i[7] => Add0.IN38
decode_imm16_i[7] => execute_imm16_o[7]~reg0.DATAIN
decode_imm16_i[8] => Add0.IN37
decode_imm16_i[8] => execute_imm16_o[8]~reg0.DATAIN
decode_imm16_i[9] => Add0.IN36
decode_imm16_i[9] => execute_imm16_o[9]~reg0.DATAIN
decode_imm16_i[10] => Add0.IN35
decode_imm16_i[10] => execute_imm16_o[10]~reg0.DATAIN
decode_imm16_i[11] => Add0.IN34
decode_imm16_i[11] => execute_imm16_o[11]~reg0.DATAIN
decode_imm16_i[12] => Add0.IN33
decode_imm16_i[12] => execute_imm16_o[12]~reg0.DATAIN
decode_imm16_i[13] => Add0.IN32
decode_imm16_i[13] => execute_imm16_o[13]~reg0.DATAIN
decode_imm16_i[14] => Add0.IN31
decode_imm16_i[14] => execute_imm16_o[14]~reg0.DATAIN
decode_imm16_i[15] => Add0.IN30
decode_imm16_i[15] => execute_imm16_o[15]~reg0.DATAIN
decode_immediate_i[0] => execute_immediate_o[0]~reg0.DATAIN
decode_immediate_i[1] => execute_immediate_o[1]~reg0.DATAIN
decode_immediate_i[2] => execute_immediate_o[2]~reg0.DATAIN
decode_immediate_i[3] => execute_immediate_o[3]~reg0.DATAIN
decode_immediate_i[4] => execute_immediate_o[4]~reg0.DATAIN
decode_immediate_i[5] => execute_immediate_o[5]~reg0.DATAIN
decode_immediate_i[6] => execute_immediate_o[6]~reg0.DATAIN
decode_immediate_i[7] => execute_immediate_o[7]~reg0.DATAIN
decode_immediate_i[8] => execute_immediate_o[8]~reg0.DATAIN
decode_immediate_i[9] => execute_immediate_o[9]~reg0.DATAIN
decode_immediate_i[10] => execute_immediate_o[10]~reg0.DATAIN
decode_immediate_i[11] => execute_immediate_o[11]~reg0.DATAIN
decode_immediate_i[12] => execute_immediate_o[12]~reg0.DATAIN
decode_immediate_i[13] => execute_immediate_o[13]~reg0.DATAIN
decode_immediate_i[14] => execute_immediate_o[14]~reg0.DATAIN
decode_immediate_i[15] => execute_immediate_o[15]~reg0.DATAIN
decode_immediate_i[16] => execute_immediate_o[16]~reg0.DATAIN
decode_immediate_i[17] => execute_immediate_o[17]~reg0.DATAIN
decode_immediate_i[18] => execute_immediate_o[18]~reg0.DATAIN
decode_immediate_i[19] => execute_immediate_o[19]~reg0.DATAIN
decode_immediate_i[20] => execute_immediate_o[20]~reg0.DATAIN
decode_immediate_i[21] => execute_immediate_o[21]~reg0.DATAIN
decode_immediate_i[22] => execute_immediate_o[22]~reg0.DATAIN
decode_immediate_i[23] => execute_immediate_o[23]~reg0.DATAIN
decode_immediate_i[24] => execute_immediate_o[24]~reg0.DATAIN
decode_immediate_i[25] => execute_immediate_o[25]~reg0.DATAIN
decode_immediate_i[26] => execute_immediate_o[26]~reg0.DATAIN
decode_immediate_i[27] => execute_immediate_o[27]~reg0.DATAIN
decode_immediate_i[28] => execute_immediate_o[28]~reg0.DATAIN
decode_immediate_i[29] => execute_immediate_o[29]~reg0.DATAIN
decode_immediate_i[30] => execute_immediate_o[30]~reg0.DATAIN
decode_immediate_i[31] => execute_immediate_o[31]~reg0.DATAIN
decode_immediate_sel_i => execute_immediate_sel_o~reg0.DATAIN
execute_opc_alu_o[0] <= execute_opc_alu_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_o[1] <= execute_opc_alu_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_o[2] <= execute_opc_alu_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_o[3] <= execute_opc_alu_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_secondary_o[0] <= execute_opc_alu_secondary_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_secondary_o[1] <= execute_opc_alu_secondary_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_secondary_o[2] <= execute_opc_alu_secondary_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_alu_secondary_o[3] <= execute_opc_alu_secondary_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[0] <= execute_imm16_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[1] <= execute_imm16_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[2] <= execute_imm16_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[3] <= execute_imm16_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[4] <= execute_imm16_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[5] <= execute_imm16_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[6] <= execute_imm16_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[7] <= execute_imm16_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[8] <= execute_imm16_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[9] <= execute_imm16_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[10] <= execute_imm16_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[11] <= execute_imm16_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[12] <= execute_imm16_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[13] <= execute_imm16_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[14] <= execute_imm16_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_imm16_o[15] <= execute_imm16_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[0] <= execute_immediate_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[1] <= execute_immediate_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[2] <= execute_immediate_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[3] <= execute_immediate_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[4] <= execute_immediate_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[5] <= execute_immediate_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[6] <= execute_immediate_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[7] <= execute_immediate_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[8] <= execute_immediate_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[9] <= execute_immediate_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[10] <= execute_immediate_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[11] <= execute_immediate_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[12] <= execute_immediate_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[13] <= execute_immediate_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[14] <= execute_immediate_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[15] <= execute_immediate_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[16] <= execute_immediate_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[17] <= execute_immediate_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[18] <= execute_immediate_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[19] <= execute_immediate_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[20] <= execute_immediate_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[21] <= execute_immediate_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[22] <= execute_immediate_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[23] <= execute_immediate_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[24] <= execute_immediate_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[25] <= execute_immediate_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[26] <= execute_immediate_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[27] <= execute_immediate_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[28] <= execute_immediate_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[29] <= execute_immediate_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[30] <= execute_immediate_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_o[31] <= execute_immediate_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immediate_sel_o <= execute_immediate_sel_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_adder_do_sub_i => execute_adder_do_sub_o.DATAA
decode_adder_do_carry_i => execute_adder_do_carry_o.DATAA
execute_adder_do_sub_o <= execute_adder_do_sub_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_adder_do_carry_o <= execute_adder_do_carry_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_immjbr_upper_i[0] => Add0.IN59
decode_immjbr_upper_i[0] => execute_immjbr_upper_o[0]~reg0.DATAIN
decode_immjbr_upper_i[1] => Add0.IN58
decode_immjbr_upper_i[1] => execute_immjbr_upper_o[1]~reg0.DATAIN
decode_immjbr_upper_i[2] => Add0.IN57
decode_immjbr_upper_i[2] => execute_immjbr_upper_o[2]~reg0.DATAIN
decode_immjbr_upper_i[3] => Add0.IN56
decode_immjbr_upper_i[3] => execute_immjbr_upper_o[3]~reg0.DATAIN
decode_immjbr_upper_i[4] => Add0.IN55
decode_immjbr_upper_i[4] => execute_immjbr_upper_o[4]~reg0.DATAIN
decode_immjbr_upper_i[5] => Add0.IN54
decode_immjbr_upper_i[5] => execute_immjbr_upper_o[5]~reg0.DATAIN
decode_immjbr_upper_i[6] => Add0.IN53
decode_immjbr_upper_i[6] => execute_immjbr_upper_o[6]~reg0.DATAIN
decode_immjbr_upper_i[7] => Add0.IN52
decode_immjbr_upper_i[7] => execute_immjbr_upper_o[7]~reg0.DATAIN
decode_immjbr_upper_i[8] => Add0.IN51
decode_immjbr_upper_i[8] => execute_immjbr_upper_o[8]~reg0.DATAIN
decode_immjbr_upper_i[9] => Add0.IN46
decode_immjbr_upper_i[9] => Add0.IN47
decode_immjbr_upper_i[9] => Add0.IN48
decode_immjbr_upper_i[9] => Add0.IN49
decode_immjbr_upper_i[9] => Add0.IN50
decode_immjbr_upper_i[9] => execute_immjbr_upper_o[9]~reg0.DATAIN
execute_immjbr_upper_o[0] <= execute_immjbr_upper_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[1] <= execute_immjbr_upper_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[2] <= execute_immjbr_upper_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[3] <= execute_immjbr_upper_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[4] <= execute_immjbr_upper_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[5] <= execute_immjbr_upper_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[6] <= execute_immjbr_upper_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[7] <= execute_immjbr_upper_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[8] <= execute_immjbr_upper_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_immjbr_upper_o[9] <= execute_immjbr_upper_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_o[0] <= execute_rfd_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_o[1] <= execute_rfd_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_o[2] <= execute_rfd_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_o[3] <= execute_rfd_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_o[4] <= execute_rfd_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_rfd_adr_i[0] => execute_rfd_adr_o[0]~reg0.DATAIN
decode_rfd_adr_i[1] => execute_rfd_adr_o[1]~reg0.DATAIN
decode_rfd_adr_i[2] => execute_rfd_adr_o[2]~reg0.DATAIN
decode_rfd_adr_i[3] => execute_rfd_adr_o[3]~reg0.DATAIN
decode_rfd_adr_i[4] => execute_rfd_adr_o[4]~reg0.DATAIN
decode_rfa_adr_i[0] => Equal0.IN4
decode_rfa_adr_i[0] => Equal2.IN9
decode_rfa_adr_i[1] => Equal0.IN3
decode_rfa_adr_i[1] => Equal2.IN8
decode_rfa_adr_i[2] => Equal0.IN2
decode_rfa_adr_i[2] => Equal2.IN7
decode_rfa_adr_i[3] => Equal0.IN1
decode_rfa_adr_i[3] => Equal2.IN6
decode_rfa_adr_i[4] => Equal0.IN0
decode_rfa_adr_i[4] => Equal2.IN5
decode_rfb_adr_i[0] => Equal1.IN4
decode_rfb_adr_i[0] => Equal3.IN9
decode_rfb_adr_i[1] => Equal1.IN3
decode_rfb_adr_i[1] => Equal3.IN8
decode_rfb_adr_i[2] => Equal1.IN2
decode_rfb_adr_i[2] => Equal3.IN7
decode_rfb_adr_i[3] => Equal1.IN1
decode_rfb_adr_i[3] => Equal3.IN6
decode_rfb_adr_i[4] => Equal1.IN0
decode_rfb_adr_i[4] => Equal3.IN5
ctrl_rfd_adr_i[0] => Equal0.IN9
ctrl_rfd_adr_i[0] => Equal1.IN9
ctrl_rfd_adr_i[1] => Equal0.IN8
ctrl_rfd_adr_i[1] => Equal1.IN8
ctrl_rfd_adr_i[2] => Equal0.IN7
ctrl_rfd_adr_i[2] => Equal1.IN7
ctrl_rfd_adr_i[3] => Equal0.IN6
ctrl_rfd_adr_i[3] => Equal1.IN6
ctrl_rfd_adr_i[4] => Equal0.IN5
ctrl_rfd_adr_i[4] => Equal1.IN5
ctrl_op_lsu_load_i => ctrl_to_decode_interlock.IN0
ctrl_op_mfspr_i => ctrl_to_decode_interlock.IN1
ctrl_op_mul_i => ~NO_FANOUT~
decode_rf_wb_i => execute_rf_wb_o.DATAA
decode_op_alu_i => execute_op_alu_o.DATAA
decode_op_setflag_i => execute_op_setflag_o.DATAA
decode_op_jbr_i => execute_op_jbr_o.DATAA
decode_op_jbr_i => branch_to_imm.IN1
decode_op_jr_i => execute_op_jr_o.DATAA
decode_op_jr_i => branch_to_reg.IN1
decode_op_jr_i => decode_bubble_o.IN1
decode_op_jal_i => execute_op_jal_o.DATAA
decode_op_bf_i => decode_mispredict_target.IN1
decode_op_bnf_i => decode_mispredict_target.IN1
decode_op_brcond_i => execute_op_brcond_o.DATAA
decode_op_brcond_i => always20.IN1
decode_op_branch_i => execute_op_branch_o.DATAA
decode_op_lsu_load_i => execute_op_lsu_load_o.DATAA
decode_op_lsu_store_i => execute_op_lsu_store_o.DATAA
decode_op_lsu_atomic_i => execute_op_lsu_atomic_o.DATAA
decode_lsu_length_i[0] => execute_lsu_length_o[0]~reg0.DATAIN
decode_lsu_length_i[1] => execute_lsu_length_o[1]~reg0.DATAIN
decode_lsu_zext_i => execute_lsu_zext_o~reg0.DATAIN
decode_op_mfspr_i => execute_op_mfspr_o.DATAA
decode_op_mtspr_i => execute_op_mtspr_o.DATAA
decode_op_rfe_i => execute_op_rfe_o.DATAB
decode_op_rfe_i => decode_bubble_o.IN1
decode_op_add_i => execute_op_add_o.DATAA
decode_op_mul_i => execute_op_mul_o.DATAA
decode_op_mul_signed_i => execute_op_mul_signed_o.DATAA
decode_op_mul_unsigned_i => execute_op_mul_unsigned_o.DATAA
decode_op_div_i => execute_op_div_o.DATAA
decode_op_div_signed_i => execute_op_div_signed_o.DATAA
decode_op_div_unsigned_i => execute_op_div_unsigned_o.DATAA
decode_op_shift_i => execute_op_shift_o.DATAA
decode_op_ffl1_i => execute_op_ffl1_o.DATAA
decode_op_movhi_i => execute_op_movhi_o.DATAA
decode_op_msync_i => execute_op_msync_o.DATAA
decode_op_fpu_i[0] => ~NO_FANOUT~
decode_op_fpu_i[1] => ~NO_FANOUT~
decode_op_fpu_i[2] => ~NO_FANOUT~
decode_op_fpu_i[3] => ~NO_FANOUT~
decode_op_fpu_i[4] => ~NO_FANOUT~
decode_op_fpu_i[5] => ~NO_FANOUT~
decode_op_fpu_i[6] => ~NO_FANOUT~
decode_op_fpu_i[7] => ~NO_FANOUT~
decode_opc_insn_i[0] => execute_opc_insn_o.DATAA
decode_opc_insn_i[1] => execute_opc_insn_o.DATAA
decode_opc_insn_i[1] => WideOr0.IN0
decode_opc_insn_i[2] => execute_opc_insn_o.DATAA
decode_opc_insn_i[2] => WideOr0.IN1
decode_opc_insn_i[2] => branch_to_imm.IN1
decode_opc_insn_i[3] => execute_opc_insn_o.DATAA
decode_opc_insn_i[4] => execute_opc_insn_o.DATAA
decode_opc_insn_i[5] => execute_opc_insn_o.DATAA
execute_rf_wb_o <= execute_rf_wb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_alu_o <= execute_op_alu_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_setflag_o <= execute_op_setflag_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_jbr_o <= execute_op_jbr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_jr_o <= execute_op_jr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_jal_o <= execute_op_jal_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_brcond_o <= execute_op_brcond_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_branch_o <= execute_op_branch_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_lsu_load_o <= execute_op_lsu_load_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_lsu_store_o <= execute_op_lsu_store_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_lsu_atomic_o <= execute_op_lsu_atomic_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_lsu_length_o[0] <= execute_lsu_length_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_lsu_length_o[1] <= execute_lsu_length_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_lsu_zext_o <= execute_lsu_zext_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_mfspr_o <= execute_op_mfspr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_mtspr_o <= execute_op_mtspr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_rfe_o <= execute_op_rfe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_add_o <= execute_op_add_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_mul_o <= execute_op_mul_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_mul_signed_o <= execute_op_mul_signed_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_mul_unsigned_o <= execute_op_mul_unsigned_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_div_o <= execute_op_div_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_div_signed_o <= execute_op_div_signed_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_div_unsigned_o <= execute_op_div_unsigned_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_shift_o <= execute_op_shift_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_ffl1_o <= execute_op_ffl1_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_movhi_o <= execute_op_movhi_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_msync_o <= execute_op_msync_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_op_fpu_o[0] <= <GND>
execute_op_fpu_o[1] <= <GND>
execute_op_fpu_o[2] <= <GND>
execute_op_fpu_o[3] <= <GND>
execute_op_fpu_o[4] <= <GND>
execute_op_fpu_o[5] <= <GND>
execute_op_fpu_o[6] <= <GND>
execute_op_fpu_o[7] <= <GND>
execute_jal_result_o[0] <= execute_jal_result_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[1] <= execute_jal_result_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[2] <= execute_jal_result_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[3] <= execute_jal_result_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[4] <= execute_jal_result_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[5] <= execute_jal_result_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[6] <= execute_jal_result_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[7] <= execute_jal_result_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[8] <= execute_jal_result_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[9] <= execute_jal_result_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[10] <= execute_jal_result_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[11] <= execute_jal_result_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[12] <= execute_jal_result_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[13] <= execute_jal_result_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[14] <= execute_jal_result_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[15] <= execute_jal_result_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[16] <= execute_jal_result_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[17] <= execute_jal_result_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[18] <= execute_jal_result_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[19] <= execute_jal_result_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[20] <= execute_jal_result_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[21] <= execute_jal_result_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[22] <= execute_jal_result_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[23] <= execute_jal_result_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[24] <= execute_jal_result_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[25] <= execute_jal_result_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[26] <= execute_jal_result_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[27] <= execute_jal_result_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[28] <= execute_jal_result_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[29] <= execute_jal_result_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[30] <= execute_jal_result_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_jal_result_o[31] <= execute_jal_result_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[0] <= execute_opc_insn_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[1] <= execute_opc_insn_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[2] <= execute_opc_insn_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[3] <= execute_opc_insn_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[4] <= execute_opc_insn_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_opc_insn_o[5] <= execute_opc_insn_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_o <= decode_branch_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[0] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[1] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[2] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[3] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[4] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[5] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[6] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[7] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[8] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[9] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[10] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[11] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[12] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[13] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[14] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[15] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[16] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[17] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[18] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[19] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[20] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[21] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[22] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[23] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[24] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[25] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[26] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[27] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[28] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[29] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[30] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_branch_target_o[31] <= decode_branch_target_o.DB_MAX_OUTPUT_PORT_TYPE
decode_except_ibus_err_i => execute_except_ibus_err_o.DATAB
decode_except_itlb_miss_i => execute_except_itlb_miss_o.DATAB
decode_except_ipagefault_i => execute_except_ipagefault_o.DATAB
decode_except_illegal_i => execute_except_illegal_o.DATAB
decode_except_syscall_i => execute_except_syscall_o.DATAB
decode_except_trap_i => execute_except_trap_o.DATAB
execute_except_ibus_err_o <= execute_except_ibus_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_itlb_miss_o <= execute_except_itlb_miss_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_ipagefault_o <= execute_except_ipagefault_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_illegal_o <= execute_except_illegal_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_ibus_align_o <= execute_except_ibus_align_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_syscall_o <= execute_except_syscall_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_except_trap_o <= execute_except_trap_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[0] <= pc_execute_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[1] <= pc_execute_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[2] <= pc_execute_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[3] <= pc_execute_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[4] <= pc_execute_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[5] <= pc_execute_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[6] <= pc_execute_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[7] <= pc_execute_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[8] <= pc_execute_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[9] <= pc_execute_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[10] <= pc_execute_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[11] <= pc_execute_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[12] <= pc_execute_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[13] <= pc_execute_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[14] <= pc_execute_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[15] <= pc_execute_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[16] <= pc_execute_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[17] <= pc_execute_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[18] <= pc_execute_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[19] <= pc_execute_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[20] <= pc_execute_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[21] <= pc_execute_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[22] <= pc_execute_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[23] <= pc_execute_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[24] <= pc_execute_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[25] <= pc_execute_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[26] <= pc_execute_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[27] <= pc_execute_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[28] <= pc_execute_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[29] <= pc_execute_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[30] <= pc_execute_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_execute_o[31] <= pc_execute_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_valid_o <= decode_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_bubble_o <= decode_bubble_o.DB_MAX_OUTPUT_PORT_TYPE
execute_bubble_o <= execute_bubble_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
op_bf_i => predicted_flag_o.IN0
op_bnf_i => predicted_flag_o.IN0
immjbr_upper_i[0] => ~NO_FANOUT~
immjbr_upper_i[1] => ~NO_FANOUT~
immjbr_upper_i[2] => ~NO_FANOUT~
immjbr_upper_i[3] => ~NO_FANOUT~
immjbr_upper_i[4] => ~NO_FANOUT~
immjbr_upper_i[5] => ~NO_FANOUT~
immjbr_upper_i[6] => ~NO_FANOUT~
immjbr_upper_i[7] => ~NO_FANOUT~
immjbr_upper_i[8] => ~NO_FANOUT~
immjbr_upper_i[9] => predicted_flag_o.IN1
immjbr_upper_i[9] => predicted_flag_o.IN1
predicted_flag_o <= predicted_flag_o.DB_MAX_OUTPUT_PORT_TYPE
prev_op_brcond_i => branch_mispredict_o.IN1
prev_predicted_flag_i => branch_mispredict_o.IN0
flag_i => branch_mispredict_o.IN1
branch_mispredict_o <= branch_mispredict_o.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
padv_decode_i => ~NO_FANOUT~
padv_execute_i => ~NO_FANOUT~
padv_ctrl_i => ~NO_FANOUT~
pipeline_flush_i => ~NO_FANOUT~
opc_alu_i[0] => Decoder0.IN3
opc_alu_i[0] => Equal3.IN0
opc_alu_i[1] => Decoder0.IN2
opc_alu_i[1] => Decoder1.IN2
opc_alu_i[1] => Equal3.IN3
opc_alu_i[2] => Decoder0.IN1
opc_alu_i[2] => Decoder1.IN1
opc_alu_i[2] => Equal3.IN2
opc_alu_i[3] => Decoder0.IN0
opc_alu_i[3] => Decoder1.IN0
opc_alu_i[3] => Equal3.IN1
opc_alu_secondary_i[0] => Mux0.IN19
opc_alu_secondary_i[0] => Equal1.IN2
opc_alu_secondary_i[0] => Equal2.IN1
opc_alu_secondary_i[1] => Mux0.IN18
opc_alu_secondary_i[1] => Equal1.IN1
opc_alu_secondary_i[1] => Equal2.IN2
opc_alu_secondary_i[2] => Mux0.IN17
opc_alu_secondary_i[2] => Equal1.IN0
opc_alu_secondary_i[2] => Equal2.IN0
opc_alu_secondary_i[3] => Mux0.IN12
imm16_i[0] => ~NO_FANOUT~
imm16_i[1] => ~NO_FANOUT~
imm16_i[2] => ~NO_FANOUT~
imm16_i[3] => ~NO_FANOUT~
imm16_i[4] => ~NO_FANOUT~
imm16_i[5] => ~NO_FANOUT~
imm16_i[6] => ~NO_FANOUT~
imm16_i[7] => ~NO_FANOUT~
imm16_i[8] => ~NO_FANOUT~
imm16_i[9] => ~NO_FANOUT~
imm16_i[10] => ~NO_FANOUT~
imm16_i[11] => ~NO_FANOUT~
imm16_i[12] => ~NO_FANOUT~
imm16_i[13] => ~NO_FANOUT~
imm16_i[14] => ~NO_FANOUT~
imm16_i[15] => ~NO_FANOUT~
immediate_i[0] => b[0].DATAB
immediate_i[0] => alu_result_o.DATAB
immediate_i[1] => b[1].DATAB
immediate_i[1] => alu_result_o.DATAB
immediate_i[2] => b[2].DATAB
immediate_i[2] => alu_result_o.DATAB
immediate_i[3] => b[3].DATAB
immediate_i[3] => alu_result_o.DATAB
immediate_i[4] => b[4].DATAB
immediate_i[4] => alu_result_o.DATAB
immediate_i[5] => b[5].DATAB
immediate_i[5] => alu_result_o.DATAB
immediate_i[6] => b[6].DATAB
immediate_i[6] => alu_result_o.DATAB
immediate_i[7] => b[7].DATAB
immediate_i[7] => alu_result_o.DATAB
immediate_i[8] => b[8].DATAB
immediate_i[8] => alu_result_o.DATAB
immediate_i[9] => b[9].DATAB
immediate_i[9] => alu_result_o.DATAB
immediate_i[10] => b[10].DATAB
immediate_i[10] => alu_result_o.DATAB
immediate_i[11] => b[11].DATAB
immediate_i[11] => alu_result_o.DATAB
immediate_i[12] => b[12].DATAB
immediate_i[12] => alu_result_o.DATAB
immediate_i[13] => b[13].DATAB
immediate_i[13] => alu_result_o.DATAB
immediate_i[14] => b[14].DATAB
immediate_i[14] => alu_result_o.DATAB
immediate_i[15] => b[15].DATAB
immediate_i[15] => alu_result_o.DATAB
immediate_i[16] => b[16].DATAB
immediate_i[16] => alu_result_o.DATAB
immediate_i[17] => b[17].DATAB
immediate_i[17] => alu_result_o.DATAB
immediate_i[18] => b[18].DATAB
immediate_i[18] => alu_result_o.DATAB
immediate_i[19] => b[19].DATAB
immediate_i[19] => alu_result_o.DATAB
immediate_i[20] => b[20].DATAB
immediate_i[20] => alu_result_o.DATAB
immediate_i[21] => b[21].DATAB
immediate_i[21] => alu_result_o.DATAB
immediate_i[22] => b[22].DATAB
immediate_i[22] => alu_result_o.DATAB
immediate_i[23] => b[23].DATAB
immediate_i[23] => alu_result_o.DATAB
immediate_i[24] => b[24].DATAB
immediate_i[24] => alu_result_o.DATAB
immediate_i[25] => b[25].DATAB
immediate_i[25] => alu_result_o.DATAB
immediate_i[26] => b[26].DATAB
immediate_i[26] => alu_result_o.DATAB
immediate_i[27] => b[27].DATAB
immediate_i[27] => alu_result_o.DATAB
immediate_i[28] => b[28].DATAB
immediate_i[28] => alu_result_o.DATAB
immediate_i[29] => b[29].DATAB
immediate_i[29] => alu_result_o.DATAB
immediate_i[30] => b[30].DATAB
immediate_i[30] => alu_result_o.DATAB
immediate_i[31] => b[31].DATAB
immediate_i[31] => alu_result_o.DATAB
immediate_sel_i => b[31].OUTPUTSELECT
immediate_sel_i => b[30].OUTPUTSELECT
immediate_sel_i => b[29].OUTPUTSELECT
immediate_sel_i => b[28].OUTPUTSELECT
immediate_sel_i => b[27].OUTPUTSELECT
immediate_sel_i => b[26].OUTPUTSELECT
immediate_sel_i => b[25].OUTPUTSELECT
immediate_sel_i => b[24].OUTPUTSELECT
immediate_sel_i => b[23].OUTPUTSELECT
immediate_sel_i => b[22].OUTPUTSELECT
immediate_sel_i => b[21].OUTPUTSELECT
immediate_sel_i => b[20].OUTPUTSELECT
immediate_sel_i => b[19].OUTPUTSELECT
immediate_sel_i => b[18].OUTPUTSELECT
immediate_sel_i => b[17].OUTPUTSELECT
immediate_sel_i => b[16].OUTPUTSELECT
immediate_sel_i => b[15].OUTPUTSELECT
immediate_sel_i => b[14].OUTPUTSELECT
immediate_sel_i => b[13].OUTPUTSELECT
immediate_sel_i => b[12].OUTPUTSELECT
immediate_sel_i => b[11].OUTPUTSELECT
immediate_sel_i => b[10].OUTPUTSELECT
immediate_sel_i => b[9].OUTPUTSELECT
immediate_sel_i => b[8].OUTPUTSELECT
immediate_sel_i => b[7].OUTPUTSELECT
immediate_sel_i => b[6].OUTPUTSELECT
immediate_sel_i => b[5].OUTPUTSELECT
immediate_sel_i => b[4].OUTPUTSELECT
immediate_sel_i => b[3].OUTPUTSELECT
immediate_sel_i => b[2].OUTPUTSELECT
immediate_sel_i => b[1].OUTPUTSELECT
immediate_sel_i => b[0].OUTPUTSELECT
decode_immediate_i[0] => ~NO_FANOUT~
decode_immediate_i[1] => ~NO_FANOUT~
decode_immediate_i[2] => ~NO_FANOUT~
decode_immediate_i[3] => ~NO_FANOUT~
decode_immediate_i[4] => ~NO_FANOUT~
decode_immediate_i[5] => ~NO_FANOUT~
decode_immediate_i[6] => ~NO_FANOUT~
decode_immediate_i[7] => ~NO_FANOUT~
decode_immediate_i[8] => ~NO_FANOUT~
decode_immediate_i[9] => ~NO_FANOUT~
decode_immediate_i[10] => ~NO_FANOUT~
decode_immediate_i[11] => ~NO_FANOUT~
decode_immediate_i[12] => ~NO_FANOUT~
decode_immediate_i[13] => ~NO_FANOUT~
decode_immediate_i[14] => ~NO_FANOUT~
decode_immediate_i[15] => ~NO_FANOUT~
decode_immediate_i[16] => ~NO_FANOUT~
decode_immediate_i[17] => ~NO_FANOUT~
decode_immediate_i[18] => ~NO_FANOUT~
decode_immediate_i[19] => ~NO_FANOUT~
decode_immediate_i[20] => ~NO_FANOUT~
decode_immediate_i[21] => ~NO_FANOUT~
decode_immediate_i[22] => ~NO_FANOUT~
decode_immediate_i[23] => ~NO_FANOUT~
decode_immediate_i[24] => ~NO_FANOUT~
decode_immediate_i[25] => ~NO_FANOUT~
decode_immediate_i[26] => ~NO_FANOUT~
decode_immediate_i[27] => ~NO_FANOUT~
decode_immediate_i[28] => ~NO_FANOUT~
decode_immediate_i[29] => ~NO_FANOUT~
decode_immediate_i[30] => ~NO_FANOUT~
decode_immediate_i[31] => ~NO_FANOUT~
decode_immediate_sel_i => ~NO_FANOUT~
decode_valid_i => ~NO_FANOUT~
decode_op_mul_i => ~NO_FANOUT~
op_alu_i => op_cmov.IN1
op_alu_i => logic_lut.OUTPUTSELECT
op_alu_i => logic_lut.OUTPUTSELECT
op_add_i => overflow_set_o.IN1
op_add_i => overflow_clear_o.IN1
op_add_i => carry_set_o.IN0
op_add_i => carry_clear_o.IN0
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_i => alu_result_o.OUTPUTSELECT
op_mul_signed_i => overflow_clear_o.IN1
op_mul_unsigned_i => carry_clear_o.IN1
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_i => alu_result_o.OUTPUTSELECT
op_div_signed_i => overflow_clear_o.IN1
op_div_unsigned_i => carry_clear_o.IN1
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_shift_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_ffl1_i => alu_result_o.OUTPUTSELECT
op_setflag_i => flag_set_o.IN1
op_setflag_i => flag_clear_o.IN1
op_mtspr_i => always1.IN0
op_mfspr_i => always1.IN1
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_movhi_i => alu_result_o.OUTPUTSELECT
op_fpu_i[0] => ~NO_FANOUT~
op_fpu_i[1] => ~NO_FANOUT~
op_fpu_i[2] => ~NO_FANOUT~
op_fpu_i[3] => ~NO_FANOUT~
op_fpu_i[4] => ~NO_FANOUT~
op_fpu_i[5] => ~NO_FANOUT~
op_fpu_i[6] => ~NO_FANOUT~
op_fpu_i[7] => ~NO_FANOUT~
fpu_round_mode_i[0] => ~NO_FANOUT~
fpu_round_mode_i[1] => ~NO_FANOUT~
op_jbr_i => ~NO_FANOUT~
op_jr_i => ~NO_FANOUT~
immjbr_upper_i[0] => ~NO_FANOUT~
immjbr_upper_i[1] => ~NO_FANOUT~
immjbr_upper_i[2] => ~NO_FANOUT~
immjbr_upper_i[3] => ~NO_FANOUT~
immjbr_upper_i[4] => ~NO_FANOUT~
immjbr_upper_i[5] => ~NO_FANOUT~
immjbr_upper_i[6] => ~NO_FANOUT~
immjbr_upper_i[7] => ~NO_FANOUT~
immjbr_upper_i[8] => ~NO_FANOUT~
immjbr_upper_i[9] => ~NO_FANOUT~
pc_execute_i[0] => ~NO_FANOUT~
pc_execute_i[1] => ~NO_FANOUT~
pc_execute_i[2] => ~NO_FANOUT~
pc_execute_i[3] => ~NO_FANOUT~
pc_execute_i[4] => ~NO_FANOUT~
pc_execute_i[5] => ~NO_FANOUT~
pc_execute_i[6] => ~NO_FANOUT~
pc_execute_i[7] => ~NO_FANOUT~
pc_execute_i[8] => ~NO_FANOUT~
pc_execute_i[9] => ~NO_FANOUT~
pc_execute_i[10] => ~NO_FANOUT~
pc_execute_i[11] => ~NO_FANOUT~
pc_execute_i[12] => ~NO_FANOUT~
pc_execute_i[13] => ~NO_FANOUT~
pc_execute_i[14] => ~NO_FANOUT~
pc_execute_i[15] => ~NO_FANOUT~
pc_execute_i[16] => ~NO_FANOUT~
pc_execute_i[17] => ~NO_FANOUT~
pc_execute_i[18] => ~NO_FANOUT~
pc_execute_i[19] => ~NO_FANOUT~
pc_execute_i[20] => ~NO_FANOUT~
pc_execute_i[21] => ~NO_FANOUT~
pc_execute_i[22] => ~NO_FANOUT~
pc_execute_i[23] => ~NO_FANOUT~
pc_execute_i[24] => ~NO_FANOUT~
pc_execute_i[25] => ~NO_FANOUT~
pc_execute_i[26] => ~NO_FANOUT~
pc_execute_i[27] => ~NO_FANOUT~
pc_execute_i[28] => ~NO_FANOUT~
pc_execute_i[29] => ~NO_FANOUT~
pc_execute_i[30] => ~NO_FANOUT~
pc_execute_i[31] => ~NO_FANOUT~
adder_do_sub_i => carry_in.IN1
adder_do_sub_i => b_mux[31].OUTPUTSELECT
adder_do_sub_i => b_mux[30].OUTPUTSELECT
adder_do_sub_i => b_mux[29].OUTPUTSELECT
adder_do_sub_i => b_mux[28].OUTPUTSELECT
adder_do_sub_i => b_mux[27].OUTPUTSELECT
adder_do_sub_i => b_mux[26].OUTPUTSELECT
adder_do_sub_i => b_mux[25].OUTPUTSELECT
adder_do_sub_i => b_mux[24].OUTPUTSELECT
adder_do_sub_i => b_mux[23].OUTPUTSELECT
adder_do_sub_i => b_mux[22].OUTPUTSELECT
adder_do_sub_i => b_mux[21].OUTPUTSELECT
adder_do_sub_i => b_mux[20].OUTPUTSELECT
adder_do_sub_i => b_mux[19].OUTPUTSELECT
adder_do_sub_i => b_mux[18].OUTPUTSELECT
adder_do_sub_i => b_mux[17].OUTPUTSELECT
adder_do_sub_i => b_mux[16].OUTPUTSELECT
adder_do_sub_i => b_mux[15].OUTPUTSELECT
adder_do_sub_i => b_mux[14].OUTPUTSELECT
adder_do_sub_i => b_mux[13].OUTPUTSELECT
adder_do_sub_i => b_mux[12].OUTPUTSELECT
adder_do_sub_i => b_mux[11].OUTPUTSELECT
adder_do_sub_i => b_mux[10].OUTPUTSELECT
adder_do_sub_i => b_mux[9].OUTPUTSELECT
adder_do_sub_i => b_mux[8].OUTPUTSELECT
adder_do_sub_i => b_mux[7].OUTPUTSELECT
adder_do_sub_i => b_mux[6].OUTPUTSELECT
adder_do_sub_i => b_mux[5].OUTPUTSELECT
adder_do_sub_i => b_mux[4].OUTPUTSELECT
adder_do_sub_i => b_mux[3].OUTPUTSELECT
adder_do_sub_i => b_mux[2].OUTPUTSELECT
adder_do_sub_i => b_mux[1].OUTPUTSELECT
adder_do_sub_i => b_mux[0].OUTPUTSELECT
adder_do_carry_i => carry_in.IN0
decode_rfa_i[0] => ~NO_FANOUT~
decode_rfa_i[1] => ~NO_FANOUT~
decode_rfa_i[2] => ~NO_FANOUT~
decode_rfa_i[3] => ~NO_FANOUT~
decode_rfa_i[4] => ~NO_FANOUT~
decode_rfa_i[5] => ~NO_FANOUT~
decode_rfa_i[6] => ~NO_FANOUT~
decode_rfa_i[7] => ~NO_FANOUT~
decode_rfa_i[8] => ~NO_FANOUT~
decode_rfa_i[9] => ~NO_FANOUT~
decode_rfa_i[10] => ~NO_FANOUT~
decode_rfa_i[11] => ~NO_FANOUT~
decode_rfa_i[12] => ~NO_FANOUT~
decode_rfa_i[13] => ~NO_FANOUT~
decode_rfa_i[14] => ~NO_FANOUT~
decode_rfa_i[15] => ~NO_FANOUT~
decode_rfa_i[16] => ~NO_FANOUT~
decode_rfa_i[17] => ~NO_FANOUT~
decode_rfa_i[18] => ~NO_FANOUT~
decode_rfa_i[19] => ~NO_FANOUT~
decode_rfa_i[20] => ~NO_FANOUT~
decode_rfa_i[21] => ~NO_FANOUT~
decode_rfa_i[22] => ~NO_FANOUT~
decode_rfa_i[23] => ~NO_FANOUT~
decode_rfa_i[24] => ~NO_FANOUT~
decode_rfa_i[25] => ~NO_FANOUT~
decode_rfa_i[26] => ~NO_FANOUT~
decode_rfa_i[27] => ~NO_FANOUT~
decode_rfa_i[28] => ~NO_FANOUT~
decode_rfa_i[29] => ~NO_FANOUT~
decode_rfa_i[30] => ~NO_FANOUT~
decode_rfa_i[31] => ~NO_FANOUT~
decode_rfb_i[0] => ~NO_FANOUT~
decode_rfb_i[1] => ~NO_FANOUT~
decode_rfb_i[2] => ~NO_FANOUT~
decode_rfb_i[3] => ~NO_FANOUT~
decode_rfb_i[4] => ~NO_FANOUT~
decode_rfb_i[5] => ~NO_FANOUT~
decode_rfb_i[6] => ~NO_FANOUT~
decode_rfb_i[7] => ~NO_FANOUT~
decode_rfb_i[8] => ~NO_FANOUT~
decode_rfb_i[9] => ~NO_FANOUT~
decode_rfb_i[10] => ~NO_FANOUT~
decode_rfb_i[11] => ~NO_FANOUT~
decode_rfb_i[12] => ~NO_FANOUT~
decode_rfb_i[13] => ~NO_FANOUT~
decode_rfb_i[14] => ~NO_FANOUT~
decode_rfb_i[15] => ~NO_FANOUT~
decode_rfb_i[16] => ~NO_FANOUT~
decode_rfb_i[17] => ~NO_FANOUT~
decode_rfb_i[18] => ~NO_FANOUT~
decode_rfb_i[19] => ~NO_FANOUT~
decode_rfb_i[20] => ~NO_FANOUT~
decode_rfb_i[21] => ~NO_FANOUT~
decode_rfb_i[22] => ~NO_FANOUT~
decode_rfb_i[23] => ~NO_FANOUT~
decode_rfb_i[24] => ~NO_FANOUT~
decode_rfb_i[25] => ~NO_FANOUT~
decode_rfb_i[26] => ~NO_FANOUT~
decode_rfb_i[27] => ~NO_FANOUT~
decode_rfb_i[28] => ~NO_FANOUT~
decode_rfb_i[29] => ~NO_FANOUT~
decode_rfb_i[30] => ~NO_FANOUT~
decode_rfb_i[31] => ~NO_FANOUT~
rfa_i[0] => Equal0.IN31
rfa_i[0] => barrel_shifter.shift_lsw[31].DATAB
rfa_i[0] => barrel_shifter.shift_lsw[0].DATAA
rfa_i[0] => Mux1.IN1
rfa_i[0] => _.DATAD
rfa_i[1] => Equal0.IN30
rfa_i[1] => barrel_shifter.shift_lsw[30].DATAB
rfa_i[1] => barrel_shifter.shift_lsw[1].DATAA
rfa_i[1] => Mux2.IN1
rfa_i[1] => _.DATAD
rfa_i[2] => Equal0.IN29
rfa_i[2] => barrel_shifter.shift_lsw[29].DATAB
rfa_i[2] => barrel_shifter.shift_lsw[2].DATAA
rfa_i[2] => Mux3.IN1
rfa_i[2] => _.DATAD
rfa_i[3] => Equal0.IN28
rfa_i[3] => barrel_shifter.shift_lsw[28].DATAB
rfa_i[3] => barrel_shifter.shift_lsw[3].DATAA
rfa_i[3] => Mux4.IN1
rfa_i[3] => _.DATAD
rfa_i[4] => Equal0.IN27
rfa_i[4] => barrel_shifter.shift_lsw[27].DATAB
rfa_i[4] => barrel_shifter.shift_lsw[4].DATAA
rfa_i[4] => Mux5.IN1
rfa_i[4] => _.DATAD
rfa_i[5] => Equal0.IN26
rfa_i[5] => barrel_shifter.shift_lsw[26].DATAB
rfa_i[5] => barrel_shifter.shift_lsw[5].DATAA
rfa_i[5] => Mux6.IN1
rfa_i[5] => _.DATAD
rfa_i[6] => Equal0.IN25
rfa_i[6] => barrel_shifter.shift_lsw[25].DATAB
rfa_i[6] => barrel_shifter.shift_lsw[6].DATAA
rfa_i[6] => Mux7.IN1
rfa_i[6] => _.DATAD
rfa_i[7] => Equal0.IN24
rfa_i[7] => barrel_shifter.shift_lsw[24].DATAB
rfa_i[7] => barrel_shifter.shift_lsw[7].DATAA
rfa_i[7] => Mux8.IN1
rfa_i[7] => _.DATAD
rfa_i[8] => Equal0.IN23
rfa_i[8] => barrel_shifter.shift_lsw[23].DATAB
rfa_i[8] => barrel_shifter.shift_lsw[8].DATAA
rfa_i[8] => Mux9.IN1
rfa_i[8] => _.DATAD
rfa_i[9] => Equal0.IN22
rfa_i[9] => barrel_shifter.shift_lsw[22].DATAB
rfa_i[9] => barrel_shifter.shift_lsw[9].DATAA
rfa_i[9] => Mux10.IN1
rfa_i[9] => _.DATAD
rfa_i[10] => Equal0.IN21
rfa_i[10] => barrel_shifter.shift_lsw[21].DATAB
rfa_i[10] => barrel_shifter.shift_lsw[10].DATAA
rfa_i[10] => Mux11.IN1
rfa_i[10] => _.DATAD
rfa_i[11] => Equal0.IN20
rfa_i[11] => barrel_shifter.shift_lsw[20].DATAB
rfa_i[11] => barrel_shifter.shift_lsw[11].DATAA
rfa_i[11] => Mux12.IN1
rfa_i[11] => _.DATAD
rfa_i[12] => Equal0.IN19
rfa_i[12] => barrel_shifter.shift_lsw[19].DATAB
rfa_i[12] => barrel_shifter.shift_lsw[12].DATAA
rfa_i[12] => Mux13.IN1
rfa_i[12] => _.DATAD
rfa_i[13] => Equal0.IN18
rfa_i[13] => barrel_shifter.shift_lsw[18].DATAB
rfa_i[13] => barrel_shifter.shift_lsw[13].DATAA
rfa_i[13] => Mux14.IN1
rfa_i[13] => _.DATAD
rfa_i[14] => Equal0.IN17
rfa_i[14] => barrel_shifter.shift_lsw[17].DATAB
rfa_i[14] => barrel_shifter.shift_lsw[14].DATAA
rfa_i[14] => Mux15.IN1
rfa_i[14] => _.DATAD
rfa_i[15] => Equal0.IN16
rfa_i[15] => barrel_shifter.shift_lsw[16].DATAB
rfa_i[15] => barrel_shifter.shift_lsw[15].DATAA
rfa_i[15] => Mux16.IN1
rfa_i[15] => _.DATAD
rfa_i[16] => Equal0.IN15
rfa_i[16] => barrel_shifter.shift_lsw[16].DATAA
rfa_i[16] => barrel_shifter.shift_lsw[15].DATAB
rfa_i[16] => Mux17.IN1
rfa_i[16] => _.DATAD
rfa_i[17] => Equal0.IN14
rfa_i[17] => barrel_shifter.shift_lsw[17].DATAA
rfa_i[17] => barrel_shifter.shift_lsw[14].DATAB
rfa_i[17] => Mux18.IN1
rfa_i[17] => _.DATAD
rfa_i[18] => Equal0.IN13
rfa_i[18] => barrel_shifter.shift_lsw[18].DATAA
rfa_i[18] => barrel_shifter.shift_lsw[13].DATAB
rfa_i[18] => Mux19.IN1
rfa_i[18] => _.DATAD
rfa_i[19] => Equal0.IN12
rfa_i[19] => barrel_shifter.shift_lsw[19].DATAA
rfa_i[19] => barrel_shifter.shift_lsw[12].DATAB
rfa_i[19] => Mux20.IN1
rfa_i[19] => _.DATAD
rfa_i[20] => Equal0.IN11
rfa_i[20] => barrel_shifter.shift_lsw[20].DATAA
rfa_i[20] => barrel_shifter.shift_lsw[11].DATAB
rfa_i[20] => Mux21.IN1
rfa_i[20] => _.DATAD
rfa_i[21] => Equal0.IN10
rfa_i[21] => barrel_shifter.shift_lsw[21].DATAA
rfa_i[21] => barrel_shifter.shift_lsw[10].DATAB
rfa_i[21] => Mux22.IN1
rfa_i[21] => _.DATAD
rfa_i[22] => Equal0.IN9
rfa_i[22] => barrel_shifter.shift_lsw[22].DATAA
rfa_i[22] => barrel_shifter.shift_lsw[9].DATAB
rfa_i[22] => Mux23.IN1
rfa_i[22] => _.DATAD
rfa_i[23] => Equal0.IN8
rfa_i[23] => barrel_shifter.shift_lsw[23].DATAA
rfa_i[23] => barrel_shifter.shift_lsw[8].DATAB
rfa_i[23] => Mux24.IN1
rfa_i[23] => _.DATAD
rfa_i[24] => Equal0.IN7
rfa_i[24] => barrel_shifter.shift_lsw[24].DATAA
rfa_i[24] => barrel_shifter.shift_lsw[7].DATAB
rfa_i[24] => Mux25.IN1
rfa_i[24] => _.DATAD
rfa_i[25] => Equal0.IN6
rfa_i[25] => barrel_shifter.shift_lsw[25].DATAA
rfa_i[25] => barrel_shifter.shift_lsw[6].DATAB
rfa_i[25] => Mux26.IN1
rfa_i[25] => _.DATAD
rfa_i[26] => Equal0.IN5
rfa_i[26] => barrel_shifter.shift_lsw[26].DATAA
rfa_i[26] => barrel_shifter.shift_lsw[5].DATAB
rfa_i[26] => Mux27.IN1
rfa_i[26] => _.DATAD
rfa_i[27] => Equal0.IN4
rfa_i[27] => barrel_shifter.shift_lsw[27].DATAA
rfa_i[27] => barrel_shifter.shift_lsw[4].DATAB
rfa_i[27] => Mux28.IN1
rfa_i[27] => _.DATAD
rfa_i[28] => Equal0.IN3
rfa_i[28] => barrel_shifter.shift_lsw[28].DATAA
rfa_i[28] => barrel_shifter.shift_lsw[3].DATAB
rfa_i[28] => Mux29.IN1
rfa_i[28] => _.DATAD
rfa_i[29] => Equal0.IN2
rfa_i[29] => barrel_shifter.shift_lsw[29].DATAA
rfa_i[29] => barrel_shifter.shift_lsw[2].DATAB
rfa_i[29] => Mux30.IN1
rfa_i[29] => _.DATAD
rfa_i[30] => Equal0.IN1
rfa_i[30] => barrel_shifter.shift_lsw[30].DATAA
rfa_i[30] => barrel_shifter.shift_lsw[1].DATAB
rfa_i[30] => Mux31.IN1
rfa_i[30] => _.DATAD
rfa_i[31] => adder_signed_overflow.IN1
rfa_i[31] => adder_signed_overflow.IN0
rfa_i[31] => Equal0.IN0
rfa_i[31] => barrel_shifter.shift_lsw[31].DATAA
rfa_i[31] => barrel_shifter.shift_lsw[0].DATAB
rfa_i[31] => barrel_shifter.shift_msw[31].DATAB
rfa_i[31] => barrel_shifter.shift_msw[30].DATAB
rfa_i[31] => barrel_shifter.shift_msw[29].DATAB
rfa_i[31] => barrel_shifter.shift_msw[28].DATAB
rfa_i[31] => barrel_shifter.shift_msw[27].DATAB
rfa_i[31] => barrel_shifter.shift_msw[26].DATAB
rfa_i[31] => barrel_shifter.shift_msw[25].DATAB
rfa_i[31] => barrel_shifter.shift_msw[24].DATAB
rfa_i[31] => barrel_shifter.shift_msw[23].DATAB
rfa_i[31] => barrel_shifter.shift_msw[22].DATAB
rfa_i[31] => barrel_shifter.shift_msw[21].DATAB
rfa_i[31] => barrel_shifter.shift_msw[20].DATAB
rfa_i[31] => barrel_shifter.shift_msw[19].DATAB
rfa_i[31] => barrel_shifter.shift_msw[18].DATAB
rfa_i[31] => barrel_shifter.shift_msw[17].DATAB
rfa_i[31] => barrel_shifter.shift_msw[16].DATAB
rfa_i[31] => barrel_shifter.shift_msw[15].DATAB
rfa_i[31] => barrel_shifter.shift_msw[14].DATAB
rfa_i[31] => barrel_shifter.shift_msw[13].DATAB
rfa_i[31] => barrel_shifter.shift_msw[12].DATAB
rfa_i[31] => barrel_shifter.shift_msw[11].DATAB
rfa_i[31] => barrel_shifter.shift_msw[10].DATAB
rfa_i[31] => barrel_shifter.shift_msw[9].DATAB
rfa_i[31] => barrel_shifter.shift_msw[8].DATAB
rfa_i[31] => barrel_shifter.shift_msw[7].DATAB
rfa_i[31] => barrel_shifter.shift_msw[6].DATAB
rfa_i[31] => barrel_shifter.shift_msw[5].DATAB
rfa_i[31] => barrel_shifter.shift_msw[4].DATAB
rfa_i[31] => barrel_shifter.shift_msw[3].DATAB
rfa_i[31] => barrel_shifter.shift_msw[2].DATAB
rfa_i[31] => barrel_shifter.shift_msw[1].DATAB
rfa_i[31] => barrel_shifter.shift_msw[0].DATAB
rfa_i[31] => Mux32.IN1
rfa_i[31] => _.DATAD
rfb_i[0] => b[0].DATAA
rfb_i[1] => b[1].DATAA
rfb_i[2] => b[2].DATAA
rfb_i[3] => b[3].DATAA
rfb_i[4] => b[4].DATAA
rfb_i[5] => b[5].DATAA
rfb_i[6] => b[6].DATAA
rfb_i[7] => b[7].DATAA
rfb_i[8] => b[8].DATAA
rfb_i[9] => b[9].DATAA
rfb_i[10] => b[10].DATAA
rfb_i[11] => b[11].DATAA
rfb_i[12] => b[12].DATAA
rfb_i[13] => b[13].DATAA
rfb_i[14] => b[14].DATAA
rfb_i[15] => b[15].DATAA
rfb_i[16] => b[16].DATAA
rfb_i[17] => b[17].DATAA
rfb_i[18] => b[18].DATAA
rfb_i[19] => b[19].DATAA
rfb_i[20] => b[20].DATAA
rfb_i[21] => b[21].DATAA
rfb_i[22] => b[22].DATAA
rfb_i[23] => b[23].DATAA
rfb_i[24] => b[24].DATAA
rfb_i[25] => b[25].DATAA
rfb_i[26] => b[26].DATAA
rfb_i[27] => b[27].DATAA
rfb_i[28] => b[28].DATAA
rfb_i[29] => b[29].DATAA
rfb_i[30] => b[30].DATAA
rfb_i[31] => b[31].DATAA
flag_i => ~NO_FANOUT~
flag_set_o <= flag_set_o.DB_MAX_OUTPUT_PORT_TYPE
flag_clear_o <= flag_clear_o.DB_MAX_OUTPUT_PORT_TYPE
carry_i => carry_in.IN1
carry_set_o <= carry_set_o.DB_MAX_OUTPUT_PORT_TYPE
carry_clear_o <= carry_clear_o.DB_MAX_OUTPUT_PORT_TYPE
overflow_set_o <= overflow_set_o.DB_MAX_OUTPUT_PORT_TYPE
overflow_clear_o <= overflow_clear_o.DB_MAX_OUTPUT_PORT_TYPE
fpcsr_o[0] <= <GND>
fpcsr_o[1] <= <GND>
fpcsr_o[2] <= <GND>
fpcsr_o[3] <= <GND>
fpcsr_o[4] <= <GND>
fpcsr_o[5] <= <GND>
fpcsr_o[6] <= <GND>
fpcsr_o[7] <= <GND>
fpcsr_o[8] <= <GND>
fpcsr_o[9] <= <GND>
fpcsr_o[10] <= <GND>
fpcsr_o[11] <= <GND>
fpcsr_set_o <= <GND>
alu_result_o[0] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[1] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[2] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[3] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[4] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[5] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[6] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[7] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[8] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[9] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[10] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[11] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[12] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[13] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[14] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[15] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[16] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[17] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[18] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[19] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[20] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[21] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[22] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[23] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[24] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[25] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[26] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[27] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[28] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[29] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[30] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_result_o[31] <= alu_result_o.DB_MAX_OUTPUT_PORT_TYPE
alu_valid_o <= <VCC>
mul_result_o[0] <= <GND>
mul_result_o[1] <= <GND>
mul_result_o[2] <= <GND>
mul_result_o[3] <= <GND>
mul_result_o[4] <= <GND>
mul_result_o[5] <= <GND>
mul_result_o[6] <= <GND>
mul_result_o[7] <= <GND>
mul_result_o[8] <= <GND>
mul_result_o[9] <= <GND>
mul_result_o[10] <= <GND>
mul_result_o[11] <= <GND>
mul_result_o[12] <= <GND>
mul_result_o[13] <= <GND>
mul_result_o[14] <= <GND>
mul_result_o[15] <= <GND>
mul_result_o[16] <= <GND>
mul_result_o[17] <= <GND>
mul_result_o[18] <= <GND>
mul_result_o[19] <= <GND>
mul_result_o[20] <= <GND>
mul_result_o[21] <= <GND>
mul_result_o[22] <= <GND>
mul_result_o[23] <= <GND>
mul_result_o[24] <= <GND>
mul_result_o[25] <= <GND>
mul_result_o[26] <= <GND>
mul_result_o[27] <= <GND>
mul_result_o[28] <= <GND>
mul_result_o[29] <= <GND>
mul_result_o[30] <= <GND>
mul_result_o[31] <= <GND>
adder_result_o[0] <= _.SUM_OUT
adder_result_o[1] <= _.SUM_OUT
adder_result_o[2] <= _.SUM_OUT
adder_result_o[3] <= _.SUM_OUT
adder_result_o[4] <= _.SUM_OUT
adder_result_o[5] <= _.SUM_OUT
adder_result_o[6] <= _.SUM_OUT
adder_result_o[7] <= _.SUM_OUT
adder_result_o[8] <= _.SUM_OUT
adder_result_o[9] <= _.SUM_OUT
adder_result_o[10] <= _.SUM_OUT
adder_result_o[11] <= _.SUM_OUT
adder_result_o[12] <= _.SUM_OUT
adder_result_o[13] <= _.SUM_OUT
adder_result_o[14] <= _.SUM_OUT
adder_result_o[15] <= _.SUM_OUT
adder_result_o[16] <= _.SUM_OUT
adder_result_o[17] <= _.SUM_OUT
adder_result_o[18] <= _.SUM_OUT
adder_result_o[19] <= _.SUM_OUT
adder_result_o[20] <= _.SUM_OUT
adder_result_o[21] <= _.SUM_OUT
adder_result_o[22] <= _.SUM_OUT
adder_result_o[23] <= _.SUM_OUT
adder_result_o[24] <= _.SUM_OUT
adder_result_o[25] <= _.SUM_OUT
adder_result_o[26] <= _.SUM_OUT
adder_result_o[27] <= _.SUM_OUT
adder_result_o[28] <= _.SUM_OUT
adder_result_o[29] <= _.SUM_OUT
adder_result_o[30] <= _.SUM_OUT
adder_result_o[31] <= _.SUM_OUT


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino
clk => store_buffer_full_r.CLK
clk => store_buffer_write_pending.CLK
clk => atomic_reserve.CLK
clk => dbus_dat[0].CLK
clk => dbus_dat[1].CLK
clk => dbus_dat[2].CLK
clk => dbus_dat[3].CLK
clk => dbus_dat[4].CLK
clk => dbus_dat[5].CLK
clk => dbus_dat[6].CLK
clk => dbus_dat[7].CLK
clk => dbus_dat[8].CLK
clk => dbus_dat[9].CLK
clk => dbus_dat[10].CLK
clk => dbus_dat[11].CLK
clk => dbus_dat[12].CLK
clk => dbus_dat[13].CLK
clk => dbus_dat[14].CLK
clk => dbus_dat[15].CLK
clk => dbus_dat[16].CLK
clk => dbus_dat[17].CLK
clk => dbus_dat[18].CLK
clk => dbus_dat[19].CLK
clk => dbus_dat[20].CLK
clk => dbus_dat[21].CLK
clk => dbus_dat[22].CLK
clk => dbus_dat[23].CLK
clk => dbus_dat[24].CLK
clk => dbus_dat[25].CLK
clk => dbus_dat[26].CLK
clk => dbus_dat[27].CLK
clk => dbus_dat[28].CLK
clk => dbus_dat[29].CLK
clk => dbus_dat[30].CLK
clk => dbus_dat[31].CLK
clk => last_write.CLK
clk => dbus_atomic.CLK
clk => dbus_bsel_o[0]~reg0.CLK
clk => dbus_bsel_o[1]~reg0.CLK
clk => dbus_bsel_o[2]~reg0.CLK
clk => dbus_bsel_o[3]~reg0.CLK
clk => dbus_adr[0].CLK
clk => dbus_adr[1].CLK
clk => dbus_adr[2].CLK
clk => dbus_adr[3].CLK
clk => dbus_adr[4].CLK
clk => dbus_adr[5].CLK
clk => dbus_adr[6].CLK
clk => dbus_adr[7].CLK
clk => dbus_adr[8].CLK
clk => dbus_adr[9].CLK
clk => dbus_adr[10].CLK
clk => dbus_adr[11].CLK
clk => dbus_adr[12].CLK
clk => dbus_adr[13].CLK
clk => dbus_adr[14].CLK
clk => dbus_adr[15].CLK
clk => dbus_adr[16].CLK
clk => dbus_adr[17].CLK
clk => dbus_adr[18].CLK
clk => dbus_adr[19].CLK
clk => dbus_adr[20].CLK
clk => dbus_adr[21].CLK
clk => dbus_adr[22].CLK
clk => dbus_adr[23].CLK
clk => dbus_adr[24].CLK
clk => dbus_adr[25].CLK
clk => dbus_adr[26].CLK
clk => dbus_adr[27].CLK
clk => dbus_adr[28].CLK
clk => dbus_adr[29].CLK
clk => dbus_adr[30].CLK
clk => dbus_adr[31].CLK
clk => dbus_we.CLK
clk => dbus_req_o~reg0.CLK
clk => tlb_reload_done.CLK
clk => write_done.CLK
clk => dbus_ack.CLK
clk => dbus_err.CLK
clk => dc_refill_r.CLK
clk => store_buffer_err_o~reg0.CLK
clk => except_dbus.CLK
clk => access_done.CLK
clk => state~4.DATAIN
rst => access_done.OUTPUTSELECT
rst => except_dbus.OUTPUTSELECT
rst => store_buffer_err_o.OUTPUTSELECT
rst => dbus_err.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => store_buffer_write_pending.OUTPUTSELECT
padv_execute_i => access_done.OUTPUTSELECT
padv_execute_i => always1.IN0
padv_ctrl_i => always12.IN0
padv_ctrl_i => store_buffer_write.IN1
decode_valid_i => ~NO_FANOUT~
exec_lsu_adr_i[0] => ~NO_FANOUT~
exec_lsu_adr_i[1] => ~NO_FANOUT~
exec_lsu_adr_i[2] => ~NO_FANOUT~
exec_lsu_adr_i[3] => ~NO_FANOUT~
exec_lsu_adr_i[4] => ~NO_FANOUT~
exec_lsu_adr_i[5] => ~NO_FANOUT~
exec_lsu_adr_i[6] => ~NO_FANOUT~
exec_lsu_adr_i[7] => ~NO_FANOUT~
exec_lsu_adr_i[8] => ~NO_FANOUT~
exec_lsu_adr_i[9] => ~NO_FANOUT~
exec_lsu_adr_i[10] => ~NO_FANOUT~
exec_lsu_adr_i[11] => ~NO_FANOUT~
exec_lsu_adr_i[12] => ~NO_FANOUT~
exec_lsu_adr_i[13] => ~NO_FANOUT~
exec_lsu_adr_i[14] => ~NO_FANOUT~
exec_lsu_adr_i[15] => ~NO_FANOUT~
exec_lsu_adr_i[16] => ~NO_FANOUT~
exec_lsu_adr_i[17] => ~NO_FANOUT~
exec_lsu_adr_i[18] => ~NO_FANOUT~
exec_lsu_adr_i[19] => ~NO_FANOUT~
exec_lsu_adr_i[20] => ~NO_FANOUT~
exec_lsu_adr_i[21] => ~NO_FANOUT~
exec_lsu_adr_i[22] => ~NO_FANOUT~
exec_lsu_adr_i[23] => ~NO_FANOUT~
exec_lsu_adr_i[24] => ~NO_FANOUT~
exec_lsu_adr_i[25] => ~NO_FANOUT~
exec_lsu_adr_i[26] => ~NO_FANOUT~
exec_lsu_adr_i[27] => ~NO_FANOUT~
exec_lsu_adr_i[28] => ~NO_FANOUT~
exec_lsu_adr_i[29] => ~NO_FANOUT~
exec_lsu_adr_i[30] => ~NO_FANOUT~
exec_lsu_adr_i[31] => ~NO_FANOUT~
ctrl_lsu_adr_i[0] => WideOr0.IN0
ctrl_lsu_adr_i[0] => Mux4.IN1
ctrl_lsu_adr_i[0] => Mux5.IN1
ctrl_lsu_adr_i[0] => Mux6.IN1
ctrl_lsu_adr_i[0] => Mux7.IN1
ctrl_lsu_adr_i[0] => Mux8.IN1
ctrl_lsu_adr_i[0] => Mux9.IN1
ctrl_lsu_adr_i[0] => Mux10.IN1
ctrl_lsu_adr_i[0] => Mux11.IN1
ctrl_lsu_adr_i[0] => Mux12.IN2
ctrl_lsu_adr_i[0] => Mux13.IN2
ctrl_lsu_adr_i[0] => Mux14.IN2
ctrl_lsu_adr_i[0] => Mux15.IN2
ctrl_lsu_adr_i[0] => Mux16.IN2
ctrl_lsu_adr_i[0] => Mux17.IN2
ctrl_lsu_adr_i[0] => Mux18.IN2
ctrl_lsu_adr_i[0] => Mux19.IN2
ctrl_lsu_adr_i[0] => Mux20.IN3
ctrl_lsu_adr_i[0] => Mux21.IN3
ctrl_lsu_adr_i[0] => Mux22.IN3
ctrl_lsu_adr_i[0] => Mux23.IN3
ctrl_lsu_adr_i[0] => Mux24.IN3
ctrl_lsu_adr_i[0] => Mux25.IN3
ctrl_lsu_adr_i[0] => Mux26.IN3
ctrl_lsu_adr_i[0] => Mux27.IN3
ctrl_lsu_adr_i[0] => Decoder1.IN1
ctrl_lsu_adr_i[0] => dbus_adr.DATAB
ctrl_lsu_adr_i[0] => align_err.IN1
ctrl_lsu_adr_i[1] => WideOr0.IN1
ctrl_lsu_adr_i[1] => Decoder0.IN0
ctrl_lsu_adr_i[1] => Mux4.IN0
ctrl_lsu_adr_i[1] => Mux5.IN0
ctrl_lsu_adr_i[1] => Mux6.IN0
ctrl_lsu_adr_i[1] => Mux7.IN0
ctrl_lsu_adr_i[1] => Mux8.IN0
ctrl_lsu_adr_i[1] => Mux9.IN0
ctrl_lsu_adr_i[1] => Mux10.IN0
ctrl_lsu_adr_i[1] => Mux11.IN0
ctrl_lsu_adr_i[1] => Mux12.IN1
ctrl_lsu_adr_i[1] => Mux13.IN1
ctrl_lsu_adr_i[1] => Mux14.IN1
ctrl_lsu_adr_i[1] => Mux15.IN1
ctrl_lsu_adr_i[1] => Mux16.IN1
ctrl_lsu_adr_i[1] => Mux17.IN1
ctrl_lsu_adr_i[1] => Mux18.IN1
ctrl_lsu_adr_i[1] => Mux19.IN1
ctrl_lsu_adr_i[1] => Mux20.IN2
ctrl_lsu_adr_i[1] => Mux21.IN2
ctrl_lsu_adr_i[1] => Mux22.IN2
ctrl_lsu_adr_i[1] => Mux23.IN2
ctrl_lsu_adr_i[1] => Mux24.IN2
ctrl_lsu_adr_i[1] => Mux25.IN2
ctrl_lsu_adr_i[1] => Mux26.IN2
ctrl_lsu_adr_i[1] => Mux27.IN2
ctrl_lsu_adr_i[1] => Decoder1.IN0
ctrl_lsu_adr_i[1] => dbus_adr.DATAB
ctrl_lsu_adr_i[2] => dbus_adr.DATAB
ctrl_lsu_adr_i[2] => store_buffer_wadr[2].DATAA
ctrl_lsu_adr_i[3] => dbus_adr.DATAB
ctrl_lsu_adr_i[3] => store_buffer_wadr[3].DATAA
ctrl_lsu_adr_i[4] => dbus_adr.DATAB
ctrl_lsu_adr_i[4] => store_buffer_wadr[4].DATAA
ctrl_lsu_adr_i[5] => dbus_adr.DATAB
ctrl_lsu_adr_i[5] => store_buffer_wadr[5].DATAA
ctrl_lsu_adr_i[6] => dbus_adr.DATAB
ctrl_lsu_adr_i[6] => store_buffer_wadr[6].DATAA
ctrl_lsu_adr_i[7] => dbus_adr.DATAB
ctrl_lsu_adr_i[7] => store_buffer_wadr[7].DATAA
ctrl_lsu_adr_i[8] => dbus_adr.DATAB
ctrl_lsu_adr_i[8] => store_buffer_wadr[8].DATAA
ctrl_lsu_adr_i[9] => dbus_adr.DATAB
ctrl_lsu_adr_i[9] => store_buffer_wadr[9].DATAA
ctrl_lsu_adr_i[10] => dbus_adr.DATAB
ctrl_lsu_adr_i[10] => store_buffer_wadr[10].DATAA
ctrl_lsu_adr_i[11] => dbus_adr.DATAB
ctrl_lsu_adr_i[11] => store_buffer_wadr[11].DATAA
ctrl_lsu_adr_i[12] => dbus_adr.DATAB
ctrl_lsu_adr_i[12] => store_buffer_wadr[12].DATAA
ctrl_lsu_adr_i[13] => dbus_adr.DATAB
ctrl_lsu_adr_i[13] => store_buffer_wadr[13].DATAA
ctrl_lsu_adr_i[14] => dbus_adr.DATAB
ctrl_lsu_adr_i[14] => store_buffer_wadr[14].DATAA
ctrl_lsu_adr_i[15] => dbus_adr.DATAB
ctrl_lsu_adr_i[15] => store_buffer_wadr[15].DATAA
ctrl_lsu_adr_i[16] => dbus_adr.DATAB
ctrl_lsu_adr_i[16] => store_buffer_wadr[16].DATAA
ctrl_lsu_adr_i[17] => dbus_adr.DATAB
ctrl_lsu_adr_i[17] => store_buffer_wadr[17].DATAA
ctrl_lsu_adr_i[18] => dbus_adr.DATAB
ctrl_lsu_adr_i[18] => store_buffer_wadr[18].DATAA
ctrl_lsu_adr_i[19] => dbus_adr.DATAB
ctrl_lsu_adr_i[19] => store_buffer_wadr[19].DATAA
ctrl_lsu_adr_i[20] => dbus_adr.DATAB
ctrl_lsu_adr_i[20] => store_buffer_wadr[20].DATAA
ctrl_lsu_adr_i[21] => dbus_adr.DATAB
ctrl_lsu_adr_i[21] => store_buffer_wadr[21].DATAA
ctrl_lsu_adr_i[22] => dbus_adr.DATAB
ctrl_lsu_adr_i[22] => store_buffer_wadr[22].DATAA
ctrl_lsu_adr_i[23] => dbus_adr.DATAB
ctrl_lsu_adr_i[23] => store_buffer_wadr[23].DATAA
ctrl_lsu_adr_i[24] => dbus_adr.DATAB
ctrl_lsu_adr_i[24] => store_buffer_wadr[24].DATAA
ctrl_lsu_adr_i[25] => dbus_adr.DATAB
ctrl_lsu_adr_i[25] => store_buffer_wadr[25].DATAA
ctrl_lsu_adr_i[26] => dbus_adr.DATAB
ctrl_lsu_adr_i[26] => store_buffer_wadr[26].DATAA
ctrl_lsu_adr_i[27] => dbus_adr.DATAB
ctrl_lsu_adr_i[27] => store_buffer_wadr[27].DATAA
ctrl_lsu_adr_i[28] => dbus_adr.DATAB
ctrl_lsu_adr_i[28] => store_buffer_wadr[28].DATAA
ctrl_lsu_adr_i[29] => dbus_adr.DATAB
ctrl_lsu_adr_i[29] => store_buffer_wadr[29].DATAA
ctrl_lsu_adr_i[30] => dbus_adr.DATAB
ctrl_lsu_adr_i[30] => store_buffer_wadr[30].DATAA
ctrl_lsu_adr_i[31] => dbus_adr.DATAB
ctrl_lsu_adr_i[31] => store_buffer_wadr[31].DATAA
ctrl_rfb_i[0] => lsu_sdat.DATAB
ctrl_rfb_i[0] => lsu_sdat[24].DATAB
ctrl_rfb_i[0] => lsu_sdat[16].DATAB
ctrl_rfb_i[0] => lsu_sdat[8].DATAB
ctrl_rfb_i[0] => dbus_dat.DATAB
ctrl_rfb_i[1] => lsu_sdat.DATAB
ctrl_rfb_i[1] => lsu_sdat[25].DATAB
ctrl_rfb_i[1] => lsu_sdat[17].DATAB
ctrl_rfb_i[1] => lsu_sdat[9].DATAB
ctrl_rfb_i[1] => dbus_dat.DATAB
ctrl_rfb_i[2] => lsu_sdat.DATAB
ctrl_rfb_i[2] => lsu_sdat[26].DATAB
ctrl_rfb_i[2] => lsu_sdat[18].DATAB
ctrl_rfb_i[2] => lsu_sdat[10].DATAB
ctrl_rfb_i[2] => dbus_dat.DATAB
ctrl_rfb_i[3] => lsu_sdat.DATAB
ctrl_rfb_i[3] => lsu_sdat[27].DATAB
ctrl_rfb_i[3] => lsu_sdat[19].DATAB
ctrl_rfb_i[3] => lsu_sdat[11].DATAB
ctrl_rfb_i[3] => dbus_dat.DATAB
ctrl_rfb_i[4] => lsu_sdat.DATAB
ctrl_rfb_i[4] => lsu_sdat[28].DATAB
ctrl_rfb_i[4] => lsu_sdat[20].DATAB
ctrl_rfb_i[4] => lsu_sdat[12].DATAB
ctrl_rfb_i[4] => dbus_dat.DATAB
ctrl_rfb_i[5] => lsu_sdat.DATAB
ctrl_rfb_i[5] => lsu_sdat[29].DATAB
ctrl_rfb_i[5] => lsu_sdat[21].DATAB
ctrl_rfb_i[5] => lsu_sdat[13].DATAB
ctrl_rfb_i[5] => dbus_dat.DATAB
ctrl_rfb_i[6] => lsu_sdat.DATAB
ctrl_rfb_i[6] => lsu_sdat[30].DATAB
ctrl_rfb_i[6] => lsu_sdat[22].DATAB
ctrl_rfb_i[6] => lsu_sdat[14].DATAB
ctrl_rfb_i[6] => dbus_dat.DATAB
ctrl_rfb_i[7] => lsu_sdat.DATAB
ctrl_rfb_i[7] => lsu_sdat[31].DATAB
ctrl_rfb_i[7] => lsu_sdat[23].DATAB
ctrl_rfb_i[7] => lsu_sdat[15].DATAB
ctrl_rfb_i[7] => dbus_dat.DATAB
ctrl_rfb_i[8] => lsu_sdat.DATAB
ctrl_rfb_i[8] => lsu_sdat[8].DATAA
ctrl_rfb_i[9] => lsu_sdat.DATAB
ctrl_rfb_i[9] => lsu_sdat[9].DATAA
ctrl_rfb_i[10] => lsu_sdat.DATAB
ctrl_rfb_i[10] => lsu_sdat[10].DATAA
ctrl_rfb_i[11] => lsu_sdat.DATAB
ctrl_rfb_i[11] => lsu_sdat[11].DATAA
ctrl_rfb_i[12] => lsu_sdat.DATAB
ctrl_rfb_i[12] => lsu_sdat[12].DATAA
ctrl_rfb_i[13] => lsu_sdat.DATAB
ctrl_rfb_i[13] => lsu_sdat[13].DATAA
ctrl_rfb_i[14] => lsu_sdat.DATAB
ctrl_rfb_i[14] => lsu_sdat[14].DATAA
ctrl_rfb_i[15] => lsu_sdat.DATAB
ctrl_rfb_i[15] => lsu_sdat[15].DATAA
ctrl_rfb_i[16] => lsu_sdat.DATAA
ctrl_rfb_i[17] => lsu_sdat.DATAA
ctrl_rfb_i[18] => lsu_sdat.DATAA
ctrl_rfb_i[19] => lsu_sdat.DATAA
ctrl_rfb_i[20] => lsu_sdat.DATAA
ctrl_rfb_i[21] => lsu_sdat.DATAA
ctrl_rfb_i[22] => lsu_sdat.DATAA
ctrl_rfb_i[23] => lsu_sdat.DATAA
ctrl_rfb_i[24] => lsu_sdat.DATAA
ctrl_rfb_i[25] => lsu_sdat.DATAA
ctrl_rfb_i[26] => lsu_sdat.DATAA
ctrl_rfb_i[27] => lsu_sdat.DATAA
ctrl_rfb_i[28] => lsu_sdat.DATAA
ctrl_rfb_i[29] => lsu_sdat.DATAA
ctrl_rfb_i[30] => lsu_sdat.DATAA
ctrl_rfb_i[31] => lsu_sdat.DATAA
exec_op_lsu_load_i => ~NO_FANOUT~
exec_op_lsu_store_i => ~NO_FANOUT~
exec_op_lsu_atomic_i => ~NO_FANOUT~
ctrl_op_lsu_load_i => ctrl_op_lsu.IN0
ctrl_op_lsu_load_i => dbus_bsel_o.OUTPUTSELECT
ctrl_op_lsu_load_i => dbus_bsel_o.OUTPUTSELECT
ctrl_op_lsu_load_i => dbus_bsel_o.OUTPUTSELECT
ctrl_op_lsu_load_i => dbus_bsel_o.OUTPUTSELECT
ctrl_op_lsu_load_i => state.OUTPUTSELECT
ctrl_op_lsu_load_i => state.OUTPUTSELECT
ctrl_op_lsu_load_i => state.OUTPUTSELECT
ctrl_op_lsu_load_i => state.OUTPUTSELECT
ctrl_op_lsu_load_i => state.OUTPUTSELECT
ctrl_op_lsu_load_i => dbus_req_o.DATAB
ctrl_op_lsu_store_i => ctrl_op_lsu.IN1
ctrl_op_lsu_store_i => lsu_ack.IN0
ctrl_op_lsu_store_i => always12.IN1
ctrl_op_lsu_store_i => store_buffer_write.IN1
ctrl_op_lsu_atomic_i => lsu_ack.IN1
ctrl_op_lsu_atomic_i => lsu_ack.IN1
ctrl_op_msync_i => msync_stall_o.IN0
ctrl_lsu_length_i[0] => Mux0.IN5
ctrl_lsu_length_i[0] => Mux1.IN5
ctrl_lsu_length_i[0] => Mux2.IN5
ctrl_lsu_length_i[0] => Mux3.IN5
ctrl_lsu_length_i[0] => Mux43.IN2
ctrl_lsu_length_i[0] => Mux44.IN2
ctrl_lsu_length_i[0] => Mux45.IN2
ctrl_lsu_length_i[0] => Mux46.IN2
ctrl_lsu_length_i[0] => Mux47.IN2
ctrl_lsu_length_i[0] => Mux48.IN2
ctrl_lsu_length_i[0] => Mux49.IN2
ctrl_lsu_length_i[0] => Mux50.IN2
ctrl_lsu_length_i[0] => Mux51.IN1
ctrl_lsu_length_i[0] => Mux52.IN1
ctrl_lsu_length_i[0] => Mux53.IN1
ctrl_lsu_length_i[0] => Mux54.IN1
ctrl_lsu_length_i[0] => Mux55.IN1
ctrl_lsu_length_i[0] => Mux56.IN1
ctrl_lsu_length_i[0] => Mux57.IN1
ctrl_lsu_length_i[0] => Mux58.IN1
ctrl_lsu_length_i[0] => Equal0.IN1
ctrl_lsu_length_i[0] => Equal1.IN0
ctrl_lsu_length_i[0] => Equal2.IN1
ctrl_lsu_length_i[1] => Mux0.IN4
ctrl_lsu_length_i[1] => Mux1.IN4
ctrl_lsu_length_i[1] => Mux2.IN4
ctrl_lsu_length_i[1] => Mux3.IN4
ctrl_lsu_length_i[1] => Decoder2.IN0
ctrl_lsu_length_i[1] => Mux28.IN1
ctrl_lsu_length_i[1] => Mux29.IN1
ctrl_lsu_length_i[1] => Mux30.IN1
ctrl_lsu_length_i[1] => Mux31.IN1
ctrl_lsu_length_i[1] => Mux32.IN1
ctrl_lsu_length_i[1] => Mux33.IN1
ctrl_lsu_length_i[1] => Mux34.IN1
ctrl_lsu_length_i[1] => Mux35.IN1
ctrl_lsu_length_i[1] => Mux36.IN1
ctrl_lsu_length_i[1] => Mux37.IN1
ctrl_lsu_length_i[1] => Mux38.IN1
ctrl_lsu_length_i[1] => Mux39.IN1
ctrl_lsu_length_i[1] => Mux40.IN1
ctrl_lsu_length_i[1] => Mux41.IN1
ctrl_lsu_length_i[1] => Mux42.IN1
ctrl_lsu_length_i[1] => Mux43.IN1
ctrl_lsu_length_i[1] => Mux44.IN1
ctrl_lsu_length_i[1] => Mux45.IN1
ctrl_lsu_length_i[1] => Mux46.IN1
ctrl_lsu_length_i[1] => Mux47.IN1
ctrl_lsu_length_i[1] => Mux48.IN1
ctrl_lsu_length_i[1] => Mux49.IN1
ctrl_lsu_length_i[1] => Mux50.IN1
ctrl_lsu_length_i[1] => Mux51.IN0
ctrl_lsu_length_i[1] => Mux52.IN0
ctrl_lsu_length_i[1] => Mux53.IN0
ctrl_lsu_length_i[1] => Mux54.IN0
ctrl_lsu_length_i[1] => Mux55.IN0
ctrl_lsu_length_i[1] => Mux56.IN0
ctrl_lsu_length_i[1] => Mux57.IN0
ctrl_lsu_length_i[1] => Mux58.IN0
ctrl_lsu_length_i[1] => Equal0.IN0
ctrl_lsu_length_i[1] => Equal1.IN1
ctrl_lsu_length_i[1] => Equal2.IN0
ctrl_lsu_zext_i => Decoder2.IN1
ctrl_lsu_zext_i => Mux28.IN2
ctrl_lsu_zext_i => Mux29.IN2
ctrl_lsu_zext_i => Mux30.IN2
ctrl_lsu_zext_i => Mux31.IN2
ctrl_lsu_zext_i => Mux32.IN2
ctrl_lsu_zext_i => Mux33.IN2
ctrl_lsu_zext_i => Mux34.IN2
ctrl_lsu_zext_i => Mux35.IN2
ctrl_lsu_zext_i => Mux36.IN2
ctrl_lsu_zext_i => Mux37.IN2
ctrl_lsu_zext_i => Mux38.IN2
ctrl_lsu_zext_i => Mux39.IN2
ctrl_lsu_zext_i => Mux40.IN2
ctrl_lsu_zext_i => Mux41.IN2
ctrl_lsu_zext_i => Mux42.IN2
ctrl_lsu_zext_i => Mux43.IN3
ctrl_lsu_zext_i => Mux44.IN3
ctrl_lsu_zext_i => Mux45.IN3
ctrl_lsu_zext_i => Mux46.IN3
ctrl_lsu_zext_i => Mux47.IN3
ctrl_lsu_zext_i => Mux48.IN3
ctrl_lsu_zext_i => Mux49.IN3
ctrl_lsu_zext_i => Mux50.IN3
ctrl_epcr_i[0] => store_buffer_epcr_o[0].DATAIN
ctrl_epcr_i[1] => store_buffer_epcr_o[1].DATAIN
ctrl_epcr_i[2] => store_buffer_epcr_o[2].DATAIN
ctrl_epcr_i[3] => store_buffer_epcr_o[3].DATAIN
ctrl_epcr_i[4] => store_buffer_epcr_o[4].DATAIN
ctrl_epcr_i[5] => store_buffer_epcr_o[5].DATAIN
ctrl_epcr_i[6] => store_buffer_epcr_o[6].DATAIN
ctrl_epcr_i[7] => store_buffer_epcr_o[7].DATAIN
ctrl_epcr_i[8] => store_buffer_epcr_o[8].DATAIN
ctrl_epcr_i[9] => store_buffer_epcr_o[9].DATAIN
ctrl_epcr_i[10] => store_buffer_epcr_o[10].DATAIN
ctrl_epcr_i[11] => store_buffer_epcr_o[11].DATAIN
ctrl_epcr_i[12] => store_buffer_epcr_o[12].DATAIN
ctrl_epcr_i[13] => store_buffer_epcr_o[13].DATAIN
ctrl_epcr_i[14] => store_buffer_epcr_o[14].DATAIN
ctrl_epcr_i[15] => store_buffer_epcr_o[15].DATAIN
ctrl_epcr_i[16] => store_buffer_epcr_o[16].DATAIN
ctrl_epcr_i[17] => store_buffer_epcr_o[17].DATAIN
ctrl_epcr_i[18] => store_buffer_epcr_o[18].DATAIN
ctrl_epcr_i[19] => store_buffer_epcr_o[19].DATAIN
ctrl_epcr_i[20] => store_buffer_epcr_o[20].DATAIN
ctrl_epcr_i[21] => store_buffer_epcr_o[21].DATAIN
ctrl_epcr_i[22] => store_buffer_epcr_o[22].DATAIN
ctrl_epcr_i[23] => store_buffer_epcr_o[23].DATAIN
ctrl_epcr_i[24] => store_buffer_epcr_o[24].DATAIN
ctrl_epcr_i[25] => store_buffer_epcr_o[25].DATAIN
ctrl_epcr_i[26] => store_buffer_epcr_o[26].DATAIN
ctrl_epcr_i[27] => store_buffer_epcr_o[27].DATAIN
ctrl_epcr_i[28] => store_buffer_epcr_o[28].DATAIN
ctrl_epcr_i[29] => store_buffer_epcr_o[29].DATAIN
ctrl_epcr_i[30] => store_buffer_epcr_o[30].DATAIN
ctrl_epcr_i[31] => store_buffer_epcr_o[31].DATAIN
store_buffer_epcr_o[0] <= ctrl_epcr_i[0].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[1] <= ctrl_epcr_i[1].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[2] <= ctrl_epcr_i[2].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[3] <= ctrl_epcr_i[3].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[4] <= ctrl_epcr_i[4].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[5] <= ctrl_epcr_i[5].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[6] <= ctrl_epcr_i[6].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[7] <= ctrl_epcr_i[7].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[8] <= ctrl_epcr_i[8].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[9] <= ctrl_epcr_i[9].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[10] <= ctrl_epcr_i[10].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[11] <= ctrl_epcr_i[11].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[12] <= ctrl_epcr_i[12].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[13] <= ctrl_epcr_i[13].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[14] <= ctrl_epcr_i[14].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[15] <= ctrl_epcr_i[15].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[16] <= ctrl_epcr_i[16].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[17] <= ctrl_epcr_i[17].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[18] <= ctrl_epcr_i[18].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[19] <= ctrl_epcr_i[19].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[20] <= ctrl_epcr_i[20].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[21] <= ctrl_epcr_i[21].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[22] <= ctrl_epcr_i[22].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[23] <= ctrl_epcr_i[23].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[24] <= ctrl_epcr_i[24].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[25] <= ctrl_epcr_i[25].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[26] <= ctrl_epcr_i[26].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[27] <= ctrl_epcr_i[27].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[28] <= ctrl_epcr_i[28].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[29] <= ctrl_epcr_i[29].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[30] <= ctrl_epcr_i[30].DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_o[31] <= ctrl_epcr_i[31].DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[0] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[1] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[2] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[3] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[4] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[5] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[6] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[7] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[8] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[9] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[10] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[11] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[12] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[13] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[14] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[15] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[16] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[17] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[18] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[19] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[20] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[21] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[22] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[23] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[24] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[25] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[26] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[27] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[28] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[30] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
lsu_result_o[31] <= dbus_dat_extended.DB_MAX_OUTPUT_PORT_TYPE
lsu_valid_o <= lsu_valid_o.DB_MAX_OUTPUT_PORT_TYPE
lsu_except_dbus_o <= lsu_except_dbus_o.DB_MAX_OUTPUT_PORT_TYPE
lsu_except_align_o <= lsu_except_align_o.DB_MAX_OUTPUT_PORT_TYPE
lsu_except_dtlb_miss_o <= <GND>
lsu_except_dpagefault_o <= <GND>
store_buffer_err_o <= store_buffer_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
atomic_flag_set_o <= <GND>
atomic_flag_clear_o <= <GND>
msync_stall_o <= msync_stall_o.DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_i[0] => ~NO_FANOUT~
spr_bus_addr_i[1] => ~NO_FANOUT~
spr_bus_addr_i[2] => ~NO_FANOUT~
spr_bus_addr_i[3] => ~NO_FANOUT~
spr_bus_addr_i[4] => ~NO_FANOUT~
spr_bus_addr_i[5] => ~NO_FANOUT~
spr_bus_addr_i[6] => ~NO_FANOUT~
spr_bus_addr_i[7] => ~NO_FANOUT~
spr_bus_addr_i[8] => ~NO_FANOUT~
spr_bus_addr_i[9] => ~NO_FANOUT~
spr_bus_addr_i[10] => ~NO_FANOUT~
spr_bus_addr_i[11] => ~NO_FANOUT~
spr_bus_addr_i[12] => ~NO_FANOUT~
spr_bus_addr_i[13] => ~NO_FANOUT~
spr_bus_addr_i[14] => ~NO_FANOUT~
spr_bus_addr_i[15] => ~NO_FANOUT~
spr_bus_we_i => ~NO_FANOUT~
spr_bus_stb_i => ~NO_FANOUT~
spr_bus_dat_i[0] => ~NO_FANOUT~
spr_bus_dat_i[1] => ~NO_FANOUT~
spr_bus_dat_i[2] => ~NO_FANOUT~
spr_bus_dat_i[3] => ~NO_FANOUT~
spr_bus_dat_i[4] => ~NO_FANOUT~
spr_bus_dat_i[5] => ~NO_FANOUT~
spr_bus_dat_i[6] => ~NO_FANOUT~
spr_bus_dat_i[7] => ~NO_FANOUT~
spr_bus_dat_i[8] => ~NO_FANOUT~
spr_bus_dat_i[9] => ~NO_FANOUT~
spr_bus_dat_i[10] => ~NO_FANOUT~
spr_bus_dat_i[11] => ~NO_FANOUT~
spr_bus_dat_i[12] => ~NO_FANOUT~
spr_bus_dat_i[13] => ~NO_FANOUT~
spr_bus_dat_i[14] => ~NO_FANOUT~
spr_bus_dat_i[15] => ~NO_FANOUT~
spr_bus_dat_i[16] => ~NO_FANOUT~
spr_bus_dat_i[17] => ~NO_FANOUT~
spr_bus_dat_i[18] => ~NO_FANOUT~
spr_bus_dat_i[19] => ~NO_FANOUT~
spr_bus_dat_i[20] => ~NO_FANOUT~
spr_bus_dat_i[21] => ~NO_FANOUT~
spr_bus_dat_i[22] => ~NO_FANOUT~
spr_bus_dat_i[23] => ~NO_FANOUT~
spr_bus_dat_i[24] => ~NO_FANOUT~
spr_bus_dat_i[25] => ~NO_FANOUT~
spr_bus_dat_i[26] => ~NO_FANOUT~
spr_bus_dat_i[27] => ~NO_FANOUT~
spr_bus_dat_i[28] => ~NO_FANOUT~
spr_bus_dat_i[29] => ~NO_FANOUT~
spr_bus_dat_i[30] => ~NO_FANOUT~
spr_bus_dat_i[31] => ~NO_FANOUT~
spr_bus_dat_dc_o[0] <= <GND>
spr_bus_dat_dc_o[1] <= <GND>
spr_bus_dat_dc_o[2] <= <GND>
spr_bus_dat_dc_o[3] <= <GND>
spr_bus_dat_dc_o[4] <= <GND>
spr_bus_dat_dc_o[5] <= <GND>
spr_bus_dat_dc_o[6] <= <GND>
spr_bus_dat_dc_o[7] <= <GND>
spr_bus_dat_dc_o[8] <= <GND>
spr_bus_dat_dc_o[9] <= <GND>
spr_bus_dat_dc_o[10] <= <GND>
spr_bus_dat_dc_o[11] <= <GND>
spr_bus_dat_dc_o[12] <= <GND>
spr_bus_dat_dc_o[13] <= <GND>
spr_bus_dat_dc_o[14] <= <GND>
spr_bus_dat_dc_o[15] <= <GND>
spr_bus_dat_dc_o[16] <= <GND>
spr_bus_dat_dc_o[17] <= <GND>
spr_bus_dat_dc_o[18] <= <GND>
spr_bus_dat_dc_o[19] <= <GND>
spr_bus_dat_dc_o[20] <= <GND>
spr_bus_dat_dc_o[21] <= <GND>
spr_bus_dat_dc_o[22] <= <GND>
spr_bus_dat_dc_o[23] <= <GND>
spr_bus_dat_dc_o[24] <= <GND>
spr_bus_dat_dc_o[25] <= <GND>
spr_bus_dat_dc_o[26] <= <GND>
spr_bus_dat_dc_o[27] <= <GND>
spr_bus_dat_dc_o[28] <= <GND>
spr_bus_dat_dc_o[29] <= <GND>
spr_bus_dat_dc_o[30] <= <GND>
spr_bus_dat_dc_o[31] <= <GND>
spr_bus_ack_dc_o <= <GND>
spr_bus_dat_dmmu_o[0] <= <GND>
spr_bus_dat_dmmu_o[1] <= <GND>
spr_bus_dat_dmmu_o[2] <= <GND>
spr_bus_dat_dmmu_o[3] <= <GND>
spr_bus_dat_dmmu_o[4] <= <GND>
spr_bus_dat_dmmu_o[5] <= <GND>
spr_bus_dat_dmmu_o[6] <= <GND>
spr_bus_dat_dmmu_o[7] <= <GND>
spr_bus_dat_dmmu_o[8] <= <GND>
spr_bus_dat_dmmu_o[9] <= <GND>
spr_bus_dat_dmmu_o[10] <= <GND>
spr_bus_dat_dmmu_o[11] <= <GND>
spr_bus_dat_dmmu_o[12] <= <GND>
spr_bus_dat_dmmu_o[13] <= <GND>
spr_bus_dat_dmmu_o[14] <= <GND>
spr_bus_dat_dmmu_o[15] <= <GND>
spr_bus_dat_dmmu_o[16] <= <GND>
spr_bus_dat_dmmu_o[17] <= <GND>
spr_bus_dat_dmmu_o[18] <= <GND>
spr_bus_dat_dmmu_o[19] <= <GND>
spr_bus_dat_dmmu_o[20] <= <GND>
spr_bus_dat_dmmu_o[21] <= <GND>
spr_bus_dat_dmmu_o[22] <= <GND>
spr_bus_dat_dmmu_o[23] <= <GND>
spr_bus_dat_dmmu_o[24] <= <GND>
spr_bus_dat_dmmu_o[25] <= <GND>
spr_bus_dat_dmmu_o[26] <= <GND>
spr_bus_dat_dmmu_o[27] <= <GND>
spr_bus_dat_dmmu_o[28] <= <GND>
spr_bus_dat_dmmu_o[29] <= <GND>
spr_bus_dat_dmmu_o[30] <= <GND>
spr_bus_dat_dmmu_o[31] <= <GND>
spr_bus_ack_dmmu_o <= <GND>
dc_enable_i => ~NO_FANOUT~
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => dbus_adr.OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[31].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[30].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[29].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[28].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[27].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[26].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[25].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[24].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[23].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[22].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[21].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[20].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[19].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[18].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[17].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[16].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[15].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[14].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[13].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[12].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[11].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[10].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[9].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[8].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[7].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[6].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[5].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[4].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[3].OUTPUTSELECT
dmmu_enable_i => store_buffer_wadr[2].OUTPUTSELECT
supervisor_mode_i => ~NO_FANOUT~
dbus_adr_o[0] <= dbus_adr[0].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[1] <= dbus_adr[1].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[2] <= dbus_adr[2].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[3] <= dbus_adr[3].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[4] <= dbus_adr[4].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[5] <= dbus_adr[5].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[6] <= dbus_adr[6].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[7] <= dbus_adr[7].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[8] <= dbus_adr[8].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[9] <= dbus_adr[9].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[10] <= dbus_adr[10].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[11] <= dbus_adr[11].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[12] <= dbus_adr[12].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[13] <= dbus_adr[13].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[14] <= dbus_adr[14].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[15] <= dbus_adr[15].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[16] <= dbus_adr[16].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[17] <= dbus_adr[17].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[18] <= dbus_adr[18].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[19] <= dbus_adr[19].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[20] <= dbus_adr[20].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[21] <= dbus_adr[21].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[22] <= dbus_adr[22].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[23] <= dbus_adr[23].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[24] <= dbus_adr[24].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[25] <= dbus_adr[25].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[26] <= dbus_adr[26].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[27] <= dbus_adr[27].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[28] <= dbus_adr[28].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[29] <= dbus_adr[29].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[30] <= dbus_adr[30].DB_MAX_OUTPUT_PORT_TYPE
dbus_adr_o[31] <= dbus_adr[31].DB_MAX_OUTPUT_PORT_TYPE
dbus_req_o <= dbus_req_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[0] <= dbus_dat[0].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[1] <= dbus_dat[1].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[2] <= dbus_dat[2].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[3] <= dbus_dat[3].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[4] <= dbus_dat[4].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[5] <= dbus_dat[5].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[6] <= dbus_dat[6].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[7] <= dbus_dat[7].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[8] <= dbus_dat[8].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[9] <= dbus_dat[9].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[10] <= dbus_dat[10].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[11] <= dbus_dat[11].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[12] <= dbus_dat[12].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[13] <= dbus_dat[13].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[14] <= dbus_dat[14].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[15] <= dbus_dat[15].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[16] <= dbus_dat[16].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[17] <= dbus_dat[17].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[18] <= dbus_dat[18].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[19] <= dbus_dat[19].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[20] <= dbus_dat[20].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[21] <= dbus_dat[21].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[22] <= dbus_dat[22].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[23] <= dbus_dat[23].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[24] <= dbus_dat[24].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[25] <= dbus_dat[25].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[26] <= dbus_dat[26].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[27] <= dbus_dat[27].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[28] <= dbus_dat[28].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[29] <= dbus_dat[29].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[30] <= dbus_dat[30].DB_MAX_OUTPUT_PORT_TYPE
dbus_dat_o[31] <= dbus_dat[31].DB_MAX_OUTPUT_PORT_TYPE
dbus_bsel_o[0] <= dbus_bsel_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbus_bsel_o[1] <= dbus_bsel_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbus_bsel_o[2] <= dbus_bsel_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbus_bsel_o[3] <= dbus_bsel_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbus_we_o <= dbus_we_o.DB_MAX_OUTPUT_PORT_TYPE
dbus_burst_o <= dbus_burst_o.DB_MAX_OUTPUT_PORT_TYPE
dbus_err_i => except_dbus.OUTPUTSELECT
dbus_err_i => always4.IN1
dbus_err_i => dbus_err.DATAA
dbus_err_i => always10.IN0
dbus_err_i => always10.IN1
dbus_err_i => state.OUTPUTSELECT
dbus_err_i => state.OUTPUTSELECT
dbus_err_i => state.OUTPUTSELECT
dbus_err_i => state.OUTPUTSELECT
dbus_err_i => state.OUTPUTSELECT
dbus_err_i => Selector0.IN2
dbus_ack_i => dbus_adr.OUTPUTSELECT
dbus_ack_i => dbus_adr.OUTPUTSELECT
dbus_ack_i => always10.IN1
dbus_ack_i => always10.IN1
dbus_ack_i => always10.IN1
dbus_ack_i => dbus_ack.DATAB
dbus_dat_i[0] => Selector76.IN2
dbus_dat_i[1] => Selector75.IN2
dbus_dat_i[2] => Selector74.IN2
dbus_dat_i[3] => Selector73.IN2
dbus_dat_i[4] => Selector72.IN2
dbus_dat_i[5] => Selector71.IN2
dbus_dat_i[6] => Selector70.IN2
dbus_dat_i[7] => Selector69.IN2
dbus_dat_i[8] => Selector68.IN2
dbus_dat_i[9] => Selector67.IN2
dbus_dat_i[10] => Selector66.IN2
dbus_dat_i[11] => Selector65.IN2
dbus_dat_i[12] => Selector64.IN2
dbus_dat_i[13] => Selector63.IN2
dbus_dat_i[14] => Selector62.IN2
dbus_dat_i[15] => Selector61.IN2
dbus_dat_i[16] => Selector60.IN2
dbus_dat_i[17] => Selector59.IN2
dbus_dat_i[18] => Selector58.IN2
dbus_dat_i[19] => Selector57.IN2
dbus_dat_i[20] => Selector56.IN2
dbus_dat_i[21] => Selector55.IN2
dbus_dat_i[22] => Selector54.IN2
dbus_dat_i[23] => Selector53.IN2
dbus_dat_i[24] => Selector52.IN2
dbus_dat_i[25] => Selector51.IN2
dbus_dat_i[26] => Selector50.IN2
dbus_dat_i[27] => Selector49.IN2
dbus_dat_i[28] => Selector48.IN2
dbus_dat_i[29] => Selector47.IN2
dbus_dat_i[30] => Selector46.IN2
dbus_dat_i[31] => Selector45.IN2
pipeline_flush_i => always1.IN1
pipeline_flush_i => store_buffer_err_o.OUTPUTSELECT
pipeline_flush_i => dbus_stall.IN1
pipeline_flush_i => always12.IN1
pipeline_flush_i => lsu_except_align_o.IN1
pipeline_flush_i => always10.IN1
snoop_adr_i[0] => ~NO_FANOUT~
snoop_adr_i[1] => ~NO_FANOUT~
snoop_adr_i[2] => ~NO_FANOUT~
snoop_adr_i[3] => ~NO_FANOUT~
snoop_adr_i[4] => ~NO_FANOUT~
snoop_adr_i[5] => ~NO_FANOUT~
snoop_adr_i[6] => ~NO_FANOUT~
snoop_adr_i[7] => ~NO_FANOUT~
snoop_adr_i[8] => ~NO_FANOUT~
snoop_adr_i[9] => ~NO_FANOUT~
snoop_adr_i[10] => ~NO_FANOUT~
snoop_adr_i[11] => ~NO_FANOUT~
snoop_adr_i[12] => ~NO_FANOUT~
snoop_adr_i[13] => ~NO_FANOUT~
snoop_adr_i[14] => ~NO_FANOUT~
snoop_adr_i[15] => ~NO_FANOUT~
snoop_adr_i[16] => ~NO_FANOUT~
snoop_adr_i[17] => ~NO_FANOUT~
snoop_adr_i[18] => ~NO_FANOUT~
snoop_adr_i[19] => ~NO_FANOUT~
snoop_adr_i[20] => ~NO_FANOUT~
snoop_adr_i[21] => ~NO_FANOUT~
snoop_adr_i[22] => ~NO_FANOUT~
snoop_adr_i[23] => ~NO_FANOUT~
snoop_adr_i[24] => ~NO_FANOUT~
snoop_adr_i[25] => ~NO_FANOUT~
snoop_adr_i[26] => ~NO_FANOUT~
snoop_adr_i[27] => ~NO_FANOUT~
snoop_adr_i[28] => ~NO_FANOUT~
snoop_adr_i[29] => ~NO_FANOUT~
snoop_adr_i[30] => ~NO_FANOUT~
snoop_adr_i[31] => ~NO_FANOUT~
snoop_en_i => ~NO_FANOUT~


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino
clk => wb_op_mul.CLK
clk => rf_result[0].CLK
clk => rf_result[1].CLK
clk => rf_result[2].CLK
clk => rf_result[3].CLK
clk => rf_result[4].CLK
clk => rf_result[5].CLK
clk => rf_result[6].CLK
clk => rf_result[7].CLK
clk => rf_result[8].CLK
clk => rf_result[9].CLK
clk => rf_result[10].CLK
clk => rf_result[11].CLK
clk => rf_result[12].CLK
clk => rf_result[13].CLK
clk => rf_result[14].CLK
clk => rf_result[15].CLK
clk => rf_result[16].CLK
clk => rf_result[17].CLK
clk => rf_result[18].CLK
clk => rf_result[19].CLK
clk => rf_result[20].CLK
clk => rf_result[21].CLK
clk => rf_result[22].CLK
clk => rf_result[23].CLK
clk => rf_result[24].CLK
clk => rf_result[25].CLK
clk => rf_result[26].CLK
clk => rf_result[27].CLK
clk => rf_result[28].CLK
clk => rf_result[29].CLK
clk => rf_result[30].CLK
clk => rf_result[31].CLK
rst => ~NO_FANOUT~
alu_result_i[0] => rf_result.DATAA
alu_result_i[1] => rf_result.DATAA
alu_result_i[2] => rf_result.DATAA
alu_result_i[3] => rf_result.DATAA
alu_result_i[4] => rf_result.DATAA
alu_result_i[5] => rf_result.DATAA
alu_result_i[6] => rf_result.DATAA
alu_result_i[7] => rf_result.DATAA
alu_result_i[8] => rf_result.DATAA
alu_result_i[9] => rf_result.DATAA
alu_result_i[10] => rf_result.DATAA
alu_result_i[11] => rf_result.DATAA
alu_result_i[12] => rf_result.DATAA
alu_result_i[13] => rf_result.DATAA
alu_result_i[14] => rf_result.DATAA
alu_result_i[15] => rf_result.DATAA
alu_result_i[16] => rf_result.DATAA
alu_result_i[17] => rf_result.DATAA
alu_result_i[18] => rf_result.DATAA
alu_result_i[19] => rf_result.DATAA
alu_result_i[20] => rf_result.DATAA
alu_result_i[21] => rf_result.DATAA
alu_result_i[22] => rf_result.DATAA
alu_result_i[23] => rf_result.DATAA
alu_result_i[24] => rf_result.DATAA
alu_result_i[25] => rf_result.DATAA
alu_result_i[26] => rf_result.DATAA
alu_result_i[27] => rf_result.DATAA
alu_result_i[28] => rf_result.DATAA
alu_result_i[29] => rf_result.DATAA
alu_result_i[30] => rf_result.DATAA
alu_result_i[31] => rf_result.DATAA
lsu_result_i[0] => rf_result.DATAB
lsu_result_i[1] => rf_result.DATAB
lsu_result_i[2] => rf_result.DATAB
lsu_result_i[3] => rf_result.DATAB
lsu_result_i[4] => rf_result.DATAB
lsu_result_i[5] => rf_result.DATAB
lsu_result_i[6] => rf_result.DATAB
lsu_result_i[7] => rf_result.DATAB
lsu_result_i[8] => rf_result.DATAB
lsu_result_i[9] => rf_result.DATAB
lsu_result_i[10] => rf_result.DATAB
lsu_result_i[11] => rf_result.DATAB
lsu_result_i[12] => rf_result.DATAB
lsu_result_i[13] => rf_result.DATAB
lsu_result_i[14] => rf_result.DATAB
lsu_result_i[15] => rf_result.DATAB
lsu_result_i[16] => rf_result.DATAB
lsu_result_i[17] => rf_result.DATAB
lsu_result_i[18] => rf_result.DATAB
lsu_result_i[19] => rf_result.DATAB
lsu_result_i[20] => rf_result.DATAB
lsu_result_i[21] => rf_result.DATAB
lsu_result_i[22] => rf_result.DATAB
lsu_result_i[23] => rf_result.DATAB
lsu_result_i[24] => rf_result.DATAB
lsu_result_i[25] => rf_result.DATAB
lsu_result_i[26] => rf_result.DATAB
lsu_result_i[27] => rf_result.DATAB
lsu_result_i[28] => rf_result.DATAB
lsu_result_i[29] => rf_result.DATAB
lsu_result_i[30] => rf_result.DATAB
lsu_result_i[31] => rf_result.DATAB
mul_result_i[0] => rf_result_o.DATAB
mul_result_i[1] => rf_result_o.DATAB
mul_result_i[2] => rf_result_o.DATAB
mul_result_i[3] => rf_result_o.DATAB
mul_result_i[4] => rf_result_o.DATAB
mul_result_i[5] => rf_result_o.DATAB
mul_result_i[6] => rf_result_o.DATAB
mul_result_i[7] => rf_result_o.DATAB
mul_result_i[8] => rf_result_o.DATAB
mul_result_i[9] => rf_result_o.DATAB
mul_result_i[10] => rf_result_o.DATAB
mul_result_i[11] => rf_result_o.DATAB
mul_result_i[12] => rf_result_o.DATAB
mul_result_i[13] => rf_result_o.DATAB
mul_result_i[14] => rf_result_o.DATAB
mul_result_i[15] => rf_result_o.DATAB
mul_result_i[16] => rf_result_o.DATAB
mul_result_i[17] => rf_result_o.DATAB
mul_result_i[18] => rf_result_o.DATAB
mul_result_i[19] => rf_result_o.DATAB
mul_result_i[20] => rf_result_o.DATAB
mul_result_i[21] => rf_result_o.DATAB
mul_result_i[22] => rf_result_o.DATAB
mul_result_i[23] => rf_result_o.DATAB
mul_result_i[24] => rf_result_o.DATAB
mul_result_i[25] => rf_result_o.DATAB
mul_result_i[26] => rf_result_o.DATAB
mul_result_i[27] => rf_result_o.DATAB
mul_result_i[28] => rf_result_o.DATAB
mul_result_i[29] => rf_result_o.DATAB
mul_result_i[30] => rf_result_o.DATAB
mul_result_i[31] => rf_result_o.DATAB
spr_i[0] => rf_result.DATAB
spr_i[1] => rf_result.DATAB
spr_i[2] => rf_result.DATAB
spr_i[3] => rf_result.DATAB
spr_i[4] => rf_result.DATAB
spr_i[5] => rf_result.DATAB
spr_i[6] => rf_result.DATAB
spr_i[7] => rf_result.DATAB
spr_i[8] => rf_result.DATAB
spr_i[9] => rf_result.DATAB
spr_i[10] => rf_result.DATAB
spr_i[11] => rf_result.DATAB
spr_i[12] => rf_result.DATAB
spr_i[13] => rf_result.DATAB
spr_i[14] => rf_result.DATAB
spr_i[15] => rf_result.DATAB
spr_i[16] => rf_result.DATAB
spr_i[17] => rf_result.DATAB
spr_i[18] => rf_result.DATAB
spr_i[19] => rf_result.DATAB
spr_i[20] => rf_result.DATAB
spr_i[21] => rf_result.DATAB
spr_i[22] => rf_result.DATAB
spr_i[23] => rf_result.DATAB
spr_i[24] => rf_result.DATAB
spr_i[25] => rf_result.DATAB
spr_i[26] => rf_result.DATAB
spr_i[27] => rf_result.DATAB
spr_i[28] => rf_result.DATAB
spr_i[29] => rf_result.DATAB
spr_i[30] => rf_result.DATAB
spr_i[31] => rf_result.DATAB
rf_result_o[0] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[1] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[2] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[3] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[4] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[5] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[6] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[7] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[8] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[9] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[10] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[11] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[12] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[13] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[14] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[15] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[16] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[17] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[18] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[19] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[20] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[21] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[22] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[23] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[24] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[25] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[26] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[27] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[28] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[29] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[30] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
rf_result_o[31] <= rf_result_o.DB_MAX_OUTPUT_PORT_TYPE
op_mul_i => wb_op_mul.DATAIN
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_lsu_load_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT
op_mfspr_i => rf_result.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino
clk => clk.IN2
rst => wb_hazard_a.OUTPUTSELECT
rst => wb_hazard_b.OUTPUTSELECT
padv_decode_i => flushing.OUTPUTSELECT
padv_decode_i => always1.IN1
padv_decode_i => wb_hazard_a.OUTPUTSELECT
padv_decode_i => wb_hazard_b.OUTPUTSELECT
padv_decode_i => execute_rfb[17].ENA
padv_decode_i => execute_rfb[16].ENA
padv_decode_i => execute_rfb[15].ENA
padv_decode_i => execute_rfb[14].ENA
padv_decode_i => execute_rfb[13].ENA
padv_decode_i => execute_rfb[12].ENA
padv_decode_i => ctrl_hazard_b.ENA
padv_decode_i => execute_rfb[11].ENA
padv_decode_i => execute_rfb[10].ENA
padv_decode_i => execute_rfb[9].ENA
padv_decode_i => execute_rfb[8].ENA
padv_decode_i => execute_rfb[7].ENA
padv_decode_i => wb_hazard_result[0].ENA
padv_decode_i => execute_rfb[6].ENA
padv_decode_i => execute_rfb[5].ENA
padv_decode_i => execute_rfb[4].ENA
padv_decode_i => execute_rfb[3].ENA
padv_decode_i => execute_rfb[2].ENA
padv_decode_i => execute_rfb[1].ENA
padv_decode_i => execute_rfb[0].ENA
padv_decode_i => execute_rfb[18].ENA
padv_decode_i => execute_rfb[19].ENA
padv_decode_i => execute_rfb[20].ENA
padv_decode_i => execute_rfb[21].ENA
padv_decode_i => execute_rfb[22].ENA
padv_decode_i => execute_rfb[23].ENA
padv_decode_i => execute_rfb[24].ENA
padv_decode_i => execute_rfb[25].ENA
padv_decode_i => execute_rfb[26].ENA
padv_decode_i => execute_rfb[27].ENA
padv_decode_i => execute_rfb[28].ENA
padv_decode_i => execute_rfb[29].ENA
padv_decode_i => execute_rfb[30].ENA
padv_decode_i => execute_rfb[31].ENA
padv_decode_i => execute_rfa[0].ENA
padv_decode_i => execute_rfa[1].ENA
padv_decode_i => execute_rfa[2].ENA
padv_decode_i => execute_rfa[3].ENA
padv_decode_i => execute_rfa[4].ENA
padv_decode_i => execute_rfa[5].ENA
padv_decode_i => execute_rfa[6].ENA
padv_decode_i => execute_rfa[7].ENA
padv_decode_i => execute_rfa[8].ENA
padv_decode_i => execute_rfa[9].ENA
padv_decode_i => execute_rfa[10].ENA
padv_decode_i => execute_rfa[11].ENA
padv_decode_i => execute_rfa[12].ENA
padv_decode_i => execute_rfa[13].ENA
padv_decode_i => execute_rfa[14].ENA
padv_decode_i => execute_rfa[15].ENA
padv_decode_i => execute_rfa[16].ENA
padv_decode_i => execute_rfa[17].ENA
padv_decode_i => execute_rfa[18].ENA
padv_decode_i => execute_rfa[19].ENA
padv_decode_i => execute_rfa[20].ENA
padv_decode_i => execute_rfa[21].ENA
padv_decode_i => execute_rfa[22].ENA
padv_decode_i => execute_rfa[23].ENA
padv_decode_i => execute_rfa[24].ENA
padv_decode_i => execute_rfa[25].ENA
padv_decode_i => execute_rfa[26].ENA
padv_decode_i => execute_rfa[27].ENA
padv_decode_i => execute_rfa[28].ENA
padv_decode_i => execute_rfa[29].ENA
padv_decode_i => execute_rfa[30].ENA
padv_decode_i => execute_rfa[31].ENA
padv_decode_i => wb_hazard_result[1].ENA
padv_decode_i => wb_hazard_result[2].ENA
padv_decode_i => wb_hazard_result[3].ENA
padv_decode_i => wb_hazard_result[4].ENA
padv_decode_i => wb_hazard_result[5].ENA
padv_decode_i => wb_hazard_result[6].ENA
padv_decode_i => wb_hazard_result[7].ENA
padv_decode_i => wb_hazard_result[8].ENA
padv_decode_i => wb_hazard_result[9].ENA
padv_decode_i => wb_hazard_result[10].ENA
padv_decode_i => wb_hazard_result[11].ENA
padv_decode_i => wb_hazard_result[12].ENA
padv_decode_i => wb_hazard_result[13].ENA
padv_decode_i => wb_hazard_result[14].ENA
padv_decode_i => wb_hazard_result[15].ENA
padv_decode_i => wb_hazard_result[16].ENA
padv_decode_i => wb_hazard_result[17].ENA
padv_decode_i => wb_hazard_result[18].ENA
padv_decode_i => wb_hazard_result[19].ENA
padv_decode_i => wb_hazard_result[20].ENA
padv_decode_i => wb_hazard_result[21].ENA
padv_decode_i => wb_hazard_result[22].ENA
padv_decode_i => wb_hazard_result[23].ENA
padv_decode_i => wb_hazard_result[24].ENA
padv_decode_i => wb_hazard_result[25].ENA
padv_decode_i => wb_hazard_result[26].ENA
padv_decode_i => wb_hazard_result[27].ENA
padv_decode_i => wb_hazard_result[28].ENA
padv_decode_i => wb_hazard_result[29].ENA
padv_decode_i => wb_hazard_result[30].ENA
padv_decode_i => wb_hazard_result[31].ENA
padv_decode_i => ctrl_hazard_a.ENA
padv_execute_i => ~NO_FANOUT~
padv_ctrl_i => ~NO_FANOUT~
decode_valid_i => execute_hazard_result[31].OUTPUTSELECT
decode_valid_i => execute_hazard_result[30].OUTPUTSELECT
decode_valid_i => execute_hazard_result[29].OUTPUTSELECT
decode_valid_i => execute_hazard_result[28].OUTPUTSELECT
decode_valid_i => execute_hazard_result[27].OUTPUTSELECT
decode_valid_i => execute_hazard_result[26].OUTPUTSELECT
decode_valid_i => execute_hazard_result[25].OUTPUTSELECT
decode_valid_i => execute_hazard_result[24].OUTPUTSELECT
decode_valid_i => execute_hazard_result[23].OUTPUTSELECT
decode_valid_i => execute_hazard_result[22].OUTPUTSELECT
decode_valid_i => execute_hazard_result[21].OUTPUTSELECT
decode_valid_i => execute_hazard_result[20].OUTPUTSELECT
decode_valid_i => execute_hazard_result[19].OUTPUTSELECT
decode_valid_i => execute_hazard_result[18].OUTPUTSELECT
decode_valid_i => execute_hazard_result[17].OUTPUTSELECT
decode_valid_i => execute_hazard_result[16].OUTPUTSELECT
decode_valid_i => execute_hazard_result[15].OUTPUTSELECT
decode_valid_i => execute_hazard_result[14].OUTPUTSELECT
decode_valid_i => execute_hazard_result[13].OUTPUTSELECT
decode_valid_i => execute_hazard_result[12].OUTPUTSELECT
decode_valid_i => execute_hazard_result[11].OUTPUTSELECT
decode_valid_i => execute_hazard_result[10].OUTPUTSELECT
decode_valid_i => execute_hazard_result[9].OUTPUTSELECT
decode_valid_i => execute_hazard_result[8].OUTPUTSELECT
decode_valid_i => execute_hazard_result[7].OUTPUTSELECT
decode_valid_i => execute_hazard_result[6].OUTPUTSELECT
decode_valid_i => execute_hazard_result[5].OUTPUTSELECT
decode_valid_i => execute_hazard_result[4].OUTPUTSELECT
decode_valid_i => execute_hazard_result[3].OUTPUTSELECT
decode_valid_i => execute_hazard_result[2].OUTPUTSELECT
decode_valid_i => execute_hazard_result[1].OUTPUTSELECT
decode_valid_i => execute_hazard_result[0].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[31].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[30].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[29].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[28].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[27].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[26].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[25].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[24].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[23].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[22].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[21].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[20].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[19].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[18].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[17].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[16].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[15].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[14].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[13].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[12].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[11].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[10].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[9].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[8].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[7].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[6].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[5].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[4].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[3].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[2].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[1].OUTPUTSELECT
decode_valid_i => ctrl_hazard_result[0].OUTPUTSELECT
fetch_rf_adr_valid_i => rfb_rden.IN2
fetch_rfa_adr_i[0] => rfa_rdad[0].IN1
fetch_rfa_adr_i[1] => rfa_rdad[1].IN1
fetch_rfa_adr_i[2] => rfa_rdad[2].IN1
fetch_rfa_adr_i[3] => rfa_rdad[3].IN1
fetch_rfa_adr_i[4] => rfa_rdad[4].IN1
fetch_rfb_adr_i[0] => rfb_rdad[0].IN1
fetch_rfb_adr_i[1] => rfb_rdad[1].IN1
fetch_rfb_adr_i[2] => rfb_rdad[2].IN1
fetch_rfb_adr_i[3] => rfb_rdad[3].IN1
fetch_rfb_adr_i[4] => rfb_rdad[4].IN1
decode_rfa_adr_i[0] => Equal0.IN4
decode_rfa_adr_i[0] => Equal3.IN4
decode_rfa_adr_i[0] => Equal4.IN4
decode_rfa_adr_i[0] => Equal5.IN4
decode_rfa_adr_i[1] => Equal0.IN3
decode_rfa_adr_i[1] => Equal3.IN3
decode_rfa_adr_i[1] => Equal4.IN3
decode_rfa_adr_i[1] => Equal5.IN3
decode_rfa_adr_i[2] => Equal0.IN2
decode_rfa_adr_i[2] => Equal3.IN2
decode_rfa_adr_i[2] => Equal4.IN2
decode_rfa_adr_i[2] => Equal5.IN2
decode_rfa_adr_i[3] => Equal0.IN1
decode_rfa_adr_i[3] => Equal3.IN1
decode_rfa_adr_i[3] => Equal4.IN1
decode_rfa_adr_i[3] => Equal5.IN1
decode_rfa_adr_i[4] => Equal0.IN0
decode_rfa_adr_i[4] => Equal3.IN0
decode_rfa_adr_i[4] => Equal4.IN0
decode_rfa_adr_i[4] => Equal5.IN0
decode_rfb_adr_i[0] => Equal1.IN4
decode_rfb_adr_i[0] => Equal7.IN4
decode_rfb_adr_i[0] => Equal8.IN4
decode_rfb_adr_i[0] => Equal9.IN4
decode_rfb_adr_i[1] => Equal1.IN3
decode_rfb_adr_i[1] => Equal7.IN3
decode_rfb_adr_i[1] => Equal8.IN3
decode_rfb_adr_i[1] => Equal9.IN3
decode_rfb_adr_i[2] => Equal1.IN2
decode_rfb_adr_i[2] => Equal7.IN2
decode_rfb_adr_i[2] => Equal8.IN2
decode_rfb_adr_i[2] => Equal9.IN2
decode_rfb_adr_i[3] => Equal1.IN1
decode_rfb_adr_i[3] => Equal7.IN1
decode_rfb_adr_i[3] => Equal8.IN1
decode_rfb_adr_i[3] => Equal9.IN1
decode_rfb_adr_i[4] => Equal1.IN0
decode_rfb_adr_i[4] => Equal7.IN0
decode_rfb_adr_i[4] => Equal8.IN0
decode_rfb_adr_i[4] => Equal9.IN0
execute_rfd_adr_i[0] => Equal0.IN9
execute_rfd_adr_i[0] => Equal1.IN9
execute_rfd_adr_i[1] => Equal0.IN8
execute_rfd_adr_i[1] => Equal1.IN8
execute_rfd_adr_i[2] => Equal0.IN7
execute_rfd_adr_i[2] => Equal1.IN7
execute_rfd_adr_i[3] => Equal0.IN6
execute_rfd_adr_i[3] => Equal1.IN6
execute_rfd_adr_i[4] => Equal0.IN5
execute_rfd_adr_i[4] => Equal1.IN5
ctrl_rfd_adr_i[0] => Equal4.IN9
ctrl_rfd_adr_i[0] => Equal8.IN9
ctrl_rfd_adr_i[1] => Equal4.IN8
ctrl_rfd_adr_i[1] => Equal8.IN8
ctrl_rfd_adr_i[2] => Equal4.IN7
ctrl_rfd_adr_i[2] => Equal8.IN7
ctrl_rfd_adr_i[3] => Equal4.IN6
ctrl_rfd_adr_i[3] => Equal8.IN6
ctrl_rfd_adr_i[4] => Equal4.IN5
ctrl_rfd_adr_i[4] => Equal8.IN5
wb_rfd_adr_i[0] => rf_wradr[0].IN2
wb_rfd_adr_i[1] => rf_wradr[1].IN2
wb_rfd_adr_i[2] => rf_wradr[2].IN2
wb_rfd_adr_i[3] => rf_wradr[3].IN2
wb_rfd_adr_i[4] => rf_wradr[4].IN2
spr_bus_addr_i[0] => ~NO_FANOUT~
spr_bus_addr_i[1] => ~NO_FANOUT~
spr_bus_addr_i[2] => ~NO_FANOUT~
spr_bus_addr_i[3] => ~NO_FANOUT~
spr_bus_addr_i[4] => ~NO_FANOUT~
spr_bus_addr_i[5] => ~NO_FANOUT~
spr_bus_addr_i[6] => ~NO_FANOUT~
spr_bus_addr_i[7] => ~NO_FANOUT~
spr_bus_addr_i[8] => ~NO_FANOUT~
spr_bus_addr_i[9] => ~NO_FANOUT~
spr_bus_addr_i[10] => ~NO_FANOUT~
spr_bus_addr_i[11] => ~NO_FANOUT~
spr_bus_addr_i[12] => ~NO_FANOUT~
spr_bus_addr_i[13] => ~NO_FANOUT~
spr_bus_addr_i[14] => ~NO_FANOUT~
spr_bus_addr_i[15] => ~NO_FANOUT~
spr_bus_stb_i => ~NO_FANOUT~
spr_bus_we_i => ~NO_FANOUT~
spr_bus_dat_i[0] => ~NO_FANOUT~
spr_bus_dat_i[1] => ~NO_FANOUT~
spr_bus_dat_i[2] => ~NO_FANOUT~
spr_bus_dat_i[3] => ~NO_FANOUT~
spr_bus_dat_i[4] => ~NO_FANOUT~
spr_bus_dat_i[5] => ~NO_FANOUT~
spr_bus_dat_i[6] => ~NO_FANOUT~
spr_bus_dat_i[7] => ~NO_FANOUT~
spr_bus_dat_i[8] => ~NO_FANOUT~
spr_bus_dat_i[9] => ~NO_FANOUT~
spr_bus_dat_i[10] => ~NO_FANOUT~
spr_bus_dat_i[11] => ~NO_FANOUT~
spr_bus_dat_i[12] => ~NO_FANOUT~
spr_bus_dat_i[13] => ~NO_FANOUT~
spr_bus_dat_i[14] => ~NO_FANOUT~
spr_bus_dat_i[15] => ~NO_FANOUT~
spr_bus_dat_i[16] => ~NO_FANOUT~
spr_bus_dat_i[17] => ~NO_FANOUT~
spr_bus_dat_i[18] => ~NO_FANOUT~
spr_bus_dat_i[19] => ~NO_FANOUT~
spr_bus_dat_i[20] => ~NO_FANOUT~
spr_bus_dat_i[21] => ~NO_FANOUT~
spr_bus_dat_i[22] => ~NO_FANOUT~
spr_bus_dat_i[23] => ~NO_FANOUT~
spr_bus_dat_i[24] => ~NO_FANOUT~
spr_bus_dat_i[25] => ~NO_FANOUT~
spr_bus_dat_i[26] => ~NO_FANOUT~
spr_bus_dat_i[27] => ~NO_FANOUT~
spr_bus_dat_i[28] => ~NO_FANOUT~
spr_bus_dat_i[29] => ~NO_FANOUT~
spr_bus_dat_i[30] => ~NO_FANOUT~
spr_bus_dat_i[31] => ~NO_FANOUT~
spr_gpr_ack_o <= <VCC>
spr_gpr_dat_o[0] <= <GND>
spr_gpr_dat_o[1] <= <GND>
spr_gpr_dat_o[2] <= <GND>
spr_gpr_dat_o[3] <= <GND>
spr_gpr_dat_o[4] <= <GND>
spr_gpr_dat_o[5] <= <GND>
spr_gpr_dat_o[6] <= <GND>
spr_gpr_dat_o[7] <= <GND>
spr_gpr_dat_o[8] <= <GND>
spr_gpr_dat_o[9] <= <GND>
spr_gpr_dat_o[10] <= <GND>
spr_gpr_dat_o[11] <= <GND>
spr_gpr_dat_o[12] <= <GND>
spr_gpr_dat_o[13] <= <GND>
spr_gpr_dat_o[14] <= <GND>
spr_gpr_dat_o[15] <= <GND>
spr_gpr_dat_o[16] <= <GND>
spr_gpr_dat_o[17] <= <GND>
spr_gpr_dat_o[18] <= <GND>
spr_gpr_dat_o[19] <= <GND>
spr_gpr_dat_o[20] <= <GND>
spr_gpr_dat_o[21] <= <GND>
spr_gpr_dat_o[22] <= <GND>
spr_gpr_dat_o[23] <= <GND>
spr_gpr_dat_o[24] <= <GND>
spr_gpr_dat_o[25] <= <GND>
spr_gpr_dat_o[26] <= <GND>
spr_gpr_dat_o[27] <= <GND>
spr_gpr_dat_o[28] <= <GND>
spr_gpr_dat_o[29] <= <GND>
spr_gpr_dat_o[30] <= <GND>
spr_gpr_dat_o[31] <= <GND>
execute_rf_wb_i => execute_hazard_a.IN1
execute_rf_wb_i => execute_hazard_b.IN1
ctrl_rf_wb_i => execute_to_decode_bypass_a.IN1
ctrl_rf_wb_i => execute_to_decode_bypass_b.IN1
wb_rf_wb_i => rf_wren.IN2
result_i[0] => rf_wrdat[0].IN2
result_i[1] => rf_wrdat[1].IN2
result_i[2] => rf_wrdat[2].IN2
result_i[3] => rf_wrdat[3].IN2
result_i[4] => rf_wrdat[4].IN2
result_i[5] => rf_wrdat[5].IN2
result_i[6] => rf_wrdat[6].IN2
result_i[7] => rf_wrdat[7].IN2
result_i[8] => rf_wrdat[8].IN2
result_i[9] => rf_wrdat[9].IN2
result_i[10] => rf_wrdat[10].IN2
result_i[11] => rf_wrdat[11].IN2
result_i[12] => rf_wrdat[12].IN2
result_i[13] => rf_wrdat[13].IN2
result_i[14] => rf_wrdat[14].IN2
result_i[15] => rf_wrdat[15].IN2
result_i[16] => rf_wrdat[16].IN2
result_i[17] => rf_wrdat[17].IN2
result_i[18] => rf_wrdat[18].IN2
result_i[19] => rf_wrdat[19].IN2
result_i[20] => rf_wrdat[20].IN2
result_i[21] => rf_wrdat[21].IN2
result_i[22] => rf_wrdat[22].IN2
result_i[23] => rf_wrdat[23].IN2
result_i[24] => rf_wrdat[24].IN2
result_i[25] => rf_wrdat[25].IN2
result_i[26] => rf_wrdat[26].IN2
result_i[27] => rf_wrdat[27].IN2
result_i[28] => rf_wrdat[28].IN2
result_i[29] => rf_wrdat[29].IN2
result_i[30] => rf_wrdat[30].IN2
result_i[31] => rf_wrdat[31].IN2
ctrl_alu_result_i[0] => execute_hazard_result[0].DATAB
ctrl_alu_result_i[0] => decode_rfa_o.DATAB
ctrl_alu_result_i[0] => decode_rfb_o.DATAB
ctrl_alu_result_i[1] => execute_hazard_result[1].DATAB
ctrl_alu_result_i[1] => decode_rfa_o.DATAB
ctrl_alu_result_i[1] => decode_rfb_o.DATAB
ctrl_alu_result_i[2] => execute_hazard_result[2].DATAB
ctrl_alu_result_i[2] => decode_rfa_o.DATAB
ctrl_alu_result_i[2] => decode_rfb_o.DATAB
ctrl_alu_result_i[3] => execute_hazard_result[3].DATAB
ctrl_alu_result_i[3] => decode_rfa_o.DATAB
ctrl_alu_result_i[3] => decode_rfb_o.DATAB
ctrl_alu_result_i[4] => execute_hazard_result[4].DATAB
ctrl_alu_result_i[4] => decode_rfa_o.DATAB
ctrl_alu_result_i[4] => decode_rfb_o.DATAB
ctrl_alu_result_i[5] => execute_hazard_result[5].DATAB
ctrl_alu_result_i[5] => decode_rfa_o.DATAB
ctrl_alu_result_i[5] => decode_rfb_o.DATAB
ctrl_alu_result_i[6] => execute_hazard_result[6].DATAB
ctrl_alu_result_i[6] => decode_rfa_o.DATAB
ctrl_alu_result_i[6] => decode_rfb_o.DATAB
ctrl_alu_result_i[7] => execute_hazard_result[7].DATAB
ctrl_alu_result_i[7] => decode_rfa_o.DATAB
ctrl_alu_result_i[7] => decode_rfb_o.DATAB
ctrl_alu_result_i[8] => execute_hazard_result[8].DATAB
ctrl_alu_result_i[8] => decode_rfa_o.DATAB
ctrl_alu_result_i[8] => decode_rfb_o.DATAB
ctrl_alu_result_i[9] => execute_hazard_result[9].DATAB
ctrl_alu_result_i[9] => decode_rfa_o.DATAB
ctrl_alu_result_i[9] => decode_rfb_o.DATAB
ctrl_alu_result_i[10] => execute_hazard_result[10].DATAB
ctrl_alu_result_i[10] => decode_rfa_o.DATAB
ctrl_alu_result_i[10] => decode_rfb_o.DATAB
ctrl_alu_result_i[11] => execute_hazard_result[11].DATAB
ctrl_alu_result_i[11] => decode_rfa_o.DATAB
ctrl_alu_result_i[11] => decode_rfb_o.DATAB
ctrl_alu_result_i[12] => execute_hazard_result[12].DATAB
ctrl_alu_result_i[12] => decode_rfa_o.DATAB
ctrl_alu_result_i[12] => decode_rfb_o.DATAB
ctrl_alu_result_i[13] => execute_hazard_result[13].DATAB
ctrl_alu_result_i[13] => decode_rfa_o.DATAB
ctrl_alu_result_i[13] => decode_rfb_o.DATAB
ctrl_alu_result_i[14] => execute_hazard_result[14].DATAB
ctrl_alu_result_i[14] => decode_rfa_o.DATAB
ctrl_alu_result_i[14] => decode_rfb_o.DATAB
ctrl_alu_result_i[15] => execute_hazard_result[15].DATAB
ctrl_alu_result_i[15] => decode_rfa_o.DATAB
ctrl_alu_result_i[15] => decode_rfb_o.DATAB
ctrl_alu_result_i[16] => execute_hazard_result[16].DATAB
ctrl_alu_result_i[16] => decode_rfa_o.DATAB
ctrl_alu_result_i[16] => decode_rfb_o.DATAB
ctrl_alu_result_i[17] => execute_hazard_result[17].DATAB
ctrl_alu_result_i[17] => decode_rfa_o.DATAB
ctrl_alu_result_i[17] => decode_rfb_o.DATAB
ctrl_alu_result_i[18] => execute_hazard_result[18].DATAB
ctrl_alu_result_i[18] => decode_rfa_o.DATAB
ctrl_alu_result_i[18] => decode_rfb_o.DATAB
ctrl_alu_result_i[19] => execute_hazard_result[19].DATAB
ctrl_alu_result_i[19] => decode_rfa_o.DATAB
ctrl_alu_result_i[19] => decode_rfb_o.DATAB
ctrl_alu_result_i[20] => execute_hazard_result[20].DATAB
ctrl_alu_result_i[20] => decode_rfa_o.DATAB
ctrl_alu_result_i[20] => decode_rfb_o.DATAB
ctrl_alu_result_i[21] => execute_hazard_result[21].DATAB
ctrl_alu_result_i[21] => decode_rfa_o.DATAB
ctrl_alu_result_i[21] => decode_rfb_o.DATAB
ctrl_alu_result_i[22] => execute_hazard_result[22].DATAB
ctrl_alu_result_i[22] => decode_rfa_o.DATAB
ctrl_alu_result_i[22] => decode_rfb_o.DATAB
ctrl_alu_result_i[23] => execute_hazard_result[23].DATAB
ctrl_alu_result_i[23] => decode_rfa_o.DATAB
ctrl_alu_result_i[23] => decode_rfb_o.DATAB
ctrl_alu_result_i[24] => execute_hazard_result[24].DATAB
ctrl_alu_result_i[24] => decode_rfa_o.DATAB
ctrl_alu_result_i[24] => decode_rfb_o.DATAB
ctrl_alu_result_i[25] => execute_hazard_result[25].DATAB
ctrl_alu_result_i[25] => decode_rfa_o.DATAB
ctrl_alu_result_i[25] => decode_rfb_o.DATAB
ctrl_alu_result_i[26] => execute_hazard_result[26].DATAB
ctrl_alu_result_i[26] => decode_rfa_o.DATAB
ctrl_alu_result_i[26] => decode_rfb_o.DATAB
ctrl_alu_result_i[27] => execute_hazard_result[27].DATAB
ctrl_alu_result_i[27] => decode_rfa_o.DATAB
ctrl_alu_result_i[27] => decode_rfb_o.DATAB
ctrl_alu_result_i[28] => execute_hazard_result[28].DATAB
ctrl_alu_result_i[28] => decode_rfa_o.DATAB
ctrl_alu_result_i[28] => decode_rfb_o.DATAB
ctrl_alu_result_i[29] => execute_hazard_result[29].DATAB
ctrl_alu_result_i[29] => decode_rfa_o.DATAB
ctrl_alu_result_i[29] => decode_rfb_o.DATAB
ctrl_alu_result_i[30] => execute_hazard_result[30].DATAB
ctrl_alu_result_i[30] => decode_rfa_o.DATAB
ctrl_alu_result_i[30] => decode_rfb_o.DATAB
ctrl_alu_result_i[31] => execute_hazard_result[31].DATAB
ctrl_alu_result_i[31] => decode_rfa_o.DATAB
ctrl_alu_result_i[31] => decode_rfb_o.DATAB
pipeline_flush_i => flushing.OUTPUTSELECT
pipeline_flush_i => execute_hazard_a.OUTPUTSELECT
pipeline_flush_i => execute_hazard_b.OUTPUTSELECT
decode_rfa_o[0] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[1] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[2] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[3] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[4] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[5] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[6] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[7] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[8] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[9] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[10] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[11] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[12] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[13] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[14] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[15] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[16] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[17] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[18] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[19] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[20] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[21] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[22] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[23] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[24] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[25] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[26] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[27] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[28] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[29] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[30] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfa_o[31] <= decode_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[0] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[1] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[2] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[3] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[4] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[5] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[6] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[7] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[8] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[9] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[10] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[11] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[12] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[13] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[14] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[15] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[16] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[17] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[18] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[19] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[20] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[21] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[22] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[23] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[24] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[25] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[26] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[27] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[28] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[29] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[30] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
decode_rfb_o[31] <= decode_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[0] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[1] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[2] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[3] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[4] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[5] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[6] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[7] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[8] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[9] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[10] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[11] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[12] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[13] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[14] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[15] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[16] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[17] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[18] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[19] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[20] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[21] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[22] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[23] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[24] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[25] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[26] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[27] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[28] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[29] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[30] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfa_o[31] <= execute_rfa_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[0] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[1] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[2] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[3] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[4] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[5] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[6] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[7] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[8] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[9] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[10] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[11] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[12] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[13] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[14] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[15] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[16] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[17] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[18] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[19] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[20] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[21] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[22] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[23] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[24] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[25] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[26] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[27] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[28] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[29] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[30] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE
execute_rfb_o[31] <= execute_rfb_o.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa
clk => mem.we_a.CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rdata[8].CLK
clk => rdata[9].CLK
clk => rdata[10].CLK
clk => rdata[11].CLK
clk => rdata[12].CLK
clk => rdata[13].CLK
clk => rdata[14].CLK
clk => rdata[15].CLK
clk => rdata[16].CLK
clk => rdata[17].CLK
clk => rdata[18].CLK
clk => rdata[19].CLK
clk => rdata[20].CLK
clk => rdata[21].CLK
clk => rdata[22].CLK
clk => rdata[23].CLK
clk => rdata[24].CLK
clk => rdata[25].CLK
clk => rdata[26].CLK
clk => rdata[27].CLK
clk => rdata[28].CLK
clk => rdata[29].CLK
clk => rdata[30].CLK
clk => rdata[31].CLK
clk => mem.CLK0
raddr[0] => mem.RADDR
raddr[1] => mem.RADDR1
raddr[2] => mem.RADDR2
raddr[3] => mem.RADDR3
raddr[4] => mem.RADDR4
re => rdata[0].ENA
re => rdata[1].ENA
re => rdata[2].ENA
re => rdata[3].ENA
re => rdata[4].ENA
re => rdata[5].ENA
re => rdata[6].ENA
re => rdata[7].ENA
re => rdata[8].ENA
re => rdata[9].ENA
re => rdata[10].ENA
re => rdata[11].ENA
re => rdata[12].ENA
re => rdata[13].ENA
re => rdata[14].ENA
re => rdata[15].ENA
re => rdata[16].ENA
re => rdata[17].ENA
re => rdata[18].ENA
re => rdata[19].ENA
re => rdata[20].ENA
re => rdata[21].ENA
re => rdata[22].ENA
re => rdata[23].ENA
re => rdata[24].ENA
re => rdata[25].ENA
re => rdata[26].ENA
re => rdata[27].ENA
re => rdata[28].ENA
re => rdata[29].ENA
re => rdata[30].ENA
re => rdata[31].ENA
waddr[0] => mem.waddr_a[0].DATAIN
waddr[0] => mem.WADDR
waddr[1] => mem.waddr_a[1].DATAIN
waddr[1] => mem.WADDR1
waddr[2] => mem.waddr_a[2].DATAIN
waddr[2] => mem.WADDR2
waddr[3] => mem.waddr_a[3].DATAIN
waddr[3] => mem.WADDR3
waddr[4] => mem.waddr_a[4].DATAIN
waddr[4] => mem.WADDR4
we => mem.we_a.DATAIN
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
din[21] => mem.data_a[21].DATAIN
din[21] => mem.DATAIN21
din[22] => mem.data_a[22].DATAIN
din[22] => mem.DATAIN22
din[23] => mem.data_a[23].DATAIN
din[23] => mem.DATAIN23
din[24] => mem.data_a[24].DATAIN
din[24] => mem.DATAIN24
din[25] => mem.data_a[25].DATAIN
din[25] => mem.DATAIN25
din[26] => mem.data_a[26].DATAIN
din[26] => mem.DATAIN26
din[27] => mem.data_a[27].DATAIN
din[27] => mem.DATAIN27
din[28] => mem.data_a[28].DATAIN
din[28] => mem.DATAIN28
din[29] => mem.data_a[29].DATAIN
din[29] => mem.DATAIN29
din[30] => mem.data_a[30].DATAIN
din[30] => mem.DATAIN30
din[31] => mem.data_a[31].DATAIN
din[31] => mem.DATAIN31
dout[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= rdata[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= rdata[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= rdata[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= rdata[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= rdata[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= rdata[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= rdata[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= rdata[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= rdata[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= rdata[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= rdata[31].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb
clk => mem.we_a.CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rdata[8].CLK
clk => rdata[9].CLK
clk => rdata[10].CLK
clk => rdata[11].CLK
clk => rdata[12].CLK
clk => rdata[13].CLK
clk => rdata[14].CLK
clk => rdata[15].CLK
clk => rdata[16].CLK
clk => rdata[17].CLK
clk => rdata[18].CLK
clk => rdata[19].CLK
clk => rdata[20].CLK
clk => rdata[21].CLK
clk => rdata[22].CLK
clk => rdata[23].CLK
clk => rdata[24].CLK
clk => rdata[25].CLK
clk => rdata[26].CLK
clk => rdata[27].CLK
clk => rdata[28].CLK
clk => rdata[29].CLK
clk => rdata[30].CLK
clk => rdata[31].CLK
clk => mem.CLK0
raddr[0] => mem.RADDR
raddr[1] => mem.RADDR1
raddr[2] => mem.RADDR2
raddr[3] => mem.RADDR3
raddr[4] => mem.RADDR4
re => rdata[0].ENA
re => rdata[1].ENA
re => rdata[2].ENA
re => rdata[3].ENA
re => rdata[4].ENA
re => rdata[5].ENA
re => rdata[6].ENA
re => rdata[7].ENA
re => rdata[8].ENA
re => rdata[9].ENA
re => rdata[10].ENA
re => rdata[11].ENA
re => rdata[12].ENA
re => rdata[13].ENA
re => rdata[14].ENA
re => rdata[15].ENA
re => rdata[16].ENA
re => rdata[17].ENA
re => rdata[18].ENA
re => rdata[19].ENA
re => rdata[20].ENA
re => rdata[21].ENA
re => rdata[22].ENA
re => rdata[23].ENA
re => rdata[24].ENA
re => rdata[25].ENA
re => rdata[26].ENA
re => rdata[27].ENA
re => rdata[28].ENA
re => rdata[29].ENA
re => rdata[30].ENA
re => rdata[31].ENA
waddr[0] => mem.waddr_a[0].DATAIN
waddr[0] => mem.WADDR
waddr[1] => mem.waddr_a[1].DATAIN
waddr[1] => mem.WADDR1
waddr[2] => mem.waddr_a[2].DATAIN
waddr[2] => mem.WADDR2
waddr[3] => mem.waddr_a[3].DATAIN
waddr[3] => mem.WADDR3
waddr[4] => mem.waddr_a[4].DATAIN
waddr[4] => mem.WADDR4
we => mem.we_a.DATAIN
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
din[21] => mem.data_a[21].DATAIN
din[21] => mem.DATAIN21
din[22] => mem.data_a[22].DATAIN
din[22] => mem.DATAIN22
din[23] => mem.data_a[23].DATAIN
din[23] => mem.DATAIN23
din[24] => mem.data_a[24].DATAIN
din[24] => mem.DATAIN24
din[25] => mem.data_a[25].DATAIN
din[25] => mem.DATAIN25
din[26] => mem.data_a[26].DATAIN
din[26] => mem.DATAIN26
din[27] => mem.data_a[27].DATAIN
din[27] => mem.DATAIN27
din[28] => mem.data_a[28].DATAIN
din[28] => mem.DATAIN28
din[29] => mem.data_a[29].DATAIN
din[29] => mem.DATAIN29
din[30] => mem.data_a[30].DATAIN
din[30] => mem.DATAIN30
din[31] => mem.data_a[31].DATAIN
din[31] => mem.DATAIN31
dout[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= rdata[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= rdata[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= rdata[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= rdata[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= rdata[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= rdata[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= rdata[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= rdata[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= rdata[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= rdata[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= rdata[31].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino
clk => wb_rfd_adr_o[0]~reg0.CLK
clk => wb_rfd_adr_o[1]~reg0.CLK
clk => wb_rfd_adr_o[2]~reg0.CLK
clk => wb_rfd_adr_o[3]~reg0.CLK
clk => wb_rfd_adr_o[4]~reg0.CLK
clk => wb_rf_wb_o~reg0.CLK
clk => ctrl_rfd_adr_o[0]~reg0.CLK
clk => ctrl_rfd_adr_o[1]~reg0.CLK
clk => ctrl_rfd_adr_o[2]~reg0.CLK
clk => ctrl_rfd_adr_o[3]~reg0.CLK
clk => ctrl_rfd_adr_o[4]~reg0.CLK
clk => ctrl_rf_wb_o~reg0.CLK
clk => ctrl_lsu_zext_o~reg0.CLK
clk => ctrl_lsu_length_o[0]~reg0.CLK
clk => ctrl_lsu_length_o[1]~reg0.CLK
clk => ctrl_op_lsu_atomic_o~reg0.CLK
clk => ctrl_op_lsu_store_o~reg0.CLK
clk => ctrl_op_lsu_load_o~reg0.CLK
clk => ctrl_op_msync_o~reg0.CLK
clk => ctrl_op_rfe_o~reg0.CLK
clk => ctrl_op_mtspr_o~reg0.CLK
clk => ctrl_op_mfspr_o~reg0.CLK
clk => ctrl_fpcsr_set_o~reg0.CLK
clk => ctrl_fpcsr_o[0]~reg0.CLK
clk => ctrl_fpcsr_o[1]~reg0.CLK
clk => ctrl_fpcsr_o[2]~reg0.CLK
clk => ctrl_fpcsr_o[3]~reg0.CLK
clk => ctrl_fpcsr_o[4]~reg0.CLK
clk => ctrl_fpcsr_o[5]~reg0.CLK
clk => ctrl_fpcsr_o[6]~reg0.CLK
clk => ctrl_fpcsr_o[7]~reg0.CLK
clk => ctrl_fpcsr_o[8]~reg0.CLK
clk => ctrl_fpcsr_o[9]~reg0.CLK
clk => ctrl_fpcsr_o[10]~reg0.CLK
clk => ctrl_fpcsr_o[11]~reg0.CLK
clk => ctrl_op_mul_o~reg0.CLK
clk => pc_ctrl_o[0]~reg0.CLK
clk => pc_ctrl_o[1]~reg0.CLK
clk => pc_ctrl_o[2]~reg0.CLK
clk => pc_ctrl_o[3]~reg0.CLK
clk => pc_ctrl_o[4]~reg0.CLK
clk => pc_ctrl_o[5]~reg0.CLK
clk => pc_ctrl_o[6]~reg0.CLK
clk => pc_ctrl_o[7]~reg0.CLK
clk => pc_ctrl_o[8]~reg0.CLK
clk => pc_ctrl_o[9]~reg0.CLK
clk => pc_ctrl_o[10]~reg0.CLK
clk => pc_ctrl_o[11]~reg0.CLK
clk => pc_ctrl_o[12]~reg0.CLK
clk => pc_ctrl_o[13]~reg0.CLK
clk => pc_ctrl_o[14]~reg0.CLK
clk => pc_ctrl_o[15]~reg0.CLK
clk => pc_ctrl_o[16]~reg0.CLK
clk => pc_ctrl_o[17]~reg0.CLK
clk => pc_ctrl_o[18]~reg0.CLK
clk => pc_ctrl_o[19]~reg0.CLK
clk => pc_ctrl_o[20]~reg0.CLK
clk => pc_ctrl_o[21]~reg0.CLK
clk => pc_ctrl_o[22]~reg0.CLK
clk => pc_ctrl_o[23]~reg0.CLK
clk => pc_ctrl_o[24]~reg0.CLK
clk => pc_ctrl_o[25]~reg0.CLK
clk => pc_ctrl_o[26]~reg0.CLK
clk => pc_ctrl_o[27]~reg0.CLK
clk => pc_ctrl_o[28]~reg0.CLK
clk => pc_ctrl_o[29]~reg0.CLK
clk => pc_ctrl_o[30]~reg0.CLK
clk => pc_ctrl_o[31]~reg0.CLK
clk => ctrl_overflow_clear_o~reg0.CLK
clk => ctrl_overflow_set_o~reg0.CLK
clk => ctrl_carry_clear_o~reg0.CLK
clk => ctrl_carry_set_o~reg0.CLK
clk => ctrl_flag_clear_o~reg0.CLK
clk => ctrl_flag_set_o~reg0.CLK
clk => ctrl_rfb_o[0]~reg0.CLK
clk => ctrl_rfb_o[1]~reg0.CLK
clk => ctrl_rfb_o[2]~reg0.CLK
clk => ctrl_rfb_o[3]~reg0.CLK
clk => ctrl_rfb_o[4]~reg0.CLK
clk => ctrl_rfb_o[5]~reg0.CLK
clk => ctrl_rfb_o[6]~reg0.CLK
clk => ctrl_rfb_o[7]~reg0.CLK
clk => ctrl_rfb_o[8]~reg0.CLK
clk => ctrl_rfb_o[9]~reg0.CLK
clk => ctrl_rfb_o[10]~reg0.CLK
clk => ctrl_rfb_o[11]~reg0.CLK
clk => ctrl_rfb_o[12]~reg0.CLK
clk => ctrl_rfb_o[13]~reg0.CLK
clk => ctrl_rfb_o[14]~reg0.CLK
clk => ctrl_rfb_o[15]~reg0.CLK
clk => ctrl_rfb_o[16]~reg0.CLK
clk => ctrl_rfb_o[17]~reg0.CLK
clk => ctrl_rfb_o[18]~reg0.CLK
clk => ctrl_rfb_o[19]~reg0.CLK
clk => ctrl_rfb_o[20]~reg0.CLK
clk => ctrl_rfb_o[21]~reg0.CLK
clk => ctrl_rfb_o[22]~reg0.CLK
clk => ctrl_rfb_o[23]~reg0.CLK
clk => ctrl_rfb_o[24]~reg0.CLK
clk => ctrl_rfb_o[25]~reg0.CLK
clk => ctrl_rfb_o[26]~reg0.CLK
clk => ctrl_rfb_o[27]~reg0.CLK
clk => ctrl_rfb_o[28]~reg0.CLK
clk => ctrl_rfb_o[29]~reg0.CLK
clk => ctrl_rfb_o[30]~reg0.CLK
clk => ctrl_rfb_o[31]~reg0.CLK
clk => ctrl_lsu_adr_o[0]~reg0.CLK
clk => ctrl_lsu_adr_o[1]~reg0.CLK
clk => ctrl_lsu_adr_o[2]~reg0.CLK
clk => ctrl_lsu_adr_o[3]~reg0.CLK
clk => ctrl_lsu_adr_o[4]~reg0.CLK
clk => ctrl_lsu_adr_o[5]~reg0.CLK
clk => ctrl_lsu_adr_o[6]~reg0.CLK
clk => ctrl_lsu_adr_o[7]~reg0.CLK
clk => ctrl_lsu_adr_o[8]~reg0.CLK
clk => ctrl_lsu_adr_o[9]~reg0.CLK
clk => ctrl_lsu_adr_o[10]~reg0.CLK
clk => ctrl_lsu_adr_o[11]~reg0.CLK
clk => ctrl_lsu_adr_o[12]~reg0.CLK
clk => ctrl_lsu_adr_o[13]~reg0.CLK
clk => ctrl_lsu_adr_o[14]~reg0.CLK
clk => ctrl_lsu_adr_o[15]~reg0.CLK
clk => ctrl_lsu_adr_o[16]~reg0.CLK
clk => ctrl_lsu_adr_o[17]~reg0.CLK
clk => ctrl_lsu_adr_o[18]~reg0.CLK
clk => ctrl_lsu_adr_o[19]~reg0.CLK
clk => ctrl_lsu_adr_o[20]~reg0.CLK
clk => ctrl_lsu_adr_o[21]~reg0.CLK
clk => ctrl_lsu_adr_o[22]~reg0.CLK
clk => ctrl_lsu_adr_o[23]~reg0.CLK
clk => ctrl_lsu_adr_o[24]~reg0.CLK
clk => ctrl_lsu_adr_o[25]~reg0.CLK
clk => ctrl_lsu_adr_o[26]~reg0.CLK
clk => ctrl_lsu_adr_o[27]~reg0.CLK
clk => ctrl_lsu_adr_o[28]~reg0.CLK
clk => ctrl_lsu_adr_o[29]~reg0.CLK
clk => ctrl_lsu_adr_o[30]~reg0.CLK
clk => ctrl_lsu_adr_o[31]~reg0.CLK
clk => ctrl_alu_result_o[0]~reg0.CLK
clk => ctrl_alu_result_o[1]~reg0.CLK
clk => ctrl_alu_result_o[2]~reg0.CLK
clk => ctrl_alu_result_o[3]~reg0.CLK
clk => ctrl_alu_result_o[4]~reg0.CLK
clk => ctrl_alu_result_o[5]~reg0.CLK
clk => ctrl_alu_result_o[6]~reg0.CLK
clk => ctrl_alu_result_o[7]~reg0.CLK
clk => ctrl_alu_result_o[8]~reg0.CLK
clk => ctrl_alu_result_o[9]~reg0.CLK
clk => ctrl_alu_result_o[10]~reg0.CLK
clk => ctrl_alu_result_o[11]~reg0.CLK
clk => ctrl_alu_result_o[12]~reg0.CLK
clk => ctrl_alu_result_o[13]~reg0.CLK
clk => ctrl_alu_result_o[14]~reg0.CLK
clk => ctrl_alu_result_o[15]~reg0.CLK
clk => ctrl_alu_result_o[16]~reg0.CLK
clk => ctrl_alu_result_o[17]~reg0.CLK
clk => ctrl_alu_result_o[18]~reg0.CLK
clk => ctrl_alu_result_o[19]~reg0.CLK
clk => ctrl_alu_result_o[20]~reg0.CLK
clk => ctrl_alu_result_o[21]~reg0.CLK
clk => ctrl_alu_result_o[22]~reg0.CLK
clk => ctrl_alu_result_o[23]~reg0.CLK
clk => ctrl_alu_result_o[24]~reg0.CLK
clk => ctrl_alu_result_o[25]~reg0.CLK
clk => ctrl_alu_result_o[26]~reg0.CLK
clk => ctrl_alu_result_o[27]~reg0.CLK
clk => ctrl_alu_result_o[28]~reg0.CLK
clk => ctrl_alu_result_o[29]~reg0.CLK
clk => ctrl_alu_result_o[30]~reg0.CLK
clk => ctrl_alu_result_o[31]~reg0.CLK
clk => ctrl_except_dpagefault_o~reg0.CLK
clk => ctrl_except_dtlb_miss_o~reg0.CLK
clk => ctrl_except_align_o~reg0.CLK
clk => ctrl_except_dbus_o~reg0.CLK
clk => ctrl_except_trap_o~reg0.CLK
clk => ctrl_except_syscall_o~reg0.CLK
clk => ctrl_except_illegal_o~reg0.CLK
clk => ctrl_except_ibus_align_o~reg0.CLK
clk => ctrl_except_ipagefault_o~reg0.CLK
clk => ctrl_except_itlb_miss_o~reg0.CLK
clk => ctrl_except_ibus_err_o~reg0.CLK
rst => ctrl_except_ibus_err_o.OUTPUTSELECT
rst => ctrl_except_itlb_miss_o.OUTPUTSELECT
rst => ctrl_except_ipagefault_o.OUTPUTSELECT
rst => ctrl_except_ibus_align_o.OUTPUTSELECT
rst => ctrl_except_illegal_o.OUTPUTSELECT
rst => ctrl_except_syscall_o.OUTPUTSELECT
rst => ctrl_except_trap_o.OUTPUTSELECT
rst => ctrl_except_dbus_o.OUTPUTSELECT
rst => ctrl_except_align_o.OUTPUTSELECT
rst => ctrl_flag_set_o.OUTPUTSELECT
rst => ctrl_flag_clear_o.OUTPUTSELECT
rst => ctrl_carry_set_o.OUTPUTSELECT
rst => ctrl_carry_clear_o.OUTPUTSELECT
rst => ctrl_overflow_set_o.OUTPUTSELECT
rst => ctrl_overflow_clear_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => pc_ctrl_o.OUTPUTSELECT
rst => ctrl_op_mfspr_o.OUTPUTSELECT
rst => ctrl_op_mtspr_o.OUTPUTSELECT
rst => ctrl_op_rfe_o.OUTPUTSELECT
rst => ctrl_op_msync_o.OUTPUTSELECT
rst => ctrl_op_lsu_load_o.OUTPUTSELECT
rst => ctrl_op_lsu_store_o.OUTPUTSELECT
rst => ctrl_op_lsu_atomic_o.OUTPUTSELECT
rst => ctrl_rf_wb_o.OUTPUTSELECT
rst => wb_rf_wb_o.OUTPUTSELECT
rst => ctrl_except_dpagefault_o~reg0.ENA
rst => ctrl_fpcsr_set_o~reg0.ENA
rst => ctrl_fpcsr_o[0]~reg0.ENA
rst => ctrl_fpcsr_o[1]~reg0.ENA
rst => ctrl_fpcsr_o[2]~reg0.ENA
rst => ctrl_fpcsr_o[3]~reg0.ENA
rst => ctrl_fpcsr_o[4]~reg0.ENA
rst => ctrl_fpcsr_o[5]~reg0.ENA
rst => ctrl_fpcsr_o[6]~reg0.ENA
rst => ctrl_fpcsr_o[7]~reg0.ENA
rst => ctrl_fpcsr_o[8]~reg0.ENA
rst => ctrl_fpcsr_o[9]~reg0.ENA
rst => ctrl_fpcsr_o[10]~reg0.ENA
rst => ctrl_fpcsr_o[11]~reg0.ENA
rst => ctrl_except_dtlb_miss_o~reg0.ENA
padv_i => ctrl_except_ibus_err_o.OUTPUTSELECT
padv_i => ctrl_except_itlb_miss_o.OUTPUTSELECT
padv_i => ctrl_except_ipagefault_o.OUTPUTSELECT
padv_i => ctrl_except_ibus_align_o.OUTPUTSELECT
padv_i => ctrl_except_illegal_o.OUTPUTSELECT
padv_i => ctrl_except_syscall_o.OUTPUTSELECT
padv_i => ctrl_except_trap_o.OUTPUTSELECT
padv_i => always2.IN1
padv_i => ctrl_flag_set_o.OUTPUTSELECT
padv_i => ctrl_flag_clear_o.OUTPUTSELECT
padv_i => ctrl_carry_set_o.OUTPUTSELECT
padv_i => ctrl_carry_clear_o.OUTPUTSELECT
padv_i => ctrl_overflow_set_o.OUTPUTSELECT
padv_i => ctrl_overflow_clear_o.OUTPUTSELECT
padv_i => always5.IN0
padv_i => ctrl_op_mfspr_o.OUTPUTSELECT
padv_i => ctrl_op_mtspr_o.OUTPUTSELECT
padv_i => ctrl_op_rfe_o.OUTPUTSELECT
padv_i => ctrl_op_msync_o.OUTPUTSELECT
padv_i => ctrl_op_lsu_load_o.OUTPUTSELECT
padv_i => ctrl_op_lsu_store_o.OUTPUTSELECT
padv_i => ctrl_op_lsu_atomic_o.OUTPUTSELECT
padv_i => ctrl_rf_wb_o.OUTPUTSELECT
padv_i => ctrl_alu_result_o[0]~reg0.ENA
padv_i => ctrl_rfb_o[0]~reg0.ENA
padv_i => ctrl_lsu_zext_o~reg0.ENA
padv_i => ctrl_rfd_adr_o[0]~reg0.ENA
padv_i => ctrl_rfd_adr_o[1]~reg0.ENA
padv_i => ctrl_rfd_adr_o[2]~reg0.ENA
padv_i => ctrl_rfd_adr_o[3]~reg0.ENA
padv_i => ctrl_rfd_adr_o[4]~reg0.ENA
padv_i => ctrl_lsu_length_o[0]~reg0.ENA
padv_i => ctrl_lsu_length_o[1]~reg0.ENA
padv_i => ctrl_rfb_o[1]~reg0.ENA
padv_i => ctrl_rfb_o[2]~reg0.ENA
padv_i => ctrl_rfb_o[3]~reg0.ENA
padv_i => ctrl_rfb_o[4]~reg0.ENA
padv_i => ctrl_rfb_o[5]~reg0.ENA
padv_i => ctrl_rfb_o[6]~reg0.ENA
padv_i => ctrl_rfb_o[7]~reg0.ENA
padv_i => ctrl_rfb_o[8]~reg0.ENA
padv_i => ctrl_rfb_o[9]~reg0.ENA
padv_i => ctrl_rfb_o[10]~reg0.ENA
padv_i => ctrl_rfb_o[11]~reg0.ENA
padv_i => ctrl_rfb_o[12]~reg0.ENA
padv_i => ctrl_rfb_o[13]~reg0.ENA
padv_i => ctrl_rfb_o[14]~reg0.ENA
padv_i => ctrl_rfb_o[15]~reg0.ENA
padv_i => ctrl_rfb_o[16]~reg0.ENA
padv_i => ctrl_rfb_o[17]~reg0.ENA
padv_i => ctrl_rfb_o[18]~reg0.ENA
padv_i => ctrl_rfb_o[19]~reg0.ENA
padv_i => ctrl_rfb_o[20]~reg0.ENA
padv_i => ctrl_rfb_o[21]~reg0.ENA
padv_i => ctrl_rfb_o[22]~reg0.ENA
padv_i => ctrl_rfb_o[23]~reg0.ENA
padv_i => ctrl_rfb_o[24]~reg0.ENA
padv_i => ctrl_rfb_o[25]~reg0.ENA
padv_i => ctrl_rfb_o[26]~reg0.ENA
padv_i => ctrl_rfb_o[27]~reg0.ENA
padv_i => ctrl_rfb_o[28]~reg0.ENA
padv_i => ctrl_rfb_o[29]~reg0.ENA
padv_i => ctrl_rfb_o[30]~reg0.ENA
padv_i => ctrl_rfb_o[31]~reg0.ENA
padv_i => ctrl_alu_result_o[1]~reg0.ENA
padv_i => ctrl_alu_result_o[2]~reg0.ENA
padv_i => ctrl_alu_result_o[3]~reg0.ENA
padv_i => ctrl_alu_result_o[4]~reg0.ENA
padv_i => ctrl_alu_result_o[5]~reg0.ENA
padv_i => ctrl_alu_result_o[6]~reg0.ENA
padv_i => ctrl_alu_result_o[7]~reg0.ENA
padv_i => ctrl_alu_result_o[8]~reg0.ENA
padv_i => ctrl_alu_result_o[9]~reg0.ENA
padv_i => ctrl_alu_result_o[10]~reg0.ENA
padv_i => ctrl_alu_result_o[11]~reg0.ENA
padv_i => ctrl_alu_result_o[12]~reg0.ENA
padv_i => ctrl_alu_result_o[13]~reg0.ENA
padv_i => ctrl_alu_result_o[14]~reg0.ENA
padv_i => ctrl_alu_result_o[15]~reg0.ENA
padv_i => ctrl_alu_result_o[16]~reg0.ENA
padv_i => ctrl_alu_result_o[17]~reg0.ENA
padv_i => ctrl_alu_result_o[18]~reg0.ENA
padv_i => ctrl_alu_result_o[19]~reg0.ENA
padv_i => ctrl_alu_result_o[20]~reg0.ENA
padv_i => ctrl_alu_result_o[21]~reg0.ENA
padv_i => ctrl_alu_result_o[22]~reg0.ENA
padv_i => ctrl_alu_result_o[23]~reg0.ENA
padv_i => ctrl_alu_result_o[24]~reg0.ENA
padv_i => ctrl_alu_result_o[25]~reg0.ENA
padv_i => ctrl_alu_result_o[26]~reg0.ENA
padv_i => ctrl_alu_result_o[27]~reg0.ENA
padv_i => ctrl_alu_result_o[28]~reg0.ENA
padv_i => ctrl_alu_result_o[29]~reg0.ENA
padv_i => ctrl_alu_result_o[30]~reg0.ENA
padv_i => ctrl_alu_result_o[31]~reg0.ENA
padv_ctrl_i => wb_rf_wb_o.IN1
execute_except_ibus_err_i => ctrl_except_ibus_err_o.DATAB
execute_except_itlb_miss_i => ctrl_except_itlb_miss_o.DATAB
execute_except_ipagefault_i => ctrl_except_ipagefault_o.DATAB
execute_except_illegal_i => ctrl_except_illegal_o.DATAB
execute_except_ibus_align_i => ctrl_except_ibus_align_o.DATAB
execute_except_syscall_i => ctrl_except_syscall_o.DATAB
lsu_except_dbus_i => ctrl_except_dbus_o.DATAA
lsu_except_align_i => ctrl_except_align_o.DATAA
lsu_except_dtlb_miss_i => ctrl_except_dtlb_miss_o.DATAA
lsu_except_dpagefault_i => ctrl_except_dpagefault_o.DATAA
execute_except_trap_i => ctrl_except_trap_o.DATAB
pipeline_flush_i => ctrl_except_ibus_err_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_itlb_miss_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_ipagefault_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_ibus_align_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_illegal_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_syscall_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_trap_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_dbus_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_align_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_dtlb_miss_o.OUTPUTSELECT
pipeline_flush_i => ctrl_except_dpagefault_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_mfspr_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_mtspr_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_rfe_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_msync_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_lsu_load_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_lsu_store_o.OUTPUTSELECT
pipeline_flush_i => ctrl_op_lsu_atomic_o.OUTPUTSELECT
pipeline_flush_i => ctrl_rf_wb_o.OUTPUTSELECT
pipeline_flush_i => wb_rf_wb_o.OUTPUTSELECT
op_mul_i => ~NO_FANOUT~
op_lsu_load_i => always2.IN0
op_lsu_load_i => ctrl_op_lsu_load_o.DATAB
op_lsu_store_i => always2.IN1
op_lsu_store_i => ctrl_op_lsu_store_o.DATAB
op_lsu_atomic_i => ctrl_op_lsu_atomic_o.DATAB
lsu_length_i[0] => ctrl_lsu_length_o[0]~reg0.DATAIN
lsu_length_i[1] => ctrl_lsu_length_o[1]~reg0.DATAIN
lsu_zext_i => ctrl_lsu_zext_o~reg0.DATAIN
op_msync_i => ctrl_op_msync_o.DATAB
op_mfspr_i => ctrl_op_mfspr_o.DATAB
op_mtspr_i => ctrl_op_mtspr_o.DATAB
alu_valid_i => execute_stall.IN1
lsu_valid_i => always13.IN1
lsu_valid_i => wb_rf_wb_o.IN1
lsu_valid_i => ctrl_stall.IN1
msync_stall_i => ctrl_stall.IN1
op_jr_i => ~NO_FANOUT~
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_jal_i => ctrl_alu_result_o.OUTPUTSELECT
op_rfe_i => ctrl_op_rfe_o.DATAB
alu_result_i[0] => ctrl_alu_result_o.DATAA
alu_result_i[1] => ctrl_alu_result_o.DATAA
alu_result_i[2] => ctrl_alu_result_o.DATAA
alu_result_i[3] => ctrl_alu_result_o.DATAA
alu_result_i[4] => ctrl_alu_result_o.DATAA
alu_result_i[5] => ctrl_alu_result_o.DATAA
alu_result_i[6] => ctrl_alu_result_o.DATAA
alu_result_i[7] => ctrl_alu_result_o.DATAA
alu_result_i[8] => ctrl_alu_result_o.DATAA
alu_result_i[9] => ctrl_alu_result_o.DATAA
alu_result_i[10] => ctrl_alu_result_o.DATAA
alu_result_i[11] => ctrl_alu_result_o.DATAA
alu_result_i[12] => ctrl_alu_result_o.DATAA
alu_result_i[13] => ctrl_alu_result_o.DATAA
alu_result_i[14] => ctrl_alu_result_o.DATAA
alu_result_i[15] => ctrl_alu_result_o.DATAA
alu_result_i[16] => ctrl_alu_result_o.DATAA
alu_result_i[17] => ctrl_alu_result_o.DATAA
alu_result_i[18] => ctrl_alu_result_o.DATAA
alu_result_i[19] => ctrl_alu_result_o.DATAA
alu_result_i[20] => ctrl_alu_result_o.DATAA
alu_result_i[21] => ctrl_alu_result_o.DATAA
alu_result_i[22] => ctrl_alu_result_o.DATAA
alu_result_i[23] => ctrl_alu_result_o.DATAA
alu_result_i[24] => ctrl_alu_result_o.DATAA
alu_result_i[25] => ctrl_alu_result_o.DATAA
alu_result_i[26] => ctrl_alu_result_o.DATAA
alu_result_i[27] => ctrl_alu_result_o.DATAA
alu_result_i[28] => ctrl_alu_result_o.DATAA
alu_result_i[29] => ctrl_alu_result_o.DATAA
alu_result_i[30] => ctrl_alu_result_o.DATAA
alu_result_i[31] => ctrl_alu_result_o.DATAA
adder_result_i[0] => ctrl_lsu_adr_o[0]~reg0.DATAIN
adder_result_i[1] => ctrl_lsu_adr_o[1]~reg0.DATAIN
adder_result_i[2] => ctrl_lsu_adr_o[2]~reg0.DATAIN
adder_result_i[3] => ctrl_lsu_adr_o[3]~reg0.DATAIN
adder_result_i[4] => ctrl_lsu_adr_o[4]~reg0.DATAIN
adder_result_i[5] => ctrl_lsu_adr_o[5]~reg0.DATAIN
adder_result_i[6] => ctrl_lsu_adr_o[6]~reg0.DATAIN
adder_result_i[7] => ctrl_lsu_adr_o[7]~reg0.DATAIN
adder_result_i[8] => ctrl_lsu_adr_o[8]~reg0.DATAIN
adder_result_i[9] => ctrl_lsu_adr_o[9]~reg0.DATAIN
adder_result_i[10] => ctrl_lsu_adr_o[10]~reg0.DATAIN
adder_result_i[11] => ctrl_lsu_adr_o[11]~reg0.DATAIN
adder_result_i[12] => ctrl_lsu_adr_o[12]~reg0.DATAIN
adder_result_i[13] => ctrl_lsu_adr_o[13]~reg0.DATAIN
adder_result_i[14] => ctrl_lsu_adr_o[14]~reg0.DATAIN
adder_result_i[15] => ctrl_lsu_adr_o[15]~reg0.DATAIN
adder_result_i[16] => ctrl_lsu_adr_o[16]~reg0.DATAIN
adder_result_i[17] => ctrl_lsu_adr_o[17]~reg0.DATAIN
adder_result_i[18] => ctrl_lsu_adr_o[18]~reg0.DATAIN
adder_result_i[19] => ctrl_lsu_adr_o[19]~reg0.DATAIN
adder_result_i[20] => ctrl_lsu_adr_o[20]~reg0.DATAIN
adder_result_i[21] => ctrl_lsu_adr_o[21]~reg0.DATAIN
adder_result_i[22] => ctrl_lsu_adr_o[22]~reg0.DATAIN
adder_result_i[23] => ctrl_lsu_adr_o[23]~reg0.DATAIN
adder_result_i[24] => ctrl_lsu_adr_o[24]~reg0.DATAIN
adder_result_i[25] => ctrl_lsu_adr_o[25]~reg0.DATAIN
adder_result_i[26] => ctrl_lsu_adr_o[26]~reg0.DATAIN
adder_result_i[27] => ctrl_lsu_adr_o[27]~reg0.DATAIN
adder_result_i[28] => ctrl_lsu_adr_o[28]~reg0.DATAIN
adder_result_i[29] => ctrl_lsu_adr_o[29]~reg0.DATAIN
adder_result_i[30] => ctrl_lsu_adr_o[30]~reg0.DATAIN
adder_result_i[31] => ctrl_lsu_adr_o[31]~reg0.DATAIN
rfb_i[0] => ctrl_rfb_o[0]~reg0.DATAIN
rfb_i[1] => ctrl_rfb_o[1]~reg0.DATAIN
rfb_i[2] => ctrl_rfb_o[2]~reg0.DATAIN
rfb_i[3] => ctrl_rfb_o[3]~reg0.DATAIN
rfb_i[4] => ctrl_rfb_o[4]~reg0.DATAIN
rfb_i[5] => ctrl_rfb_o[5]~reg0.DATAIN
rfb_i[6] => ctrl_rfb_o[6]~reg0.DATAIN
rfb_i[7] => ctrl_rfb_o[7]~reg0.DATAIN
rfb_i[8] => ctrl_rfb_o[8]~reg0.DATAIN
rfb_i[9] => ctrl_rfb_o[9]~reg0.DATAIN
rfb_i[10] => ctrl_rfb_o[10]~reg0.DATAIN
rfb_i[11] => ctrl_rfb_o[11]~reg0.DATAIN
rfb_i[12] => ctrl_rfb_o[12]~reg0.DATAIN
rfb_i[13] => ctrl_rfb_o[13]~reg0.DATAIN
rfb_i[14] => ctrl_rfb_o[14]~reg0.DATAIN
rfb_i[15] => ctrl_rfb_o[15]~reg0.DATAIN
rfb_i[16] => ctrl_rfb_o[16]~reg0.DATAIN
rfb_i[17] => ctrl_rfb_o[17]~reg0.DATAIN
rfb_i[18] => ctrl_rfb_o[18]~reg0.DATAIN
rfb_i[19] => ctrl_rfb_o[19]~reg0.DATAIN
rfb_i[20] => ctrl_rfb_o[20]~reg0.DATAIN
rfb_i[21] => ctrl_rfb_o[21]~reg0.DATAIN
rfb_i[22] => ctrl_rfb_o[22]~reg0.DATAIN
rfb_i[23] => ctrl_rfb_o[23]~reg0.DATAIN
rfb_i[24] => ctrl_rfb_o[24]~reg0.DATAIN
rfb_i[25] => ctrl_rfb_o[25]~reg0.DATAIN
rfb_i[26] => ctrl_rfb_o[26]~reg0.DATAIN
rfb_i[27] => ctrl_rfb_o[27]~reg0.DATAIN
rfb_i[28] => ctrl_rfb_o[28]~reg0.DATAIN
rfb_i[29] => ctrl_rfb_o[29]~reg0.DATAIN
rfb_i[30] => ctrl_rfb_o[30]~reg0.DATAIN
rfb_i[31] => ctrl_rfb_o[31]~reg0.DATAIN
execute_jal_result_i[0] => ctrl_alu_result_o.DATAB
execute_jal_result_i[1] => ctrl_alu_result_o.DATAB
execute_jal_result_i[2] => ctrl_alu_result_o.DATAB
execute_jal_result_i[3] => ctrl_alu_result_o.DATAB
execute_jal_result_i[4] => ctrl_alu_result_o.DATAB
execute_jal_result_i[5] => ctrl_alu_result_o.DATAB
execute_jal_result_i[6] => ctrl_alu_result_o.DATAB
execute_jal_result_i[7] => ctrl_alu_result_o.DATAB
execute_jal_result_i[8] => ctrl_alu_result_o.DATAB
execute_jal_result_i[9] => ctrl_alu_result_o.DATAB
execute_jal_result_i[10] => ctrl_alu_result_o.DATAB
execute_jal_result_i[11] => ctrl_alu_result_o.DATAB
execute_jal_result_i[12] => ctrl_alu_result_o.DATAB
execute_jal_result_i[13] => ctrl_alu_result_o.DATAB
execute_jal_result_i[14] => ctrl_alu_result_o.DATAB
execute_jal_result_i[15] => ctrl_alu_result_o.DATAB
execute_jal_result_i[16] => ctrl_alu_result_o.DATAB
execute_jal_result_i[17] => ctrl_alu_result_o.DATAB
execute_jal_result_i[18] => ctrl_alu_result_o.DATAB
execute_jal_result_i[19] => ctrl_alu_result_o.DATAB
execute_jal_result_i[20] => ctrl_alu_result_o.DATAB
execute_jal_result_i[21] => ctrl_alu_result_o.DATAB
execute_jal_result_i[22] => ctrl_alu_result_o.DATAB
execute_jal_result_i[23] => ctrl_alu_result_o.DATAB
execute_jal_result_i[24] => ctrl_alu_result_o.DATAB
execute_jal_result_i[25] => ctrl_alu_result_o.DATAB
execute_jal_result_i[26] => ctrl_alu_result_o.DATAB
execute_jal_result_i[27] => ctrl_alu_result_o.DATAB
execute_jal_result_i[28] => ctrl_alu_result_o.DATAB
execute_jal_result_i[29] => ctrl_alu_result_o.DATAB
execute_jal_result_i[30] => ctrl_alu_result_o.DATAB
execute_jal_result_i[31] => ctrl_alu_result_o.DATAB
flag_set_i => ctrl_flag_set_o.DATAB
flag_clear_i => ctrl_flag_clear_o.DATAB
carry_set_i => ctrl_carry_set_o.DATAB
carry_clear_i => ctrl_carry_clear_o.DATAB
overflow_set_i => ctrl_overflow_set_o.DATAB
overflow_clear_i => ctrl_overflow_clear_o.DATAB
fpcsr_i[0] => ~NO_FANOUT~
fpcsr_i[1] => ~NO_FANOUT~
fpcsr_i[2] => ~NO_FANOUT~
fpcsr_i[3] => ~NO_FANOUT~
fpcsr_i[4] => ~NO_FANOUT~
fpcsr_i[5] => ~NO_FANOUT~
fpcsr_i[6] => ~NO_FANOUT~
fpcsr_i[7] => ~NO_FANOUT~
fpcsr_i[8] => ~NO_FANOUT~
fpcsr_i[9] => ~NO_FANOUT~
fpcsr_i[10] => ~NO_FANOUT~
fpcsr_i[11] => ~NO_FANOUT~
fpcsr_set_i => ~NO_FANOUT~
pc_execute_i[0] => pc_ctrl_o.DATAB
pc_execute_i[1] => pc_ctrl_o.DATAB
pc_execute_i[2] => pc_ctrl_o.DATAB
pc_execute_i[3] => pc_ctrl_o.DATAB
pc_execute_i[4] => pc_ctrl_o.DATAB
pc_execute_i[5] => pc_ctrl_o.DATAB
pc_execute_i[6] => pc_ctrl_o.DATAB
pc_execute_i[7] => pc_ctrl_o.DATAB
pc_execute_i[8] => pc_ctrl_o.DATAB
pc_execute_i[9] => pc_ctrl_o.DATAB
pc_execute_i[10] => pc_ctrl_o.DATAB
pc_execute_i[11] => pc_ctrl_o.DATAB
pc_execute_i[12] => pc_ctrl_o.DATAB
pc_execute_i[13] => pc_ctrl_o.DATAB
pc_execute_i[14] => pc_ctrl_o.DATAB
pc_execute_i[15] => pc_ctrl_o.DATAB
pc_execute_i[16] => pc_ctrl_o.DATAB
pc_execute_i[17] => pc_ctrl_o.DATAB
pc_execute_i[18] => pc_ctrl_o.DATAB
pc_execute_i[19] => pc_ctrl_o.DATAB
pc_execute_i[20] => pc_ctrl_o.DATAB
pc_execute_i[21] => pc_ctrl_o.DATAB
pc_execute_i[22] => pc_ctrl_o.DATAB
pc_execute_i[23] => pc_ctrl_o.DATAB
pc_execute_i[24] => pc_ctrl_o.DATAB
pc_execute_i[25] => pc_ctrl_o.DATAB
pc_execute_i[26] => pc_ctrl_o.DATAB
pc_execute_i[27] => pc_ctrl_o.DATAB
pc_execute_i[28] => pc_ctrl_o.DATAB
pc_execute_i[29] => pc_ctrl_o.DATAB
pc_execute_i[30] => pc_ctrl_o.DATAB
pc_execute_i[31] => pc_ctrl_o.DATAB
execute_rf_wb_i => ctrl_rf_wb_o.DATAB
ctrl_rf_wb_o <= ctrl_rf_wb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rf_wb_o <= wb_rf_wb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_rfd_adr_i[0] => ctrl_rfd_adr_o[0]~reg0.DATAIN
execute_rfd_adr_i[1] => ctrl_rfd_adr_o[1]~reg0.DATAIN
execute_rfd_adr_i[2] => ctrl_rfd_adr_o[2]~reg0.DATAIN
execute_rfd_adr_i[3] => ctrl_rfd_adr_o[3]~reg0.DATAIN
execute_rfd_adr_i[4] => ctrl_rfd_adr_o[4]~reg0.DATAIN
ctrl_rfd_adr_o[0] <= ctrl_rfd_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfd_adr_o[1] <= ctrl_rfd_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfd_adr_o[2] <= ctrl_rfd_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfd_adr_o[3] <= ctrl_rfd_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfd_adr_o[4] <= ctrl_rfd_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rfd_adr_o[0] <= wb_rfd_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rfd_adr_o[1] <= wb_rfd_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rfd_adr_o[2] <= wb_rfd_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rfd_adr_o[3] <= wb_rfd_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rfd_adr_o[4] <= wb_rfd_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_bubble_i => always5.IN1
ctrl_mfspr_ack_i => always13.IN1
ctrl_mfspr_ack_i => wb_rf_wb_o.IN1
ctrl_mfspr_ack_i => ctrl_stall.IN1
ctrl_mtspr_ack_i => ctrl_stall.IN1
ctrl_alu_result_o[0] <= ctrl_alu_result_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[1] <= ctrl_alu_result_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[2] <= ctrl_alu_result_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[3] <= ctrl_alu_result_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[4] <= ctrl_alu_result_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[5] <= ctrl_alu_result_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[6] <= ctrl_alu_result_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[7] <= ctrl_alu_result_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[8] <= ctrl_alu_result_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[9] <= ctrl_alu_result_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[10] <= ctrl_alu_result_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[11] <= ctrl_alu_result_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[12] <= ctrl_alu_result_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[13] <= ctrl_alu_result_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[14] <= ctrl_alu_result_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[15] <= ctrl_alu_result_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[16] <= ctrl_alu_result_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[17] <= ctrl_alu_result_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[18] <= ctrl_alu_result_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[19] <= ctrl_alu_result_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[20] <= ctrl_alu_result_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[21] <= ctrl_alu_result_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[22] <= ctrl_alu_result_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[23] <= ctrl_alu_result_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[24] <= ctrl_alu_result_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[25] <= ctrl_alu_result_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[26] <= ctrl_alu_result_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[27] <= ctrl_alu_result_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[28] <= ctrl_alu_result_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[29] <= ctrl_alu_result_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[30] <= ctrl_alu_result_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_alu_result_o[31] <= ctrl_alu_result_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[0] <= ctrl_lsu_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[1] <= ctrl_lsu_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[2] <= ctrl_lsu_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[3] <= ctrl_lsu_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[4] <= ctrl_lsu_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[5] <= ctrl_lsu_adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[6] <= ctrl_lsu_adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[7] <= ctrl_lsu_adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[8] <= ctrl_lsu_adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[9] <= ctrl_lsu_adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[10] <= ctrl_lsu_adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[11] <= ctrl_lsu_adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[12] <= ctrl_lsu_adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[13] <= ctrl_lsu_adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[14] <= ctrl_lsu_adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[15] <= ctrl_lsu_adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[16] <= ctrl_lsu_adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[17] <= ctrl_lsu_adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[18] <= ctrl_lsu_adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[19] <= ctrl_lsu_adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[20] <= ctrl_lsu_adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[21] <= ctrl_lsu_adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[22] <= ctrl_lsu_adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[23] <= ctrl_lsu_adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[24] <= ctrl_lsu_adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[25] <= ctrl_lsu_adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[26] <= ctrl_lsu_adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[27] <= ctrl_lsu_adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[28] <= ctrl_lsu_adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[29] <= ctrl_lsu_adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[30] <= ctrl_lsu_adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_adr_o[31] <= ctrl_lsu_adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[0] <= ctrl_rfb_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[1] <= ctrl_rfb_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[2] <= ctrl_rfb_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[3] <= ctrl_rfb_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[4] <= ctrl_rfb_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[5] <= ctrl_rfb_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[6] <= ctrl_rfb_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[7] <= ctrl_rfb_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[8] <= ctrl_rfb_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[9] <= ctrl_rfb_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[10] <= ctrl_rfb_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[11] <= ctrl_rfb_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[12] <= ctrl_rfb_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[13] <= ctrl_rfb_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[14] <= ctrl_rfb_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[15] <= ctrl_rfb_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[16] <= ctrl_rfb_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[17] <= ctrl_rfb_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[18] <= ctrl_rfb_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[19] <= ctrl_rfb_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[20] <= ctrl_rfb_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[21] <= ctrl_rfb_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[22] <= ctrl_rfb_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[23] <= ctrl_rfb_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[24] <= ctrl_rfb_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[25] <= ctrl_rfb_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[26] <= ctrl_rfb_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[27] <= ctrl_rfb_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[28] <= ctrl_rfb_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[29] <= ctrl_rfb_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[30] <= ctrl_rfb_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_rfb_o[31] <= ctrl_rfb_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_flag_set_o <= ctrl_flag_set_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_flag_clear_o <= ctrl_flag_clear_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_carry_set_o <= ctrl_carry_set_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_carry_clear_o <= ctrl_carry_clear_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_overflow_set_o <= ctrl_overflow_set_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_overflow_clear_o <= ctrl_overflow_clear_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[0] <= ctrl_fpcsr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[1] <= ctrl_fpcsr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[2] <= ctrl_fpcsr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[3] <= ctrl_fpcsr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[4] <= ctrl_fpcsr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[5] <= ctrl_fpcsr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[6] <= ctrl_fpcsr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[7] <= ctrl_fpcsr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[8] <= ctrl_fpcsr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[9] <= ctrl_fpcsr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[10] <= ctrl_fpcsr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_o[11] <= ctrl_fpcsr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_fpcsr_set_o <= ctrl_fpcsr_set_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[0] <= pc_ctrl_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[1] <= pc_ctrl_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[2] <= pc_ctrl_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[3] <= pc_ctrl_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[4] <= pc_ctrl_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[5] <= pc_ctrl_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[6] <= pc_ctrl_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[7] <= pc_ctrl_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[8] <= pc_ctrl_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[9] <= pc_ctrl_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[10] <= pc_ctrl_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[11] <= pc_ctrl_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[12] <= pc_ctrl_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[13] <= pc_ctrl_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[14] <= pc_ctrl_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[15] <= pc_ctrl_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[16] <= pc_ctrl_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[17] <= pc_ctrl_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[18] <= pc_ctrl_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[19] <= pc_ctrl_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[20] <= pc_ctrl_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[21] <= pc_ctrl_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[22] <= pc_ctrl_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[23] <= pc_ctrl_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[24] <= pc_ctrl_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[25] <= pc_ctrl_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[26] <= pc_ctrl_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[27] <= pc_ctrl_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[28] <= pc_ctrl_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[29] <= pc_ctrl_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[30] <= pc_ctrl_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ctrl_o[31] <= pc_ctrl_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_mul_o <= ctrl_op_mul_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_lsu_load_o <= ctrl_op_lsu_load_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_lsu_store_o <= ctrl_op_lsu_store_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_lsu_atomic_o <= ctrl_op_lsu_atomic_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_length_o[0] <= ctrl_lsu_length_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_length_o[1] <= ctrl_lsu_length_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lsu_zext_o <= ctrl_lsu_zext_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_msync_o <= ctrl_op_msync_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_mfspr_o <= ctrl_op_mfspr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_mtspr_o <= ctrl_op_mtspr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rfe_o <= ctrl_op_rfe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_ibus_err_o <= ctrl_except_ibus_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_itlb_miss_o <= ctrl_except_itlb_miss_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_ipagefault_o <= ctrl_except_ipagefault_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_ibus_align_o <= ctrl_except_ibus_align_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_illegal_o <= ctrl_except_illegal_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_syscall_o <= ctrl_except_syscall_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_dbus_o <= ctrl_except_dbus_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_dtlb_miss_o <= ctrl_except_dtlb_miss_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_dpagefault_o <= ctrl_except_dpagefault_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_align_o <= ctrl_except_align_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_except_trap_o <= ctrl_except_trap_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
execute_valid_o <= execute_stall.DB_MAX_OUTPUT_PORT_TYPE
ctrl_valid_o <= ctrl_stall.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino
clk => cpu_stall.CLK
clk => du_npc_written.CLK
clk => ctrl_delay_slot.CLK
clk => execute_delay_slot.CLK
clk => spr_evbar[0].CLK
clk => spr_evbar[1].CLK
clk => spr_evbar[2].CLK
clk => spr_evbar[3].CLK
clk => spr_evbar[4].CLK
clk => spr_evbar[5].CLK
clk => spr_evbar[6].CLK
clk => spr_evbar[7].CLK
clk => spr_evbar[8].CLK
clk => spr_evbar[9].CLK
clk => spr_evbar[10].CLK
clk => spr_evbar[11].CLK
clk => spr_evbar[12].CLK
clk => spr_evbar[13].CLK
clk => spr_evbar[14].CLK
clk => spr_evbar[15].CLK
clk => spr_evbar[16].CLK
clk => spr_evbar[17].CLK
clk => spr_evbar[18].CLK
clk => spr_evbar[19].CLK
clk => spr_evbar[20].CLK
clk => spr_evbar[21].CLK
clk => spr_evbar[22].CLK
clk => spr_evbar[23].CLK
clk => spr_evbar[24].CLK
clk => spr_evbar[25].CLK
clk => spr_evbar[26].CLK
clk => spr_evbar[27].CLK
clk => spr_evbar[28].CLK
clk => spr_evbar[29].CLK
clk => spr_evbar[30].CLK
clk => spr_evbar[31].CLK
clk => spr_npc[0].CLK
clk => spr_npc[1].CLK
clk => spr_npc[2].CLK
clk => spr_npc[3].CLK
clk => spr_npc[4].CLK
clk => spr_npc[5].CLK
clk => spr_npc[6].CLK
clk => spr_npc[7].CLK
clk => spr_npc[8].CLK
clk => spr_npc[9].CLK
clk => spr_npc[10].CLK
clk => spr_npc[11].CLK
clk => spr_npc[12].CLK
clk => spr_npc[13].CLK
clk => spr_npc[14].CLK
clk => spr_npc[15].CLK
clk => spr_npc[16].CLK
clk => spr_npc[17].CLK
clk => spr_npc[18].CLK
clk => spr_npc[19].CLK
clk => spr_npc[20].CLK
clk => spr_npc[21].CLK
clk => spr_npc[22].CLK
clk => spr_npc[23].CLK
clk => spr_npc[24].CLK
clk => spr_npc[25].CLK
clk => spr_npc[26].CLK
clk => spr_npc[27].CLK
clk => spr_npc[28].CLK
clk => spr_npc[29].CLK
clk => spr_npc[30].CLK
clk => spr_npc[31].CLK
clk => spr_ppc[0].CLK
clk => spr_ppc[1].CLK
clk => spr_ppc[2].CLK
clk => spr_ppc[3].CLK
clk => spr_ppc[4].CLK
clk => spr_ppc[5].CLK
clk => spr_ppc[6].CLK
clk => spr_ppc[7].CLK
clk => spr_ppc[8].CLK
clk => spr_ppc[9].CLK
clk => spr_ppc[10].CLK
clk => spr_ppc[11].CLK
clk => spr_ppc[12].CLK
clk => spr_ppc[13].CLK
clk => spr_ppc[14].CLK
clk => spr_ppc[15].CLK
clk => spr_ppc[16].CLK
clk => spr_ppc[17].CLK
clk => spr_ppc[18].CLK
clk => spr_ppc[19].CLK
clk => spr_ppc[20].CLK
clk => spr_ppc[21].CLK
clk => spr_ppc[22].CLK
clk => spr_ppc[23].CLK
clk => spr_ppc[24].CLK
clk => spr_ppc[25].CLK
clk => spr_ppc[26].CLK
clk => spr_ppc[27].CLK
clk => spr_ppc[28].CLK
clk => spr_ppc[29].CLK
clk => spr_ppc[30].CLK
clk => spr_ppc[31].CLK
clk => spr_eear[0].CLK
clk => spr_eear[1].CLK
clk => spr_eear[2].CLK
clk => spr_eear[3].CLK
clk => spr_eear[4].CLK
clk => spr_eear[5].CLK
clk => spr_eear[6].CLK
clk => spr_eear[7].CLK
clk => spr_eear[8].CLK
clk => spr_eear[9].CLK
clk => spr_eear[10].CLK
clk => spr_eear[11].CLK
clk => spr_eear[12].CLK
clk => spr_eear[13].CLK
clk => spr_eear[14].CLK
clk => spr_eear[15].CLK
clk => spr_eear[16].CLK
clk => spr_eear[17].CLK
clk => spr_eear[18].CLK
clk => spr_eear[19].CLK
clk => spr_eear[20].CLK
clk => spr_eear[21].CLK
clk => spr_eear[22].CLK
clk => spr_eear[23].CLK
clk => spr_eear[24].CLK
clk => spr_eear[25].CLK
clk => spr_eear[26].CLK
clk => spr_eear[27].CLK
clk => spr_eear[28].CLK
clk => spr_eear[29].CLK
clk => spr_eear[30].CLK
clk => spr_eear[31].CLK
clk => spr_epcr[0].CLK
clk => spr_epcr[1].CLK
clk => spr_epcr[2].CLK
clk => spr_epcr[3].CLK
clk => spr_epcr[4].CLK
clk => spr_epcr[5].CLK
clk => spr_epcr[6].CLK
clk => spr_epcr[7].CLK
clk => spr_epcr[8].CLK
clk => spr_epcr[9].CLK
clk => spr_epcr[10].CLK
clk => spr_epcr[11].CLK
clk => spr_epcr[12].CLK
clk => spr_epcr[13].CLK
clk => spr_epcr[14].CLK
clk => spr_epcr[15].CLK
clk => spr_epcr[16].CLK
clk => spr_epcr[17].CLK
clk => spr_epcr[18].CLK
clk => spr_epcr[19].CLK
clk => spr_epcr[20].CLK
clk => spr_epcr[21].CLK
clk => spr_epcr[22].CLK
clk => spr_epcr[23].CLK
clk => spr_epcr[24].CLK
clk => spr_epcr[25].CLK
clk => spr_epcr[26].CLK
clk => spr_epcr[27].CLK
clk => spr_epcr[28].CLK
clk => spr_epcr[29].CLK
clk => spr_epcr[30].CLK
clk => spr_epcr[31].CLK
clk => ctrl_bubble_o~reg0.CLK
clk => spr_esr[0].CLK
clk => spr_esr[1].CLK
clk => spr_esr[2].CLK
clk => spr_esr[3].CLK
clk => spr_esr[4].CLK
clk => spr_esr[5].CLK
clk => spr_esr[6].CLK
clk => spr_esr[7].CLK
clk => spr_esr[8].CLK
clk => spr_esr[9].CLK
clk => spr_esr[10].CLK
clk => spr_esr[11].CLK
clk => spr_esr[12].CLK
clk => spr_esr[13].CLK
clk => spr_esr[14].CLK
clk => spr_esr[15].CLK
clk => spr_sr[0].CLK
clk => spr_sr[1].CLK
clk => spr_sr[2].CLK
clk => spr_sr[3].CLK
clk => spr_sr[4].CLK
clk => spr_sr[5].CLK
clk => spr_sr[6].CLK
clk => spr_sr[7].CLK
clk => spr_sr[8].CLK
clk => spr_sr[9].CLK
clk => spr_sr[10].CLK
clk => spr_sr[11].CLK
clk => spr_sr[12].CLK
clk => spr_sr[13].CLK
clk => spr_sr[14].CLK
clk => spr_sr[15].CLK
clk => spr_fpcsr[0].CLK
clk => spr_fpcsr[1].CLK
clk => spr_fpcsr[2].CLK
clk => spr_fpcsr[3].CLK
clk => spr_fpcsr[4].CLK
clk => spr_fpcsr[5].CLK
clk => spr_fpcsr[6].CLK
clk => spr_fpcsr[7].CLK
clk => spr_fpcsr[8].CLK
clk => spr_fpcsr[9].CLK
clk => spr_fpcsr[10].CLK
clk => spr_fpcsr[11].CLK
clk => doing_rfe_r.CLK
clk => waiting_for_fetch.CLK
clk => last_branch_insn_pc[0].CLK
clk => last_branch_insn_pc[1].CLK
clk => last_branch_insn_pc[2].CLK
clk => last_branch_insn_pc[3].CLK
clk => last_branch_insn_pc[4].CLK
clk => last_branch_insn_pc[5].CLK
clk => last_branch_insn_pc[6].CLK
clk => last_branch_insn_pc[7].CLK
clk => last_branch_insn_pc[8].CLK
clk => last_branch_insn_pc[9].CLK
clk => last_branch_insn_pc[10].CLK
clk => last_branch_insn_pc[11].CLK
clk => last_branch_insn_pc[12].CLK
clk => last_branch_insn_pc[13].CLK
clk => last_branch_insn_pc[14].CLK
clk => last_branch_insn_pc[15].CLK
clk => last_branch_insn_pc[16].CLK
clk => last_branch_insn_pc[17].CLK
clk => last_branch_insn_pc[18].CLK
clk => last_branch_insn_pc[19].CLK
clk => last_branch_insn_pc[20].CLK
clk => last_branch_insn_pc[21].CLK
clk => last_branch_insn_pc[22].CLK
clk => last_branch_insn_pc[23].CLK
clk => last_branch_insn_pc[24].CLK
clk => last_branch_insn_pc[25].CLK
clk => last_branch_insn_pc[26].CLK
clk => last_branch_insn_pc[27].CLK
clk => last_branch_insn_pc[28].CLK
clk => last_branch_insn_pc[29].CLK
clk => last_branch_insn_pc[30].CLK
clk => last_branch_insn_pc[31].CLK
clk => exception_taken.CLK
clk => exception_r.CLK
clk => decode_execute_halt.CLK
clk => execute_waiting_r.CLK
clk => padv_ctrl.CLK
clk => exception_pc_addr[0].CLK
clk => exception_pc_addr[1].CLK
clk => exception_pc_addr[2].CLK
clk => exception_pc_addr[3].CLK
clk => exception_pc_addr[4].CLK
clk => exception_pc_addr[5].CLK
clk => exception_pc_addr[6].CLK
clk => exception_pc_addr[7].CLK
clk => exception_pc_addr[8].CLK
clk => exception_pc_addr[9].CLK
clk => exception_pc_addr[10].CLK
clk => exception_pc_addr[11].CLK
clk => exception_pc_addr[12].CLK
clk => exception_pc_addr[13].CLK
clk => exception_pc_addr[14].CLK
clk => exception_pc_addr[15].CLK
clk => exception_pc_addr[16].CLK
clk => exception_pc_addr[17].CLK
clk => exception_pc_addr[18].CLK
clk => exception_pc_addr[19].CLK
clk => exception_pc_addr[20].CLK
clk => exception_pc_addr[21].CLK
clk => exception_pc_addr[22].CLK
clk => exception_pc_addr[23].CLK
clk => exception_pc_addr[24].CLK
clk => exception_pc_addr[25].CLK
clk => exception_pc_addr[26].CLK
clk => exception_pc_addr[27].CLK
clk => exception_pc_addr[28].CLK
clk => exception_pc_addr[29].CLK
clk => exception_pc_addr[30].CLK
clk => exception_pc_addr[31].CLK
clk => ctrl_stage_exceptions.CLK
rst => padv_ctrl.OUTPUTSELECT
rst => execute_waiting_r.OUTPUTSELECT
rst => decode_execute_halt.OUTPUTSELECT
rst => exception_r.OUTPUTSELECT
rst => exception_taken.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => last_branch_insn_pc.OUTPUTSELECT
rst => waiting_for_fetch.OUTPUTSELECT
rst => doing_rfe_r.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_sr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => spr_esr.OUTPUTSELECT
rst => ctrl_bubble_o.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_eear.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_ppc.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => spr_evbar.OUTPUTSELECT
rst => execute_delay_slot.OUTPUTSELECT
rst => ctrl_delay_slot.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_npc.OUTPUTSELECT
rst => spr_fpcsr[0].ENA
rst => spr_sr[15].ENA
rst => spr_fpcsr[1].ENA
rst => spr_fpcsr[2].ENA
rst => spr_fpcsr[3].ENA
rst => spr_fpcsr[4].ENA
rst => spr_fpcsr[5].ENA
rst => spr_fpcsr[6].ENA
rst => spr_fpcsr[7].ENA
rst => spr_fpcsr[8].ENA
rst => spr_fpcsr[9].ENA
rst => spr_fpcsr[10].ENA
rst => spr_fpcsr[11].ENA
ctrl_alu_result_i[0] => Equal5.IN63
ctrl_alu_result_i[0] => Equal6.IN63
ctrl_alu_result_i[0] => Equal7.IN63
ctrl_alu_result_i[0] => Equal8.IN63
ctrl_alu_result_i[0] => Equal9.IN63
ctrl_alu_result_i[0] => Equal10.IN63
ctrl_alu_result_i[0] => Equal11.IN63
ctrl_alu_result_i[0] => Equal12.IN63
ctrl_alu_result_i[0] => Equal13.IN63
ctrl_alu_result_i[0] => Equal14.IN63
ctrl_alu_result_i[0] => Equal15.IN63
ctrl_alu_result_i[0] => Equal16.IN63
ctrl_alu_result_i[0] => Equal17.IN63
ctrl_alu_result_i[0] => Equal18.IN63
ctrl_alu_result_i[0] => Equal19.IN63
ctrl_alu_result_i[0] => Equal20.IN63
ctrl_alu_result_i[0] => Equal21.IN63
ctrl_alu_result_i[0] => Equal22.IN63
ctrl_alu_result_i[0] => Equal23.IN63
ctrl_alu_result_i[0] => Equal24.IN63
ctrl_alu_result_i[0] => Equal25.IN63
ctrl_alu_result_i[0] => Equal26.IN63
ctrl_alu_result_i[0] => Equal27.IN63
ctrl_alu_result_i[0] => Equal28.IN63
ctrl_alu_result_i[0] => Equal29.IN63
ctrl_alu_result_i[0] => Equal30.IN63
ctrl_alu_result_i[0] => Equal31.IN63
ctrl_alu_result_i[0] => Equal32.IN63
ctrl_alu_result_i[0] => Equal33.IN63
ctrl_alu_result_i[0] => spr_bus_addr_o[0].DATAIN
ctrl_alu_result_i[0] => Equal0.IN1
ctrl_alu_result_i[0] => Equal1.IN31
ctrl_alu_result_i[0] => Equal2.IN31
ctrl_alu_result_i[0] => Equal3.IN2
ctrl_alu_result_i[1] => Equal5.IN62
ctrl_alu_result_i[1] => Equal6.IN62
ctrl_alu_result_i[1] => Equal7.IN62
ctrl_alu_result_i[1] => Equal8.IN62
ctrl_alu_result_i[1] => Equal9.IN62
ctrl_alu_result_i[1] => Equal10.IN62
ctrl_alu_result_i[1] => Equal11.IN62
ctrl_alu_result_i[1] => Equal12.IN62
ctrl_alu_result_i[1] => Equal13.IN62
ctrl_alu_result_i[1] => Equal14.IN62
ctrl_alu_result_i[1] => Equal15.IN62
ctrl_alu_result_i[1] => Equal16.IN62
ctrl_alu_result_i[1] => Equal17.IN62
ctrl_alu_result_i[1] => Equal18.IN62
ctrl_alu_result_i[1] => Equal19.IN62
ctrl_alu_result_i[1] => Equal20.IN62
ctrl_alu_result_i[1] => Equal21.IN62
ctrl_alu_result_i[1] => Equal22.IN62
ctrl_alu_result_i[1] => Equal23.IN62
ctrl_alu_result_i[1] => Equal24.IN62
ctrl_alu_result_i[1] => Equal25.IN62
ctrl_alu_result_i[1] => Equal26.IN62
ctrl_alu_result_i[1] => Equal27.IN62
ctrl_alu_result_i[1] => Equal28.IN62
ctrl_alu_result_i[1] => Equal29.IN62
ctrl_alu_result_i[1] => Equal30.IN62
ctrl_alu_result_i[1] => Equal31.IN62
ctrl_alu_result_i[1] => Equal32.IN62
ctrl_alu_result_i[1] => Equal33.IN62
ctrl_alu_result_i[1] => spr_bus_addr_o[1].DATAIN
ctrl_alu_result_i[1] => Equal0.IN31
ctrl_alu_result_i[1] => Equal1.IN30
ctrl_alu_result_i[1] => Equal2.IN30
ctrl_alu_result_i[1] => Equal3.IN1
ctrl_alu_result_i[2] => Equal5.IN61
ctrl_alu_result_i[2] => Equal6.IN61
ctrl_alu_result_i[2] => Equal7.IN61
ctrl_alu_result_i[2] => Equal8.IN61
ctrl_alu_result_i[2] => Equal9.IN61
ctrl_alu_result_i[2] => Equal10.IN61
ctrl_alu_result_i[2] => Equal11.IN61
ctrl_alu_result_i[2] => Equal12.IN61
ctrl_alu_result_i[2] => Equal13.IN61
ctrl_alu_result_i[2] => Equal14.IN61
ctrl_alu_result_i[2] => Equal15.IN61
ctrl_alu_result_i[2] => Equal16.IN61
ctrl_alu_result_i[2] => Equal17.IN61
ctrl_alu_result_i[2] => Equal18.IN61
ctrl_alu_result_i[2] => Equal19.IN61
ctrl_alu_result_i[2] => Equal20.IN61
ctrl_alu_result_i[2] => Equal21.IN61
ctrl_alu_result_i[2] => Equal22.IN61
ctrl_alu_result_i[2] => Equal23.IN61
ctrl_alu_result_i[2] => Equal24.IN61
ctrl_alu_result_i[2] => Equal25.IN61
ctrl_alu_result_i[2] => Equal26.IN61
ctrl_alu_result_i[2] => Equal27.IN61
ctrl_alu_result_i[2] => Equal28.IN61
ctrl_alu_result_i[2] => Equal29.IN61
ctrl_alu_result_i[2] => Equal30.IN61
ctrl_alu_result_i[2] => Equal31.IN61
ctrl_alu_result_i[2] => Equal32.IN61
ctrl_alu_result_i[2] => Equal33.IN61
ctrl_alu_result_i[2] => spr_bus_addr_o[2].DATAIN
ctrl_alu_result_i[2] => Equal0.IN30
ctrl_alu_result_i[2] => Equal1.IN29
ctrl_alu_result_i[2] => Equal2.IN29
ctrl_alu_result_i[2] => Equal3.IN31
ctrl_alu_result_i[3] => Equal5.IN60
ctrl_alu_result_i[3] => Equal6.IN60
ctrl_alu_result_i[3] => Equal7.IN60
ctrl_alu_result_i[3] => Equal8.IN60
ctrl_alu_result_i[3] => Equal9.IN60
ctrl_alu_result_i[3] => Equal10.IN60
ctrl_alu_result_i[3] => Equal11.IN60
ctrl_alu_result_i[3] => Equal12.IN60
ctrl_alu_result_i[3] => Equal13.IN60
ctrl_alu_result_i[3] => Equal14.IN60
ctrl_alu_result_i[3] => Equal15.IN60
ctrl_alu_result_i[3] => Equal16.IN60
ctrl_alu_result_i[3] => Equal17.IN60
ctrl_alu_result_i[3] => Equal18.IN60
ctrl_alu_result_i[3] => Equal19.IN60
ctrl_alu_result_i[3] => Equal20.IN60
ctrl_alu_result_i[3] => Equal21.IN60
ctrl_alu_result_i[3] => Equal22.IN60
ctrl_alu_result_i[3] => Equal23.IN60
ctrl_alu_result_i[3] => Equal24.IN60
ctrl_alu_result_i[3] => Equal25.IN60
ctrl_alu_result_i[3] => Equal26.IN60
ctrl_alu_result_i[3] => Equal27.IN60
ctrl_alu_result_i[3] => Equal28.IN60
ctrl_alu_result_i[3] => Equal29.IN60
ctrl_alu_result_i[3] => Equal30.IN60
ctrl_alu_result_i[3] => Equal31.IN60
ctrl_alu_result_i[3] => Equal32.IN60
ctrl_alu_result_i[3] => Equal33.IN60
ctrl_alu_result_i[3] => spr_bus_addr_o[3].DATAIN
ctrl_alu_result_i[3] => Equal0.IN29
ctrl_alu_result_i[3] => Equal1.IN28
ctrl_alu_result_i[3] => Equal2.IN28
ctrl_alu_result_i[3] => Equal3.IN0
ctrl_alu_result_i[4] => Equal5.IN59
ctrl_alu_result_i[4] => Equal6.IN59
ctrl_alu_result_i[4] => Equal7.IN59
ctrl_alu_result_i[4] => Equal8.IN59
ctrl_alu_result_i[4] => Equal9.IN59
ctrl_alu_result_i[4] => Equal10.IN59
ctrl_alu_result_i[4] => Equal11.IN59
ctrl_alu_result_i[4] => Equal12.IN59
ctrl_alu_result_i[4] => Equal13.IN59
ctrl_alu_result_i[4] => Equal14.IN59
ctrl_alu_result_i[4] => Equal15.IN59
ctrl_alu_result_i[4] => Equal16.IN59
ctrl_alu_result_i[4] => Equal17.IN59
ctrl_alu_result_i[4] => Equal18.IN59
ctrl_alu_result_i[4] => Equal19.IN59
ctrl_alu_result_i[4] => Equal20.IN59
ctrl_alu_result_i[4] => Equal21.IN59
ctrl_alu_result_i[4] => Equal22.IN59
ctrl_alu_result_i[4] => Equal23.IN59
ctrl_alu_result_i[4] => Equal24.IN59
ctrl_alu_result_i[4] => Equal25.IN59
ctrl_alu_result_i[4] => Equal26.IN59
ctrl_alu_result_i[4] => Equal27.IN59
ctrl_alu_result_i[4] => Equal28.IN59
ctrl_alu_result_i[4] => Equal29.IN59
ctrl_alu_result_i[4] => Equal30.IN59
ctrl_alu_result_i[4] => Equal31.IN59
ctrl_alu_result_i[4] => Equal32.IN59
ctrl_alu_result_i[4] => Equal33.IN59
ctrl_alu_result_i[4] => spr_bus_addr_o[4].DATAIN
ctrl_alu_result_i[4] => Equal0.IN0
ctrl_alu_result_i[4] => Equal1.IN27
ctrl_alu_result_i[4] => Equal2.IN27
ctrl_alu_result_i[4] => Equal3.IN30
ctrl_alu_result_i[5] => Equal5.IN58
ctrl_alu_result_i[5] => Equal6.IN58
ctrl_alu_result_i[5] => Equal7.IN58
ctrl_alu_result_i[5] => Equal8.IN58
ctrl_alu_result_i[5] => Equal9.IN58
ctrl_alu_result_i[5] => Equal10.IN58
ctrl_alu_result_i[5] => Equal11.IN58
ctrl_alu_result_i[5] => Equal12.IN58
ctrl_alu_result_i[5] => Equal13.IN58
ctrl_alu_result_i[5] => Equal14.IN58
ctrl_alu_result_i[5] => Equal15.IN58
ctrl_alu_result_i[5] => Equal16.IN58
ctrl_alu_result_i[5] => Equal17.IN58
ctrl_alu_result_i[5] => Equal18.IN58
ctrl_alu_result_i[5] => Equal19.IN58
ctrl_alu_result_i[5] => Equal20.IN58
ctrl_alu_result_i[5] => Equal21.IN58
ctrl_alu_result_i[5] => Equal22.IN58
ctrl_alu_result_i[5] => Equal23.IN58
ctrl_alu_result_i[5] => Equal24.IN58
ctrl_alu_result_i[5] => Equal25.IN58
ctrl_alu_result_i[5] => Equal26.IN58
ctrl_alu_result_i[5] => Equal27.IN58
ctrl_alu_result_i[5] => Equal28.IN58
ctrl_alu_result_i[5] => Equal29.IN58
ctrl_alu_result_i[5] => Equal30.IN58
ctrl_alu_result_i[5] => Equal31.IN58
ctrl_alu_result_i[5] => Equal32.IN58
ctrl_alu_result_i[5] => Equal33.IN58
ctrl_alu_result_i[5] => spr_bus_addr_o[5].DATAIN
ctrl_alu_result_i[5] => Equal0.IN28
ctrl_alu_result_i[5] => Equal1.IN26
ctrl_alu_result_i[5] => Equal2.IN0
ctrl_alu_result_i[5] => Equal3.IN29
ctrl_alu_result_i[6] => Equal5.IN57
ctrl_alu_result_i[6] => Equal6.IN57
ctrl_alu_result_i[6] => Equal7.IN57
ctrl_alu_result_i[6] => Equal8.IN57
ctrl_alu_result_i[6] => Equal9.IN57
ctrl_alu_result_i[6] => Equal10.IN57
ctrl_alu_result_i[6] => Equal11.IN57
ctrl_alu_result_i[6] => Equal12.IN57
ctrl_alu_result_i[6] => Equal13.IN57
ctrl_alu_result_i[6] => Equal14.IN57
ctrl_alu_result_i[6] => Equal15.IN57
ctrl_alu_result_i[6] => Equal16.IN57
ctrl_alu_result_i[6] => Equal17.IN57
ctrl_alu_result_i[6] => Equal18.IN57
ctrl_alu_result_i[6] => Equal19.IN57
ctrl_alu_result_i[6] => Equal20.IN57
ctrl_alu_result_i[6] => Equal21.IN57
ctrl_alu_result_i[6] => Equal22.IN57
ctrl_alu_result_i[6] => Equal23.IN57
ctrl_alu_result_i[6] => Equal24.IN57
ctrl_alu_result_i[6] => Equal25.IN57
ctrl_alu_result_i[6] => Equal26.IN57
ctrl_alu_result_i[6] => Equal27.IN57
ctrl_alu_result_i[6] => Equal28.IN57
ctrl_alu_result_i[6] => Equal29.IN57
ctrl_alu_result_i[6] => Equal30.IN57
ctrl_alu_result_i[6] => Equal31.IN57
ctrl_alu_result_i[6] => Equal32.IN57
ctrl_alu_result_i[6] => Equal33.IN57
ctrl_alu_result_i[6] => spr_bus_addr_o[6].DATAIN
ctrl_alu_result_i[6] => Equal0.IN27
ctrl_alu_result_i[6] => Equal1.IN0
ctrl_alu_result_i[6] => Equal2.IN26
ctrl_alu_result_i[6] => Equal3.IN28
ctrl_alu_result_i[7] => Equal5.IN56
ctrl_alu_result_i[7] => Equal6.IN56
ctrl_alu_result_i[7] => Equal7.IN56
ctrl_alu_result_i[7] => Equal8.IN56
ctrl_alu_result_i[7] => Equal9.IN56
ctrl_alu_result_i[7] => Equal10.IN56
ctrl_alu_result_i[7] => Equal11.IN56
ctrl_alu_result_i[7] => Equal12.IN56
ctrl_alu_result_i[7] => Equal13.IN56
ctrl_alu_result_i[7] => Equal14.IN56
ctrl_alu_result_i[7] => Equal15.IN56
ctrl_alu_result_i[7] => Equal16.IN56
ctrl_alu_result_i[7] => Equal17.IN56
ctrl_alu_result_i[7] => Equal18.IN56
ctrl_alu_result_i[7] => Equal19.IN56
ctrl_alu_result_i[7] => Equal20.IN56
ctrl_alu_result_i[7] => Equal21.IN56
ctrl_alu_result_i[7] => Equal22.IN56
ctrl_alu_result_i[7] => Equal23.IN56
ctrl_alu_result_i[7] => Equal24.IN56
ctrl_alu_result_i[7] => Equal25.IN56
ctrl_alu_result_i[7] => Equal26.IN56
ctrl_alu_result_i[7] => Equal27.IN56
ctrl_alu_result_i[7] => Equal28.IN56
ctrl_alu_result_i[7] => Equal29.IN56
ctrl_alu_result_i[7] => Equal30.IN56
ctrl_alu_result_i[7] => Equal31.IN56
ctrl_alu_result_i[7] => Equal32.IN56
ctrl_alu_result_i[7] => Equal33.IN56
ctrl_alu_result_i[7] => spr_bus_addr_o[7].DATAIN
ctrl_alu_result_i[7] => Equal0.IN26
ctrl_alu_result_i[7] => Equal1.IN25
ctrl_alu_result_i[7] => Equal2.IN25
ctrl_alu_result_i[7] => Equal3.IN27
ctrl_alu_result_i[8] => Equal5.IN55
ctrl_alu_result_i[8] => Equal6.IN55
ctrl_alu_result_i[8] => Equal7.IN55
ctrl_alu_result_i[8] => Equal8.IN55
ctrl_alu_result_i[8] => Equal9.IN55
ctrl_alu_result_i[8] => Equal10.IN55
ctrl_alu_result_i[8] => Equal11.IN55
ctrl_alu_result_i[8] => Equal12.IN55
ctrl_alu_result_i[8] => Equal13.IN55
ctrl_alu_result_i[8] => Equal14.IN55
ctrl_alu_result_i[8] => Equal15.IN55
ctrl_alu_result_i[8] => Equal16.IN55
ctrl_alu_result_i[8] => Equal17.IN55
ctrl_alu_result_i[8] => Equal18.IN55
ctrl_alu_result_i[8] => Equal19.IN55
ctrl_alu_result_i[8] => Equal20.IN55
ctrl_alu_result_i[8] => Equal21.IN55
ctrl_alu_result_i[8] => Equal22.IN55
ctrl_alu_result_i[8] => Equal23.IN55
ctrl_alu_result_i[8] => Equal24.IN55
ctrl_alu_result_i[8] => Equal25.IN55
ctrl_alu_result_i[8] => Equal26.IN55
ctrl_alu_result_i[8] => Equal27.IN55
ctrl_alu_result_i[8] => Equal28.IN55
ctrl_alu_result_i[8] => Equal29.IN55
ctrl_alu_result_i[8] => Equal30.IN55
ctrl_alu_result_i[8] => Equal31.IN55
ctrl_alu_result_i[8] => Equal32.IN55
ctrl_alu_result_i[8] => Equal33.IN55
ctrl_alu_result_i[8] => spr_bus_addr_o[8].DATAIN
ctrl_alu_result_i[8] => Equal0.IN25
ctrl_alu_result_i[8] => Equal1.IN24
ctrl_alu_result_i[8] => Equal2.IN24
ctrl_alu_result_i[8] => Equal3.IN26
ctrl_alu_result_i[9] => Equal5.IN54
ctrl_alu_result_i[9] => Equal6.IN54
ctrl_alu_result_i[9] => Equal7.IN54
ctrl_alu_result_i[9] => Equal8.IN54
ctrl_alu_result_i[9] => Equal9.IN54
ctrl_alu_result_i[9] => Equal10.IN54
ctrl_alu_result_i[9] => Equal11.IN54
ctrl_alu_result_i[9] => Equal12.IN54
ctrl_alu_result_i[9] => Equal13.IN54
ctrl_alu_result_i[9] => Equal14.IN54
ctrl_alu_result_i[9] => Equal15.IN54
ctrl_alu_result_i[9] => Equal16.IN54
ctrl_alu_result_i[9] => Equal17.IN54
ctrl_alu_result_i[9] => Equal18.IN54
ctrl_alu_result_i[9] => Equal19.IN54
ctrl_alu_result_i[9] => Equal20.IN54
ctrl_alu_result_i[9] => Equal21.IN54
ctrl_alu_result_i[9] => Equal22.IN54
ctrl_alu_result_i[9] => Equal23.IN54
ctrl_alu_result_i[9] => Equal24.IN54
ctrl_alu_result_i[9] => Equal25.IN54
ctrl_alu_result_i[9] => Equal26.IN54
ctrl_alu_result_i[9] => Equal27.IN54
ctrl_alu_result_i[9] => Equal28.IN54
ctrl_alu_result_i[9] => Equal29.IN54
ctrl_alu_result_i[9] => Equal30.IN54
ctrl_alu_result_i[9] => Equal31.IN54
ctrl_alu_result_i[9] => Equal32.IN54
ctrl_alu_result_i[9] => Equal33.IN54
ctrl_alu_result_i[9] => spr_bus_addr_o[9].DATAIN
ctrl_alu_result_i[9] => Equal0.IN24
ctrl_alu_result_i[9] => Equal1.IN23
ctrl_alu_result_i[9] => Equal2.IN23
ctrl_alu_result_i[9] => Equal3.IN25
ctrl_alu_result_i[9] => Equal4.IN1
ctrl_alu_result_i[10] => Equal5.IN53
ctrl_alu_result_i[10] => Equal6.IN53
ctrl_alu_result_i[10] => Equal7.IN53
ctrl_alu_result_i[10] => Equal8.IN53
ctrl_alu_result_i[10] => Equal9.IN53
ctrl_alu_result_i[10] => Equal10.IN53
ctrl_alu_result_i[10] => Equal11.IN53
ctrl_alu_result_i[10] => Equal12.IN53
ctrl_alu_result_i[10] => Equal13.IN53
ctrl_alu_result_i[10] => Equal14.IN53
ctrl_alu_result_i[10] => Equal15.IN53
ctrl_alu_result_i[10] => Equal16.IN53
ctrl_alu_result_i[10] => Equal17.IN53
ctrl_alu_result_i[10] => Equal18.IN53
ctrl_alu_result_i[10] => Equal19.IN53
ctrl_alu_result_i[10] => Equal20.IN53
ctrl_alu_result_i[10] => Equal21.IN53
ctrl_alu_result_i[10] => Equal22.IN53
ctrl_alu_result_i[10] => Equal23.IN53
ctrl_alu_result_i[10] => Equal24.IN53
ctrl_alu_result_i[10] => Equal25.IN53
ctrl_alu_result_i[10] => Equal26.IN53
ctrl_alu_result_i[10] => Equal27.IN53
ctrl_alu_result_i[10] => Equal28.IN53
ctrl_alu_result_i[10] => Equal29.IN53
ctrl_alu_result_i[10] => Equal30.IN53
ctrl_alu_result_i[10] => Equal31.IN53
ctrl_alu_result_i[10] => Equal32.IN53
ctrl_alu_result_i[10] => Equal33.IN53
ctrl_alu_result_i[10] => spr_bus_addr_o[10].DATAIN
ctrl_alu_result_i[10] => Equal0.IN23
ctrl_alu_result_i[10] => Equal1.IN22
ctrl_alu_result_i[10] => Equal2.IN22
ctrl_alu_result_i[10] => Equal3.IN24
ctrl_alu_result_i[10] => Equal4.IN0
ctrl_alu_result_i[11] => Decoder0.IN4
ctrl_alu_result_i[11] => spr_bus_addr_o[11].DATAIN
ctrl_alu_result_i[12] => Decoder0.IN3
ctrl_alu_result_i[12] => spr_bus_addr_o[12].DATAIN
ctrl_alu_result_i[13] => Decoder0.IN2
ctrl_alu_result_i[13] => spr_bus_addr_o[13].DATAIN
ctrl_alu_result_i[14] => Decoder0.IN1
ctrl_alu_result_i[14] => spr_bus_addr_o[14].DATAIN
ctrl_alu_result_i[15] => Decoder0.IN0
ctrl_alu_result_i[15] => spr_bus_addr_o[15].DATAIN
ctrl_alu_result_i[16] => ~NO_FANOUT~
ctrl_alu_result_i[17] => ~NO_FANOUT~
ctrl_alu_result_i[18] => ~NO_FANOUT~
ctrl_alu_result_i[19] => ~NO_FANOUT~
ctrl_alu_result_i[20] => ~NO_FANOUT~
ctrl_alu_result_i[21] => ~NO_FANOUT~
ctrl_alu_result_i[22] => ~NO_FANOUT~
ctrl_alu_result_i[23] => ~NO_FANOUT~
ctrl_alu_result_i[24] => ~NO_FANOUT~
ctrl_alu_result_i[25] => ~NO_FANOUT~
ctrl_alu_result_i[26] => ~NO_FANOUT~
ctrl_alu_result_i[27] => ~NO_FANOUT~
ctrl_alu_result_i[28] => ~NO_FANOUT~
ctrl_alu_result_i[29] => ~NO_FANOUT~
ctrl_alu_result_i[30] => ~NO_FANOUT~
ctrl_alu_result_i[31] => ~NO_FANOUT~
ctrl_lsu_adr_i[0] => spr_eear.DATAA
ctrl_lsu_adr_i[1] => spr_eear.DATAA
ctrl_lsu_adr_i[2] => spr_eear.DATAA
ctrl_lsu_adr_i[3] => spr_eear.DATAA
ctrl_lsu_adr_i[4] => spr_eear.DATAA
ctrl_lsu_adr_i[5] => spr_eear.DATAA
ctrl_lsu_adr_i[6] => spr_eear.DATAA
ctrl_lsu_adr_i[7] => spr_eear.DATAA
ctrl_lsu_adr_i[8] => spr_eear.DATAA
ctrl_lsu_adr_i[9] => spr_eear.DATAA
ctrl_lsu_adr_i[10] => spr_eear.DATAA
ctrl_lsu_adr_i[11] => spr_eear.DATAA
ctrl_lsu_adr_i[12] => spr_eear.DATAA
ctrl_lsu_adr_i[13] => spr_eear.DATAA
ctrl_lsu_adr_i[14] => spr_eear.DATAA
ctrl_lsu_adr_i[15] => spr_eear.DATAA
ctrl_lsu_adr_i[16] => spr_eear.DATAA
ctrl_lsu_adr_i[17] => spr_eear.DATAA
ctrl_lsu_adr_i[18] => spr_eear.DATAA
ctrl_lsu_adr_i[19] => spr_eear.DATAA
ctrl_lsu_adr_i[20] => spr_eear.DATAA
ctrl_lsu_adr_i[21] => spr_eear.DATAA
ctrl_lsu_adr_i[22] => spr_eear.DATAA
ctrl_lsu_adr_i[23] => spr_eear.DATAA
ctrl_lsu_adr_i[24] => spr_eear.DATAA
ctrl_lsu_adr_i[25] => spr_eear.DATAA
ctrl_lsu_adr_i[26] => spr_eear.DATAA
ctrl_lsu_adr_i[27] => spr_eear.DATAA
ctrl_lsu_adr_i[28] => spr_eear.DATAA
ctrl_lsu_adr_i[29] => spr_eear.DATAA
ctrl_lsu_adr_i[30] => spr_eear.DATAA
ctrl_lsu_adr_i[31] => spr_eear.DATAA
ctrl_rfb_i[0] => spr_sr.DATAB
ctrl_rfb_i[0] => spr_esr.DATAB
ctrl_rfb_i[0] => spr_epcr.DATAB
ctrl_rfb_i[0] => spr_bus_dat_o[0].DATAIN
ctrl_rfb_i[1] => spr_esr.DATAB
ctrl_rfb_i[1] => spr_epcr.DATAB
ctrl_rfb_i[1] => spr_bus_dat_o[1].DATAIN
ctrl_rfb_i[2] => spr_esr.DATAB
ctrl_rfb_i[2] => spr_epcr.DATAB
ctrl_rfb_i[2] => spr_bus_dat_o[2].DATAIN
ctrl_rfb_i[3] => spr_esr.DATAB
ctrl_rfb_i[3] => spr_epcr.DATAB
ctrl_rfb_i[3] => spr_bus_dat_o[3].DATAIN
ctrl_rfb_i[4] => spr_sr.DATAB
ctrl_rfb_i[4] => spr_esr.DATAB
ctrl_rfb_i[4] => spr_epcr.DATAB
ctrl_rfb_i[4] => spr_bus_dat_o[4].DATAIN
ctrl_rfb_i[5] => spr_esr.DATAB
ctrl_rfb_i[5] => spr_epcr.DATAB
ctrl_rfb_i[5] => spr_bus_dat_o[5].DATAIN
ctrl_rfb_i[6] => spr_esr.DATAB
ctrl_rfb_i[6] => spr_epcr.DATAB
ctrl_rfb_i[6] => spr_bus_dat_o[6].DATAIN
ctrl_rfb_i[7] => spr_esr.DATAB
ctrl_rfb_i[7] => spr_epcr.DATAB
ctrl_rfb_i[7] => spr_bus_dat_o[7].DATAIN
ctrl_rfb_i[8] => spr_esr.DATAB
ctrl_rfb_i[8] => spr_epcr.DATAB
ctrl_rfb_i[8] => spr_bus_dat_o[8].DATAIN
ctrl_rfb_i[9] => spr_sr.DATAB
ctrl_rfb_i[9] => spr_esr.DATAB
ctrl_rfb_i[9] => spr_epcr.DATAB
ctrl_rfb_i[9] => spr_bus_dat_o[9].DATAIN
ctrl_rfb_i[10] => spr_sr.DATAB
ctrl_rfb_i[10] => spr_esr.DATAB
ctrl_rfb_i[10] => spr_epcr.DATAB
ctrl_rfb_i[10] => spr_bus_dat_o[10].DATAIN
ctrl_rfb_i[11] => spr_sr.DATAB
ctrl_rfb_i[11] => spr_esr.DATAB
ctrl_rfb_i[11] => spr_epcr.DATAB
ctrl_rfb_i[11] => spr_bus_dat_o[11].DATAIN
ctrl_rfb_i[12] => spr_sr.DATAB
ctrl_rfb_i[12] => spr_esr.DATAB
ctrl_rfb_i[12] => spr_epcr.DATAB
ctrl_rfb_i[12] => spr_bus_dat_o[12].DATAIN
ctrl_rfb_i[13] => spr_sr.DATAB
ctrl_rfb_i[13] => spr_esr.DATAB
ctrl_rfb_i[13] => spr_epcr.DATAB
ctrl_rfb_i[13] => spr_evbar.DATAB
ctrl_rfb_i[13] => spr_bus_dat_o[13].DATAIN
ctrl_rfb_i[14] => spr_sr.DATAB
ctrl_rfb_i[14] => spr_esr.DATAB
ctrl_rfb_i[14] => spr_epcr.DATAB
ctrl_rfb_i[14] => spr_evbar.DATAB
ctrl_rfb_i[14] => spr_bus_dat_o[14].DATAIN
ctrl_rfb_i[15] => spr_esr.DATAB
ctrl_rfb_i[15] => spr_epcr.DATAB
ctrl_rfb_i[15] => spr_evbar.DATAB
ctrl_rfb_i[15] => spr_bus_dat_o[15].DATAIN
ctrl_rfb_i[16] => spr_epcr.DATAB
ctrl_rfb_i[16] => spr_evbar.DATAB
ctrl_rfb_i[16] => spr_bus_dat_o[16].DATAIN
ctrl_rfb_i[17] => spr_epcr.DATAB
ctrl_rfb_i[17] => spr_evbar.DATAB
ctrl_rfb_i[17] => spr_bus_dat_o[17].DATAIN
ctrl_rfb_i[18] => spr_epcr.DATAB
ctrl_rfb_i[18] => spr_evbar.DATAB
ctrl_rfb_i[18] => spr_bus_dat_o[18].DATAIN
ctrl_rfb_i[19] => spr_epcr.DATAB
ctrl_rfb_i[19] => spr_evbar.DATAB
ctrl_rfb_i[19] => spr_bus_dat_o[19].DATAIN
ctrl_rfb_i[20] => spr_epcr.DATAB
ctrl_rfb_i[20] => spr_evbar.DATAB
ctrl_rfb_i[20] => spr_bus_dat_o[20].DATAIN
ctrl_rfb_i[21] => spr_epcr.DATAB
ctrl_rfb_i[21] => spr_evbar.DATAB
ctrl_rfb_i[21] => spr_bus_dat_o[21].DATAIN
ctrl_rfb_i[22] => spr_epcr.DATAB
ctrl_rfb_i[22] => spr_evbar.DATAB
ctrl_rfb_i[22] => spr_bus_dat_o[22].DATAIN
ctrl_rfb_i[23] => spr_epcr.DATAB
ctrl_rfb_i[23] => spr_evbar.DATAB
ctrl_rfb_i[23] => spr_bus_dat_o[23].DATAIN
ctrl_rfb_i[24] => spr_epcr.DATAB
ctrl_rfb_i[24] => spr_evbar.DATAB
ctrl_rfb_i[24] => spr_bus_dat_o[24].DATAIN
ctrl_rfb_i[25] => spr_epcr.DATAB
ctrl_rfb_i[25] => spr_evbar.DATAB
ctrl_rfb_i[25] => spr_bus_dat_o[25].DATAIN
ctrl_rfb_i[26] => spr_epcr.DATAB
ctrl_rfb_i[26] => spr_evbar.DATAB
ctrl_rfb_i[26] => spr_bus_dat_o[26].DATAIN
ctrl_rfb_i[27] => spr_epcr.DATAB
ctrl_rfb_i[27] => spr_evbar.DATAB
ctrl_rfb_i[27] => spr_bus_dat_o[27].DATAIN
ctrl_rfb_i[28] => spr_epcr.DATAB
ctrl_rfb_i[28] => spr_evbar.DATAB
ctrl_rfb_i[28] => spr_bus_dat_o[28].DATAIN
ctrl_rfb_i[29] => spr_epcr.DATAB
ctrl_rfb_i[29] => spr_evbar.DATAB
ctrl_rfb_i[29] => spr_bus_dat_o[29].DATAIN
ctrl_rfb_i[30] => spr_epcr.DATAB
ctrl_rfb_i[30] => spr_evbar.DATAB
ctrl_rfb_i[30] => spr_bus_dat_o[30].DATAIN
ctrl_rfb_i[31] => spr_epcr.DATAB
ctrl_rfb_i[31] => spr_evbar.DATAB
ctrl_rfb_i[31] => spr_bus_dat_o[31].DATAIN
ctrl_flag_set_i => ctrl_flag_set.IN0
ctrl_flag_clear_i => ctrl_flag_clear.IN0
atomic_flag_set_i => ctrl_flag_set.IN1
atomic_flag_clear_i => ctrl_flag_clear.IN1
pc_ctrl_i[0] => spr_eear.DATAB
pc_ctrl_i[0] => spr_ppc.DATAB
pc_ctrl_i[0] => spr_npc.DATAB
pc_ctrl_i[0] => spr_epcr.DATAB
pc_ctrl_i[0] => spr_epcr.DATAA
pc_ctrl_i[0] => ctrl_epcr_o[0].DATAIN
pc_ctrl_i[1] => spr_eear.DATAB
pc_ctrl_i[1] => spr_ppc.DATAB
pc_ctrl_i[1] => spr_npc.DATAB
pc_ctrl_i[1] => spr_epcr.DATAB
pc_ctrl_i[1] => spr_epcr.DATAA
pc_ctrl_i[1] => ctrl_epcr_o[1].DATAIN
pc_ctrl_i[2] => Add0.IN60
pc_ctrl_i[2] => ctrl_epcr_o.DATAA
pc_ctrl_i[2] => Add1.IN60
pc_ctrl_i[2] => spr_eear.DATAB
pc_ctrl_i[2] => spr_ppc.DATAB
pc_ctrl_i[3] => Add0.IN59
pc_ctrl_i[3] => ctrl_epcr_o.DATAA
pc_ctrl_i[3] => Add1.IN59
pc_ctrl_i[3] => spr_eear.DATAB
pc_ctrl_i[3] => spr_ppc.DATAB
pc_ctrl_i[4] => Add0.IN58
pc_ctrl_i[4] => ctrl_epcr_o.DATAA
pc_ctrl_i[4] => Add1.IN58
pc_ctrl_i[4] => spr_eear.DATAB
pc_ctrl_i[4] => spr_ppc.DATAB
pc_ctrl_i[5] => Add0.IN57
pc_ctrl_i[5] => ctrl_epcr_o.DATAA
pc_ctrl_i[5] => Add1.IN57
pc_ctrl_i[5] => spr_eear.DATAB
pc_ctrl_i[5] => spr_ppc.DATAB
pc_ctrl_i[6] => Add0.IN56
pc_ctrl_i[6] => ctrl_epcr_o.DATAA
pc_ctrl_i[6] => Add1.IN56
pc_ctrl_i[6] => spr_eear.DATAB
pc_ctrl_i[6] => spr_ppc.DATAB
pc_ctrl_i[7] => Add0.IN55
pc_ctrl_i[7] => ctrl_epcr_o.DATAA
pc_ctrl_i[7] => Add1.IN55
pc_ctrl_i[7] => spr_eear.DATAB
pc_ctrl_i[7] => spr_ppc.DATAB
pc_ctrl_i[8] => Add0.IN54
pc_ctrl_i[8] => ctrl_epcr_o.DATAA
pc_ctrl_i[8] => Add1.IN54
pc_ctrl_i[8] => spr_eear.DATAB
pc_ctrl_i[8] => spr_ppc.DATAB
pc_ctrl_i[9] => Add0.IN53
pc_ctrl_i[9] => ctrl_epcr_o.DATAA
pc_ctrl_i[9] => Add1.IN53
pc_ctrl_i[9] => spr_eear.DATAB
pc_ctrl_i[9] => spr_ppc.DATAB
pc_ctrl_i[10] => Add0.IN52
pc_ctrl_i[10] => ctrl_epcr_o.DATAA
pc_ctrl_i[10] => Add1.IN52
pc_ctrl_i[10] => spr_eear.DATAB
pc_ctrl_i[10] => spr_ppc.DATAB
pc_ctrl_i[11] => Add0.IN51
pc_ctrl_i[11] => ctrl_epcr_o.DATAA
pc_ctrl_i[11] => Add1.IN51
pc_ctrl_i[11] => spr_eear.DATAB
pc_ctrl_i[11] => spr_ppc.DATAB
pc_ctrl_i[12] => Add0.IN50
pc_ctrl_i[12] => ctrl_epcr_o.DATAA
pc_ctrl_i[12] => Add1.IN50
pc_ctrl_i[12] => spr_eear.DATAB
pc_ctrl_i[12] => spr_ppc.DATAB
pc_ctrl_i[13] => Add0.IN49
pc_ctrl_i[13] => ctrl_epcr_o.DATAA
pc_ctrl_i[13] => Add1.IN49
pc_ctrl_i[13] => spr_eear.DATAB
pc_ctrl_i[13] => spr_ppc.DATAB
pc_ctrl_i[14] => Add0.IN48
pc_ctrl_i[14] => ctrl_epcr_o.DATAA
pc_ctrl_i[14] => Add1.IN48
pc_ctrl_i[14] => spr_eear.DATAB
pc_ctrl_i[14] => spr_ppc.DATAB
pc_ctrl_i[15] => Add0.IN47
pc_ctrl_i[15] => ctrl_epcr_o.DATAA
pc_ctrl_i[15] => Add1.IN47
pc_ctrl_i[15] => spr_eear.DATAB
pc_ctrl_i[15] => spr_ppc.DATAB
pc_ctrl_i[16] => Add0.IN46
pc_ctrl_i[16] => ctrl_epcr_o.DATAA
pc_ctrl_i[16] => Add1.IN46
pc_ctrl_i[16] => spr_eear.DATAB
pc_ctrl_i[16] => spr_ppc.DATAB
pc_ctrl_i[17] => Add0.IN45
pc_ctrl_i[17] => ctrl_epcr_o.DATAA
pc_ctrl_i[17] => Add1.IN45
pc_ctrl_i[17] => spr_eear.DATAB
pc_ctrl_i[17] => spr_ppc.DATAB
pc_ctrl_i[18] => Add0.IN44
pc_ctrl_i[18] => ctrl_epcr_o.DATAA
pc_ctrl_i[18] => Add1.IN44
pc_ctrl_i[18] => spr_eear.DATAB
pc_ctrl_i[18] => spr_ppc.DATAB
pc_ctrl_i[19] => Add0.IN43
pc_ctrl_i[19] => ctrl_epcr_o.DATAA
pc_ctrl_i[19] => Add1.IN43
pc_ctrl_i[19] => spr_eear.DATAB
pc_ctrl_i[19] => spr_ppc.DATAB
pc_ctrl_i[20] => Add0.IN42
pc_ctrl_i[20] => ctrl_epcr_o.DATAA
pc_ctrl_i[20] => Add1.IN42
pc_ctrl_i[20] => spr_eear.DATAB
pc_ctrl_i[20] => spr_ppc.DATAB
pc_ctrl_i[21] => Add0.IN41
pc_ctrl_i[21] => ctrl_epcr_o.DATAA
pc_ctrl_i[21] => Add1.IN41
pc_ctrl_i[21] => spr_eear.DATAB
pc_ctrl_i[21] => spr_ppc.DATAB
pc_ctrl_i[22] => Add0.IN40
pc_ctrl_i[22] => ctrl_epcr_o.DATAA
pc_ctrl_i[22] => Add1.IN40
pc_ctrl_i[22] => spr_eear.DATAB
pc_ctrl_i[22] => spr_ppc.DATAB
pc_ctrl_i[23] => Add0.IN39
pc_ctrl_i[23] => ctrl_epcr_o.DATAA
pc_ctrl_i[23] => Add1.IN39
pc_ctrl_i[23] => spr_eear.DATAB
pc_ctrl_i[23] => spr_ppc.DATAB
pc_ctrl_i[24] => Add0.IN38
pc_ctrl_i[24] => ctrl_epcr_o.DATAA
pc_ctrl_i[24] => Add1.IN38
pc_ctrl_i[24] => spr_eear.DATAB
pc_ctrl_i[24] => spr_ppc.DATAB
pc_ctrl_i[25] => Add0.IN37
pc_ctrl_i[25] => ctrl_epcr_o.DATAA
pc_ctrl_i[25] => Add1.IN37
pc_ctrl_i[25] => spr_eear.DATAB
pc_ctrl_i[25] => spr_ppc.DATAB
pc_ctrl_i[26] => Add0.IN36
pc_ctrl_i[26] => ctrl_epcr_o.DATAA
pc_ctrl_i[26] => Add1.IN36
pc_ctrl_i[26] => spr_eear.DATAB
pc_ctrl_i[26] => spr_ppc.DATAB
pc_ctrl_i[27] => Add0.IN35
pc_ctrl_i[27] => ctrl_epcr_o.DATAA
pc_ctrl_i[27] => Add1.IN35
pc_ctrl_i[27] => spr_eear.DATAB
pc_ctrl_i[27] => spr_ppc.DATAB
pc_ctrl_i[28] => Add0.IN34
pc_ctrl_i[28] => ctrl_epcr_o.DATAA
pc_ctrl_i[28] => Add1.IN34
pc_ctrl_i[28] => spr_eear.DATAB
pc_ctrl_i[28] => spr_ppc.DATAB
pc_ctrl_i[29] => Add0.IN33
pc_ctrl_i[29] => ctrl_epcr_o.DATAA
pc_ctrl_i[29] => Add1.IN33
pc_ctrl_i[29] => spr_eear.DATAB
pc_ctrl_i[29] => spr_ppc.DATAB
pc_ctrl_i[30] => Add0.IN32
pc_ctrl_i[30] => ctrl_epcr_o.DATAA
pc_ctrl_i[30] => Add1.IN32
pc_ctrl_i[30] => spr_eear.DATAB
pc_ctrl_i[30] => spr_ppc.DATAB
pc_ctrl_i[31] => Add0.IN31
pc_ctrl_i[31] => ctrl_epcr_o.DATAA
pc_ctrl_i[31] => Add1.IN31
pc_ctrl_i[31] => spr_eear.DATAB
pc_ctrl_i[31] => spr_ppc.DATAB
ctrl_op_mfspr_i => spr_bus_stb_o.IN0
ctrl_op_mtspr_i => spr_we.IN1
ctrl_op_mtspr_i => spr_bus_stb_o.IN1
ctrl_op_rfe_i => ctrl_branch_exception_o.IN1
ctrl_op_rfe_i => ctrl_branch_except_pc_o.IN1
ctrl_op_rfe_i => always4.IN1
ctrl_op_rfe_i => doing_rfe.IN1
ctrl_op_rfe_i => doing_rfe_r.DATAB
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => spr_sr.OUTPUTSELECT
ctrl_op_rfe_i => padv_execute_o.IN1
decode_branch_i => ~NO_FANOUT~
decode_branch_target_i[0] => ~NO_FANOUT~
decode_branch_target_i[1] => ~NO_FANOUT~
decode_branch_target_i[2] => ~NO_FANOUT~
decode_branch_target_i[3] => ~NO_FANOUT~
decode_branch_target_i[4] => ~NO_FANOUT~
decode_branch_target_i[5] => ~NO_FANOUT~
decode_branch_target_i[6] => ~NO_FANOUT~
decode_branch_target_i[7] => ~NO_FANOUT~
decode_branch_target_i[8] => ~NO_FANOUT~
decode_branch_target_i[9] => ~NO_FANOUT~
decode_branch_target_i[10] => ~NO_FANOUT~
decode_branch_target_i[11] => ~NO_FANOUT~
decode_branch_target_i[12] => ~NO_FANOUT~
decode_branch_target_i[13] => ~NO_FANOUT~
decode_branch_target_i[14] => ~NO_FANOUT~
decode_branch_target_i[15] => ~NO_FANOUT~
decode_branch_target_i[16] => ~NO_FANOUT~
decode_branch_target_i[17] => ~NO_FANOUT~
decode_branch_target_i[18] => ~NO_FANOUT~
decode_branch_target_i[19] => ~NO_FANOUT~
decode_branch_target_i[20] => ~NO_FANOUT~
decode_branch_target_i[21] => ~NO_FANOUT~
decode_branch_target_i[22] => ~NO_FANOUT~
decode_branch_target_i[23] => ~NO_FANOUT~
decode_branch_target_i[24] => ~NO_FANOUT~
decode_branch_target_i[25] => ~NO_FANOUT~
decode_branch_target_i[26] => ~NO_FANOUT~
decode_branch_target_i[27] => ~NO_FANOUT~
decode_branch_target_i[28] => ~NO_FANOUT~
decode_branch_target_i[29] => ~NO_FANOUT~
decode_branch_target_i[30] => ~NO_FANOUT~
decode_branch_target_i[31] => ~NO_FANOUT~
branch_mispredict_i => ~NO_FANOUT~
execute_mispredict_target_i[0] => ~NO_FANOUT~
execute_mispredict_target_i[1] => ~NO_FANOUT~
execute_mispredict_target_i[2] => ~NO_FANOUT~
execute_mispredict_target_i[3] => ~NO_FANOUT~
execute_mispredict_target_i[4] => ~NO_FANOUT~
execute_mispredict_target_i[5] => ~NO_FANOUT~
execute_mispredict_target_i[6] => ~NO_FANOUT~
execute_mispredict_target_i[7] => ~NO_FANOUT~
execute_mispredict_target_i[8] => ~NO_FANOUT~
execute_mispredict_target_i[9] => ~NO_FANOUT~
execute_mispredict_target_i[10] => ~NO_FANOUT~
execute_mispredict_target_i[11] => ~NO_FANOUT~
execute_mispredict_target_i[12] => ~NO_FANOUT~
execute_mispredict_target_i[13] => ~NO_FANOUT~
execute_mispredict_target_i[14] => ~NO_FANOUT~
execute_mispredict_target_i[15] => ~NO_FANOUT~
execute_mispredict_target_i[16] => ~NO_FANOUT~
execute_mispredict_target_i[17] => ~NO_FANOUT~
execute_mispredict_target_i[18] => ~NO_FANOUT~
execute_mispredict_target_i[19] => ~NO_FANOUT~
execute_mispredict_target_i[20] => ~NO_FANOUT~
execute_mispredict_target_i[21] => ~NO_FANOUT~
execute_mispredict_target_i[22] => ~NO_FANOUT~
execute_mispredict_target_i[23] => ~NO_FANOUT~
execute_mispredict_target_i[24] => ~NO_FANOUT~
execute_mispredict_target_i[25] => ~NO_FANOUT~
execute_mispredict_target_i[26] => ~NO_FANOUT~
execute_mispredict_target_i[27] => ~NO_FANOUT~
execute_mispredict_target_i[28] => ~NO_FANOUT~
execute_mispredict_target_i[29] => ~NO_FANOUT~
execute_mispredict_target_i[30] => ~NO_FANOUT~
execute_mispredict_target_i[31] => ~NO_FANOUT~
pc_execute_i[0] => last_branch_insn_pc.DATAB
pc_execute_i[0] => spr_npc.DATAB
pc_execute_i[1] => last_branch_insn_pc.DATAB
pc_execute_i[1] => spr_npc.DATAB
pc_execute_i[2] => last_branch_insn_pc.DATAB
pc_execute_i[2] => spr_npc.DATAB
pc_execute_i[3] => last_branch_insn_pc.DATAB
pc_execute_i[3] => spr_npc.DATAB
pc_execute_i[4] => last_branch_insn_pc.DATAB
pc_execute_i[4] => spr_npc.DATAB
pc_execute_i[5] => last_branch_insn_pc.DATAB
pc_execute_i[5] => spr_npc.DATAB
pc_execute_i[6] => last_branch_insn_pc.DATAB
pc_execute_i[6] => spr_npc.DATAB
pc_execute_i[7] => last_branch_insn_pc.DATAB
pc_execute_i[7] => spr_npc.DATAB
pc_execute_i[8] => last_branch_insn_pc.DATAB
pc_execute_i[8] => spr_npc.DATAB
pc_execute_i[9] => last_branch_insn_pc.DATAB
pc_execute_i[9] => spr_npc.DATAB
pc_execute_i[10] => last_branch_insn_pc.DATAB
pc_execute_i[10] => spr_npc.DATAB
pc_execute_i[11] => last_branch_insn_pc.DATAB
pc_execute_i[11] => spr_npc.DATAB
pc_execute_i[12] => last_branch_insn_pc.DATAB
pc_execute_i[12] => spr_npc.DATAB
pc_execute_i[13] => last_branch_insn_pc.DATAB
pc_execute_i[13] => spr_npc.DATAB
pc_execute_i[14] => last_branch_insn_pc.DATAB
pc_execute_i[14] => spr_npc.DATAB
pc_execute_i[15] => last_branch_insn_pc.DATAB
pc_execute_i[15] => spr_npc.DATAB
pc_execute_i[16] => last_branch_insn_pc.DATAB
pc_execute_i[16] => spr_npc.DATAB
pc_execute_i[17] => last_branch_insn_pc.DATAB
pc_execute_i[17] => spr_npc.DATAB
pc_execute_i[18] => last_branch_insn_pc.DATAB
pc_execute_i[18] => spr_npc.DATAB
pc_execute_i[19] => last_branch_insn_pc.DATAB
pc_execute_i[19] => spr_npc.DATAB
pc_execute_i[20] => last_branch_insn_pc.DATAB
pc_execute_i[20] => spr_npc.DATAB
pc_execute_i[21] => last_branch_insn_pc.DATAB
pc_execute_i[21] => spr_npc.DATAB
pc_execute_i[22] => last_branch_insn_pc.DATAB
pc_execute_i[22] => spr_npc.DATAB
pc_execute_i[23] => last_branch_insn_pc.DATAB
pc_execute_i[23] => spr_npc.DATAB
pc_execute_i[24] => last_branch_insn_pc.DATAB
pc_execute_i[24] => spr_npc.DATAB
pc_execute_i[25] => last_branch_insn_pc.DATAB
pc_execute_i[25] => spr_npc.DATAB
pc_execute_i[26] => last_branch_insn_pc.DATAB
pc_execute_i[26] => spr_npc.DATAB
pc_execute_i[27] => last_branch_insn_pc.DATAB
pc_execute_i[27] => spr_npc.DATAB
pc_execute_i[28] => last_branch_insn_pc.DATAB
pc_execute_i[28] => spr_npc.DATAB
pc_execute_i[29] => last_branch_insn_pc.DATAB
pc_execute_i[29] => spr_npc.DATAB
pc_execute_i[30] => last_branch_insn_pc.DATAB
pc_execute_i[30] => spr_npc.DATAB
pc_execute_i[31] => last_branch_insn_pc.DATAB
pc_execute_i[31] => spr_npc.DATAB
execute_op_branch_i => always7.IN1
execute_op_branch_i => execute_delay_slot.DATAB
except_ibus_err_i => exception_pending.IN0
except_ibus_err_i => WideNor2.IN0
except_ibus_err_i => WideNor3.IN0
except_ibus_err_i => WideNor4.IN0
except_ibus_err_i => WideNor5.IN0
except_ibus_err_i => WideNor6.IN0
except_ibus_err_i => WideNor7.IN0
except_ibus_err_i => WideNor8.IN0
except_ibus_err_i => WideNor9.IN1
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => spr_epcr.OUTPUTSELECT
except_ibus_err_i => always16.IN0
except_ibus_err_i => WideNor1.IN0
except_itlb_miss_i => exception_pending.IN1
except_itlb_miss_i => WideNor0.IN0
except_itlb_miss_i => WideNor1.IN1
except_itlb_miss_i => WideNor2.IN1
except_itlb_miss_i => WideNor3.IN1
except_itlb_miss_i => WideNor4.IN1
except_itlb_miss_i => WideNor5.IN1
except_itlb_miss_i => WideNor6.IN1
except_itlb_miss_i => WideNor7.IN1
except_itlb_miss_i => WideNor8.IN1
except_itlb_miss_i => WideNor9.IN2
except_itlb_miss_i => always1.IN1
except_itlb_miss_i => WideOr0.IN4
except_itlb_miss_i => WideOr1.IN5
except_itlb_miss_i => always16.IN1
except_itlb_miss_i => always1.IN1
except_ipagefault_i => exception_pending.IN1
except_ipagefault_i => WideNor1.IN2
except_ipagefault_i => WideNor2.IN2
except_ipagefault_i => WideNor3.IN2
except_ipagefault_i => WideNor4.IN2
except_ipagefault_i => WideNor5.IN2
except_ipagefault_i => WideNor6.IN2
except_ipagefault_i => WideNor7.IN2
except_ipagefault_i => WideNor8.IN2
except_ipagefault_i => WideNor9.IN3
except_ipagefault_i => always16.IN1
except_ipagefault_i => WideNor0.IN1
except_ibus_align_i => exception_pending.IN1
except_ibus_align_i => WideNor5.IN3
except_ibus_align_i => WideNor6.IN3
except_ibus_align_i => WideNor7.IN3
except_ibus_align_i => WideNor8.IN3
except_ibus_align_i => WideNor9.IN4
except_ibus_align_i => WideNor4.IN3
except_illegal_i => exception_pending.IN1
except_illegal_i => WideNor3.IN3
except_illegal_i => WideNor4.IN4
except_illegal_i => WideNor5.IN4
except_illegal_i => WideNor6.IN4
except_illegal_i => WideNor7.IN4
except_illegal_i => WideNor8.IN4
except_illegal_i => WideNor9.IN5
except_illegal_i => WideNor2.IN3
except_syscall_i => exception_pending.IN1
except_syscall_i => WideNor6.IN5
except_syscall_i => WideNor7.IN5
except_syscall_i => WideNor8.IN5
except_syscall_i => WideNor9.IN6
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => spr_epcr.OUTPUTSELECT
except_syscall_i => WideNor5.IN5
except_dbus_i => exception_pending.IN1
except_dbus_i => ctrl_stage_exceptions.IN0
except_dbus_i => WideNor9.IN7
except_dbus_i => WideNor8.IN6
except_dtlb_miss_i => exception_pending.IN1
except_dtlb_miss_i => ctrl_stage_exceptions.IN1
except_dtlb_miss_i => WideNor7.IN6
except_dtlb_miss_i => WideNor8.IN7
except_dtlb_miss_i => WideNor9.IN8
except_dtlb_miss_i => WideNor6.IN6
except_dpagefault_i => exception_pending.IN1
except_dpagefault_i => ctrl_stage_exceptions.IN1
except_dpagefault_i => WideNor8.IN8
except_dpagefault_i => WideNor9.IN9
except_dpagefault_i => WideNor7.IN7
except_trap_i => exception_pending.IN1
except_trap_i => WideNor8.IN9
except_trap_i => WideNor9.IN10
except_align_i => exception_pending.IN1
except_align_i => ctrl_stage_exceptions.IN1
except_align_i => WideNor4.IN5
except_align_i => WideNor5.IN6
except_align_i => WideNor6.IN7
except_align_i => WideNor7.IN8
except_align_i => WideNor8.IN10
except_align_i => WideNor9.IN11
except_align_i => WideNor3.IN4
fetch_valid_i => padv_decode_o.IN0
fetch_valid_i => padv_execute_o.IN1
fetch_valid_i => padv_execute_o.IN1
fetch_valid_i => waiting_for_fetch.OUTPUTSELECT
fetch_valid_i => always9.IN1
decode_valid_i => padv_execute_o.IN0
decode_valid_i => always3.IN0
execute_valid_i => padv_fetch_o.IN1
execute_valid_i => padv_decode_o.IN1
execute_valid_i => padv_execute_o.IN1
execute_valid_i => padv_execute_o.IN1
execute_valid_i => execute_waiting_r.OUTPUTSELECT
execute_valid_i => always3.IN1
ctrl_valid_i => ~NO_FANOUT~
fetch_exception_taken_i => deassert_decode_execute_halt.IN1
fetch_exception_taken_i => padv_execute_o.IN1
fetch_exception_taken_i => deassert_doing_rfe.IN1
decode_bubble_i => padv_fetch_o.IN1
execute_bubble_i => ctrl_bubble_o.DATAB
irq_i[0] => ~NO_FANOUT~
irq_i[1] => ~NO_FANOUT~
irq_i[2] => ~NO_FANOUT~
irq_i[3] => ~NO_FANOUT~
irq_i[4] => ~NO_FANOUT~
irq_i[5] => ~NO_FANOUT~
irq_i[6] => ~NO_FANOUT~
irq_i[7] => ~NO_FANOUT~
irq_i[8] => ~NO_FANOUT~
irq_i[9] => ~NO_FANOUT~
irq_i[10] => ~NO_FANOUT~
irq_i[11] => ~NO_FANOUT~
irq_i[12] => ~NO_FANOUT~
irq_i[13] => ~NO_FANOUT~
irq_i[14] => ~NO_FANOUT~
irq_i[15] => ~NO_FANOUT~
irq_i[16] => ~NO_FANOUT~
irq_i[17] => ~NO_FANOUT~
irq_i[18] => ~NO_FANOUT~
irq_i[19] => ~NO_FANOUT~
irq_i[20] => ~NO_FANOUT~
irq_i[21] => ~NO_FANOUT~
irq_i[22] => ~NO_FANOUT~
irq_i[23] => ~NO_FANOUT~
irq_i[24] => ~NO_FANOUT~
irq_i[25] => ~NO_FANOUT~
irq_i[26] => ~NO_FANOUT~
irq_i[27] => ~NO_FANOUT~
irq_i[28] => ~NO_FANOUT~
irq_i[29] => ~NO_FANOUT~
irq_i[30] => ~NO_FANOUT~
irq_i[31] => ~NO_FANOUT~
ctrl_epcr_o[0] <= pc_ctrl_i[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[1] <= pc_ctrl_i[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[2] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[3] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[4] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[5] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[6] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[7] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[8] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[9] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[10] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[11] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[12] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[13] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[14] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[15] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[16] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[17] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[18] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[19] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[20] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[21] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[22] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[23] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[24] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[25] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[26] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[27] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[28] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[29] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[30] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_epcr_o[31] <= ctrl_epcr_o.DB_MAX_OUTPUT_PORT_TYPE
store_buffer_epcr_i[0] => spr_epcr.DATAB
store_buffer_epcr_i[1] => spr_epcr.DATAB
store_buffer_epcr_i[2] => spr_epcr.DATAB
store_buffer_epcr_i[3] => spr_epcr.DATAB
store_buffer_epcr_i[4] => spr_epcr.DATAB
store_buffer_epcr_i[5] => spr_epcr.DATAB
store_buffer_epcr_i[6] => spr_epcr.DATAB
store_buffer_epcr_i[7] => spr_epcr.DATAB
store_buffer_epcr_i[8] => spr_epcr.DATAB
store_buffer_epcr_i[9] => spr_epcr.DATAB
store_buffer_epcr_i[10] => spr_epcr.DATAB
store_buffer_epcr_i[11] => spr_epcr.DATAB
store_buffer_epcr_i[12] => spr_epcr.DATAB
store_buffer_epcr_i[13] => spr_epcr.DATAB
store_buffer_epcr_i[14] => spr_epcr.DATAB
store_buffer_epcr_i[15] => spr_epcr.DATAB
store_buffer_epcr_i[16] => spr_epcr.DATAB
store_buffer_epcr_i[17] => spr_epcr.DATAB
store_buffer_epcr_i[18] => spr_epcr.DATAB
store_buffer_epcr_i[19] => spr_epcr.DATAB
store_buffer_epcr_i[20] => spr_epcr.DATAB
store_buffer_epcr_i[21] => spr_epcr.DATAB
store_buffer_epcr_i[22] => spr_epcr.DATAB
store_buffer_epcr_i[23] => spr_epcr.DATAB
store_buffer_epcr_i[24] => spr_epcr.DATAB
store_buffer_epcr_i[25] => spr_epcr.DATAB
store_buffer_epcr_i[26] => spr_epcr.DATAB
store_buffer_epcr_i[27] => spr_epcr.DATAB
store_buffer_epcr_i[28] => spr_epcr.DATAB
store_buffer_epcr_i[29] => spr_epcr.DATAB
store_buffer_epcr_i[30] => spr_epcr.DATAB
store_buffer_epcr_i[31] => spr_epcr.DATAB
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
store_buffer_err_i => spr_epcr.OUTPUTSELECT
mfspr_dat_o[0] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[1] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[2] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[3] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[4] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[5] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[6] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[7] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[8] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[9] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[10] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[11] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[12] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[13] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[14] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[15] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[16] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[17] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[18] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[19] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[20] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[21] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[22] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[23] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[24] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[25] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[26] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[27] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[28] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[29] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[30] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mfspr_dat_o[31] <= mfspr_dat_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mfspr_ack_o <= spr_ack.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mtspr_ack_o <= spr_ack.DB_MAX_OUTPUT_PORT_TYPE
ctrl_flag_o <= ctrl_flag_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_carry_o <= ctrl_carry_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_carry_set_i => ctrl_carry_o.IN1
ctrl_carry_set_i => spr_sr.OUTPUTSELECT
ctrl_carry_clear_i => spr_sr.OUTPUTSELECT
ctrl_carry_clear_i => ctrl_carry_o.IN1
ctrl_overflow_set_i => except_range.IN1
ctrl_overflow_set_i => spr_sr.OUTPUTSELECT
ctrl_overflow_clear_i => spr_sr.OUTPUTSELECT
ctrl_fpu_round_mode_o[0] <= <GND>
ctrl_fpu_round_mode_o[1] <= <GND>
ctrl_fpcsr_i[0] => ~NO_FANOUT~
ctrl_fpcsr_i[1] => ~NO_FANOUT~
ctrl_fpcsr_i[2] => ~NO_FANOUT~
ctrl_fpcsr_i[3] => ~NO_FANOUT~
ctrl_fpcsr_i[4] => ~NO_FANOUT~
ctrl_fpcsr_i[5] => ~NO_FANOUT~
ctrl_fpcsr_i[6] => ~NO_FANOUT~
ctrl_fpcsr_i[7] => ~NO_FANOUT~
ctrl_fpcsr_i[8] => ~NO_FANOUT~
ctrl_fpcsr_i[9] => ~NO_FANOUT~
ctrl_fpcsr_i[10] => ~NO_FANOUT~
ctrl_fpcsr_i[11] => ~NO_FANOUT~
ctrl_fpcsr_set_i => ~NO_FANOUT~
ctrl_branch_exception_o <= ctrl_branch_exception_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[0] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[1] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[2] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[3] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[4] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[5] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[6] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[7] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[8] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[9] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[10] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[11] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[12] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[13] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[14] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[15] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[16] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[17] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[18] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[19] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[20] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[21] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[22] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[23] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[24] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[25] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[26] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[27] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[28] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[29] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[30] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
ctrl_branch_except_pc_o[31] <= ctrl_branch_except_pc_o.DB_MAX_OUTPUT_PORT_TYPE
pipeline_flush_o <= pipeline_flush_o.DB_MAX_OUTPUT_PORT_TYPE
doing_rfe_o <= doing_rfe.DB_MAX_OUTPUT_PORT_TYPE
padv_fetch_o <= padv_fetch_o.DB_MAX_OUTPUT_PORT_TYPE
padv_decode_o <= padv_decode_o.DB_MAX_OUTPUT_PORT_TYPE
padv_execute_o <= padv_execute_o.DB_MAX_OUTPUT_PORT_TYPE
padv_ctrl_o <= padv_ctrl.DB_MAX_OUTPUT_PORT_TYPE
du_addr_i[0] => ~NO_FANOUT~
du_addr_i[1] => ~NO_FANOUT~
du_addr_i[2] => ~NO_FANOUT~
du_addr_i[3] => ~NO_FANOUT~
du_addr_i[4] => ~NO_FANOUT~
du_addr_i[5] => ~NO_FANOUT~
du_addr_i[6] => ~NO_FANOUT~
du_addr_i[7] => ~NO_FANOUT~
du_addr_i[8] => ~NO_FANOUT~
du_addr_i[9] => ~NO_FANOUT~
du_addr_i[10] => ~NO_FANOUT~
du_addr_i[11] => ~NO_FANOUT~
du_addr_i[12] => ~NO_FANOUT~
du_addr_i[13] => ~NO_FANOUT~
du_addr_i[14] => ~NO_FANOUT~
du_addr_i[15] => ~NO_FANOUT~
du_stb_i => ~NO_FANOUT~
du_dat_i[0] => ~NO_FANOUT~
du_dat_i[1] => ~NO_FANOUT~
du_dat_i[2] => ~NO_FANOUT~
du_dat_i[3] => ~NO_FANOUT~
du_dat_i[4] => ~NO_FANOUT~
du_dat_i[5] => ~NO_FANOUT~
du_dat_i[6] => ~NO_FANOUT~
du_dat_i[7] => ~NO_FANOUT~
du_dat_i[8] => ~NO_FANOUT~
du_dat_i[9] => ~NO_FANOUT~
du_dat_i[10] => ~NO_FANOUT~
du_dat_i[11] => ~NO_FANOUT~
du_dat_i[12] => ~NO_FANOUT~
du_dat_i[13] => ~NO_FANOUT~
du_dat_i[14] => ~NO_FANOUT~
du_dat_i[15] => ~NO_FANOUT~
du_dat_i[16] => ~NO_FANOUT~
du_dat_i[17] => ~NO_FANOUT~
du_dat_i[18] => ~NO_FANOUT~
du_dat_i[19] => ~NO_FANOUT~
du_dat_i[20] => ~NO_FANOUT~
du_dat_i[21] => ~NO_FANOUT~
du_dat_i[22] => ~NO_FANOUT~
du_dat_i[23] => ~NO_FANOUT~
du_dat_i[24] => ~NO_FANOUT~
du_dat_i[25] => ~NO_FANOUT~
du_dat_i[26] => ~NO_FANOUT~
du_dat_i[27] => ~NO_FANOUT~
du_dat_i[28] => ~NO_FANOUT~
du_dat_i[29] => ~NO_FANOUT~
du_dat_i[30] => ~NO_FANOUT~
du_dat_i[31] => ~NO_FANOUT~
du_we_i => ~NO_FANOUT~
du_dat_o[0] <= <GND>
du_dat_o[1] <= <GND>
du_dat_o[2] <= <GND>
du_dat_o[3] <= <GND>
du_dat_o[4] <= <GND>
du_dat_o[5] <= <GND>
du_dat_o[6] <= <GND>
du_dat_o[7] <= <GND>
du_dat_o[8] <= <GND>
du_dat_o[9] <= <GND>
du_dat_o[10] <= <GND>
du_dat_o[11] <= <GND>
du_dat_o[12] <= <GND>
du_dat_o[13] <= <GND>
du_dat_o[14] <= <GND>
du_dat_o[15] <= <GND>
du_dat_o[16] <= <GND>
du_dat_o[17] <= <GND>
du_dat_o[18] <= <GND>
du_dat_o[19] <= <GND>
du_dat_o[20] <= <GND>
du_dat_o[21] <= <GND>
du_dat_o[22] <= <GND>
du_dat_o[23] <= <GND>
du_dat_o[24] <= <GND>
du_dat_o[25] <= <GND>
du_dat_o[26] <= <GND>
du_dat_o[27] <= <GND>
du_dat_o[28] <= <GND>
du_dat_o[29] <= <GND>
du_dat_o[30] <= <GND>
du_dat_o[31] <= <GND>
du_ack_o <= <GND>
du_stall_i => ~NO_FANOUT~
du_stall_o <= <GND>
du_restart_pc_o[0] <= <GND>
du_restart_pc_o[1] <= <GND>
du_restart_pc_o[2] <= <GND>
du_restart_pc_o[3] <= <GND>
du_restart_pc_o[4] <= <GND>
du_restart_pc_o[5] <= <GND>
du_restart_pc_o[6] <= <GND>
du_restart_pc_o[7] <= <GND>
du_restart_pc_o[8] <= <GND>
du_restart_pc_o[9] <= <GND>
du_restart_pc_o[10] <= <GND>
du_restart_pc_o[11] <= <GND>
du_restart_pc_o[12] <= <GND>
du_restart_pc_o[13] <= <GND>
du_restart_pc_o[14] <= <GND>
du_restart_pc_o[15] <= <GND>
du_restart_pc_o[16] <= <GND>
du_restart_pc_o[17] <= <GND>
du_restart_pc_o[18] <= <GND>
du_restart_pc_o[19] <= <GND>
du_restart_pc_o[20] <= <GND>
du_restart_pc_o[21] <= <GND>
du_restart_pc_o[22] <= <GND>
du_restart_pc_o[23] <= <GND>
du_restart_pc_o[24] <= <GND>
du_restart_pc_o[25] <= <GND>
du_restart_pc_o[26] <= <GND>
du_restart_pc_o[27] <= <GND>
du_restart_pc_o[28] <= <GND>
du_restart_pc_o[29] <= <GND>
du_restart_pc_o[30] <= <GND>
du_restart_pc_o[31] <= <GND>
du_restart_o <= <GND>
spr_bus_addr_o[0] <= ctrl_alu_result_i[0].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[1] <= ctrl_alu_result_i[1].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[2] <= ctrl_alu_result_i[2].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[3] <= ctrl_alu_result_i[3].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[4] <= ctrl_alu_result_i[4].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[5] <= ctrl_alu_result_i[5].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[6] <= ctrl_alu_result_i[6].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[7] <= ctrl_alu_result_i[7].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[8] <= ctrl_alu_result_i[8].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[9] <= ctrl_alu_result_i[9].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[10] <= ctrl_alu_result_i[10].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[11] <= ctrl_alu_result_i[11].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[12] <= ctrl_alu_result_i[12].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[13] <= ctrl_alu_result_i[13].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[14] <= ctrl_alu_result_i[14].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_addr_o[15] <= ctrl_alu_result_i[15].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_we_o <= spr_bus_we_o.DB_MAX_OUTPUT_PORT_TYPE
spr_bus_stb_o <= spr_bus_stb_o.DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[0] <= ctrl_rfb_i[0].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[1] <= ctrl_rfb_i[1].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[2] <= ctrl_rfb_i[2].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[3] <= ctrl_rfb_i[3].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[4] <= ctrl_rfb_i[4].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[5] <= ctrl_rfb_i[5].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[6] <= ctrl_rfb_i[6].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[7] <= ctrl_rfb_i[7].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[8] <= ctrl_rfb_i[8].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[9] <= ctrl_rfb_i[9].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[10] <= ctrl_rfb_i[10].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[11] <= ctrl_rfb_i[11].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[12] <= ctrl_rfb_i[12].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[13] <= ctrl_rfb_i[13].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[14] <= ctrl_rfb_i[14].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[15] <= ctrl_rfb_i[15].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[16] <= ctrl_rfb_i[16].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[17] <= ctrl_rfb_i[17].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[18] <= ctrl_rfb_i[18].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[19] <= ctrl_rfb_i[19].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[20] <= ctrl_rfb_i[20].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[21] <= ctrl_rfb_i[21].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[22] <= ctrl_rfb_i[22].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[23] <= ctrl_rfb_i[23].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[24] <= ctrl_rfb_i[24].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[25] <= ctrl_rfb_i[25].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[26] <= ctrl_rfb_i[26].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[27] <= ctrl_rfb_i[27].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[28] <= ctrl_rfb_i[28].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[29] <= ctrl_rfb_i[29].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[30] <= ctrl_rfb_i[30].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_o[31] <= ctrl_rfb_i[31].DB_MAX_OUTPUT_PORT_TYPE
spr_bus_dat_dc_i[0] => ~NO_FANOUT~
spr_bus_dat_dc_i[1] => ~NO_FANOUT~
spr_bus_dat_dc_i[2] => ~NO_FANOUT~
spr_bus_dat_dc_i[3] => ~NO_FANOUT~
spr_bus_dat_dc_i[4] => ~NO_FANOUT~
spr_bus_dat_dc_i[5] => ~NO_FANOUT~
spr_bus_dat_dc_i[6] => ~NO_FANOUT~
spr_bus_dat_dc_i[7] => ~NO_FANOUT~
spr_bus_dat_dc_i[8] => ~NO_FANOUT~
spr_bus_dat_dc_i[9] => ~NO_FANOUT~
spr_bus_dat_dc_i[10] => ~NO_FANOUT~
spr_bus_dat_dc_i[11] => ~NO_FANOUT~
spr_bus_dat_dc_i[12] => ~NO_FANOUT~
spr_bus_dat_dc_i[13] => ~NO_FANOUT~
spr_bus_dat_dc_i[14] => ~NO_FANOUT~
spr_bus_dat_dc_i[15] => ~NO_FANOUT~
spr_bus_dat_dc_i[16] => ~NO_FANOUT~
spr_bus_dat_dc_i[17] => ~NO_FANOUT~
spr_bus_dat_dc_i[18] => ~NO_FANOUT~
spr_bus_dat_dc_i[19] => ~NO_FANOUT~
spr_bus_dat_dc_i[20] => ~NO_FANOUT~
spr_bus_dat_dc_i[21] => ~NO_FANOUT~
spr_bus_dat_dc_i[22] => ~NO_FANOUT~
spr_bus_dat_dc_i[23] => ~NO_FANOUT~
spr_bus_dat_dc_i[24] => ~NO_FANOUT~
spr_bus_dat_dc_i[25] => ~NO_FANOUT~
spr_bus_dat_dc_i[26] => ~NO_FANOUT~
spr_bus_dat_dc_i[27] => ~NO_FANOUT~
spr_bus_dat_dc_i[28] => ~NO_FANOUT~
spr_bus_dat_dc_i[29] => ~NO_FANOUT~
spr_bus_dat_dc_i[30] => ~NO_FANOUT~
spr_bus_dat_dc_i[31] => ~NO_FANOUT~
spr_bus_ack_dc_i => ~NO_FANOUT~
spr_bus_dat_ic_i[0] => spr_internal_read_dat[4][0].IN1
spr_bus_dat_ic_i[1] => spr_internal_read_dat[4][1].IN1
spr_bus_dat_ic_i[2] => spr_internal_read_dat[4][2].IN1
spr_bus_dat_ic_i[3] => spr_internal_read_dat[4][3].IN1
spr_bus_dat_ic_i[4] => spr_internal_read_dat[4][4].IN1
spr_bus_dat_ic_i[5] => spr_internal_read_dat[4][5].IN1
spr_bus_dat_ic_i[6] => spr_internal_read_dat[4][6].IN1
spr_bus_dat_ic_i[7] => spr_internal_read_dat[4][7].IN1
spr_bus_dat_ic_i[8] => spr_internal_read_dat[4][8].IN1
spr_bus_dat_ic_i[9] => spr_internal_read_dat[4][9].IN1
spr_bus_dat_ic_i[10] => spr_internal_read_dat[4][10].IN1
spr_bus_dat_ic_i[11] => spr_internal_read_dat[4][11].IN1
spr_bus_dat_ic_i[12] => spr_internal_read_dat[4][12].IN1
spr_bus_dat_ic_i[13] => spr_internal_read_dat[4][13].IN1
spr_bus_dat_ic_i[14] => spr_internal_read_dat[4][14].IN1
spr_bus_dat_ic_i[15] => spr_internal_read_dat[4][15].IN1
spr_bus_dat_ic_i[16] => spr_internal_read_dat[4][16].IN1
spr_bus_dat_ic_i[17] => spr_internal_read_dat[4][17].IN1
spr_bus_dat_ic_i[18] => spr_internal_read_dat[4][18].IN1
spr_bus_dat_ic_i[19] => spr_internal_read_dat[4][19].IN1
spr_bus_dat_ic_i[20] => spr_internal_read_dat[4][20].IN1
spr_bus_dat_ic_i[21] => spr_internal_read_dat[4][21].IN1
spr_bus_dat_ic_i[22] => spr_internal_read_dat[4][22].IN1
spr_bus_dat_ic_i[23] => spr_internal_read_dat[4][23].IN1
spr_bus_dat_ic_i[24] => spr_internal_read_dat[4][24].IN1
spr_bus_dat_ic_i[25] => spr_internal_read_dat[4][25].IN1
spr_bus_dat_ic_i[26] => spr_internal_read_dat[4][26].IN1
spr_bus_dat_ic_i[27] => spr_internal_read_dat[4][27].IN1
spr_bus_dat_ic_i[28] => spr_internal_read_dat[4][28].IN1
spr_bus_dat_ic_i[29] => spr_internal_read_dat[4][29].IN1
spr_bus_dat_ic_i[30] => spr_internal_read_dat[4][30].IN1
spr_bus_dat_ic_i[31] => spr_internal_read_dat[4][31].IN1
spr_bus_ack_ic_i => spr_access_ack[4].IN1
spr_bus_dat_dmmu_i[0] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[1] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[2] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[3] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[4] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[5] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[6] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[7] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[8] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[9] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[10] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[11] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[12] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[13] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[14] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[15] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[16] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[17] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[18] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[19] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[20] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[21] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[22] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[23] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[24] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[25] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[26] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[27] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[28] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[29] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[30] => ~NO_FANOUT~
spr_bus_dat_dmmu_i[31] => ~NO_FANOUT~
spr_bus_ack_dmmu_i => ~NO_FANOUT~
spr_bus_dat_immu_i[0] => ~NO_FANOUT~
spr_bus_dat_immu_i[1] => ~NO_FANOUT~
spr_bus_dat_immu_i[2] => ~NO_FANOUT~
spr_bus_dat_immu_i[3] => ~NO_FANOUT~
spr_bus_dat_immu_i[4] => ~NO_FANOUT~
spr_bus_dat_immu_i[5] => ~NO_FANOUT~
spr_bus_dat_immu_i[6] => ~NO_FANOUT~
spr_bus_dat_immu_i[7] => ~NO_FANOUT~
spr_bus_dat_immu_i[8] => ~NO_FANOUT~
spr_bus_dat_immu_i[9] => ~NO_FANOUT~
spr_bus_dat_immu_i[10] => ~NO_FANOUT~
spr_bus_dat_immu_i[11] => ~NO_FANOUT~
spr_bus_dat_immu_i[12] => ~NO_FANOUT~
spr_bus_dat_immu_i[13] => ~NO_FANOUT~
spr_bus_dat_immu_i[14] => ~NO_FANOUT~
spr_bus_dat_immu_i[15] => ~NO_FANOUT~
spr_bus_dat_immu_i[16] => ~NO_FANOUT~
spr_bus_dat_immu_i[17] => ~NO_FANOUT~
spr_bus_dat_immu_i[18] => ~NO_FANOUT~
spr_bus_dat_immu_i[19] => ~NO_FANOUT~
spr_bus_dat_immu_i[20] => ~NO_FANOUT~
spr_bus_dat_immu_i[21] => ~NO_FANOUT~
spr_bus_dat_immu_i[22] => ~NO_FANOUT~
spr_bus_dat_immu_i[23] => ~NO_FANOUT~
spr_bus_dat_immu_i[24] => ~NO_FANOUT~
spr_bus_dat_immu_i[25] => ~NO_FANOUT~
spr_bus_dat_immu_i[26] => ~NO_FANOUT~
spr_bus_dat_immu_i[27] => ~NO_FANOUT~
spr_bus_dat_immu_i[28] => ~NO_FANOUT~
spr_bus_dat_immu_i[29] => ~NO_FANOUT~
spr_bus_dat_immu_i[30] => ~NO_FANOUT~
spr_bus_dat_immu_i[31] => ~NO_FANOUT~
spr_bus_ack_immu_i => ~NO_FANOUT~
spr_bus_dat_mac_i[0] => ~NO_FANOUT~
spr_bus_dat_mac_i[1] => ~NO_FANOUT~
spr_bus_dat_mac_i[2] => ~NO_FANOUT~
spr_bus_dat_mac_i[3] => ~NO_FANOUT~
spr_bus_dat_mac_i[4] => ~NO_FANOUT~
spr_bus_dat_mac_i[5] => ~NO_FANOUT~
spr_bus_dat_mac_i[6] => ~NO_FANOUT~
spr_bus_dat_mac_i[7] => ~NO_FANOUT~
spr_bus_dat_mac_i[8] => ~NO_FANOUT~
spr_bus_dat_mac_i[9] => ~NO_FANOUT~
spr_bus_dat_mac_i[10] => ~NO_FANOUT~
spr_bus_dat_mac_i[11] => ~NO_FANOUT~
spr_bus_dat_mac_i[12] => ~NO_FANOUT~
spr_bus_dat_mac_i[13] => ~NO_FANOUT~
spr_bus_dat_mac_i[14] => ~NO_FANOUT~
spr_bus_dat_mac_i[15] => ~NO_FANOUT~
spr_bus_dat_mac_i[16] => ~NO_FANOUT~
spr_bus_dat_mac_i[17] => ~NO_FANOUT~
spr_bus_dat_mac_i[18] => ~NO_FANOUT~
spr_bus_dat_mac_i[19] => ~NO_FANOUT~
spr_bus_dat_mac_i[20] => ~NO_FANOUT~
spr_bus_dat_mac_i[21] => ~NO_FANOUT~
spr_bus_dat_mac_i[22] => ~NO_FANOUT~
spr_bus_dat_mac_i[23] => ~NO_FANOUT~
spr_bus_dat_mac_i[24] => ~NO_FANOUT~
spr_bus_dat_mac_i[25] => ~NO_FANOUT~
spr_bus_dat_mac_i[26] => ~NO_FANOUT~
spr_bus_dat_mac_i[27] => ~NO_FANOUT~
spr_bus_dat_mac_i[28] => ~NO_FANOUT~
spr_bus_dat_mac_i[29] => ~NO_FANOUT~
spr_bus_dat_mac_i[30] => ~NO_FANOUT~
spr_bus_dat_mac_i[31] => ~NO_FANOUT~
spr_bus_ack_mac_i => ~NO_FANOUT~
spr_bus_dat_pmu_i[0] => ~NO_FANOUT~
spr_bus_dat_pmu_i[1] => ~NO_FANOUT~
spr_bus_dat_pmu_i[2] => ~NO_FANOUT~
spr_bus_dat_pmu_i[3] => ~NO_FANOUT~
spr_bus_dat_pmu_i[4] => ~NO_FANOUT~
spr_bus_dat_pmu_i[5] => ~NO_FANOUT~
spr_bus_dat_pmu_i[6] => ~NO_FANOUT~
spr_bus_dat_pmu_i[7] => ~NO_FANOUT~
spr_bus_dat_pmu_i[8] => ~NO_FANOUT~
spr_bus_dat_pmu_i[9] => ~NO_FANOUT~
spr_bus_dat_pmu_i[10] => ~NO_FANOUT~
spr_bus_dat_pmu_i[11] => ~NO_FANOUT~
spr_bus_dat_pmu_i[12] => ~NO_FANOUT~
spr_bus_dat_pmu_i[13] => ~NO_FANOUT~
spr_bus_dat_pmu_i[14] => ~NO_FANOUT~
spr_bus_dat_pmu_i[15] => ~NO_FANOUT~
spr_bus_dat_pmu_i[16] => ~NO_FANOUT~
spr_bus_dat_pmu_i[17] => ~NO_FANOUT~
spr_bus_dat_pmu_i[18] => ~NO_FANOUT~
spr_bus_dat_pmu_i[19] => ~NO_FANOUT~
spr_bus_dat_pmu_i[20] => ~NO_FANOUT~
spr_bus_dat_pmu_i[21] => ~NO_FANOUT~
spr_bus_dat_pmu_i[22] => ~NO_FANOUT~
spr_bus_dat_pmu_i[23] => ~NO_FANOUT~
spr_bus_dat_pmu_i[24] => ~NO_FANOUT~
spr_bus_dat_pmu_i[25] => ~NO_FANOUT~
spr_bus_dat_pmu_i[26] => ~NO_FANOUT~
spr_bus_dat_pmu_i[27] => ~NO_FANOUT~
spr_bus_dat_pmu_i[28] => ~NO_FANOUT~
spr_bus_dat_pmu_i[29] => ~NO_FANOUT~
spr_bus_dat_pmu_i[30] => ~NO_FANOUT~
spr_bus_dat_pmu_i[31] => ~NO_FANOUT~
spr_bus_ack_pmu_i => ~NO_FANOUT~
spr_bus_dat_pcu_i[0] => ~NO_FANOUT~
spr_bus_dat_pcu_i[1] => ~NO_FANOUT~
spr_bus_dat_pcu_i[2] => ~NO_FANOUT~
spr_bus_dat_pcu_i[3] => ~NO_FANOUT~
spr_bus_dat_pcu_i[4] => ~NO_FANOUT~
spr_bus_dat_pcu_i[5] => ~NO_FANOUT~
spr_bus_dat_pcu_i[6] => ~NO_FANOUT~
spr_bus_dat_pcu_i[7] => ~NO_FANOUT~
spr_bus_dat_pcu_i[8] => ~NO_FANOUT~
spr_bus_dat_pcu_i[9] => ~NO_FANOUT~
spr_bus_dat_pcu_i[10] => ~NO_FANOUT~
spr_bus_dat_pcu_i[11] => ~NO_FANOUT~
spr_bus_dat_pcu_i[12] => ~NO_FANOUT~
spr_bus_dat_pcu_i[13] => ~NO_FANOUT~
spr_bus_dat_pcu_i[14] => ~NO_FANOUT~
spr_bus_dat_pcu_i[15] => ~NO_FANOUT~
spr_bus_dat_pcu_i[16] => ~NO_FANOUT~
spr_bus_dat_pcu_i[17] => ~NO_FANOUT~
spr_bus_dat_pcu_i[18] => ~NO_FANOUT~
spr_bus_dat_pcu_i[19] => ~NO_FANOUT~
spr_bus_dat_pcu_i[20] => ~NO_FANOUT~
spr_bus_dat_pcu_i[21] => ~NO_FANOUT~
spr_bus_dat_pcu_i[22] => ~NO_FANOUT~
spr_bus_dat_pcu_i[23] => ~NO_FANOUT~
spr_bus_dat_pcu_i[24] => ~NO_FANOUT~
spr_bus_dat_pcu_i[25] => ~NO_FANOUT~
spr_bus_dat_pcu_i[26] => ~NO_FANOUT~
spr_bus_dat_pcu_i[27] => ~NO_FANOUT~
spr_bus_dat_pcu_i[28] => ~NO_FANOUT~
spr_bus_dat_pcu_i[29] => ~NO_FANOUT~
spr_bus_dat_pcu_i[30] => ~NO_FANOUT~
spr_bus_dat_pcu_i[31] => ~NO_FANOUT~
spr_bus_ack_pcu_i => ~NO_FANOUT~
spr_bus_dat_fpu_i[0] => ~NO_FANOUT~
spr_bus_dat_fpu_i[1] => ~NO_FANOUT~
spr_bus_dat_fpu_i[2] => ~NO_FANOUT~
spr_bus_dat_fpu_i[3] => ~NO_FANOUT~
spr_bus_dat_fpu_i[4] => ~NO_FANOUT~
spr_bus_dat_fpu_i[5] => ~NO_FANOUT~
spr_bus_dat_fpu_i[6] => ~NO_FANOUT~
spr_bus_dat_fpu_i[7] => ~NO_FANOUT~
spr_bus_dat_fpu_i[8] => ~NO_FANOUT~
spr_bus_dat_fpu_i[9] => ~NO_FANOUT~
spr_bus_dat_fpu_i[10] => ~NO_FANOUT~
spr_bus_dat_fpu_i[11] => ~NO_FANOUT~
spr_bus_dat_fpu_i[12] => ~NO_FANOUT~
spr_bus_dat_fpu_i[13] => ~NO_FANOUT~
spr_bus_dat_fpu_i[14] => ~NO_FANOUT~
spr_bus_dat_fpu_i[15] => ~NO_FANOUT~
spr_bus_dat_fpu_i[16] => ~NO_FANOUT~
spr_bus_dat_fpu_i[17] => ~NO_FANOUT~
spr_bus_dat_fpu_i[18] => ~NO_FANOUT~
spr_bus_dat_fpu_i[19] => ~NO_FANOUT~
spr_bus_dat_fpu_i[20] => ~NO_FANOUT~
spr_bus_dat_fpu_i[21] => ~NO_FANOUT~
spr_bus_dat_fpu_i[22] => ~NO_FANOUT~
spr_bus_dat_fpu_i[23] => ~NO_FANOUT~
spr_bus_dat_fpu_i[24] => ~NO_FANOUT~
spr_bus_dat_fpu_i[25] => ~NO_FANOUT~
spr_bus_dat_fpu_i[26] => ~NO_FANOUT~
spr_bus_dat_fpu_i[27] => ~NO_FANOUT~
spr_bus_dat_fpu_i[28] => ~NO_FANOUT~
spr_bus_dat_fpu_i[29] => ~NO_FANOUT~
spr_bus_dat_fpu_i[30] => ~NO_FANOUT~
spr_bus_dat_fpu_i[31] => ~NO_FANOUT~
spr_bus_ack_fpu_i => ~NO_FANOUT~
spr_gpr_dat_i[0] => spr_sys_group_read.DATAB
spr_gpr_dat_i[1] => spr_sys_group_read.DATAB
spr_gpr_dat_i[2] => spr_sys_group_read.DATAB
spr_gpr_dat_i[3] => spr_sys_group_read.DATAB
spr_gpr_dat_i[4] => spr_sys_group_read.DATAB
spr_gpr_dat_i[5] => spr_sys_group_read.DATAB
spr_gpr_dat_i[6] => spr_sys_group_read.DATAB
spr_gpr_dat_i[7] => spr_sys_group_read.DATAB
spr_gpr_dat_i[8] => spr_sys_group_read.DATAB
spr_gpr_dat_i[9] => spr_sys_group_read.DATAB
spr_gpr_dat_i[10] => spr_sys_group_read.DATAB
spr_gpr_dat_i[11] => spr_sys_group_read.DATAB
spr_gpr_dat_i[12] => spr_sys_group_read.DATAB
spr_gpr_dat_i[13] => spr_sys_group_read.DATAB
spr_gpr_dat_i[14] => spr_sys_group_read.DATAB
spr_gpr_dat_i[15] => spr_sys_group_read.DATAB
spr_gpr_dat_i[16] => spr_sys_group_read.DATAB
spr_gpr_dat_i[17] => spr_sys_group_read.DATAB
spr_gpr_dat_i[18] => spr_sys_group_read.DATAB
spr_gpr_dat_i[19] => spr_sys_group_read.DATAB
spr_gpr_dat_i[20] => spr_sys_group_read.DATAB
spr_gpr_dat_i[21] => spr_sys_group_read.DATAB
spr_gpr_dat_i[22] => spr_sys_group_read.DATAB
spr_gpr_dat_i[23] => spr_sys_group_read.DATAB
spr_gpr_dat_i[24] => spr_sys_group_read.DATAB
spr_gpr_dat_i[25] => spr_sys_group_read.DATAB
spr_gpr_dat_i[26] => spr_sys_group_read.DATAB
spr_gpr_dat_i[27] => spr_sys_group_read.DATAB
spr_gpr_dat_i[28] => spr_sys_group_read.DATAB
spr_gpr_dat_i[29] => spr_sys_group_read.DATAB
spr_gpr_dat_i[30] => spr_sys_group_read.DATAB
spr_gpr_dat_i[31] => spr_sys_group_read.DATAB
spr_gpr_ack_i => spr_access_ack.DATAB
spr_sr_o[0] <= spr_sr[0].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[1] <= spr_sr[1].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[2] <= spr_sr[2].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[3] <= spr_sr[3].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[4] <= spr_sr[4].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[5] <= spr_sr[5].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[6] <= spr_sr[6].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[7] <= spr_sr[7].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[8] <= spr_sr[8].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[9] <= spr_sr[9].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[10] <= spr_sr[10].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[11] <= spr_sr[11].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[12] <= spr_sr[12].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[13] <= spr_sr[13].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[14] <= spr_sr[14].DB_MAX_OUTPUT_PORT_TYPE
spr_sr_o[15] <= spr_sr[15].DB_MAX_OUTPUT_PORT_TYPE
ctrl_bubble_o <= ctrl_bubble_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
multicore_coreid_i[0] => ~NO_FANOUT~
multicore_coreid_i[1] => ~NO_FANOUT~
multicore_coreid_i[2] => ~NO_FANOUT~
multicore_coreid_i[3] => ~NO_FANOUT~
multicore_coreid_i[4] => ~NO_FANOUT~
multicore_coreid_i[5] => ~NO_FANOUT~
multicore_coreid_i[6] => ~NO_FANOUT~
multicore_coreid_i[7] => ~NO_FANOUT~
multicore_coreid_i[8] => ~NO_FANOUT~
multicore_coreid_i[9] => ~NO_FANOUT~
multicore_coreid_i[10] => ~NO_FANOUT~
multicore_coreid_i[11] => ~NO_FANOUT~
multicore_coreid_i[12] => ~NO_FANOUT~
multicore_coreid_i[13] => ~NO_FANOUT~
multicore_coreid_i[14] => ~NO_FANOUT~
multicore_coreid_i[15] => ~NO_FANOUT~
multicore_coreid_i[16] => ~NO_FANOUT~
multicore_coreid_i[17] => ~NO_FANOUT~
multicore_coreid_i[18] => ~NO_FANOUT~
multicore_coreid_i[19] => ~NO_FANOUT~
multicore_coreid_i[20] => ~NO_FANOUT~
multicore_coreid_i[21] => ~NO_FANOUT~
multicore_coreid_i[22] => ~NO_FANOUT~
multicore_coreid_i[23] => ~NO_FANOUT~
multicore_coreid_i[24] => ~NO_FANOUT~
multicore_coreid_i[25] => ~NO_FANOUT~
multicore_coreid_i[26] => ~NO_FANOUT~
multicore_coreid_i[27] => ~NO_FANOUT~
multicore_coreid_i[28] => ~NO_FANOUT~
multicore_coreid_i[29] => ~NO_FANOUT~
multicore_coreid_i[30] => ~NO_FANOUT~
multicore_coreid_i[31] => ~NO_FANOUT~
multicore_numcores_i[0] => ~NO_FANOUT~
multicore_numcores_i[1] => ~NO_FANOUT~
multicore_numcores_i[2] => ~NO_FANOUT~
multicore_numcores_i[3] => ~NO_FANOUT~
multicore_numcores_i[4] => ~NO_FANOUT~
multicore_numcores_i[5] => ~NO_FANOUT~
multicore_numcores_i[6] => ~NO_FANOUT~
multicore_numcores_i[7] => ~NO_FANOUT~
multicore_numcores_i[8] => ~NO_FANOUT~
multicore_numcores_i[9] => ~NO_FANOUT~
multicore_numcores_i[10] => ~NO_FANOUT~
multicore_numcores_i[11] => ~NO_FANOUT~
multicore_numcores_i[12] => ~NO_FANOUT~
multicore_numcores_i[13] => ~NO_FANOUT~
multicore_numcores_i[14] => ~NO_FANOUT~
multicore_numcores_i[15] => ~NO_FANOUT~
multicore_numcores_i[16] => ~NO_FANOUT~
multicore_numcores_i[17] => ~NO_FANOUT~
multicore_numcores_i[18] => ~NO_FANOUT~
multicore_numcores_i[19] => ~NO_FANOUT~
multicore_numcores_i[20] => ~NO_FANOUT~
multicore_numcores_i[21] => ~NO_FANOUT~
multicore_numcores_i[22] => ~NO_FANOUT~
multicore_numcores_i[23] => ~NO_FANOUT~
multicore_numcores_i[24] => ~NO_FANOUT~
multicore_numcores_i[25] => ~NO_FANOUT~
multicore_numcores_i[26] => ~NO_FANOUT~
multicore_numcores_i[27] => ~NO_FANOUT~
multicore_numcores_i[28] => ~NO_FANOUT~
multicore_numcores_i[29] => ~NO_FANOUT~
multicore_numcores_i[30] => ~NO_FANOUT~
multicore_numcores_i[31] => ~NO_FANOUT~


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs
spr_vr[0] <= <GND>
spr_vr[1] <= <GND>
spr_vr[2] <= <GND>
spr_vr[3] <= <GND>
spr_vr[4] <= <GND>
spr_vr[5] <= <GND>
spr_vr[6] <= <VCC>
spr_vr[7] <= <GND>
spr_vr[8] <= <GND>
spr_vr[9] <= <GND>
spr_vr[10] <= <GND>
spr_vr[11] <= <GND>
spr_vr[12] <= <GND>
spr_vr[13] <= <GND>
spr_vr[14] <= <GND>
spr_vr[15] <= <GND>
spr_vr[16] <= <GND>
spr_vr[17] <= <GND>
spr_vr[18] <= <GND>
spr_vr[19] <= <GND>
spr_vr[20] <= <GND>
spr_vr[21] <= <GND>
spr_vr[22] <= <GND>
spr_vr[23] <= <GND>
spr_vr[24] <= <GND>
spr_vr[25] <= <GND>
spr_vr[26] <= <GND>
spr_vr[27] <= <GND>
spr_vr[28] <= <VCC>
spr_vr[29] <= <GND>
spr_vr[30] <= <GND>
spr_vr[31] <= <GND>
spr_vr2[0] <= <GND>
spr_vr2[1] <= <GND>
spr_vr2[2] <= <GND>
spr_vr2[3] <= <GND>
spr_vr2[4] <= <GND>
spr_vr2[5] <= <GND>
spr_vr2[6] <= <GND>
spr_vr2[7] <= <GND>
spr_vr2[8] <= <GND>
spr_vr2[9] <= <GND>
spr_vr2[10] <= <GND>
spr_vr2[11] <= <GND>
spr_vr2[12] <= <GND>
spr_vr2[13] <= <GND>
spr_vr2[14] <= <GND>
spr_vr2[15] <= <GND>
spr_vr2[16] <= <GND>
spr_vr2[17] <= <GND>
spr_vr2[18] <= <VCC>
spr_vr2[19] <= <GND>
spr_vr2[20] <= <GND>
spr_vr2[21] <= <GND>
spr_vr2[22] <= <GND>
spr_vr2[23] <= <GND>
spr_vr2[24] <= <VCC>
spr_vr2[25] <= <GND>
spr_vr2[26] <= <GND>
spr_vr2[27] <= <GND>
spr_vr2[28] <= <GND>
spr_vr2[29] <= <GND>
spr_vr2[30] <= <GND>
spr_vr2[31] <= <GND>
spr_upr[0] <= <VCC>
spr_upr[1] <= <GND>
spr_upr[2] <= <VCC>
spr_upr[3] <= <GND>
spr_upr[4] <= <GND>
spr_upr[5] <= <GND>
spr_upr[6] <= <GND>
spr_upr[7] <= <GND>
spr_upr[8] <= <GND>
spr_upr[9] <= <GND>
spr_upr[10] <= <GND>
spr_upr[11] <= <GND>
spr_upr[12] <= <GND>
spr_upr[13] <= <GND>
spr_upr[14] <= <GND>
spr_upr[15] <= <GND>
spr_upr[16] <= <GND>
spr_upr[17] <= <GND>
spr_upr[18] <= <GND>
spr_upr[19] <= <GND>
spr_upr[20] <= <GND>
spr_upr[21] <= <GND>
spr_upr[22] <= <GND>
spr_upr[23] <= <GND>
spr_upr[24] <= <GND>
spr_upr[25] <= <GND>
spr_upr[26] <= <GND>
spr_upr[27] <= <GND>
spr_upr[28] <= <GND>
spr_upr[29] <= <GND>
spr_upr[30] <= <GND>
spr_upr[31] <= <GND>
spr_cpucfgr[0] <= <GND>
spr_cpucfgr[1] <= <GND>
spr_cpucfgr[2] <= <GND>
spr_cpucfgr[3] <= <GND>
spr_cpucfgr[4] <= <GND>
spr_cpucfgr[5] <= <VCC>
spr_cpucfgr[6] <= <GND>
spr_cpucfgr[7] <= <GND>
spr_cpucfgr[8] <= <GND>
spr_cpucfgr[9] <= <GND>
spr_cpucfgr[10] <= <GND>
spr_cpucfgr[11] <= <VCC>
spr_cpucfgr[12] <= <VCC>
spr_cpucfgr[13] <= <VCC>
spr_cpucfgr[14] <= <GND>
spr_cpucfgr[15] <= <GND>
spr_cpucfgr[16] <= <GND>
spr_cpucfgr[17] <= <GND>
spr_cpucfgr[18] <= <GND>
spr_cpucfgr[19] <= <GND>
spr_cpucfgr[20] <= <GND>
spr_cpucfgr[21] <= <GND>
spr_cpucfgr[22] <= <GND>
spr_cpucfgr[23] <= <GND>
spr_cpucfgr[24] <= <GND>
spr_cpucfgr[25] <= <GND>
spr_cpucfgr[26] <= <GND>
spr_cpucfgr[27] <= <GND>
spr_cpucfgr[28] <= <GND>
spr_cpucfgr[29] <= <GND>
spr_cpucfgr[30] <= <GND>
spr_cpucfgr[31] <= <GND>
spr_dmmucfgr[0] <= <GND>
spr_dmmucfgr[1] <= <GND>
spr_dmmucfgr[2] <= <GND>
spr_dmmucfgr[3] <= <GND>
spr_dmmucfgr[4] <= <GND>
spr_dmmucfgr[5] <= <GND>
spr_dmmucfgr[6] <= <GND>
spr_dmmucfgr[7] <= <GND>
spr_dmmucfgr[8] <= <GND>
spr_dmmucfgr[9] <= <GND>
spr_dmmucfgr[10] <= <GND>
spr_dmmucfgr[11] <= <GND>
spr_dmmucfgr[12] <= <GND>
spr_dmmucfgr[13] <= <GND>
spr_dmmucfgr[14] <= <GND>
spr_dmmucfgr[15] <= <GND>
spr_dmmucfgr[16] <= <GND>
spr_dmmucfgr[17] <= <GND>
spr_dmmucfgr[18] <= <GND>
spr_dmmucfgr[19] <= <GND>
spr_dmmucfgr[20] <= <GND>
spr_dmmucfgr[21] <= <GND>
spr_dmmucfgr[22] <= <GND>
spr_dmmucfgr[23] <= <GND>
spr_dmmucfgr[24] <= <GND>
spr_dmmucfgr[25] <= <GND>
spr_dmmucfgr[26] <= <GND>
spr_dmmucfgr[27] <= <GND>
spr_dmmucfgr[28] <= <GND>
spr_dmmucfgr[29] <= <GND>
spr_dmmucfgr[30] <= <GND>
spr_dmmucfgr[31] <= <GND>
spr_immucfgr[0] <= <GND>
spr_immucfgr[1] <= <GND>
spr_immucfgr[2] <= <GND>
spr_immucfgr[3] <= <GND>
spr_immucfgr[4] <= <GND>
spr_immucfgr[5] <= <GND>
spr_immucfgr[6] <= <GND>
spr_immucfgr[7] <= <GND>
spr_immucfgr[8] <= <GND>
spr_immucfgr[9] <= <GND>
spr_immucfgr[10] <= <GND>
spr_immucfgr[11] <= <GND>
spr_immucfgr[12] <= <GND>
spr_immucfgr[13] <= <GND>
spr_immucfgr[14] <= <GND>
spr_immucfgr[15] <= <GND>
spr_immucfgr[16] <= <GND>
spr_immucfgr[17] <= <GND>
spr_immucfgr[18] <= <GND>
spr_immucfgr[19] <= <GND>
spr_immucfgr[20] <= <GND>
spr_immucfgr[21] <= <GND>
spr_immucfgr[22] <= <GND>
spr_immucfgr[23] <= <GND>
spr_immucfgr[24] <= <GND>
spr_immucfgr[25] <= <GND>
spr_immucfgr[26] <= <GND>
spr_immucfgr[27] <= <GND>
spr_immucfgr[28] <= <GND>
spr_immucfgr[29] <= <GND>
spr_immucfgr[30] <= <GND>
spr_immucfgr[31] <= <GND>
spr_dccfgr[0] <= <GND>
spr_dccfgr[1] <= <GND>
spr_dccfgr[2] <= <GND>
spr_dccfgr[3] <= <GND>
spr_dccfgr[4] <= <GND>
spr_dccfgr[5] <= <GND>
spr_dccfgr[6] <= <GND>
spr_dccfgr[7] <= <GND>
spr_dccfgr[8] <= <GND>
spr_dccfgr[9] <= <GND>
spr_dccfgr[10] <= <GND>
spr_dccfgr[11] <= <GND>
spr_dccfgr[12] <= <GND>
spr_dccfgr[13] <= <GND>
spr_dccfgr[14] <= <GND>
spr_dccfgr[15] <= <GND>
spr_dccfgr[16] <= <GND>
spr_dccfgr[17] <= <GND>
spr_dccfgr[18] <= <GND>
spr_dccfgr[19] <= <GND>
spr_dccfgr[20] <= <GND>
spr_dccfgr[21] <= <GND>
spr_dccfgr[22] <= <GND>
spr_dccfgr[23] <= <GND>
spr_dccfgr[24] <= <GND>
spr_dccfgr[25] <= <GND>
spr_dccfgr[26] <= <GND>
spr_dccfgr[27] <= <GND>
spr_dccfgr[28] <= <GND>
spr_dccfgr[29] <= <GND>
spr_dccfgr[30] <= <GND>
spr_dccfgr[31] <= <GND>
spr_iccfgr[0] <= <GND>
spr_iccfgr[1] <= <GND>
spr_iccfgr[2] <= <GND>
spr_iccfgr[3] <= <GND>
spr_iccfgr[4] <= <GND>
spr_iccfgr[5] <= <GND>
spr_iccfgr[6] <= <VCC>
spr_iccfgr[7] <= <GND>
spr_iccfgr[8] <= <GND>
spr_iccfgr[9] <= <GND>
spr_iccfgr[10] <= <VCC>
spr_iccfgr[11] <= <GND>
spr_iccfgr[12] <= <GND>
spr_iccfgr[13] <= <GND>
spr_iccfgr[14] <= <GND>
spr_iccfgr[15] <= <GND>
spr_iccfgr[16] <= <GND>
spr_iccfgr[17] <= <GND>
spr_iccfgr[18] <= <GND>
spr_iccfgr[19] <= <GND>
spr_iccfgr[20] <= <GND>
spr_iccfgr[21] <= <GND>
spr_iccfgr[22] <= <GND>
spr_iccfgr[23] <= <GND>
spr_iccfgr[24] <= <GND>
spr_iccfgr[25] <= <GND>
spr_iccfgr[26] <= <GND>
spr_iccfgr[27] <= <GND>
spr_iccfgr[28] <= <GND>
spr_iccfgr[29] <= <GND>
spr_iccfgr[30] <= <GND>
spr_iccfgr[31] <= <GND>
spr_dcfgr[0] <= <GND>
spr_dcfgr[1] <= <GND>
spr_dcfgr[2] <= <GND>
spr_dcfgr[3] <= <GND>
spr_dcfgr[4] <= <GND>
spr_dcfgr[5] <= <GND>
spr_dcfgr[6] <= <GND>
spr_dcfgr[7] <= <GND>
spr_dcfgr[8] <= <GND>
spr_dcfgr[9] <= <GND>
spr_dcfgr[10] <= <GND>
spr_dcfgr[11] <= <GND>
spr_dcfgr[12] <= <GND>
spr_dcfgr[13] <= <GND>
spr_dcfgr[14] <= <GND>
spr_dcfgr[15] <= <GND>
spr_dcfgr[16] <= <GND>
spr_dcfgr[17] <= <GND>
spr_dcfgr[18] <= <GND>
spr_dcfgr[19] <= <GND>
spr_dcfgr[20] <= <GND>
spr_dcfgr[21] <= <GND>
spr_dcfgr[22] <= <GND>
spr_dcfgr[23] <= <GND>
spr_dcfgr[24] <= <GND>
spr_dcfgr[25] <= <GND>
spr_dcfgr[26] <= <GND>
spr_dcfgr[27] <= <GND>
spr_dcfgr[28] <= <GND>
spr_dcfgr[29] <= <GND>
spr_dcfgr[30] <= <GND>
spr_dcfgr[31] <= <GND>
spr_pccfgr[0] <= <GND>
spr_pccfgr[1] <= <GND>
spr_pccfgr[2] <= <GND>
spr_pccfgr[3] <= <GND>
spr_pccfgr[4] <= <GND>
spr_pccfgr[5] <= <GND>
spr_pccfgr[6] <= <GND>
spr_pccfgr[7] <= <GND>
spr_pccfgr[8] <= <GND>
spr_pccfgr[9] <= <GND>
spr_pccfgr[10] <= <GND>
spr_pccfgr[11] <= <GND>
spr_pccfgr[12] <= <GND>
spr_pccfgr[13] <= <GND>
spr_pccfgr[14] <= <GND>
spr_pccfgr[15] <= <GND>
spr_pccfgr[16] <= <GND>
spr_pccfgr[17] <= <GND>
spr_pccfgr[18] <= <GND>
spr_pccfgr[19] <= <GND>
spr_pccfgr[20] <= <GND>
spr_pccfgr[21] <= <GND>
spr_pccfgr[22] <= <GND>
spr_pccfgr[23] <= <GND>
spr_pccfgr[24] <= <GND>
spr_pccfgr[25] <= <GND>
spr_pccfgr[26] <= <GND>
spr_pccfgr[27] <= <GND>
spr_pccfgr[28] <= <GND>
spr_pccfgr[29] <= <GND>
spr_pccfgr[30] <= <GND>
spr_pccfgr[31] <= <GND>
spr_avr[0] <= <GND>
spr_avr[1] <= <GND>
spr_avr[2] <= <GND>
spr_avr[3] <= <GND>
spr_avr[4] <= <GND>
spr_avr[5] <= <GND>
spr_avr[6] <= <GND>
spr_avr[7] <= <GND>
spr_avr[8] <= <GND>
spr_avr[9] <= <GND>
spr_avr[10] <= <GND>
spr_avr[11] <= <GND>
spr_avr[12] <= <GND>
spr_avr[13] <= <GND>
spr_avr[14] <= <GND>
spr_avr[15] <= <GND>
spr_avr[16] <= <VCC>
spr_avr[17] <= <GND>
spr_avr[18] <= <GND>
spr_avr[19] <= <GND>
spr_avr[20] <= <GND>
spr_avr[21] <= <GND>
spr_avr[22] <= <GND>
spr_avr[23] <= <GND>
spr_avr[24] <= <VCC>
spr_avr[25] <= <GND>
spr_avr[26] <= <GND>
spr_avr[27] <= <GND>
spr_avr[28] <= <GND>
spr_avr[29] <= <GND>
spr_avr[30] <= <GND>
spr_avr[31] <= <GND>


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clock => q[27]~reg0.CLK
clock => q[28]~reg0.CLK
clock => q[29]~reg0.CLK
clock => q[30]~reg0.CLK
clock => q[31]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
address[8] => Ram0.RADDR8
address[9] => Ram0.RADDR9
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs
clk => spi_block[0].CLK
clk => spi_block[1].CLK
clk => spi_block[2].CLK
clk => spi_block[3].CLK
clk => spi_block[4].CLK
clk => spi_block[5].CLK
clk => spi_block[6].CLK
clk => spi_block[7].CLK
clk => spi_block[8].CLK
clk => spi_block[9].CLK
clk => spi_dat_r[0].CLK
clk => spi_dat_r[1].CLK
clk => spi_dat_r[2].CLK
clk => spi_dat_r[3].CLK
clk => spi_dat_r[4].CLK
clk => spi_dat_r[5].CLK
clk => spi_dat_r[6].CLK
clk => spi_dat_r[7].CLK
clk => spi_dat_w[0].CLK
clk => spi_dat_w[1].CLK
clk => spi_dat_w[2].CLK
clk => spi_dat_w[3].CLK
clk => spi_dat_w[4].CLK
clk => spi_dat_w[5].CLK
clk => spi_dat_w[6].CLK
clk => spi_dat_w[7].CLK
clk => spi_cnt[0].CLK
clk => spi_cnt[1].CLK
clk => spi_cnt[2].CLK
clk => spi_cnt[3].CLK
clk => spi_div[0].CLK
clk => spi_div[1].CLK
clk => spi_div[2].CLK
clk => spi_div[3].CLK
clk => spi_div[4].CLK
clk => spi_div[5].CLK
clk => spi_div_r[0].CLK
clk => spi_div_r[1].CLK
clk => spi_div_r[2].CLK
clk => spi_div_r[3].CLK
clk => spi_div_r[4].CLK
clk => spi_div_r[5].CLK
clk => spi_act_d.CLK
clk => spi_act.CLK
clk => spi_cs_n[0]~reg0.CLK
clk => spi_cs_n[1]~reg0.CLK
clk => spi_cs_n[2]~reg0.CLK
clk => spi_cs_n[3]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => pre_timer[0].CLK
clk => pre_timer[1].CLK
clk => pre_timer[2].CLK
clk => pre_timer[3].CLK
clk => pre_timer[4].CLK
clk => pre_timer[5].CLK
clk => pre_timer[6].CLK
clk => pre_timer[7].CLK
clk => pre_timer[8].CLK
clk => pre_timer[9].CLK
clk => pre_timer[10].CLK
clk => pre_timer[11].CLK
clk => pre_timer[12].CLK
clk => pre_timer[13].CLK
clk => pre_timer[14].CLK
clk => pre_timer[15].CLK
clk => rx_miss.CLK
clk => rx_valid.CLK
clk => rx_reg[0].CLK
clk => rx_reg[1].CLK
clk => rx_reg[2].CLK
clk => rx_reg[3].CLK
clk => rx_reg[4].CLK
clk => rx_reg[5].CLK
clk => rx_reg[6].CLK
clk => rx_reg[7].CLK
clk => rx_recv[1].CLK
clk => rx_recv[2].CLK
clk => rx_recv[3].CLK
clk => rx_recv[4].CLK
clk => rx_recv[5].CLK
clk => rx_recv[6].CLK
clk => rx_recv[7].CLK
clk => rx_recv[8].CLK
clk => rx_recv[9].CLK
clk => rx_bit_cnt[0].CLK
clk => rx_bit_cnt[1].CLK
clk => rx_bit_cnt[2].CLK
clk => rx_bit_cnt[3].CLK
clk => rx_sample_d.CLK
clk => rx_oversample_cnt[0].CLK
clk => rx_oversample_cnt[1].CLK
clk => rx_oversample_cnt[2].CLK
clk => rx_oversample_cnt[3].CLK
clk => rx_sample_cnt[0].CLK
clk => rx_sample_cnt[1].CLK
clk => rx_sample_cnt[2].CLK
clk => rx_sample_cnt[3].CLK
clk => rx_sample_cnt[4].CLK
clk => rxd_bit.CLK
clk => rxd_sync[0].CLK
clk => rxd_sync[1].CLK
clk => tx_reg[0].CLK
clk => tx_reg[1].CLK
clk => tx_reg[2].CLK
clk => tx_reg[3].CLK
clk => tx_reg[4].CLK
clk => tx_reg[5].CLK
clk => tx_reg[6].CLK
clk => tx_reg[7].CLK
clk => tx_reg[8].CLK
clk => tx_reg[9].CLK
clk => tx_timer[0].CLK
clk => tx_timer[1].CLK
clk => tx_timer[2].CLK
clk => tx_timer[3].CLK
clk => tx_timer[4].CLK
clk => tx_timer[5].CLK
clk => tx_timer[6].CLK
clk => tx_timer[7].CLK
clk => tx_timer[8].CLK
clk => tx_counter[0].CLK
clk => tx_counter[1].CLK
clk => tx_counter[2].CLK
clk => tx_counter[3].CLK
clk => ctrl_status[0]~reg0.CLK
clk => ctrl_status[1]~reg0.CLK
clk => ctrl_status[2]~reg0.CLK
clk => ctrl_status[3]~reg0.CLK
clk => cpu_rst~reg0.CLK
clk => minimig_rst~reg0.CLK
clk => sys_rst~reg0.CLK
clk => we_r.CLK
clk => cs_r.CLK
clk => adr_r[2].CLK
clk => adr_r[3].CLK
clk => adr_r[4].CLK
clk => adr_r[5].CLK
rst => spi_block[0].ACLR
rst => spi_block[1].ACLR
rst => spi_block[2].ACLR
rst => spi_block[3].ACLR
rst => spi_block[4].ACLR
rst => spi_block[5].ACLR
rst => spi_block[6].ACLR
rst => spi_block[7].ACLR
rst => spi_block[8].ACLR
rst => spi_block[9].ACLR
rst => spi_cnt[0].PRESET
rst => spi_cnt[1].PRESET
rst => spi_cnt[2].PRESET
rst => spi_cnt[3].PRESET
rst => spi_div[0].ACLR
rst => spi_div[1].PRESET
rst => spi_div[2].PRESET
rst => spi_div[3].PRESET
rst => spi_div[4].PRESET
rst => spi_div[5].PRESET
rst => spi_div_r[0].ACLR
rst => spi_div_r[1].PRESET
rst => spi_div_r[2].PRESET
rst => spi_div_r[3].PRESET
rst => spi_div_r[4].PRESET
rst => spi_div_r[5].PRESET
rst => spi_act_d.ACLR
rst => spi_act.ACLR
rst => spi_cs_n[0]~reg0.PRESET
rst => spi_cs_n[1]~reg0.PRESET
rst => spi_cs_n[2]~reg0.PRESET
rst => spi_cs_n[3]~reg0.PRESET
rst => timer[0].ACLR
rst => timer[1].ACLR
rst => timer[2].ACLR
rst => timer[3].ACLR
rst => timer[4].ACLR
rst => timer[5].ACLR
rst => timer[6].ACLR
rst => timer[7].ACLR
rst => timer[8].ACLR
rst => timer[9].ACLR
rst => timer[10].ACLR
rst => timer[11].ACLR
rst => timer[12].ACLR
rst => timer[13].ACLR
rst => timer[14].ACLR
rst => timer[15].ACLR
rst => pre_timer[0].PRESET
rst => pre_timer[1].PRESET
rst => pre_timer[2].PRESET
rst => pre_timer[3].PRESET
rst => pre_timer[4].ACLR
rst => pre_timer[5].ACLR
rst => pre_timer[6].PRESET
rst => pre_timer[7].ACLR
rst => pre_timer[8].PRESET
rst => pre_timer[9].PRESET
rst => pre_timer[10].ACLR
rst => pre_timer[11].ACLR
rst => pre_timer[12].ACLR
rst => pre_timer[13].ACLR
rst => pre_timer[14].PRESET
rst => pre_timer[15].PRESET
rst => tx_reg[0].PRESET
rst => tx_reg[1].PRESET
rst => tx_reg[2].PRESET
rst => tx_reg[3].PRESET
rst => tx_reg[4].PRESET
rst => tx_reg[5].PRESET
rst => tx_reg[6].PRESET
rst => tx_reg[7].PRESET
rst => tx_reg[8].PRESET
rst => tx_reg[9].PRESET
rst => tx_timer[0].ACLR
rst => tx_timer[1].ACLR
rst => tx_timer[2].ACLR
rst => tx_timer[3].ACLR
rst => tx_timer[4].ACLR
rst => tx_timer[5].ACLR
rst => tx_timer[6].ACLR
rst => tx_timer[7].ACLR
rst => tx_timer[8].ACLR
rst => tx_counter[0].ACLR
rst => tx_counter[1].ACLR
rst => tx_counter[2].ACLR
rst => tx_counter[3].ACLR
rst => ctrl_status[0]~reg0.ACLR
rst => ctrl_status[1]~reg0.ACLR
rst => ctrl_status[2]~reg0.ACLR
rst => ctrl_status[3]~reg0.ACLR
rst => cpu_rst~reg0.ACLR
rst => minimig_rst~reg0.ACLR
rst => sys_rst~reg0.ACLR
adr[0] => ~NO_FANOUT~
adr[1] => ~NO_FANOUT~
adr[2] => Decoder0.IN3
adr[2] => adr_r[2].DATAIN
adr[3] => Decoder0.IN2
adr[3] => adr_r[3].DATAIN
adr[4] => Decoder0.IN1
adr[4] => adr_r[4].DATAIN
adr[5] => Decoder0.IN0
adr[5] => adr_r[5].DATAIN
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
adr[16] => ~NO_FANOUT~
adr[17] => ~NO_FANOUT~
adr[18] => ~NO_FANOUT~
adr[19] => ~NO_FANOUT~
adr[20] => ~NO_FANOUT~
adr[21] => ~NO_FANOUT~
cs => always27.IN0
cs => cs_r.DATAIN
we => always27.IN1
we => we_r.DATAIN
sel[0] => ~NO_FANOUT~
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
dat_w[0] => tx_reg.DATAB
dat_w[0] => timer.DATAB
dat_w[0] => spi_cs_n.IN0
dat_w[0] => spi_cs_n.DATAA
dat_w[0] => spi_div.DATAB
dat_w[0] => spi_dat_w.DATAB
dat_w[0] => spi_block.DATAB
dat_w[0] => sys_rst~reg0.DATAIN
dat_w[0] => spi_div_r[0].DATAIN
dat_w[1] => tx_reg.DATAB
dat_w[1] => timer.DATAB
dat_w[1] => spi_cs_n.IN0
dat_w[1] => spi_cs_n.DATAA
dat_w[1] => spi_div.DATAB
dat_w[1] => spi_dat_w.DATAB
dat_w[1] => spi_block.DATAB
dat_w[1] => minimig_rst~reg0.DATAIN
dat_w[1] => spi_div_r[1].DATAIN
dat_w[2] => tx_reg.DATAB
dat_w[2] => timer.DATAB
dat_w[2] => spi_cs_n.IN0
dat_w[2] => spi_cs_n.DATAA
dat_w[2] => spi_div.DATAB
dat_w[2] => spi_dat_w.DATAB
dat_w[2] => spi_block.DATAB
dat_w[2] => cpu_rst~reg0.DATAIN
dat_w[2] => spi_div_r[2].DATAIN
dat_w[3] => tx_reg.DATAB
dat_w[3] => timer.DATAB
dat_w[3] => spi_cs_n.IN0
dat_w[3] => spi_cs_n.DATAA
dat_w[3] => spi_div.DATAB
dat_w[3] => spi_dat_w.DATAB
dat_w[3] => spi_block.DATAB
dat_w[3] => spi_div_r[3].DATAIN
dat_w[4] => tx_reg.DATAB
dat_w[4] => timer.DATAB
dat_w[4] => WideOr3.IN0
dat_w[4] => spi_cs_n.IN1
dat_w[4] => spi_div.DATAB
dat_w[4] => spi_dat_w.DATAB
dat_w[4] => spi_block.DATAB
dat_w[4] => spi_cs_n.IN1
dat_w[4] => spi_div_r[4].DATAIN
dat_w[5] => tx_reg.DATAB
dat_w[5] => timer.DATAB
dat_w[5] => WideOr3.IN1
dat_w[5] => spi_cs_n.IN1
dat_w[5] => spi_div.DATAB
dat_w[5] => spi_dat_w.DATAB
dat_w[5] => spi_block.DATAB
dat_w[5] => spi_cs_n.IN1
dat_w[5] => spi_div_r[5].DATAIN
dat_w[6] => tx_reg.DATAB
dat_w[6] => timer.DATAB
dat_w[6] => WideOr3.IN2
dat_w[6] => spi_cs_n.IN1
dat_w[6] => spi_dat_w.DATAB
dat_w[6] => spi_block.DATAB
dat_w[6] => spi_cs_n.IN1
dat_w[7] => tx_reg.DATAB
dat_w[7] => timer.DATAB
dat_w[7] => WideOr3.IN3
dat_w[7] => spi_cs_n.IN1
dat_w[7] => spi_dat_w.DATAB
dat_w[7] => spi_block.DATAB
dat_w[7] => spi_cs_n.IN1
dat_w[8] => timer.DATAB
dat_w[8] => spi_block.DATAB
dat_w[9] => timer.DATAB
dat_w[9] => spi_block.DATAB
dat_w[10] => timer.DATAB
dat_w[11] => timer.DATAB
dat_w[12] => timer.DATAB
dat_w[13] => timer.DATAB
dat_w[14] => timer.DATAB
dat_w[15] => timer.DATAB
dat_w[16] => ctrl_status[0]~reg0.DATAIN
dat_w[17] => ctrl_status[1]~reg0.DATAIN
dat_w[18] => ctrl_status[2]~reg0.DATAIN
dat_w[19] => ctrl_status[3]~reg0.DATAIN
dat_w[20] => ~NO_FANOUT~
dat_w[21] => ~NO_FANOUT~
dat_w[22] => ~NO_FANOUT~
dat_w[23] => ~NO_FANOUT~
dat_w[24] => ~NO_FANOUT~
dat_w[25] => ~NO_FANOUT~
dat_w[26] => ~NO_FANOUT~
dat_w[27] => ~NO_FANOUT~
dat_w[28] => ~NO_FANOUT~
dat_w[29] => ~NO_FANOUT~
dat_w[30] => ~NO_FANOUT~
dat_w[31] => ~NO_FANOUT~
dat_r[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dat_r[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dat_r[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dat_r[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dat_r[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dat_r[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dat_r[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dat_r[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dat_r[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dat_r[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dat_r[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dat_r[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dat_r[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dat_r[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dat_r[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dat_r[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dat_r[16] <= <GND>
dat_r[17] <= <GND>
dat_r[18] <= <GND>
dat_r[19] <= <GND>
dat_r[20] <= <GND>
dat_r[21] <= <GND>
dat_r[22] <= <GND>
dat_r[23] <= <GND>
dat_r[24] <= <GND>
dat_r[25] <= <GND>
dat_r[26] <= <GND>
dat_r[27] <= <GND>
dat_r[28] <= <GND>
dat_r[29] <= <GND>
dat_r[30] <= <GND>
dat_r[31] <= <GND>
ack <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
err <= <GND>
sys_rst <= sys_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
minimig_rst <= minimig_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rst <= cpu_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_cfg[0] => Mux15.IN9
ctrl_cfg[1] => Mux14.IN9
ctrl_cfg[2] => Mux13.IN9
ctrl_cfg[3] => Mux12.IN9
ctrl_status[0] <= ctrl_status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_status[1] <= ctrl_status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_status[2] <= ctrl_status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_status[3] <= ctrl_status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_status[0] => Mux15.IN10
sys_status[1] => Mux14.IN10
sys_status[2] => Mux13.IN10
sys_status[3] => Mux12.IN10
uart_txd <= tx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uart_rxd => rxd_sync[0].DATAIN
spi_cs_n[0] <= spi_cs_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n[1] <= spi_cs_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n[2] <= spi_cs_n[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n[3] <= spi_cs_n[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
spi_do <= spi_dat_w[7].DB_MAX_OUTPUT_PORT_TYPE
spi_di => spi_dat_r[0].DATAIN


|Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge
m_clk => m_ack~reg0.CLK
m_clk => m_ack_sync[0].CLK
m_clk => m_ack_sync[1].CLK
m_clk => m_ack_sync[2].CLK
m_adr[0] => ~NO_FANOUT~
m_adr[1] => ~NO_FANOUT~
m_adr[2] => adr_d[2].DATAIN
m_adr[3] => adr_d[3].DATAIN
m_adr[4] => adr_d[4].DATAIN
m_adr[5] => adr_d[5].DATAIN
m_adr[6] => adr_d[6].DATAIN
m_adr[7] => adr_d[7].DATAIN
m_adr[8] => adr_d[8].DATAIN
m_adr[9] => adr_d[9].DATAIN
m_adr[10] => adr_d[10].DATAIN
m_adr[11] => adr_d[11].DATAIN
m_adr[12] => adr_d[12].DATAIN
m_adr[13] => adr_d[13].DATAIN
m_adr[14] => adr_d[14].DATAIN
m_adr[15] => adr_d[15].DATAIN
m_adr[16] => adr_d[16].DATAIN
m_adr[17] => adr_d[17].DATAIN
m_adr[18] => adr_d[18].DATAIN
m_adr[19] => adr_d[19].DATAIN
m_adr[20] => adr_d[20].DATAIN
m_adr[21] => adr_d[21].DATAIN
m_adr[22] => adr_d[22].DATAIN
m_cs => cs_sync[0].DATAIN
m_we => we_d.DATAIN
m_sel[0] => sel_d[0].DATAIN
m_sel[1] => sel_d[1].DATAIN
m_sel[2] => sel_d[2].DATAIN
m_sel[3] => sel_d[3].DATAIN
m_dat_w[0] => dat_w_d[0].DATAIN
m_dat_w[1] => dat_w_d[1].DATAIN
m_dat_w[2] => dat_w_d[2].DATAIN
m_dat_w[3] => dat_w_d[3].DATAIN
m_dat_w[4] => dat_w_d[4].DATAIN
m_dat_w[5] => dat_w_d[5].DATAIN
m_dat_w[6] => dat_w_d[6].DATAIN
m_dat_w[7] => dat_w_d[7].DATAIN
m_dat_w[8] => dat_w_d[8].DATAIN
m_dat_w[9] => dat_w_d[9].DATAIN
m_dat_w[10] => dat_w_d[10].DATAIN
m_dat_w[11] => dat_w_d[11].DATAIN
m_dat_w[12] => dat_w_d[12].DATAIN
m_dat_w[13] => dat_w_d[13].DATAIN
m_dat_w[14] => dat_w_d[14].DATAIN
m_dat_w[15] => dat_w_d[15].DATAIN
m_dat_w[16] => dat_w_d[16].DATAIN
m_dat_w[17] => dat_w_d[17].DATAIN
m_dat_w[18] => dat_w_d[18].DATAIN
m_dat_w[19] => dat_w_d[19].DATAIN
m_dat_w[20] => dat_w_d[20].DATAIN
m_dat_w[21] => dat_w_d[21].DATAIN
m_dat_w[22] => dat_w_d[22].DATAIN
m_dat_w[23] => dat_w_d[23].DATAIN
m_dat_w[24] => dat_w_d[24].DATAIN
m_dat_w[25] => dat_w_d[25].DATAIN
m_dat_w[26] => dat_w_d[26].DATAIN
m_dat_w[27] => dat_w_d[27].DATAIN
m_dat_w[28] => dat_w_d[28].DATAIN
m_dat_w[29] => dat_w_d[29].DATAIN
m_dat_w[30] => dat_w_d[30].DATAIN
m_dat_w[31] => dat_w_d[31].DATAIN
m_dat_r[0] <= m_dat_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[1] <= m_dat_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[2] <= m_dat_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[3] <= m_dat_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[4] <= m_dat_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[5] <= m_dat_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[6] <= m_dat_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[7] <= m_dat_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[8] <= m_dat_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[9] <= m_dat_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[10] <= m_dat_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[11] <= m_dat_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[12] <= m_dat_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[13] <= m_dat_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[14] <= m_dat_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[15] <= m_dat_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[16] <= m_dat_r[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[17] <= m_dat_r[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[18] <= m_dat_r[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[19] <= m_dat_r[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[20] <= m_dat_r[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[21] <= m_dat_r[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[22] <= m_dat_r[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[23] <= m_dat_r[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[24] <= m_dat_r[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[25] <= m_dat_r[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[26] <= m_dat_r[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[27] <= m_dat_r[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[28] <= m_dat_r[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[29] <= m_dat_r[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[30] <= m_dat_r[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_dat_r[31] <= m_dat_r[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_ack <= m_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_err <= <GND>
s_clk => s_ack_sync[0].CLK
s_clk => s_ack_sync[1].CLK
s_clk => done.CLK
s_clk => m_dat_r[0]~reg0.CLK
s_clk => m_dat_r[1]~reg0.CLK
s_clk => m_dat_r[2]~reg0.CLK
s_clk => m_dat_r[3]~reg0.CLK
s_clk => m_dat_r[4]~reg0.CLK
s_clk => m_dat_r[5]~reg0.CLK
s_clk => m_dat_r[6]~reg0.CLK
s_clk => m_dat_r[7]~reg0.CLK
s_clk => m_dat_r[8]~reg0.CLK
s_clk => m_dat_r[9]~reg0.CLK
s_clk => m_dat_r[10]~reg0.CLK
s_clk => m_dat_r[11]~reg0.CLK
s_clk => m_dat_r[12]~reg0.CLK
s_clk => m_dat_r[13]~reg0.CLK
s_clk => m_dat_r[14]~reg0.CLK
s_clk => m_dat_r[15]~reg0.CLK
s_clk => m_dat_r[16]~reg0.CLK
s_clk => m_dat_r[17]~reg0.CLK
s_clk => m_dat_r[18]~reg0.CLK
s_clk => m_dat_r[19]~reg0.CLK
s_clk => m_dat_r[20]~reg0.CLK
s_clk => m_dat_r[21]~reg0.CLK
s_clk => m_dat_r[22]~reg0.CLK
s_clk => m_dat_r[23]~reg0.CLK
s_clk => m_dat_r[24]~reg0.CLK
s_clk => m_dat_r[25]~reg0.CLK
s_clk => m_dat_r[26]~reg0.CLK
s_clk => m_dat_r[27]~reg0.CLK
s_clk => m_dat_r[28]~reg0.CLK
s_clk => m_dat_r[29]~reg0.CLK
s_clk => m_dat_r[30]~reg0.CLK
s_clk => m_dat_r[31]~reg0.CLK
s_clk => s_dat_w[0]~reg0.CLK
s_clk => s_dat_w[1]~reg0.CLK
s_clk => s_dat_w[2]~reg0.CLK
s_clk => s_dat_w[3]~reg0.CLK
s_clk => s_dat_w[4]~reg0.CLK
s_clk => s_dat_w[5]~reg0.CLK
s_clk => s_dat_w[6]~reg0.CLK
s_clk => s_dat_w[7]~reg0.CLK
s_clk => s_dat_w[8]~reg0.CLK
s_clk => s_dat_w[9]~reg0.CLK
s_clk => s_dat_w[10]~reg0.CLK
s_clk => s_dat_w[11]~reg0.CLK
s_clk => s_dat_w[12]~reg0.CLK
s_clk => s_dat_w[13]~reg0.CLK
s_clk => s_dat_w[14]~reg0.CLK
s_clk => s_dat_w[15]~reg0.CLK
s_clk => s_dat_w[16]~reg0.CLK
s_clk => s_dat_w[17]~reg0.CLK
s_clk => s_dat_w[18]~reg0.CLK
s_clk => s_dat_w[19]~reg0.CLK
s_clk => s_dat_w[20]~reg0.CLK
s_clk => s_dat_w[21]~reg0.CLK
s_clk => s_dat_w[22]~reg0.CLK
s_clk => s_dat_w[23]~reg0.CLK
s_clk => s_dat_w[24]~reg0.CLK
s_clk => s_dat_w[25]~reg0.CLK
s_clk => s_dat_w[26]~reg0.CLK
s_clk => s_dat_w[27]~reg0.CLK
s_clk => s_dat_w[28]~reg0.CLK
s_clk => s_dat_w[29]~reg0.CLK
s_clk => s_dat_w[30]~reg0.CLK
s_clk => s_dat_w[31]~reg0.CLK
s_clk => s_we~reg0.CLK
s_clk => s_sel[0]~reg0.CLK
s_clk => s_sel[1]~reg0.CLK
s_clk => s_sel[2]~reg0.CLK
s_clk => s_sel[3]~reg0.CLK
s_clk => s_adr[0]~reg0.CLK
s_clk => s_adr[1]~reg0.CLK
s_clk => s_adr[2]~reg0.CLK
s_clk => s_adr[3]~reg0.CLK
s_clk => s_adr[4]~reg0.CLK
s_clk => s_adr[5]~reg0.CLK
s_clk => s_adr[6]~reg0.CLK
s_clk => s_adr[7]~reg0.CLK
s_clk => s_adr[8]~reg0.CLK
s_clk => s_adr[9]~reg0.CLK
s_clk => s_adr[10]~reg0.CLK
s_clk => s_adr[11]~reg0.CLK
s_clk => s_adr[12]~reg0.CLK
s_clk => s_adr[13]~reg0.CLK
s_clk => s_adr[14]~reg0.CLK
s_clk => s_adr[15]~reg0.CLK
s_clk => s_adr[16]~reg0.CLK
s_clk => s_adr[17]~reg0.CLK
s_clk => s_adr[18]~reg0.CLK
s_clk => s_adr[19]~reg0.CLK
s_clk => s_adr[20]~reg0.CLK
s_clk => s_adr[21]~reg0.CLK
s_clk => s_adr[22]~reg0.CLK
s_clk => s_cs~reg0.CLK
s_clk => dat_w_d[0].CLK
s_clk => dat_w_d[1].CLK
s_clk => dat_w_d[2].CLK
s_clk => dat_w_d[3].CLK
s_clk => dat_w_d[4].CLK
s_clk => dat_w_d[5].CLK
s_clk => dat_w_d[6].CLK
s_clk => dat_w_d[7].CLK
s_clk => dat_w_d[8].CLK
s_clk => dat_w_d[9].CLK
s_clk => dat_w_d[10].CLK
s_clk => dat_w_d[11].CLK
s_clk => dat_w_d[12].CLK
s_clk => dat_w_d[13].CLK
s_clk => dat_w_d[14].CLK
s_clk => dat_w_d[15].CLK
s_clk => dat_w_d[16].CLK
s_clk => dat_w_d[17].CLK
s_clk => dat_w_d[18].CLK
s_clk => dat_w_d[19].CLK
s_clk => dat_w_d[20].CLK
s_clk => dat_w_d[21].CLK
s_clk => dat_w_d[22].CLK
s_clk => dat_w_d[23].CLK
s_clk => dat_w_d[24].CLK
s_clk => dat_w_d[25].CLK
s_clk => dat_w_d[26].CLK
s_clk => dat_w_d[27].CLK
s_clk => dat_w_d[28].CLK
s_clk => dat_w_d[29].CLK
s_clk => dat_w_d[30].CLK
s_clk => dat_w_d[31].CLK
s_clk => sel_d[0].CLK
s_clk => sel_d[1].CLK
s_clk => sel_d[2].CLK
s_clk => sel_d[3].CLK
s_clk => we_d.CLK
s_clk => adr_d[2].CLK
s_clk => adr_d[3].CLK
s_clk => adr_d[4].CLK
s_clk => adr_d[5].CLK
s_clk => adr_d[6].CLK
s_clk => adr_d[7].CLK
s_clk => adr_d[8].CLK
s_clk => adr_d[9].CLK
s_clk => adr_d[10].CLK
s_clk => adr_d[11].CLK
s_clk => adr_d[12].CLK
s_clk => adr_d[13].CLK
s_clk => adr_d[14].CLK
s_clk => adr_d[15].CLK
s_clk => adr_d[16].CLK
s_clk => adr_d[17].CLK
s_clk => adr_d[18].CLK
s_clk => adr_d[19].CLK
s_clk => adr_d[20].CLK
s_clk => adr_d[21].CLK
s_clk => adr_d[22].CLK
s_clk => cs_sync[0].CLK
s_clk => cs_sync[1].CLK
s_clk => cs_sync[2].CLK
s_clk => state~5.DATAIN
s_adr[0] <= s_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[1] <= s_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[2] <= s_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[3] <= s_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[4] <= s_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[5] <= s_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[6] <= s_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[7] <= s_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[8] <= s_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[9] <= s_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[10] <= s_adr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[11] <= s_adr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[12] <= s_adr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[13] <= s_adr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[14] <= s_adr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[15] <= s_adr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[16] <= s_adr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[17] <= s_adr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[18] <= s_adr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[19] <= s_adr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[20] <= s_adr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[21] <= s_adr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_adr[22] <= s_adr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_cs <= s_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_we <= s_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_sel[0] <= s_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_sel[1] <= s_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_sel[2] <= s_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_sel[3] <= s_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[0] <= s_dat_w[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[1] <= s_dat_w[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[2] <= s_dat_w[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[3] <= s_dat_w[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[4] <= s_dat_w[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[5] <= s_dat_w[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[6] <= s_dat_w[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[7] <= s_dat_w[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[8] <= s_dat_w[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[9] <= s_dat_w[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[10] <= s_dat_w[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[11] <= s_dat_w[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[12] <= s_dat_w[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[13] <= s_dat_w[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[14] <= s_dat_w[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[15] <= s_dat_w[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[16] <= s_dat_w[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[17] <= s_dat_w[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[18] <= s_dat_w[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[19] <= s_dat_w[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[20] <= s_dat_w[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[21] <= s_dat_w[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[22] <= s_dat_w[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[23] <= s_dat_w[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[24] <= s_dat_w[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[25] <= s_dat_w[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[26] <= s_dat_w[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[27] <= s_dat_w[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[28] <= s_dat_w[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[29] <= s_dat_w[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[30] <= s_dat_w[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_w[31] <= s_dat_w[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_dat_r[0] => m_dat_r.DATAB
s_dat_r[1] => m_dat_r.DATAB
s_dat_r[2] => m_dat_r.DATAB
s_dat_r[3] => m_dat_r.DATAB
s_dat_r[4] => m_dat_r.DATAB
s_dat_r[5] => m_dat_r.DATAB
s_dat_r[6] => m_dat_r.DATAB
s_dat_r[7] => m_dat_r.DATAB
s_dat_r[8] => m_dat_r.DATAB
s_dat_r[9] => m_dat_r.DATAB
s_dat_r[10] => m_dat_r.DATAB
s_dat_r[11] => m_dat_r.DATAB
s_dat_r[12] => m_dat_r.DATAB
s_dat_r[13] => m_dat_r.DATAB
s_dat_r[14] => m_dat_r.DATAB
s_dat_r[15] => m_dat_r.DATAB
s_dat_r[16] => m_dat_r.DATAB
s_dat_r[17] => m_dat_r.DATAB
s_dat_r[18] => m_dat_r.DATAB
s_dat_r[19] => m_dat_r.DATAB
s_dat_r[20] => m_dat_r.DATAB
s_dat_r[21] => m_dat_r.DATAB
s_dat_r[22] => m_dat_r.DATAB
s_dat_r[23] => m_dat_r.DATAB
s_dat_r[24] => m_dat_r.DATAB
s_dat_r[25] => m_dat_r.DATAB
s_dat_r[26] => m_dat_r.DATAB
s_dat_r[27] => m_dat_r.DATAB
s_dat_r[28] => m_dat_r.DATAB
s_dat_r[29] => m_dat_r.DATAB
s_dat_r[30] => m_dat_r.DATAB
s_dat_r[31] => m_dat_r.DATAB
s_ack => s_cs.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => m_dat_r.OUTPUTSELECT
s_ack => done.OUTPUTSELECT
s_ack => state.OUTPUTSELECT
s_ack => state.OUTPUTSELECT
s_ack => state.OUTPUTSELECT
s_ack => state.OUTPUTSELECT
s_err => ~NO_FANOUT~


|Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk
rst => rst.IN1
clk_in => clk_in.IN1
clk_114 <= amiga_clk_altera:amiga_clk_i.c0
clk_sdram <= amiga_clk_altera:amiga_clk_i.c2
clk_50 <= amiga_clk_altera:amiga_clk_i.c3
clk_28 <= amiga_clk_altera:amiga_clk_i.c1
clk_7 <= clk7_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
clk7_en <= clk7_en_reg.DB_MAX_OUTPUT_PORT_TYPE
clk7n_en <= clk7n_en_reg.DB_MAX_OUTPUT_PORT_TYPE
c1 <= c1_r.DB_MAX_OUTPUT_PORT_TYPE
c3 <= c3_r.DB_MAX_OUTPUT_PORT_TYPE
cck <= e_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
eclk[0] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[1] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[2] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[3] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[4] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[5] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[6] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[7] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[8] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
eclk[9] <= eclk.DB_MAX_OUTPUT_PORT_TYPE
locked <= amiga_clk_altera:amiga_clk_i.locked


|Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component
inclk[0] => amiga_clk_altera_altpll1:auto_generated.inclk[0]
inclk[1] => amiga_clk_altera_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => amiga_clk_altera_altpll1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= amiga_clk_altera_altpll1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll1:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
areset => generic_pll4.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= generic_pll4.O_OUTCLK
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[0] => generic_pll4.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Cyclone5_MIST_AGA_top|TG68K:tg68k
clk => TG68KdotC_Kernel:pf68K_Kernel_inst.clk
clk => waitm.CLK
clk => cpuIPL[0].CLK
clk => cpuIPL[1].CLK
clk => cpuIPL[2].CLK
clk => clkena_e.CLK
clk => lds_e.CLK
clk => uds_e.CLK
clk => rw_e.CLK
clk => as_e.CLK
clk => r_data[0].CLK
clk => r_data[1].CLK
clk => r_data[2].CLK
clk => r_data[3].CLK
clk => r_data[4].CLK
clk => r_data[5].CLK
clk => r_data[6].CLK
clk => r_data[7].CLK
clk => r_data[8].CLK
clk => r_data[9].CLK
clk => r_data[10].CLK
clk => r_data[11].CLK
clk => r_data[12].CLK
clk => r_data[13].CLK
clk => r_data[14].CLK
clk => r_data[15].CLK
clk => lds_s.CLK
clk => uds_s.CLK
clk => rw_s.CLK
clk => as_s.CLK
clk => S_state[0].CLK
clk => S_state[1].CLK
clk => slower[0].CLK
clk => slower[1].CLK
clk => slower[2].CLK
clk => slower[3].CLK
clk => vma~reg0.CLK
clk => eindd.CLK
clk => eind.CLK
clk => e~reg0.CLK
clk => z3ram_base[0].CLK
clk => z3ram_base[1].CLK
clk => z3ram_base[2].CLK
clk => z3ram_base[3].CLK
clk => z3ram_base[4].CLK
clk => z3ram_base[5].CLK
clk => z3ram_base[6].CLK
clk => z3ram_base[7].CLK
clk => z3ram_ena.CLK
clk => z2ram_ena.CLK
clk => turbochip_ena.CLK
clk => autoconfig_out[0].CLK
clk => autoconfig_out[1].CLK
clk => turbokick_d.CLK
clk => turbochip_d.CLK
clk => NMI_addr[2].CLK
clk => NMI_addr[3].CLK
clk => NMI_addr[4].CLK
clk => NMI_addr[5].CLK
clk => NMI_addr[6].CLK
clk => NMI_addr[7].CLK
clk => NMI_addr[8].CLK
clk => NMI_addr[9].CLK
clk => NMI_addr[10].CLK
clk => NMI_addr[11].CLK
clk => NMI_addr[12].CLK
clk => NMI_addr[13].CLK
clk => NMI_addr[14].CLK
clk => NMI_addr[15].CLK
clk => NMI_addr[16].CLK
clk => NMI_addr[17].CLK
clk => NMI_addr[18].CLK
clk => NMI_addr[19].CLK
clk => NMI_addr[20].CLK
clk => NMI_addr[21].CLK
clk => NMI_addr[22].CLK
clk => NMI_addr[23].CLK
clk => NMI_addr[24].CLK
clk => NMI_addr[25].CLK
clk => NMI_addr[26].CLK
clk => NMI_addr[27].CLK
clk => NMI_addr[28].CLK
clk => NMI_addr[29].CLK
clk => NMI_addr[30].CLK
clk => NMI_addr[31].CLK
clk => sync_state~1.DATAIN
reset => TG68KdotC_Kernel:pf68K_Kernel_inst.nReset
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => NMI_addr.OUTPUTSELECT
reset => turbochip_d.OUTPUTSELECT
reset => turbokick_d.OUTPUTSELECT
reset => autoconfig_out.OUTPUTSELECT
reset => autoconfig_out.OUTPUTSELECT
reset => turbochip_ena.OUTPUTSELECT
reset => z2ram_ena.OUTPUTSELECT
reset => z3ram_ena.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => z3ram_base.OUTPUTSELECT
reset => clkena_e.ACLR
reset => lds_e.PRESET
reset => uds_e.PRESET
reset => rw_e.PRESET
reset => as_e.PRESET
reset => lds_s.PRESET
reset => uds_s.PRESET
reset => rw_s.PRESET
reset => as_s.PRESET
reset => S_state[0].ACLR
reset => S_state[1].ACLR
reset => e~reg0.ENA
reset => waitm.ENA
reset => r_data[0].ENA
reset => r_data[15].ENA
reset => r_data[14].ENA
reset => r_data[13].ENA
reset => r_data[12].ENA
reset => r_data[11].ENA
reset => r_data[10].ENA
reset => r_data[9].ENA
reset => r_data[8].ENA
reset => r_data[7].ENA
reset => r_data[6].ENA
reset => r_data[5].ENA
reset => r_data[4].ENA
reset => r_data[3].ENA
reset => r_data[2].ENA
reset => r_data[1].ENA
reset => cpuIPL[2].ENA
reset => cpuIPL[1].ENA
reset => cpuIPL[0].ENA
clkena_in => process_4.IN0
IPL[0] => cpuIPL.DATAA
IPL[1] => cpuIPL.DATAA
IPL[2] => cpuIPL.DATAA
dtack => Mux48.IN0
vpa => Selector0.IN2
ein => eind.DATAIN
addr[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[0]
addr[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[1]
addr[2] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[2]
addr[3] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[3]
addr[4] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[4]
addr[5] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[5]
addr[6] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[6]
addr[7] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[7]
addr[8] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[8]
addr[9] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[9]
addr[10] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[10]
addr[11] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[11]
addr[12] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[12]
addr[13] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[13]
addr[14] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[14]
addr[15] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[15]
addr[16] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[16]
addr[17] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[17]
addr[18] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[18]
addr[19] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[19]
addr[20] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[20]
addr[21] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[21]
addr[22] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[22]
addr[23] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[23]
addr[24] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[24]
addr[25] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[25]
addr[26] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[26]
addr[27] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[27]
addr[28] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[28]
addr[29] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[29]
addr[30] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[30]
addr[31] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[31]
data_read[0] => Mux43.IN0
data_read[1] => Mux42.IN0
data_read[2] => Mux41.IN0
data_read[3] => Mux40.IN0
data_read[4] => Mux39.IN0
data_read[5] => Mux38.IN0
data_read[6] => Mux37.IN0
data_read[7] => Mux36.IN0
data_read[8] => Mux35.IN0
data_read[9] => Mux34.IN0
data_read[10] => Mux33.IN0
data_read[11] => Mux32.IN0
data_read[12] => Mux31.IN0
data_read[13] => Mux30.IN0
data_read[14] => Mux29.IN0
data_read[15] => Mux28.IN0
data_write[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[0]
data_write[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[1]
data_write[2] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[2]
data_write[3] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[3]
data_write[4] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[4]
data_write[5] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[5]
data_write[6] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[6]
data_write[7] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[7]
data_write[8] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[8]
data_write[9] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[9]
data_write[10] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[10]
data_write[11] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[11]
data_write[12] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[12]
data_write[13] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[13]
data_write[14] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[14]
data_write[15] <= TG68KdotC_Kernel:pf68K_Kernel_inst.data_write[15]
as <= as.DB_MAX_OUTPUT_PORT_TYPE
uds <= uds.DB_MAX_OUTPUT_PORT_TYPE
lds <= lds.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
vma <= vma~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrd <= TG68KdotC_Kernel:pf68K_Kernel_inst.nWr
ena7RDreg => e.OUTPUTSELECT
ena7RDreg => process_4.IN1
ena7RDreg => cpuIPL.OUTPUTSELECT
ena7RDreg => cpuIPL.OUTPUTSELECT
ena7RDreg => cpuIPL.OUTPUTSELECT
ena7RDreg => waitm.OUTPUTSELECT
ena7RDreg => as_e.ENA
ena7RDreg => rw_e.ENA
ena7RDreg => uds_e.ENA
ena7RDreg => lds_e.ENA
ena7RDreg => clkena_e.ENA
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => sync_state.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => r_data.OUTPUTSELECT
ena7WRreg => vma~reg0.ENA
ena7WRreg => S_state[1].ENA
ena7WRreg => S_state[0].ENA
ena7WRreg => as_s.ENA
ena7WRreg => rw_s.ENA
ena7WRreg => uds_s.ENA
ena7WRreg => lds_s.ENA
ena7WRreg => eindd.ENA
ena7WRreg => eind.ENA
enaWRreg => autoconfig_out.OUTPUTSELECT
enaWRreg => autoconfig_out.OUTPUTSELECT
enaWRreg => turbochip_ena.OUTPUTSELECT
enaWRreg => z2ram_ena.OUTPUTSELECT
enaWRreg => z3ram_ena.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => z3ram_base.OUTPUTSELECT
enaWRreg => process_4.IN1
fromram[0] => datatg68.DATAB
fromram[1] => datatg68.DATAB
fromram[2] => datatg68.DATAB
fromram[3] => datatg68.DATAB
fromram[4] => datatg68.DATAB
fromram[5] => datatg68.DATAB
fromram[6] => datatg68.DATAB
fromram[7] => datatg68.DATAB
fromram[8] => datatg68.DATAB
fromram[9] => datatg68.DATAB
fromram[10] => datatg68.DATAB
fromram[11] => datatg68.DATAB
fromram[12] => datatg68.DATAB
fromram[13] => datatg68.DATAB
fromram[14] => datatg68.DATAB
fromram[15] => datatg68.DATAB
ramready => process_4.IN1
cpu[0] => TG68KdotC_Kernel:pf68K_Kernel_inst.CPU[0]
cpu[1] => TG68KdotC_Kernel:pf68K_Kernel_inst.CPU[1]
fastramcfg[0] => Equal2.IN5
fastramcfg[0] => Equal20.IN5
fastramcfg[0] => Mux0.IN5
fastramcfg[1] => Equal2.IN4
fastramcfg[1] => Equal20.IN4
fastramcfg[1] => Mux0.IN4
fastramcfg[2] => Equal2.IN3
fastramcfg[2] => Equal20.IN3
fastramcfg[2] => autoconfig_data2[3].OUTPUTSELECT
fastramcfg[2] => autoconfig_data2[2].OUTPUTSELECT
fastramcfg[2] => autoconfig_data2[1].OUTPUTSELECT
fastramcfg[2] => autoconfig_data2[0].OUTPUTSELECT
fastramcfg[2] => autoconfig_out.DATAB
eth_en => ~NO_FANOUT~
sel_eth <= <GND>
frometh[0] => ~NO_FANOUT~
frometh[1] => ~NO_FANOUT~
frometh[2] => ~NO_FANOUT~
frometh[3] => ~NO_FANOUT~
frometh[4] => ~NO_FANOUT~
frometh[5] => ~NO_FANOUT~
frometh[6] => ~NO_FANOUT~
frometh[7] => ~NO_FANOUT~
frometh[8] => ~NO_FANOUT~
frometh[9] => ~NO_FANOUT~
frometh[10] => ~NO_FANOUT~
frometh[11] => ~NO_FANOUT~
frometh[12] => ~NO_FANOUT~
frometh[13] => ~NO_FANOUT~
frometh[14] => ~NO_FANOUT~
frometh[15] => ~NO_FANOUT~
ethready => ~NO_FANOUT~
turbochipram => turbochip_d.DATAB
turbokick => turbokick_d.DATAB
cache_inhibit <= cache_inhibit.DB_MAX_OUTPUT_PORT_TYPE
ovr => ~NO_FANOUT~
ramaddr[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[0]
ramaddr[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[1]
ramaddr[2] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[2]
ramaddr[3] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[3]
ramaddr[4] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[4]
ramaddr[5] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[5]
ramaddr[6] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[6]
ramaddr[7] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[7]
ramaddr[8] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[8]
ramaddr[9] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[9]
ramaddr[10] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[10]
ramaddr[11] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[11]
ramaddr[12] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[12]
ramaddr[13] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[13]
ramaddr[14] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[14]
ramaddr[15] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[15]
ramaddr[16] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[16]
ramaddr[17] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[17]
ramaddr[18] <= TG68KdotC_Kernel:pf68K_Kernel_inst.addr_out[18]
ramaddr[19] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[20] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[21] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[22] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[23] <= ramaddr.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[24] <= sel_z3ram.DB_MAX_OUTPUT_PORT_TYPE
ramaddr[25] <= <GND>
ramaddr[26] <= <GND>
ramaddr[27] <= <GND>
ramaddr[28] <= <GND>
ramaddr[29] <= <GND>
ramaddr[30] <= <GND>
ramaddr[31] <= <GND>
cpustate[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.busstate[0]
cpustate[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.busstate[1]
cpustate[2] <= ramcs.DB_MAX_OUTPUT_PORT_TYPE
cpustate[3] <= slower[0].DB_MAX_OUTPUT_PORT_TYPE
cpustate[4] <= slower[1].DB_MAX_OUTPUT_PORT_TYPE
cpustate[5] <= clkena.DB_MAX_OUTPUT_PORT_TYPE
nResetOut <= TG68KdotC_Kernel:pf68K_Kernel_inst.nResetOut
skipFetch <= TG68KdotC_Kernel:pf68K_Kernel_inst.skipFetch
cpuDMA <= sel_fast.DB_MAX_OUTPUT_PORT_TYPE
ramlds <= TG68KdotC_Kernel:pf68K_Kernel_inst.nLDS
ramuds <= TG68KdotC_Kernel:pf68K_Kernel_inst.nUDS
CACR_out[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.CACR_out[0]
CACR_out[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.CACR_out[1]
CACR_out[2] <= TG68KdotC_Kernel:pf68K_Kernel_inst.CACR_out[2]
CACR_out[3] <= TG68KdotC_Kernel:pf68K_Kernel_inst.CACR_out[3]
VBR_out[0] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[0]
VBR_out[1] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[1]
VBR_out[2] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[2]
VBR_out[3] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[3]
VBR_out[4] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[4]
VBR_out[5] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[5]
VBR_out[6] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[6]
VBR_out[7] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[7]
VBR_out[8] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[8]
VBR_out[9] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[9]
VBR_out[10] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[10]
VBR_out[11] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[11]
VBR_out[12] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[12]
VBR_out[13] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[13]
VBR_out[14] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[14]
VBR_out[15] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[15]
VBR_out[16] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[16]
VBR_out[17] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[17]
VBR_out[18] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[18]
VBR_out[19] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[19]
VBR_out[20] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[20]
VBR_out[21] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[21]
VBR_out[22] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[22]
VBR_out[23] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[23]
VBR_out[24] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[24]
VBR_out[25] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[25]
VBR_out[26] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[26]
VBR_out[27] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[27]
VBR_out[28] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[28]
VBR_out[29] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[29]
VBR_out[30] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[30]
VBR_out[31] <= TG68KdotC_Kernel:pf68K_Kernel_inst.VBR_out[31]


|Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst
clk => TG68K_ALU:ALU.clk
clk => regfile~36.CLK
clk => regfile~0.CLK
clk => regfile~1.CLK
clk => regfile~2.CLK
clk => regfile~3.CLK
clk => regfile~4.CLK
clk => regfile~5.CLK
clk => regfile~6.CLK
clk => regfile~7.CLK
clk => regfile~8.CLK
clk => regfile~9.CLK
clk => regfile~10.CLK
clk => regfile~11.CLK
clk => regfile~12.CLK
clk => regfile~13.CLK
clk => regfile~14.CLK
clk => regfile~15.CLK
clk => regfile~16.CLK
clk => regfile~17.CLK
clk => regfile~18.CLK
clk => regfile~19.CLK
clk => regfile~20.CLK
clk => regfile~21.CLK
clk => regfile~22.CLK
clk => regfile~23.CLK
clk => regfile~24.CLK
clk => regfile~25.CLK
clk => regfile~26.CLK
clk => regfile~27.CLK
clk => regfile~28.CLK
clk => regfile~29.CLK
clk => regfile~30.CLK
clk => regfile~31.CLK
clk => regfile~32.CLK
clk => regfile~33.CLK
clk => regfile~34.CLK
clk => regfile~35.CLK
clk => sndOPC[0].CLK
clk => sndOPC[1].CLK
clk => sndOPC[2].CLK
clk => sndOPC[3].CLK
clk => sndOPC[4].CLK
clk => sndOPC[5].CLK
clk => sndOPC[6].CLK
clk => sndOPC[7].CLK
clk => sndOPC[8].CLK
clk => sndOPC[9].CLK
clk => sndOPC[10].CLK
clk => sndOPC[11].CLK
clk => sndOPC[12].CLK
clk => sndOPC[13].CLK
clk => sndOPC[14].CLK
clk => sndOPC[15].CLK
clk => movem_actiond.CLK
clk => CACR[0].CLK
clk => CACR[1].CLK
clk => CACR[2].CLK
clk => CACR[3].CLK
clk => VBR[0].CLK
clk => VBR[1].CLK
clk => VBR[2].CLK
clk => VBR[3].CLK
clk => VBR[4].CLK
clk => VBR[5].CLK
clk => VBR[6].CLK
clk => VBR[7].CLK
clk => VBR[8].CLK
clk => VBR[9].CLK
clk => VBR[10].CLK
clk => VBR[11].CLK
clk => VBR[12].CLK
clk => VBR[13].CLK
clk => VBR[14].CLK
clk => VBR[15].CLK
clk => VBR[16].CLK
clk => VBR[17].CLK
clk => VBR[18].CLK
clk => VBR[19].CLK
clk => VBR[20].CLK
clk => VBR[21].CLK
clk => VBR[22].CLK
clk => VBR[23].CLK
clk => VBR[24].CLK
clk => VBR[25].CLK
clk => VBR[26].CLK
clk => VBR[27].CLK
clk => VBR[28].CLK
clk => VBR[29].CLK
clk => VBR[30].CLK
clk => VBR[31].CLK
clk => trapd.CLK
clk => make_trace.CLK
clk => preSVmode.CLK
clk => SVmode.CLK
clk => FC[2]~reg0.CLK
clk => FlagsSR[0].CLK
clk => FlagsSR[1].CLK
clk => FlagsSR[2].CLK
clk => FlagsSR[3].CLK
clk => FlagsSR[4].CLK
clk => FlagsSR[5].CLK
clk => FlagsSR[6].CLK
clk => FlagsSR[7].CLK
clk => exec_tas.CLK
clk => exec[0].CLK
clk => exec[1].CLK
clk => exec[2].CLK
clk => exec[3].CLK
clk => exec[4].CLK
clk => exec[5].CLK
clk => exec[6].CLK
clk => exec[7].CLK
clk => exec[8].CLK
clk => exec[9].CLK
clk => exec[10].CLK
clk => exec[11].CLK
clk => exec[12].CLK
clk => exec[13].CLK
clk => exec[14].CLK
clk => exec[15].CLK
clk => exec[16].CLK
clk => exec[17].CLK
clk => exec[18].CLK
clk => exec[19].CLK
clk => exec[20].CLK
clk => exec[21].CLK
clk => exec[22].CLK
clk => exec[23].CLK
clk => exec[24].CLK
clk => exec[25].CLK
clk => exec[26].CLK
clk => exec[27].CLK
clk => exec[28].CLK
clk => exec[29].CLK
clk => exec[30].CLK
clk => exec[31].CLK
clk => exec[32].CLK
clk => exec[33].CLK
clk => exec[34].CLK
clk => exec[35].CLK
clk => exec[36].CLK
clk => exec[37].CLK
clk => exec[38].CLK
clk => exec[39].CLK
clk => exec[40].CLK
clk => exec[41].CLK
clk => exec[42].CLK
clk => exec[43].CLK
clk => exec[44].CLK
clk => exec[45].CLK
clk => exec[46].CLK
clk => exec[47].CLK
clk => exec[48].CLK
clk => exec[49].CLK
clk => exec[50].CLK
clk => exec[51].CLK
clk => exec[52].CLK
clk => exec[53].CLK
clk => exec[54].CLK
clk => exec[55].CLK
clk => exec[56].CLK
clk => exec[57].CLK
clk => exec[58].CLK
clk => exec[59].CLK
clk => exec[60].CLK
clk => exec[61].CLK
clk => exec[62].CLK
clk => exec[63].CLK
clk => exec[64].CLK
clk => exec[65].CLK
clk => exec[66].CLK
clk => exec[67].CLK
clk => exec[68].CLK
clk => exec[69].CLK
clk => exec[70].CLK
clk => exec[71].CLK
clk => exec[72].CLK
clk => exec[73].CLK
clk => exec[74].CLK
clk => exec[75].CLK
clk => exec[76].CLK
clk => exec[77].CLK
clk => exec[78].CLK
clk => PCbase.CLK
clk => trap_SR[0].CLK
clk => trap_SR[1].CLK
clk => trap_SR[2].CLK
clk => trap_SR[3].CLK
clk => trap_SR[4].CLK
clk => trap_SR[5].CLK
clk => trap_SR[6].CLK
clk => trap_SR[7].CLK
clk => nextpass.CLK
clk => exe_pc[0].CLK
clk => exe_pc[1].CLK
clk => exe_pc[2].CLK
clk => exe_pc[3].CLK
clk => exe_pc[4].CLK
clk => exe_pc[5].CLK
clk => exe_pc[6].CLK
clk => exe_pc[7].CLK
clk => exe_pc[8].CLK
clk => exe_pc[9].CLK
clk => exe_pc[10].CLK
clk => exe_pc[11].CLK
clk => exe_pc[12].CLK
clk => exe_pc[13].CLK
clk => exe_pc[14].CLK
clk => exe_pc[15].CLK
clk => exe_pc[16].CLK
clk => exe_pc[17].CLK
clk => exe_pc[18].CLK
clk => exe_pc[19].CLK
clk => exe_pc[20].CLK
clk => exe_pc[21].CLK
clk => exe_pc[22].CLK
clk => exe_pc[23].CLK
clk => exe_pc[24].CLK
clk => exe_pc[25].CLK
clk => exe_pc[26].CLK
clk => exe_pc[27].CLK
clk => exe_pc[28].CLK
clk => exe_pc[29].CLK
clk => exe_pc[30].CLK
clk => exe_pc[31].CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => rot_bits[0].CLK
clk => rot_bits[1].CLK
clk => oddout.CLK
clk => wbmemmask[0].CLK
clk => wbmemmask[1].CLK
clk => wbmemmask[2].CLK
clk => wbmemmask[3].CLK
clk => wbmemmask[4].CLK
clk => wbmemmask[5].CLK
clk => FC[0]~reg0.CLK
clk => FC[1]~reg0.CLK
clk => alu_bf_offset[0].CLK
clk => alu_bf_offset[1].CLK
clk => alu_bf_offset[2].CLK
clk => alu_bf_offset[3].CLK
clk => alu_bf_offset[4].CLK
clk => alu_bf_offset[5].CLK
clk => alu_bf_offset[6].CLK
clk => alu_bf_offset[7].CLK
clk => alu_bf_offset[8].CLK
clk => alu_bf_offset[9].CLK
clk => alu_bf_offset[10].CLK
clk => alu_bf_offset[11].CLK
clk => alu_bf_offset[12].CLK
clk => alu_bf_offset[13].CLK
clk => alu_bf_offset[14].CLK
clk => alu_bf_offset[15].CLK
clk => alu_bf_offset[16].CLK
clk => alu_bf_offset[17].CLK
clk => alu_bf_offset[18].CLK
clk => alu_bf_offset[19].CLK
clk => alu_bf_offset[20].CLK
clk => alu_bf_offset[21].CLK
clk => alu_bf_offset[22].CLK
clk => alu_bf_offset[23].CLK
clk => alu_bf_offset[24].CLK
clk => alu_bf_offset[25].CLK
clk => alu_bf_offset[26].CLK
clk => alu_bf_offset[27].CLK
clk => alu_bf_offset[28].CLK
clk => alu_bf_offset[29].CLK
clk => alu_bf_offset[30].CLK
clk => alu_bf_offset[31].CLK
clk => alu_bf_loffset[0].CLK
clk => alu_bf_loffset[1].CLK
clk => alu_bf_loffset[2].CLK
clk => alu_bf_loffset[3].CLK
clk => alu_bf_loffset[4].CLK
clk => alu_bf_width[0].CLK
clk => alu_bf_width[1].CLK
clk => alu_bf_width[2].CLK
clk => alu_bf_width[3].CLK
clk => alu_bf_width[4].CLK
clk => last_opc_pc[0].CLK
clk => last_opc_pc[1].CLK
clk => last_opc_pc[2].CLK
clk => last_opc_pc[3].CLK
clk => last_opc_pc[4].CLK
clk => last_opc_pc[5].CLK
clk => last_opc_pc[6].CLK
clk => last_opc_pc[7].CLK
clk => last_opc_pc[8].CLK
clk => last_opc_pc[9].CLK
clk => last_opc_pc[10].CLK
clk => last_opc_pc[11].CLK
clk => last_opc_pc[12].CLK
clk => last_opc_pc[13].CLK
clk => last_opc_pc[14].CLK
clk => last_opc_pc[15].CLK
clk => last_opc_pc[16].CLK
clk => last_opc_pc[17].CLK
clk => last_opc_pc[18].CLK
clk => last_opc_pc[19].CLK
clk => last_opc_pc[20].CLK
clk => last_opc_pc[21].CLK
clk => last_opc_pc[22].CLK
clk => last_opc_pc[23].CLK
clk => last_opc_pc[24].CLK
clk => last_opc_pc[25].CLK
clk => last_opc_pc[26].CLK
clk => last_opc_pc[27].CLK
clk => last_opc_pc[28].CLK
clk => last_opc_pc[29].CLK
clk => last_opc_pc[30].CLK
clk => last_opc_pc[31].CLK
clk => IPL_vec[0].CLK
clk => IPL_vec[1].CLK
clk => IPL_vec[2].CLK
clk => IPL_vec[3].CLK
clk => IPL_vec[4].CLK
clk => IPL_vec[5].CLK
clk => IPL_vec[6].CLK
clk => IPL_vec[7].CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => make_berr.CLK
clk => exe_opcode[0].CLK
clk => exe_opcode[1].CLK
clk => exe_opcode[2].CLK
clk => exe_opcode[3].CLK
clk => exe_opcode[4].CLK
clk => exe_opcode[5].CLK
clk => exe_opcode[6].CLK
clk => exe_opcode[7].CLK
clk => exe_opcode[8].CLK
clk => exe_opcode[9].CLK
clk => exe_opcode[10].CLK
clk => exe_opcode[11].CLK
clk => exe_opcode[12].CLK
clk => exe_opcode[13].CLK
clk => exe_opcode[14].CLK
clk => exe_opcode[15].CLK
clk => exe_datatype[0].CLK
clk => exe_datatype[1].CLK
clk => memread[0].CLK
clk => memread[1].CLK
clk => memmask[0].CLK
clk => memmask[1].CLK
clk => memmask[2].CLK
clk => memmask[3].CLK
clk => memmask[4].CLK
clk => memmask[5].CLK
clk => Suppress_Base.CLK
clk => writePCbig.CLK
clk => trap_berr.CLK
clk => trap_trace.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => stop.CLK
clk => execOPC.CLK
clk => TG68_PC_word.CLK
clk => endOPC.CLK
clk => decodeOPC.CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => last_opc_read[0].CLK
clk => last_opc_read[1].CLK
clk => last_opc_read[2].CLK
clk => last_opc_read[3].CLK
clk => last_opc_read[4].CLK
clk => last_opc_read[5].CLK
clk => last_opc_read[6].CLK
clk => last_opc_read[7].CLK
clk => last_opc_read[8].CLK
clk => last_opc_read[9].CLK
clk => last_opc_read[10].CLK
clk => last_opc_read[11].CLK
clk => last_opc_read[12].CLK
clk => last_opc_read[13].CLK
clk => last_opc_read[14].CLK
clk => last_opc_read[15].CLK
clk => interrupt.CLK
clk => trap_interrupt.CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => memaddr_delta[0].CLK
clk => memaddr_delta[1].CLK
clk => memaddr_delta[2].CLK
clk => memaddr_delta[3].CLK
clk => memaddr_delta[4].CLK
clk => memaddr_delta[5].CLK
clk => memaddr_delta[6].CLK
clk => memaddr_delta[7].CLK
clk => memaddr_delta[8].CLK
clk => memaddr_delta[9].CLK
clk => memaddr_delta[10].CLK
clk => memaddr_delta[11].CLK
clk => memaddr_delta[12].CLK
clk => memaddr_delta[13].CLK
clk => memaddr_delta[14].CLK
clk => memaddr_delta[15].CLK
clk => memaddr_delta[16].CLK
clk => memaddr_delta[17].CLK
clk => memaddr_delta[18].CLK
clk => memaddr_delta[19].CLK
clk => memaddr_delta[20].CLK
clk => memaddr_delta[21].CLK
clk => memaddr_delta[22].CLK
clk => memaddr_delta[23].CLK
clk => memaddr_delta[24].CLK
clk => memaddr_delta[25].CLK
clk => memaddr_delta[26].CLK
clk => memaddr_delta[27].CLK
clk => memaddr_delta[28].CLK
clk => memaddr_delta[29].CLK
clk => memaddr_delta[30].CLK
clk => memaddr_delta[31].CLK
clk => use_base.CLK
clk => tmp_TG68_PC[0].CLK
clk => tmp_TG68_PC[1].CLK
clk => tmp_TG68_PC[2].CLK
clk => tmp_TG68_PC[3].CLK
clk => tmp_TG68_PC[4].CLK
clk => tmp_TG68_PC[5].CLK
clk => tmp_TG68_PC[6].CLK
clk => tmp_TG68_PC[7].CLK
clk => tmp_TG68_PC[8].CLK
clk => tmp_TG68_PC[9].CLK
clk => tmp_TG68_PC[10].CLK
clk => tmp_TG68_PC[11].CLK
clk => tmp_TG68_PC[12].CLK
clk => tmp_TG68_PC[13].CLK
clk => tmp_TG68_PC[14].CLK
clk => tmp_TG68_PC[15].CLK
clk => tmp_TG68_PC[16].CLK
clk => tmp_TG68_PC[17].CLK
clk => tmp_TG68_PC[18].CLK
clk => tmp_TG68_PC[19].CLK
clk => tmp_TG68_PC[20].CLK
clk => tmp_TG68_PC[21].CLK
clk => tmp_TG68_PC[22].CLK
clk => tmp_TG68_PC[23].CLK
clk => tmp_TG68_PC[24].CLK
clk => tmp_TG68_PC[25].CLK
clk => tmp_TG68_PC[26].CLK
clk => tmp_TG68_PC[27].CLK
clk => tmp_TG68_PC[28].CLK
clk => tmp_TG68_PC[29].CLK
clk => tmp_TG68_PC[30].CLK
clk => tmp_TG68_PC[31].CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => exec_DIRECT.CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => store_in_tmp.CLK
clk => USP[0].CLK
clk => USP[1].CLK
clk => USP[2].CLK
clk => USP[3].CLK
clk => USP[4].CLK
clk => USP[5].CLK
clk => USP[6].CLK
clk => USP[7].CLK
clk => USP[8].CLK
clk => USP[9].CLK
clk => USP[10].CLK
clk => USP[11].CLK
clk => USP[12].CLK
clk => USP[13].CLK
clk => USP[14].CLK
clk => USP[15].CLK
clk => USP[16].CLK
clk => USP[17].CLK
clk => USP[18].CLK
clk => USP[19].CLK
clk => USP[20].CLK
clk => USP[21].CLK
clk => USP[22].CLK
clk => USP[23].CLK
clk => USP[24].CLK
clk => USP[25].CLK
clk => USP[26].CLK
clk => USP[27].CLK
clk => USP[28].CLK
clk => USP[29].CLK
clk => USP[30].CLK
clk => USP[31].CLK
clk => RDindex_B[0].CLK
clk => RDindex_B[1].CLK
clk => RDindex_B[2].CLK
clk => RDindex_B[3].CLK
clk => RDindex_A[0].CLK
clk => RDindex_A[1].CLK
clk => RDindex_A[2].CLK
clk => RDindex_A[3].CLK
clk => WR_AReg.CLK
clk => rf_source_addrd[0].CLK
clk => rf_source_addrd[1].CLK
clk => rf_source_addrd[2].CLK
clk => rf_source_addrd[3].CLK
clk => last_data_in[0].CLK
clk => last_data_in[1].CLK
clk => last_data_in[2].CLK
clk => last_data_in[3].CLK
clk => last_data_in[4].CLK
clk => last_data_in[5].CLK
clk => last_data_in[6].CLK
clk => last_data_in[7].CLK
clk => last_data_in[8].CLK
clk => last_data_in[9].CLK
clk => last_data_in[10].CLK
clk => last_data_in[11].CLK
clk => last_data_in[12].CLK
clk => last_data_in[13].CLK
clk => last_data_in[14].CLK
clk => last_data_in[15].CLK
clk => last_data_in[16].CLK
clk => last_data_in[17].CLK
clk => last_data_in[18].CLK
clk => last_data_in[19].CLK
clk => last_data_in[20].CLK
clk => last_data_in[21].CLK
clk => last_data_in[22].CLK
clk => last_data_in[23].CLK
clk => last_data_in[24].CLK
clk => last_data_in[25].CLK
clk => last_data_in[26].CLK
clk => last_data_in[27].CLK
clk => last_data_in[28].CLK
clk => last_data_in[29].CLK
clk => last_data_in[30].CLK
clk => last_data_in[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => last_data_read[16].CLK
clk => last_data_read[17].CLK
clk => last_data_read[18].CLK
clk => last_data_read[19].CLK
clk => last_data_read[20].CLK
clk => last_data_read[21].CLK
clk => last_data_read[22].CLK
clk => last_data_read[23].CLK
clk => last_data_read[24].CLK
clk => last_data_read[25].CLK
clk => last_data_read[26].CLK
clk => last_data_read[27].CLK
clk => last_data_read[28].CLK
clk => last_data_read[29].CLK
clk => last_data_read[30].CLK
clk => last_data_read[31].CLK
clk => bf_ext_in[0].CLK
clk => bf_ext_in[1].CLK
clk => bf_ext_in[2].CLK
clk => bf_ext_in[3].CLK
clk => bf_ext_in[4].CLK
clk => bf_ext_in[5].CLK
clk => bf_ext_in[6].CLK
clk => bf_ext_in[7].CLK
clk => Reset.CLK
clk => syncReset[0].CLK
clk => syncReset[1].CLK
clk => syncReset[2].CLK
clk => syncReset[3].CLK
clk => micro_state~68.DATAIN
clk => regfile.CLK0
nReset => Reset.PRESET
nReset => syncReset[0].ACLR
nReset => syncReset[1].ACLR
nReset => syncReset[2].ACLR
nReset => syncReset[3].ACLR
clkena_in => clkena_lw.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => syncReset[3].ENA
clkena_in => syncReset[2].ENA
clkena_in => syncReset[1].ENA
clkena_in => syncReset[0].ENA
clkena_in => Reset.ENA
clkena_in => memaddr[0].ENA
clkena_in => memaddr[1].ENA
clkena_in => memaddr[2].ENA
clkena_in => memaddr[3].ENA
clkena_in => memaddr[4].ENA
clkena_in => memaddr[5].ENA
clkena_in => memaddr[6].ENA
clkena_in => memaddr[7].ENA
clkena_in => memaddr[8].ENA
clkena_in => memaddr[9].ENA
clkena_in => memaddr[10].ENA
clkena_in => memaddr[11].ENA
clkena_in => memaddr[12].ENA
clkena_in => memaddr[13].ENA
clkena_in => memaddr[14].ENA
clkena_in => memaddr[15].ENA
clkena_in => memaddr[16].ENA
clkena_in => memaddr[17].ENA
clkena_in => memaddr[18].ENA
clkena_in => memaddr[19].ENA
clkena_in => memaddr[20].ENA
clkena_in => memaddr[21].ENA
clkena_in => memaddr[22].ENA
clkena_in => memaddr[23].ENA
clkena_in => memaddr[24].ENA
clkena_in => memaddr[25].ENA
clkena_in => memaddr[26].ENA
clkena_in => memaddr[27].ENA
clkena_in => memaddr[28].ENA
clkena_in => memaddr[29].ENA
clkena_in => memaddr[30].ENA
clkena_in => memaddr[31].ENA
clkena_in => memaddr_delta[0].ENA
clkena_in => memaddr_delta[1].ENA
clkena_in => memaddr_delta[2].ENA
clkena_in => memaddr_delta[3].ENA
clkena_in => memaddr_delta[4].ENA
clkena_in => memaddr_delta[5].ENA
clkena_in => memaddr_delta[6].ENA
clkena_in => memaddr_delta[7].ENA
clkena_in => memaddr_delta[8].ENA
clkena_in => memaddr_delta[9].ENA
clkena_in => memaddr_delta[10].ENA
clkena_in => memaddr_delta[11].ENA
clkena_in => memaddr_delta[12].ENA
clkena_in => memaddr_delta[13].ENA
clkena_in => memaddr_delta[14].ENA
clkena_in => memaddr_delta[15].ENA
clkena_in => memaddr_delta[16].ENA
clkena_in => memaddr_delta[17].ENA
clkena_in => memaddr_delta[18].ENA
clkena_in => memaddr_delta[19].ENA
clkena_in => memaddr_delta[20].ENA
clkena_in => memaddr_delta[21].ENA
clkena_in => memaddr_delta[22].ENA
clkena_in => memaddr_delta[23].ENA
clkena_in => memaddr_delta[24].ENA
clkena_in => memaddr_delta[25].ENA
clkena_in => memaddr_delta[26].ENA
clkena_in => memaddr_delta[27].ENA
clkena_in => memaddr_delta[28].ENA
clkena_in => memaddr_delta[29].ENA
clkena_in => memaddr_delta[30].ENA
clkena_in => memaddr_delta[31].ENA
clkena_in => use_base.ENA
clkena_in => tmp_TG68_PC[0].ENA
clkena_in => tmp_TG68_PC[1].ENA
clkena_in => tmp_TG68_PC[2].ENA
clkena_in => tmp_TG68_PC[3].ENA
clkena_in => tmp_TG68_PC[4].ENA
clkena_in => tmp_TG68_PC[5].ENA
clkena_in => tmp_TG68_PC[6].ENA
clkena_in => tmp_TG68_PC[7].ENA
clkena_in => tmp_TG68_PC[8].ENA
clkena_in => tmp_TG68_PC[9].ENA
clkena_in => tmp_TG68_PC[10].ENA
clkena_in => tmp_TG68_PC[11].ENA
clkena_in => tmp_TG68_PC[12].ENA
clkena_in => tmp_TG68_PC[13].ENA
clkena_in => tmp_TG68_PC[14].ENA
clkena_in => tmp_TG68_PC[15].ENA
clkena_in => tmp_TG68_PC[16].ENA
clkena_in => tmp_TG68_PC[17].ENA
clkena_in => tmp_TG68_PC[18].ENA
clkena_in => tmp_TG68_PC[19].ENA
clkena_in => tmp_TG68_PC[20].ENA
clkena_in => tmp_TG68_PC[21].ENA
clkena_in => tmp_TG68_PC[22].ENA
clkena_in => tmp_TG68_PC[23].ENA
clkena_in => tmp_TG68_PC[24].ENA
clkena_in => tmp_TG68_PC[25].ENA
clkena_in => tmp_TG68_PC[26].ENA
clkena_in => tmp_TG68_PC[27].ENA
clkena_in => tmp_TG68_PC[28].ENA
clkena_in => tmp_TG68_PC[29].ENA
clkena_in => tmp_TG68_PC[30].ENA
clkena_in => tmp_TG68_PC[31].ENA
data_in[0] => data_read[0].DATAB
data_in[0] => last_data_in.DATAB
data_in[1] => data_read[1].DATAB
data_in[1] => last_data_in.DATAB
data_in[2] => data_read[2].DATAB
data_in[2] => last_data_in.DATAB
data_in[3] => data_read[3].DATAB
data_in[3] => last_data_in.DATAB
data_in[4] => data_read[4].DATAB
data_in[4] => last_data_in.DATAB
data_in[5] => data_read[5].DATAB
data_in[5] => last_data_in.DATAB
data_in[6] => data_read[6].DATAB
data_in[6] => last_data_in.DATAB
data_in[7] => data_read[7].DATAB
data_in[7] => last_data_in.DATAB
data_in[8] => data_read[8].DATAB
data_in[8] => data_read[0].DATAA
data_in[8] => last_data_in.DATAB
data_in[9] => data_read[9].DATAB
data_in[9] => data_read[1].DATAA
data_in[9] => last_data_in.DATAB
data_in[10] => data_read[10].DATAB
data_in[10] => data_read[2].DATAA
data_in[10] => last_data_in.DATAB
data_in[11] => data_read[11].DATAB
data_in[11] => data_read[3].DATAA
data_in[11] => last_data_in.DATAB
data_in[12] => data_read[12].DATAB
data_in[12] => data_read[4].DATAA
data_in[12] => last_data_in.DATAB
data_in[13] => data_read[13].DATAB
data_in[13] => data_read[5].DATAA
data_in[13] => last_data_in.DATAB
data_in[14] => data_read[14].DATAB
data_in[14] => data_read[6].DATAA
data_in[14] => last_data_in.DATAB
data_in[15] => data_read[15].DATAB
data_in[15] => data_read[7].DATAA
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_in.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal8.IN5
IPL[0] => rIPL_nr.DATAA
IPL[0] => IPL_vec.DATAA
IPL[1] => LessThan0.IN5
IPL[1] => Equal8.IN4
IPL[1] => rIPL_nr.DATAA
IPL[1] => IPL_vec.DATAA
IPL[2] => LessThan0.IN4
IPL[2] => Equal8.IN3
IPL[2] => rIPL_nr.DATAA
IPL[2] => IPL_vec.DATAA
IPL_autovector => process_13.IN0
berr => make_berr.IN1
berr => process_13.IN1
CPU[0] => process_16.IN1
CPU[0] => set_exec.OUTPUTSELECT
CPU[0] => datatype.OUTPUTSELECT
CPU[0] => datatype.OUTPUTSELECT
CPU[0] => ea_build_now.DATAB
CPU[0] => set_exec.DATAB
CPU[0] => process_16.IN1
CPU[0] => set.OUTPUTSELECT
CPU[0] => writePC.OUTPUTSELECT
CPU[0] => setstate.OUTPUTSELECT
CPU[0] => setstate.OUTPUTSELECT
CPU[0] => set.OUTPUTSELECT
CPU[0] => setstackaddr.OUTPUTSELECT
CPU[0] => next_micro_state.rte3.DATAB
CPU[0] => next_micro_state.trap1.DATAB
CPU[0] => Selector62.IN11
CPU[0] => set.OUTPUTSELECT
CPU[0] => trap_vector_vbr[31].OUTPUTSELECT
CPU[0] => trap_vector_vbr[30].OUTPUTSELECT
CPU[0] => trap_vector_vbr[29].OUTPUTSELECT
CPU[0] => trap_vector_vbr[28].OUTPUTSELECT
CPU[0] => trap_vector_vbr[27].OUTPUTSELECT
CPU[0] => trap_vector_vbr[26].OUTPUTSELECT
CPU[0] => trap_vector_vbr[25].OUTPUTSELECT
CPU[0] => trap_vector_vbr[24].OUTPUTSELECT
CPU[0] => trap_vector_vbr[23].OUTPUTSELECT
CPU[0] => trap_vector_vbr[22].OUTPUTSELECT
CPU[0] => trap_vector_vbr[21].OUTPUTSELECT
CPU[0] => trap_vector_vbr[20].OUTPUTSELECT
CPU[0] => trap_vector_vbr[19].OUTPUTSELECT
CPU[0] => trap_vector_vbr[18].OUTPUTSELECT
CPU[0] => trap_vector_vbr[17].OUTPUTSELECT
CPU[0] => trap_vector_vbr[16].OUTPUTSELECT
CPU[0] => trap_vector_vbr[15].OUTPUTSELECT
CPU[0] => trap_vector_vbr[14].OUTPUTSELECT
CPU[0] => trap_vector_vbr[13].OUTPUTSELECT
CPU[0] => trap_vector_vbr[12].OUTPUTSELECT
CPU[0] => trap_vector_vbr[11].OUTPUTSELECT
CPU[0] => trap_vector_vbr[10].OUTPUTSELECT
CPU[0] => trap_vector_vbr[9].OUTPUTSELECT
CPU[0] => trap_vector_vbr[8].OUTPUTSELECT
CPU[0] => trap_vector_vbr[7].OUTPUTSELECT
CPU[0] => trap_vector_vbr[6].OUTPUTSELECT
CPU[0] => trap_vector_vbr[5].OUTPUTSELECT
CPU[0] => trap_vector_vbr[4].OUTPUTSELECT
CPU[0] => trap_vector_vbr[3].OUTPUTSELECT
CPU[0] => trap_vector_vbr[2].OUTPUTSELECT
CPU[0] => trap_vector_vbr[1].OUTPUTSELECT
CPU[0] => trap_vector_vbr[0].OUTPUTSELECT
CPU[0] => trapmake.OUTPUTSELECT
CPU[0] => trap_priv.OUTPUTSELECT
CPU[0] => datatype.OUTPUTSELECT
CPU[0] => datatype.OUTPUTSELECT
CPU[0] => set.OUTPUTSELECT
CPU[0] => set.OUTPUTSELECT
CPU[0] => set_exec.OUTPUTSELECT
CPU[0] => set_exec.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => next_micro_state.OUTPUTSELECT
CPU[0] => getbrief.OUTPUTSELECT
CPU[0] => Mux135.IN126
CPU[0] => Mux135.IN127
CPU[0] => process_16.IN1
CPU[0] => trapmake.DATAB
CPU[0] => Selector61.IN2
CPU[0] => Selector43.IN2
CPU[0] => Selector16.IN2
CPU[0] => set.DATAB
CPU[1] => briefdata[31].OUTPUTSELECT
CPU[1] => briefdata[30].OUTPUTSELECT
CPU[1] => briefdata[29].OUTPUTSELECT
CPU[1] => briefdata[28].OUTPUTSELECT
CPU[1] => briefdata[27].OUTPUTSELECT
CPU[1] => briefdata[26].OUTPUTSELECT
CPU[1] => briefdata[25].OUTPUTSELECT
CPU[1] => briefdata[24].OUTPUTSELECT
CPU[1] => briefdata[23].OUTPUTSELECT
CPU[1] => briefdata[22].OUTPUTSELECT
CPU[1] => briefdata[21].OUTPUTSELECT
CPU[1] => briefdata[20].OUTPUTSELECT
CPU[1] => briefdata[19].OUTPUTSELECT
CPU[1] => briefdata[18].OUTPUTSELECT
CPU[1] => briefdata[17].OUTPUTSELECT
CPU[1] => briefdata[16].OUTPUTSELECT
CPU[1] => briefdata[15].OUTPUTSELECT
CPU[1] => briefdata[14].OUTPUTSELECT
CPU[1] => briefdata[13].OUTPUTSELECT
CPU[1] => briefdata[12].OUTPUTSELECT
CPU[1] => briefdata[11].OUTPUTSELECT
CPU[1] => briefdata[10].OUTPUTSELECT
CPU[1] => briefdata[9].OUTPUTSELECT
CPU[1] => briefdata[8].OUTPUTSELECT
CPU[1] => briefdata[7].OUTPUTSELECT
CPU[1] => briefdata[6].OUTPUTSELECT
CPU[1] => briefdata[5].OUTPUTSELECT
CPU[1] => briefdata[4].OUTPUTSELECT
CPU[1] => briefdata[3].OUTPUTSELECT
CPU[1] => briefdata[2].OUTPUTSELECT
CPU[1] => briefdata[1].OUTPUTSELECT
CPU[1] => briefdata[0].OUTPUTSELECT
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => set.DATAA
CPU[1] => trapmake.OUTPUTSELECT
CPU[1] => process_16.IN1
CPU[1] => process_16.IN1
CPU[1] => process_16.IN1
CPU[1] => process_16.IN1
CPU[1] => ea_only.DATAA
CPU[1] => process_16.IN1
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => next_micro_state.OUTPUTSELECT
CPU[1] => set.OUTPUTSELECT
CPU[1] => set.OUTPUTSELECT
CPU[1] => set_exec.OUTPUTSELECT
CPU[1] => set_exec.OUTPUTSELECT
CPU[1] => set_exec.OUTPUTSELECT
CPU[1] => write_back.OUTPUTSELECT
CPU[1] => dest_2ndHbits.OUTPUTSELECT
CPU[1] => setstate.OUTPUTSELECT
CPU[1] => setstate.OUTPUTSELECT
CPU[1] => source_2ndHbits.OUTPUTSELECT
CPU[1] => source_lowbits.OUTPUTSELECT
CPU[1] => trapmake.DATAA
CPU[1] => process_16.IN1
CPU[1] => trap_illegal.DATAA
addr_out[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
nWr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
nUDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
nLDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
busstate[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
busstate[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
nResetOut <= exec[75].DB_MAX_OUTPUT_PORT_TYPE
FC[0] <= FC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[1] <= FC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[2] <= FC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_berr <= clr_berr.DB_MAX_OUTPUT_PORT_TYPE
skipFetch <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
regin_out[0] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[1] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[2] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[3] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[4] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[5] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[6] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[7] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[8] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[9] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[10] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[11] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[12] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[13] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[14] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[15] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[16] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[17] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[18] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[19] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[20] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[21] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[22] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[23] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[24] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[25] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[26] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[27] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[28] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[29] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[30] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin_out[31] <= regin.DB_MAX_OUTPUT_PORT_TYPE
CACR_out[0] <= CACR[0].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[1] <= CACR[1].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[2] <= CACR[2].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[3] <= CACR[3].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[0] <= VBR[0].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[1] <= VBR[1].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[2] <= VBR[2].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[3] <= VBR[3].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[4] <= VBR[4].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[5] <= VBR[5].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[6] <= VBR[6].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[7] <= VBR[7].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[8] <= VBR[8].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[9] <= VBR[9].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[10] <= VBR[10].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[11] <= VBR[11].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[12] <= VBR[12].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[13] <= VBR[13].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[14] <= VBR[14].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[15] <= VBR[15].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[16] <= VBR[16].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[17] <= VBR[17].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[18] <= VBR[18].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[19] <= VBR[19].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[20] <= VBR[20].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[21] <= VBR[21].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[22] <= VBR[22].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[23] <= VBR[23].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[24] <= VBR[24].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[25] <= VBR[25].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[26] <= VBR[26].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[27] <= VBR[27].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[28] <= VBR[28].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[29] <= VBR[29].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[30] <= VBR[30].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[31] <= VBR[31].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU
clk => result_div[0].CLK
clk => result_div[1].CLK
clk => result_div[2].CLK
clk => result_div[3].CLK
clk => result_div[4].CLK
clk => result_div[5].CLK
clk => result_div[6].CLK
clk => result_div[7].CLK
clk => result_div[8].CLK
clk => result_div[9].CLK
clk => result_div[10].CLK
clk => result_div[11].CLK
clk => result_div[12].CLK
clk => result_div[13].CLK
clk => result_div[14].CLK
clk => result_div[15].CLK
clk => result_div[16].CLK
clk => result_div[17].CLK
clk => result_div[18].CLK
clk => result_div[19].CLK
clk => result_div[20].CLK
clk => result_div[21].CLK
clk => result_div[22].CLK
clk => result_div[23].CLK
clk => result_div[24].CLK
clk => result_div[25].CLK
clk => result_div[26].CLK
clk => result_div[27].CLK
clk => result_div[28].CLK
clk => result_div[29].CLK
clk => result_div[30].CLK
clk => result_div[31].CLK
clk => result_div[32].CLK
clk => result_div[33].CLK
clk => result_div[34].CLK
clk => result_div[35].CLK
clk => result_div[36].CLK
clk => result_div[37].CLK
clk => result_div[38].CLK
clk => result_div[39].CLK
clk => result_div[40].CLK
clk => result_div[41].CLK
clk => result_div[42].CLK
clk => result_div[43].CLK
clk => result_div[44].CLK
clk => result_div[45].CLK
clk => result_div[46].CLK
clk => result_div[47].CLK
clk => result_div[48].CLK
clk => result_div[49].CLK
clk => result_div[50].CLK
clk => result_div[51].CLK
clk => result_div[52].CLK
clk => result_div[53].CLK
clk => result_div[54].CLK
clk => result_div[55].CLK
clk => result_div[56].CLK
clk => result_div[57].CLK
clk => result_div[58].CLK
clk => result_div[59].CLK
clk => result_div[60].CLK
clk => result_div[61].CLK
clk => result_div[62].CLK
clk => result_div[63].CLK
clk => div_over[32].CLK
clk => div_neg.CLK
clk => div_qsign.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_reg[32].CLK
clk => div_reg[33].CLK
clk => div_reg[34].CLK
clk => div_reg[35].CLK
clk => div_reg[36].CLK
clk => div_reg[37].CLK
clk => div_reg[38].CLK
clk => div_reg[39].CLK
clk => div_reg[40].CLK
clk => div_reg[41].CLK
clk => div_reg[42].CLK
clk => div_reg[43].CLK
clk => div_reg[44].CLK
clk => div_reg[45].CLK
clk => div_reg[46].CLK
clk => div_reg[47].CLK
clk => div_reg[48].CLK
clk => div_reg[49].CLK
clk => div_reg[50].CLK
clk => div_reg[51].CLK
clk => div_reg[52].CLK
clk => div_reg[53].CLK
clk => div_reg[54].CLK
clk => div_reg[55].CLK
clk => div_reg[56].CLK
clk => div_reg[57].CLK
clk => div_reg[58].CLK
clk => div_reg[59].CLK
clk => div_reg[60].CLK
clk => div_reg[61].CLK
clk => div_reg[62].CLK
clk => div_reg[63].CLK
clk => OP1_sign.CLK
clk => nozero.CLK
clk => signedOP.CLK
clk => V_Flag.CLK
clk => FAsign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => mulu_reg[32].CLK
clk => mulu_reg[33].CLK
clk => mulu_reg[34].CLK
clk => mulu_reg[35].CLK
clk => mulu_reg[36].CLK
clk => mulu_reg[37].CLK
clk => mulu_reg[38].CLK
clk => mulu_reg[39].CLK
clk => mulu_reg[40].CLK
clk => mulu_reg[41].CLK
clk => mulu_reg[42].CLK
clk => mulu_reg[43].CLK
clk => mulu_reg[44].CLK
clk => mulu_reg[45].CLK
clk => mulu_reg[46].CLK
clk => mulu_reg[47].CLK
clk => mulu_reg[48].CLK
clk => mulu_reg[49].CLK
clk => mulu_reg[50].CLK
clk => mulu_reg[51].CLK
clk => mulu_reg[52].CLK
clk => mulu_reg[53].CLK
clk => mulu_reg[54].CLK
clk => mulu_reg[55].CLK
clk => mulu_reg[56].CLK
clk => mulu_reg[57].CLK
clk => mulu_reg[58].CLK
clk => mulu_reg[59].CLK
clk => mulu_reg[60].CLK
clk => mulu_reg[61].CLK
clk => mulu_reg[62].CLK
clk => mulu_reg[63].CLK
clk => asl_VFlag.CLK
clk => Flags[0].CLK
clk => Flags[1].CLK
clk => Flags[2].CLK
clk => Flags[3].CLK
clk => Flags[4].CLK
clk => Flags[5].CLK
clk => Flags[6].CLK
clk => Flags[7].CLK
clk => bf_ext_out[0]~reg0.CLK
clk => bf_ext_out[1]~reg0.CLK
clk => bf_ext_out[2]~reg0.CLK
clk => bf_ext_out[3]~reg0.CLK
clk => bf_ext_out[4]~reg0.CLK
clk => bf_ext_out[5]~reg0.CLK
clk => bf_ext_out[6]~reg0.CLK
clk => bf_ext_out[7]~reg0.CLK
clk => bf_d32.CLK
clk => bf_fffo.CLK
clk => bf_extu.CLK
clk => bf_exts.CLK
clk => bf_ins.CLK
clk => bf_bchg.CLK
clk => bf_bset.CLK
clk => bset.CLK
clk => bchg.CLK
Reset => ~NO_FANOUT~
clkena_lw => result_div[51].ENA
clkena_lw => result_div[50].ENA
clkena_lw => result_div[49].ENA
clkena_lw => result_div[48].ENA
clkena_lw => result_div[47].ENA
clkena_lw => result_div[46].ENA
clkena_lw => result_div[45].ENA
clkena_lw => result_div[44].ENA
clkena_lw => result_div[43].ENA
clkena_lw => result_div[42].ENA
clkena_lw => result_div[41].ENA
clkena_lw => result_div[40].ENA
clkena_lw => result_div[39].ENA
clkena_lw => result_div[38].ENA
clkena_lw => result_div[37].ENA
clkena_lw => result_div[36].ENA
clkena_lw => bset.ENA
clkena_lw => result_div[35].ENA
clkena_lw => result_div[34].ENA
clkena_lw => result_div[33].ENA
clkena_lw => result_div[32].ENA
clkena_lw => result_div[31].ENA
clkena_lw => result_div[30].ENA
clkena_lw => bf_ext_out[0]~reg0.ENA
clkena_lw => result_div[29].ENA
clkena_lw => result_div[28].ENA
clkena_lw => result_div[27].ENA
clkena_lw => result_div[26].ENA
clkena_lw => result_div[25].ENA
clkena_lw => result_div[24].ENA
clkena_lw => result_div[23].ENA
clkena_lw => asl_VFlag.ENA
clkena_lw => result_div[22].ENA
clkena_lw => result_div[21].ENA
clkena_lw => result_div[20].ENA
clkena_lw => result_div[19].ENA
clkena_lw => result_div[18].ENA
clkena_lw => result_div[17].ENA
clkena_lw => result_div[16].ENA
clkena_lw => result_div[15].ENA
clkena_lw => result_div[14].ENA
clkena_lw => result_div[13].ENA
clkena_lw => result_div[12].ENA
clkena_lw => result_div[11].ENA
clkena_lw => result_div[10].ENA
clkena_lw => result_div[9].ENA
clkena_lw => result_div[8].ENA
clkena_lw => result_div[7].ENA
clkena_lw => result_div[6].ENA
clkena_lw => result_div[5].ENA
clkena_lw => FAsign.ENA
clkena_lw => result_div[4].ENA
clkena_lw => result_div[3].ENA
clkena_lw => result_div[2].ENA
clkena_lw => result_div[1].ENA
clkena_lw => result_div[0].ENA
clkena_lw => result_div[52].ENA
clkena_lw => result_div[53].ENA
clkena_lw => result_div[54].ENA
clkena_lw => result_div[55].ENA
clkena_lw => result_div[56].ENA
clkena_lw => result_div[57].ENA
clkena_lw => result_div[58].ENA
clkena_lw => result_div[59].ENA
clkena_lw => result_div[60].ENA
clkena_lw => result_div[61].ENA
clkena_lw => result_div[62].ENA
clkena_lw => result_div[63].ENA
clkena_lw => div_over[32].ENA
clkena_lw => div_neg.ENA
clkena_lw => div_qsign.ENA
clkena_lw => div_reg[0].ENA
clkena_lw => div_reg[1].ENA
clkena_lw => div_reg[2].ENA
clkena_lw => div_reg[3].ENA
clkena_lw => div_reg[4].ENA
clkena_lw => div_reg[5].ENA
clkena_lw => div_reg[6].ENA
clkena_lw => div_reg[7].ENA
clkena_lw => div_reg[8].ENA
clkena_lw => div_reg[9].ENA
clkena_lw => div_reg[10].ENA
clkena_lw => div_reg[11].ENA
clkena_lw => div_reg[12].ENA
clkena_lw => div_reg[13].ENA
clkena_lw => div_reg[14].ENA
clkena_lw => div_reg[15].ENA
clkena_lw => div_reg[16].ENA
clkena_lw => div_reg[17].ENA
clkena_lw => div_reg[18].ENA
clkena_lw => div_reg[19].ENA
clkena_lw => div_reg[20].ENA
clkena_lw => div_reg[21].ENA
clkena_lw => div_reg[22].ENA
clkena_lw => div_reg[23].ENA
clkena_lw => div_reg[24].ENA
clkena_lw => div_reg[25].ENA
clkena_lw => div_reg[26].ENA
clkena_lw => div_reg[27].ENA
clkena_lw => div_reg[28].ENA
clkena_lw => div_reg[29].ENA
clkena_lw => div_reg[30].ENA
clkena_lw => div_reg[31].ENA
clkena_lw => div_reg[32].ENA
clkena_lw => div_reg[33].ENA
clkena_lw => div_reg[34].ENA
clkena_lw => div_reg[35].ENA
clkena_lw => div_reg[36].ENA
clkena_lw => div_reg[37].ENA
clkena_lw => div_reg[38].ENA
clkena_lw => div_reg[39].ENA
clkena_lw => div_reg[40].ENA
clkena_lw => div_reg[41].ENA
clkena_lw => div_reg[42].ENA
clkena_lw => div_reg[43].ENA
clkena_lw => div_reg[44].ENA
clkena_lw => div_reg[45].ENA
clkena_lw => div_reg[46].ENA
clkena_lw => div_reg[47].ENA
clkena_lw => div_reg[48].ENA
clkena_lw => div_reg[49].ENA
clkena_lw => div_reg[50].ENA
clkena_lw => div_reg[51].ENA
clkena_lw => div_reg[52].ENA
clkena_lw => div_reg[53].ENA
clkena_lw => div_reg[54].ENA
clkena_lw => div_reg[55].ENA
clkena_lw => div_reg[56].ENA
clkena_lw => div_reg[57].ENA
clkena_lw => div_reg[58].ENA
clkena_lw => div_reg[59].ENA
clkena_lw => div_reg[60].ENA
clkena_lw => div_reg[61].ENA
clkena_lw => div_reg[62].ENA
clkena_lw => div_reg[63].ENA
clkena_lw => OP1_sign.ENA
clkena_lw => nozero.ENA
clkena_lw => signedOP.ENA
clkena_lw => V_Flag.ENA
clkena_lw => mulu_reg[0].ENA
clkena_lw => mulu_reg[1].ENA
clkena_lw => mulu_reg[2].ENA
clkena_lw => mulu_reg[3].ENA
clkena_lw => mulu_reg[4].ENA
clkena_lw => mulu_reg[5].ENA
clkena_lw => mulu_reg[6].ENA
clkena_lw => mulu_reg[7].ENA
clkena_lw => mulu_reg[8].ENA
clkena_lw => mulu_reg[9].ENA
clkena_lw => mulu_reg[10].ENA
clkena_lw => mulu_reg[11].ENA
clkena_lw => mulu_reg[12].ENA
clkena_lw => mulu_reg[13].ENA
clkena_lw => mulu_reg[14].ENA
clkena_lw => mulu_reg[15].ENA
clkena_lw => mulu_reg[16].ENA
clkena_lw => mulu_reg[17].ENA
clkena_lw => mulu_reg[18].ENA
clkena_lw => mulu_reg[19].ENA
clkena_lw => mulu_reg[20].ENA
clkena_lw => mulu_reg[21].ENA
clkena_lw => mulu_reg[22].ENA
clkena_lw => mulu_reg[23].ENA
clkena_lw => mulu_reg[24].ENA
clkena_lw => mulu_reg[25].ENA
clkena_lw => mulu_reg[26].ENA
clkena_lw => mulu_reg[27].ENA
clkena_lw => mulu_reg[28].ENA
clkena_lw => mulu_reg[29].ENA
clkena_lw => mulu_reg[30].ENA
clkena_lw => mulu_reg[31].ENA
clkena_lw => mulu_reg[32].ENA
clkena_lw => mulu_reg[33].ENA
clkena_lw => mulu_reg[34].ENA
clkena_lw => mulu_reg[35].ENA
clkena_lw => mulu_reg[36].ENA
clkena_lw => mulu_reg[37].ENA
clkena_lw => mulu_reg[38].ENA
clkena_lw => mulu_reg[39].ENA
clkena_lw => mulu_reg[40].ENA
clkena_lw => mulu_reg[41].ENA
clkena_lw => mulu_reg[42].ENA
clkena_lw => mulu_reg[43].ENA
clkena_lw => mulu_reg[44].ENA
clkena_lw => mulu_reg[45].ENA
clkena_lw => mulu_reg[46].ENA
clkena_lw => mulu_reg[47].ENA
clkena_lw => mulu_reg[48].ENA
clkena_lw => mulu_reg[49].ENA
clkena_lw => mulu_reg[50].ENA
clkena_lw => mulu_reg[51].ENA
clkena_lw => mulu_reg[52].ENA
clkena_lw => mulu_reg[53].ENA
clkena_lw => mulu_reg[54].ENA
clkena_lw => mulu_reg[55].ENA
clkena_lw => mulu_reg[56].ENA
clkena_lw => mulu_reg[57].ENA
clkena_lw => mulu_reg[58].ENA
clkena_lw => mulu_reg[59].ENA
clkena_lw => mulu_reg[60].ENA
clkena_lw => mulu_reg[61].ENA
clkena_lw => mulu_reg[62].ENA
clkena_lw => mulu_reg[63].ENA
clkena_lw => Flags[0].ENA
clkena_lw => Flags[1].ENA
clkena_lw => Flags[2].ENA
clkena_lw => Flags[3].ENA
clkena_lw => Flags[4].ENA
clkena_lw => bf_ext_out[1]~reg0.ENA
clkena_lw => bf_ext_out[2]~reg0.ENA
clkena_lw => bf_ext_out[3]~reg0.ENA
clkena_lw => bf_ext_out[4]~reg0.ENA
clkena_lw => bf_ext_out[5]~reg0.ENA
clkena_lw => bf_ext_out[6]~reg0.ENA
clkena_lw => bf_ext_out[7]~reg0.ENA
clkena_lw => bf_d32.ENA
clkena_lw => bf_fffo.ENA
clkena_lw => bf_extu.ENA
clkena_lw => bf_exts.ENA
clkena_lw => bf_ins.ENA
clkena_lw => bf_bchg.ENA
clkena_lw => bf_bset.ENA
clkena_lw => bchg.ENA
execOPC => process_1.IN0
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exec_tas => ALUout.IN1
long_start => process_1.IN1
long_start => process_1.IN0
long_start => process_1.IN1
long_start => process_1.IN1
non_aligned => process_1.IN1
movem_presub => process_1.IN1
movem_presub => addsub_b.OUTPUTSELECT
movem_presub => addsub_b.OUTPUTSELECT
set_stop => process_6.IN0
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
rot_bits[0] => Mux13.IN3
rot_bits[0] => Mux14.IN2
rot_bits[0] => Equal5.IN3
rot_bits[0] => Equal10.IN3
rot_bits[0] => Equal11.IN3
rot_bits[1] => Mux13.IN2
rot_bits[1] => Mux14.IN1
rot_bits[1] => Equal5.IN2
rot_bits[1] => Equal10.IN2
rot_bits[1] => Equal11.IN2
exec[0] => process_0.IN0
exec[0] => process_6.IN1
exec[1] => process_6.IN1
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[3] => OP1in.OUTPUTSELECT
exec[4] => Flags.OUTPUTSELECT
exec[4] => process_6.IN0
exec[5] => ~NO_FANOUT~
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => process_6.IN0
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => process_6.IN1
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => OP1in.OUTPUTSELECT
exec[8] => process_6.IN1
exec[9] => process_6.IN1
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => OP1in.OUTPUTSELECT
exec[10] => asl_VFlag.OUTPUTSELECT
exec[10] => process_6.IN1
exec[10] => Flags.OUTPUTSELECT
exec[10] => Flags.OUTPUTSELECT
exec[10] => Flags.OUTPUTSELECT
exec[10] => Flags.OUTPUTSELECT
exec[11] => process_6.IN1
exec[12] => ~NO_FANOUT~
exec[13] => OP1in[31].OUTPUTSELECT
exec[13] => OP1in[30].OUTPUTSELECT
exec[13] => OP1in[29].OUTPUTSELECT
exec[13] => OP1in[28].OUTPUTSELECT
exec[13] => OP1in[27].OUTPUTSELECT
exec[13] => OP1in[26].OUTPUTSELECT
exec[13] => OP1in[25].OUTPUTSELECT
exec[13] => OP1in[24].OUTPUTSELECT
exec[13] => OP1in[23].OUTPUTSELECT
exec[13] => OP1in[22].OUTPUTSELECT
exec[13] => OP1in[21].OUTPUTSELECT
exec[13] => OP1in[20].OUTPUTSELECT
exec[13] => OP1in[19].OUTPUTSELECT
exec[13] => OP1in[18].OUTPUTSELECT
exec[13] => OP1in[17].OUTPUTSELECT
exec[13] => OP1in[16].OUTPUTSELECT
exec[13] => OP1in[15].OUTPUTSELECT
exec[13] => OP1in[14].OUTPUTSELECT
exec[13] => OP1in[13].OUTPUTSELECT
exec[13] => OP1in[12].OUTPUTSELECT
exec[13] => OP1in[11].OUTPUTSELECT
exec[13] => OP1in[10].OUTPUTSELECT
exec[13] => OP1in[9].OUTPUTSELECT
exec[13] => OP1in[8].OUTPUTSELECT
exec[13] => OP1in[7].OUTPUTSELECT
exec[13] => OP1in[6].OUTPUTSELECT
exec[13] => OP1in[5].OUTPUTSELECT
exec[13] => OP1in[4].OUTPUTSELECT
exec[13] => OP1in[3].OUTPUTSELECT
exec[13] => OP1in[2].OUTPUTSELECT
exec[13] => OP1in[1].OUTPUTSELECT
exec[13] => OP1in[0].OUTPUTSELECT
exec[13] => set_Flags.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => set_Flags.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => Flags.OUTPUTSELECT
exec[15] => Flags.OUTPUTSELECT
exec[15] => Flags.OUTPUTSELECT
exec[15] => Flags.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => process_6.IN1
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[17] => OP1in.OUTPUTSELECT
exec[18] => CCRin[4].OUTPUTSELECT
exec[18] => CCRin[3].OUTPUTSELECT
exec[18] => CCRin[2].OUTPUTSELECT
exec[18] => CCRin[1].OUTPUTSELECT
exec[18] => CCRin[0].OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[20] => CCRin.OUTPUTSELECT
exec[20] => CCRin.OUTPUTSELECT
exec[20] => CCRin.OUTPUTSELECT
exec[20] => CCRin.OUTPUTSELECT
exec[20] => CCRin.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => process_6.IN1
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[21] => mulu_reg.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => OP1in.OUTPUTSELECT
exec[22] => Flags.OUTPUTSELECT
exec[22] => Flags.OUTPUTSELECT
exec[22] => Flags.OUTPUTSELECT
exec[22] => Flags.OUTPUTSELECT
exec[23] => ~NO_FANOUT~
exec[24] => rot_out[31].OUTPUTSELECT
exec[24] => rot_out[30].OUTPUTSELECT
exec[24] => rot_out[29].OUTPUTSELECT
exec[24] => rot_out[28].OUTPUTSELECT
exec[24] => rot_out[27].OUTPUTSELECT
exec[24] => rot_out[26].OUTPUTSELECT
exec[24] => rot_out[25].OUTPUTSELECT
exec[24] => rot_out[24].OUTPUTSELECT
exec[24] => rot_out[23].OUTPUTSELECT
exec[24] => rot_out[22].OUTPUTSELECT
exec[24] => rot_out[21].OUTPUTSELECT
exec[24] => rot_out[20].OUTPUTSELECT
exec[24] => rot_out[19].OUTPUTSELECT
exec[24] => rot_out[18].OUTPUTSELECT
exec[24] => rot_out[17].OUTPUTSELECT
exec[24] => rot_out[16].OUTPUTSELECT
exec[24] => rot_out[15].OUTPUTSELECT
exec[24] => rot_out[14].OUTPUTSELECT
exec[24] => rot_out[13].OUTPUTSELECT
exec[24] => rot_out[12].OUTPUTSELECT
exec[24] => rot_out[11].OUTPUTSELECT
exec[24] => rot_out[10].OUTPUTSELECT
exec[24] => rot_out[9].OUTPUTSELECT
exec[24] => rot_out[8].OUTPUTSELECT
exec[24] => rot_out[7].OUTPUTSELECT
exec[24] => rot_out[6].OUTPUTSELECT
exec[24] => rot_out[5].OUTPUTSELECT
exec[24] => rot_out[4].OUTPUTSELECT
exec[24] => rot_out[3].OUTPUTSELECT
exec[24] => rot_out[2].OUTPUTSELECT
exec[24] => rot_out[1].OUTPUTSELECT
exec[24] => rot_out[0].OUTPUTSELECT
exec[24] => rot_X.OUTPUTSELECT
exec[24] => rot_C.OUTPUTSELECT
exec[24] => process_6.IN1
exec[25] => ~NO_FANOUT~
exec[26] => ~NO_FANOUT~
exec[27] => ~NO_FANOUT~
exec[28] => ~NO_FANOUT~
exec[29] => process_1.IN1
exec[29] => process_6.IN1
exec[30] => addsub_a[31].OUTPUTSELECT
exec[30] => addsub_a[30].OUTPUTSELECT
exec[30] => addsub_a[29].OUTPUTSELECT
exec[30] => addsub_a[28].OUTPUTSELECT
exec[30] => addsub_a[27].OUTPUTSELECT
exec[30] => addsub_a[26].OUTPUTSELECT
exec[30] => addsub_a[25].OUTPUTSELECT
exec[30] => addsub_a[24].OUTPUTSELECT
exec[30] => addsub_a[23].OUTPUTSELECT
exec[30] => addsub_a[22].OUTPUTSELECT
exec[30] => addsub_a[21].OUTPUTSELECT
exec[30] => addsub_a[20].OUTPUTSELECT
exec[30] => addsub_a[19].OUTPUTSELECT
exec[30] => addsub_a[18].OUTPUTSELECT
exec[30] => addsub_a[17].OUTPUTSELECT
exec[30] => addsub_a[16].OUTPUTSELECT
exec[30] => addsub_a[15].OUTPUTSELECT
exec[30] => addsub_a[14].OUTPUTSELECT
exec[30] => addsub_a[13].OUTPUTSELECT
exec[30] => addsub_a[12].OUTPUTSELECT
exec[30] => addsub_a[11].OUTPUTSELECT
exec[30] => addsub_a[10].OUTPUTSELECT
exec[30] => addsub_a[9].OUTPUTSELECT
exec[30] => addsub_a[8].OUTPUTSELECT
exec[30] => addsub_a[7].OUTPUTSELECT
exec[30] => addsub_a[6].OUTPUTSELECT
exec[30] => addsub_a[5].OUTPUTSELECT
exec[30] => addsub_a[4].OUTPUTSELECT
exec[30] => addsub_a[3].OUTPUTSELECT
exec[30] => addsub_a[2].OUTPUTSELECT
exec[30] => addsub_a[1].OUTPUTSELECT
exec[30] => addsub_a[0].OUTPUTSELECT
exec[30] => process_1.IN1
exec[31] => ~NO_FANOUT~
exec[32] => process_1.IN1
exec[32] => Flags.OUTPUTSELECT
exec[32] => Flags.OUTPUTSELECT
exec[32] => Flags.OUTPUTSELECT
exec[32] => Flags.OUTPUTSELECT
exec[33] => ~NO_FANOUT~
exec[34] => ~NO_FANOUT~
exec[35] => ~NO_FANOUT~
exec[36] => ~NO_FANOUT~
exec[37] => ~NO_FANOUT~
exec[38] => ~NO_FANOUT~
exec[39] => ~NO_FANOUT~
exec[40] => ~NO_FANOUT~
exec[41] => ~NO_FANOUT~
exec[42] => ~NO_FANOUT~
exec[43] => ~NO_FANOUT~
exec[44] => ~NO_FANOUT~
exec[45] => ~NO_FANOUT~
exec[46] => ~NO_FANOUT~
exec[47] => process_1.IN0
exec[48] => process_1.IN1
exec[49] => opaddsub.DATAB
exec[50] => Flags.OUTPUTSELECT
exec[50] => Flags.OUTPUTSELECT
exec[50] => Flags.OUTPUTSELECT
exec[50] => Flags.OUTPUTSELECT
exec[50] => Flags.OUTPUTSELECT
exec[51] => process_1.IN1
exec[52] => Flags.OUTPUTSELECT
exec[52] => Flags.OUTPUTSELECT
exec[52] => Flags.OUTPUTSELECT
exec[52] => Flags.OUTPUTSELECT
exec[52] => Flags.OUTPUTSELECT
exec[53] => ~NO_FANOUT~
exec[54] => process_1.IN1
exec[55] => ~NO_FANOUT~
exec[56] => ~NO_FANOUT~
exec[57] => opaddsub.DATAA
exec[58] => ~NO_FANOUT~
exec[59] => ~NO_FANOUT~
exec[60] => process_6.IN1
exec[61] => Flags.OUTPUTSELECT
exec[61] => Flags.OUTPUTSELECT
exec[61] => Flags.OUTPUTSELECT
exec[61] => Flags.OUTPUTSELECT
exec[61] => Flags.OUTPUTSELECT
exec[62] => process_0.IN1
exec[63] => ~NO_FANOUT~
exec[64] => ~NO_FANOUT~
exec[65] => ~NO_FANOUT~
exec[66] => ~NO_FANOUT~
exec[67] => ~NO_FANOUT~
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => OP1in.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => OP1in.OUTPUTSELECT
exec[69] => Flags.OUTPUTSELECT
exec[69] => Flags.OUTPUTSELECT
exec[69] => Flags.OUTPUTSELECT
exec[69] => Flags.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[69] => result_div.OUTPUTSELECT
exec[70] => addsub_b.DATAB
exec[70] => addsub_b[31].OUTPUTSELECT
exec[70] => addsub_b[30].OUTPUTSELECT
exec[70] => addsub_b[29].OUTPUTSELECT
exec[70] => addsub_b[28].OUTPUTSELECT
exec[70] => addsub_b[27].OUTPUTSELECT
exec[70] => addsub_b[26].OUTPUTSELECT
exec[70] => addsub_b[25].OUTPUTSELECT
exec[70] => addsub_b[24].OUTPUTSELECT
exec[70] => addsub_b[23].OUTPUTSELECT
exec[70] => addsub_b[22].OUTPUTSELECT
exec[70] => addsub_b[21].OUTPUTSELECT
exec[70] => addsub_b[20].OUTPUTSELECT
exec[70] => addsub_b[19].OUTPUTSELECT
exec[70] => addsub_b[18].OUTPUTSELECT
exec[70] => addsub_b[17].OUTPUTSELECT
exec[70] => addsub_b[16].OUTPUTSELECT
exec[70] => addsub_b[15].OUTPUTSELECT
exec[70] => addsub_b[14].OUTPUTSELECT
exec[70] => addsub_b[13].OUTPUTSELECT
exec[70] => addsub_b[12].OUTPUTSELECT
exec[70] => addsub_b[11].OUTPUTSELECT
exec[70] => addsub_b[10].OUTPUTSELECT
exec[70] => addsub_b[9].OUTPUTSELECT
exec[70] => addsub_b[8].OUTPUTSELECT
exec[70] => addsub_b[7].OUTPUTSELECT
exec[70] => addsub_b[6].OUTPUTSELECT
exec[70] => addsub_b[5].OUTPUTSELECT
exec[70] => addsub_b[4].OUTPUTSELECT
exec[70] => addsub_b[3].OUTPUTSELECT
exec[70] => addsub_b[2].OUTPUTSELECT
exec[70] => addsub_b[1].OUTPUTSELECT
exec[70] => addsub_b[0].OUTPUTSELECT
exec[71] => ~NO_FANOUT~
exec[72] => ~NO_FANOUT~
exec[73] => ~NO_FANOUT~
exec[74] => ~NO_FANOUT~
exec[75] => ~NO_FANOUT~
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => OP1in.OUTPUTSELECT
exec[76] => process_6.IN1
exec[76] => Flags.OUTPUTSELECT
exec[76] => Flags.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[77] => ALUout.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
exec[78] => OP1in.OUTPUTSELECT
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.DATAB
OP1out[0] => addsub_a[0].DATAA
OP1out[0] => Add4.IN16
OP1out[0] => Add5.IN16
OP1out[0] => Add8.IN5
OP1out[0] => Add12.IN10
OP1out[0] => Mux2.IN31
OP1out[0] => bits_out[0].DATAA
OP1out[0] => Mux14.IN3
OP1out[0] => rot_out.DATAB
OP1out[0] => rot_X.DATAA
OP1out[0] => rot_out[0].DATAB
OP1out[0] => Equal13.IN31
OP1out[0] => Mux10.IN61
OP1out[0] => Mux11.IN36
OP1out[0] => result[0].DATAB
OP1out[0] => bf_flag_z.DATAA
OP1out[0] => result.DATAB
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.DATAB
OP1out[1] => addsub_a[1].DATAA
OP1out[1] => Add4.IN15
OP1out[1] => Add5.IN15
OP1out[1] => Add8.IN4
OP1out[1] => Add12.IN9
OP1out[1] => Mux2.IN30
OP1out[1] => bits_out[1].DATAA
OP1out[1] => rot_out.DATAB
OP1out[1] => rot_out.DATAA
OP1out[1] => rot_out[1].DATAB
OP1out[1] => Equal13.IN30
OP1out[1] => Mux10.IN60
OP1out[1] => Mux11.IN35
OP1out[1] => result[1].DATAB
OP1out[1] => bf_flag_z.OUTPUTSELECT
OP1out[1] => result.DATAB
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.DATAB
OP1out[2] => addsub_a[2].DATAA
OP1out[2] => Add4.IN14
OP1out[2] => Add5.IN14
OP1out[2] => Add8.IN3
OP1out[2] => Add12.IN8
OP1out[2] => Mux2.IN29
OP1out[2] => bits_out[2].DATAA
OP1out[2] => rot_out.DATAB
OP1out[2] => rot_out.DATAA
OP1out[2] => rot_out[2].DATAB
OP1out[2] => Equal13.IN29
OP1out[2] => Mux10.IN59
OP1out[2] => Mux11.IN34
OP1out[2] => result[2].DATAB
OP1out[2] => bf_flag_z.OUTPUTSELECT
OP1out[2] => result.DATAB
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.DATAB
OP1out[3] => addsub_a.DATAB
OP1out[3] => addsub_a[3].DATAA
OP1out[3] => Add4.IN13
OP1out[3] => Add5.IN13
OP1out[3] => Add8.IN2
OP1out[3] => Add12.IN7
OP1out[3] => Mux2.IN28
OP1out[3] => bits_out[3].DATAA
OP1out[3] => rot_out.DATAB
OP1out[3] => rot_out.DATAA
OP1out[3] => rot_out[3].DATAB
OP1out[3] => Equal13.IN28
OP1out[3] => Mux10.IN58
OP1out[3] => Mux11.IN33
OP1out[3] => result[3].DATAB
OP1out[3] => bf_flag_z.OUTPUTSELECT
OP1out[3] => result.DATAB
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.DATAB
OP1out[4] => addsub_a.DATAB
OP1out[4] => addsub_a[4].DATAA
OP1out[4] => Add4.IN12
OP1out[4] => Add5.IN12
OP1out[4] => Add9.IN5
OP1out[4] => Add13.IN10
OP1out[4] => Mux2.IN27
OP1out[4] => bits_out[4].DATAA
OP1out[4] => rot_out.DATAB
OP1out[4] => rot_out.DATAA
OP1out[4] => rot_out[4].DATAB
OP1out[4] => Equal13.IN27
OP1out[4] => Mux10.IN57
OP1out[4] => Mux11.IN32
OP1out[4] => result[4].DATAB
OP1out[4] => bf_flag_z.OUTPUTSELECT
OP1out[4] => result.DATAB
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.DATAB
OP1out[5] => addsub_a.DATAB
OP1out[5] => addsub_a[5].DATAA
OP1out[5] => Add4.IN11
OP1out[5] => Add5.IN11
OP1out[5] => Add9.IN4
OP1out[5] => Add13.IN9
OP1out[5] => Mux2.IN26
OP1out[5] => bits_out[5].DATAA
OP1out[5] => rot_out.DATAB
OP1out[5] => rot_out.DATAA
OP1out[5] => rot_out[5].DATAB
OP1out[5] => Equal13.IN26
OP1out[5] => Mux10.IN56
OP1out[5] => Mux11.IN31
OP1out[5] => result[5].DATAB
OP1out[5] => bf_flag_z.OUTPUTSELECT
OP1out[5] => result.DATAB
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.DATAB
OP1out[6] => addsub_a.DATAB
OP1out[6] => addsub_a[6].DATAA
OP1out[6] => Add4.IN10
OP1out[6] => Add5.IN10
OP1out[6] => Add9.IN3
OP1out[6] => Add13.IN8
OP1out[6] => Mux2.IN25
OP1out[6] => bits_out[6].DATAA
OP1out[6] => rot_out.DATAB
OP1out[6] => rot_out.DATAA
OP1out[6] => rot_out[6].DATAB
OP1out[6] => Equal13.IN25
OP1out[6] => Mux10.IN55
OP1out[6] => Mux11.IN30
OP1out[6] => result[6].DATAB
OP1out[6] => bf_flag_z.OUTPUTSELECT
OP1out[6] => result.DATAB
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.DATAB
OP1out[7] => addsub_a.DATAB
OP1out[7] => addsub_a[7].DATAA
OP1out[7] => Add4.IN9
OP1out[7] => Add5.IN9
OP1out[7] => Add9.IN2
OP1out[7] => Add13.IN7
OP1out[7] => Mux2.IN24
OP1out[7] => bits_out[7].DATAA
OP1out[7] => Mux12.IN3
OP1out[7] => rot_out.DATAB
OP1out[7] => rot_out.DATAA
OP1out[7] => rot_out[7].DATAB
OP1out[7] => Equal13.IN24
OP1out[7] => Mux10.IN54
OP1out[7] => Mux11.IN29
OP1out[7] => result[7].DATAB
OP1out[7] => bf_flag_z.OUTPUTSELECT
OP1out[7] => result.DATAB
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.DATAB
OP1out[8] => addsub_a.DATAB
OP1out[8] => addsub_a[8].DATAA
OP1out[8] => Add4.IN8
OP1out[8] => Add5.IN8
OP1out[8] => Mux2.IN23
OP1out[8] => bits_out[8].DATAA
OP1out[8] => Mux15.IN0
OP1out[8] => Mux15.IN1
OP1out[8] => Mux15.IN2
OP1out[8] => rot_out.DATAB
OP1out[8] => rot_out[8].DATAB
OP1out[8] => Equal13.IN23
OP1out[8] => Mux10.IN53
OP1out[8] => Mux11.IN28
OP1out[8] => result[8].DATAB
OP1out[8] => bf_flag_z.OUTPUTSELECT
OP1out[8] => result.DATAB
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.DATAB
OP1out[9] => addsub_a.DATAB
OP1out[9] => addsub_a[9].DATAA
OP1out[9] => Add4.IN7
OP1out[9] => Add5.IN7
OP1out[9] => Mux2.IN22
OP1out[9] => bits_out[9].DATAA
OP1out[9] => rot_out.DATAB
OP1out[9] => rot_out.DATAA
OP1out[9] => rot_out[9].DATAB
OP1out[9] => Equal13.IN22
OP1out[9] => Mux10.IN52
OP1out[9] => Mux11.IN27
OP1out[9] => result[9].DATAB
OP1out[9] => bf_flag_z.OUTPUTSELECT
OP1out[9] => result.DATAB
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.DATAB
OP1out[10] => addsub_a.DATAB
OP1out[10] => addsub_a[10].DATAA
OP1out[10] => Add4.IN6
OP1out[10] => Add5.IN6
OP1out[10] => Mux2.IN21
OP1out[10] => bits_out[10].DATAA
OP1out[10] => rot_out.DATAB
OP1out[10] => rot_out.DATAA
OP1out[10] => rot_out[10].DATAB
OP1out[10] => Equal13.IN21
OP1out[10] => Mux10.IN51
OP1out[10] => Mux11.IN26
OP1out[10] => result[10].DATAB
OP1out[10] => bf_flag_z.OUTPUTSELECT
OP1out[10] => result.DATAB
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.DATAB
OP1out[11] => addsub_a.DATAB
OP1out[11] => addsub_a[11].DATAA
OP1out[11] => Add4.IN5
OP1out[11] => Add5.IN5
OP1out[11] => Mux2.IN20
OP1out[11] => bits_out[11].DATAA
OP1out[11] => rot_out.DATAB
OP1out[11] => rot_out.DATAA
OP1out[11] => rot_out[11].DATAB
OP1out[11] => Equal13.IN20
OP1out[11] => Mux10.IN50
OP1out[11] => Mux11.IN25
OP1out[11] => result[11].DATAB
OP1out[11] => bf_flag_z.OUTPUTSELECT
OP1out[11] => result.DATAB
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.DATAB
OP1out[12] => addsub_a.DATAB
OP1out[12] => addsub_a[12].DATAA
OP1out[12] => Add4.IN4
OP1out[12] => Add5.IN4
OP1out[12] => Mux2.IN19
OP1out[12] => bits_out[12].DATAA
OP1out[12] => rot_out.DATAB
OP1out[12] => rot_out.DATAA
OP1out[12] => rot_out[12].DATAB
OP1out[12] => Equal13.IN19
OP1out[12] => Mux10.IN49
OP1out[12] => Mux11.IN24
OP1out[12] => result[12].DATAB
OP1out[12] => bf_flag_z.OUTPUTSELECT
OP1out[12] => result.DATAB
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.DATAB
OP1out[13] => addsub_a.DATAB
OP1out[13] => addsub_a[13].DATAA
OP1out[13] => Add4.IN3
OP1out[13] => Add5.IN3
OP1out[13] => Mux2.IN18
OP1out[13] => bits_out[13].DATAA
OP1out[13] => rot_out.DATAB
OP1out[13] => rot_out.DATAA
OP1out[13] => rot_out[13].DATAB
OP1out[13] => Equal13.IN18
OP1out[13] => Mux10.IN48
OP1out[13] => Mux11.IN23
OP1out[13] => result[13].DATAB
OP1out[13] => bf_flag_z.OUTPUTSELECT
OP1out[13] => result.DATAB
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.DATAB
OP1out[14] => addsub_a.DATAB
OP1out[14] => addsub_a[14].DATAA
OP1out[14] => Add4.IN2
OP1out[14] => Add5.IN2
OP1out[14] => Mux2.IN17
OP1out[14] => bits_out[14].DATAA
OP1out[14] => rot_out.DATAB
OP1out[14] => rot_out.DATAA
OP1out[14] => rot_out[14].DATAB
OP1out[14] => Equal13.IN17
OP1out[14] => Mux10.IN47
OP1out[14] => Mux11.IN22
OP1out[14] => result[14].DATAB
OP1out[14] => bf_flag_z.OUTPUTSELECT
OP1out[14] => result.DATAB
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.DATAB
OP1out[15] => addsub_a.DATAB
OP1out[15] => addsub_a[15].DATAA
OP1out[15] => Add4.IN1
OP1out[15] => Add5.IN1
OP1out[15] => Mux2.IN16
OP1out[15] => bits_out[15].DATAA
OP1out[15] => Mux12.IN1
OP1out[15] => Mux12.IN2
OP1out[15] => rot_out.DATAB
OP1out[15] => rot_out.DATAA
OP1out[15] => rot_out[15].DATAB
OP1out[15] => Flags.DATAB
OP1out[15] => Equal13.IN16
OP1out[15] => Mux10.IN46
OP1out[15] => Mux11.IN21
OP1out[15] => result[15].DATAB
OP1out[15] => bf_flag_z.OUTPUTSELECT
OP1out[15] => result.DATAB
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.DATAB
OP1out[16] => addsub_a.DATAB
OP1out[16] => addsub_a[16].DATAA
OP1out[16] => Mux2.IN15
OP1out[16] => bits_out[16].DATAA
OP1out[16] => rot_out.DATAA
OP1out[16] => rot_out.DATAB
OP1out[16] => rot_out[16].DATAB
OP1out[16] => Equal14.IN31
OP1out[16] => Mux10.IN45
OP1out[16] => Mux11.IN20
OP1out[16] => result[16].DATAB
OP1out[16] => bf_flag_z.OUTPUTSELECT
OP1out[16] => result.DATAB
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.DATAB
OP1out[17] => addsub_a.DATAB
OP1out[17] => addsub_a[17].DATAA
OP1out[17] => Mux2.IN14
OP1out[17] => bits_out[17].DATAA
OP1out[17] => rot_out.DATAB
OP1out[17] => rot_out.DATAA
OP1out[17] => rot_out[17].DATAB
OP1out[17] => Equal14.IN30
OP1out[17] => Mux10.IN44
OP1out[17] => Mux11.IN19
OP1out[17] => result[17].DATAB
OP1out[17] => bf_flag_z.OUTPUTSELECT
OP1out[17] => result.DATAB
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.DATAB
OP1out[18] => addsub_a.DATAB
OP1out[18] => addsub_a[18].DATAA
OP1out[18] => Mux2.IN13
OP1out[18] => bits_out[18].DATAA
OP1out[18] => rot_out.DATAB
OP1out[18] => rot_out.DATAA
OP1out[18] => rot_out[18].DATAB
OP1out[18] => Equal14.IN29
OP1out[18] => Mux10.IN43
OP1out[18] => Mux11.IN18
OP1out[18] => result[18].DATAB
OP1out[18] => bf_flag_z.OUTPUTSELECT
OP1out[18] => result.DATAB
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.DATAB
OP1out[19] => addsub_a.DATAB
OP1out[19] => addsub_a[19].DATAA
OP1out[19] => Mux2.IN12
OP1out[19] => bits_out[19].DATAA
OP1out[19] => rot_out.DATAB
OP1out[19] => rot_out.DATAA
OP1out[19] => rot_out[19].DATAB
OP1out[19] => Equal14.IN28
OP1out[19] => Mux10.IN42
OP1out[19] => Mux11.IN17
OP1out[19] => result[19].DATAB
OP1out[19] => bf_flag_z.OUTPUTSELECT
OP1out[19] => result.DATAB
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.DATAB
OP1out[20] => addsub_a.DATAB
OP1out[20] => addsub_a[20].DATAA
OP1out[20] => Mux2.IN11
OP1out[20] => bits_out[20].DATAA
OP1out[20] => rot_out.DATAB
OP1out[20] => rot_out.DATAA
OP1out[20] => rot_out[20].DATAB
OP1out[20] => Equal14.IN27
OP1out[20] => Mux10.IN41
OP1out[20] => Mux11.IN16
OP1out[20] => result[20].DATAB
OP1out[20] => bf_flag_z.OUTPUTSELECT
OP1out[20] => result.DATAB
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.DATAB
OP1out[21] => addsub_a.DATAB
OP1out[21] => addsub_a[21].DATAA
OP1out[21] => Mux2.IN10
OP1out[21] => bits_out[21].DATAA
OP1out[21] => rot_out.DATAB
OP1out[21] => rot_out.DATAA
OP1out[21] => rot_out[21].DATAB
OP1out[21] => Equal14.IN26
OP1out[21] => Mux10.IN40
OP1out[21] => Mux11.IN15
OP1out[21] => result[21].DATAB
OP1out[21] => bf_flag_z.OUTPUTSELECT
OP1out[21] => result.DATAB
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.DATAB
OP1out[22] => addsub_a.DATAB
OP1out[22] => addsub_a[22].DATAA
OP1out[22] => Mux2.IN9
OP1out[22] => bits_out[22].DATAA
OP1out[22] => rot_out.DATAB
OP1out[22] => rot_out.DATAA
OP1out[22] => rot_out[22].DATAB
OP1out[22] => Equal14.IN25
OP1out[22] => Mux10.IN39
OP1out[22] => Mux11.IN14
OP1out[22] => result[22].DATAB
OP1out[22] => bf_flag_z.OUTPUTSELECT
OP1out[22] => result.DATAB
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.DATAB
OP1out[23] => addsub_a.DATAB
OP1out[23] => addsub_a[23].DATAA
OP1out[23] => Mux2.IN8
OP1out[23] => bits_out[23].DATAA
OP1out[23] => rot_out.DATAB
OP1out[23] => rot_out.DATAA
OP1out[23] => rot_out[23].DATAB
OP1out[23] => Equal14.IN24
OP1out[23] => Mux10.IN38
OP1out[23] => Mux11.IN13
OP1out[23] => result[23].DATAB
OP1out[23] => bf_flag_z.OUTPUTSELECT
OP1out[23] => result.DATAB
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.DATAB
OP1out[24] => addsub_a.DATAB
OP1out[24] => addsub_a[24].DATAA
OP1out[24] => Mux2.IN7
OP1out[24] => bits_out[24].DATAA
OP1out[24] => rot_out.DATAB
OP1out[24] => rot_out.DATAA
OP1out[24] => rot_out[24].DATAB
OP1out[24] => Equal14.IN23
OP1out[24] => Mux10.IN37
OP1out[24] => Mux11.IN12
OP1out[24] => result[24].DATAB
OP1out[24] => bf_flag_z.OUTPUTSELECT
OP1out[24] => result.DATAB
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.DATAB
OP1out[25] => addsub_a.DATAB
OP1out[25] => addsub_a[25].DATAA
OP1out[25] => Mux2.IN6
OP1out[25] => bits_out[25].DATAA
OP1out[25] => rot_out.DATAB
OP1out[25] => rot_out.DATAA
OP1out[25] => rot_out[25].DATAB
OP1out[25] => Equal14.IN22
OP1out[25] => Mux10.IN36
OP1out[25] => Mux11.IN11
OP1out[25] => result[25].DATAB
OP1out[25] => bf_flag_z.OUTPUTSELECT
OP1out[25] => result.DATAB
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.DATAB
OP1out[26] => addsub_a.DATAB
OP1out[26] => addsub_a[26].DATAA
OP1out[26] => Mux2.IN5
OP1out[26] => bits_out[26].DATAA
OP1out[26] => rot_out.DATAB
OP1out[26] => rot_out.DATAA
OP1out[26] => rot_out[26].DATAB
OP1out[26] => Equal14.IN21
OP1out[26] => Mux10.IN35
OP1out[26] => Mux11.IN10
OP1out[26] => result[26].DATAB
OP1out[26] => bf_flag_z.OUTPUTSELECT
OP1out[26] => result.DATAB
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.DATAB
OP1out[27] => addsub_a.DATAB
OP1out[27] => addsub_a[27].DATAA
OP1out[27] => Mux2.IN4
OP1out[27] => bits_out[27].DATAA
OP1out[27] => rot_out.DATAB
OP1out[27] => rot_out.DATAA
OP1out[27] => rot_out[27].DATAB
OP1out[27] => Equal14.IN20
OP1out[27] => Mux10.IN34
OP1out[27] => Mux11.IN9
OP1out[27] => result[27].DATAB
OP1out[27] => bf_flag_z.OUTPUTSELECT
OP1out[27] => result.DATAB
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.DATAB
OP1out[28] => addsub_a.DATAB
OP1out[28] => addsub_a[28].DATAA
OP1out[28] => Mux2.IN3
OP1out[28] => bits_out[28].DATAA
OP1out[28] => rot_out.DATAB
OP1out[28] => rot_out.DATAA
OP1out[28] => rot_out[28].DATAB
OP1out[28] => Equal14.IN19
OP1out[28] => Mux10.IN33
OP1out[28] => Mux11.IN8
OP1out[28] => result[28].DATAB
OP1out[28] => bf_flag_z.OUTPUTSELECT
OP1out[28] => result.DATAB
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.DATAB
OP1out[29] => addsub_a.DATAB
OP1out[29] => addsub_a[29].DATAA
OP1out[29] => Mux2.IN2
OP1out[29] => bits_out[29].DATAA
OP1out[29] => rot_out.DATAB
OP1out[29] => rot_out.DATAA
OP1out[29] => rot_out[29].DATAB
OP1out[29] => Equal14.IN18
OP1out[29] => Mux10.IN32
OP1out[29] => Mux11.IN7
OP1out[29] => result[29].DATAB
OP1out[29] => bf_flag_z.OUTPUTSELECT
OP1out[29] => result.DATAB
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.DATAB
OP1out[30] => addsub_a.DATAB
OP1out[30] => addsub_a[30].DATAA
OP1out[30] => Mux2.IN1
OP1out[30] => bits_out[30].DATAA
OP1out[30] => rot_out.DATAB
OP1out[30] => rot_out.DATAA
OP1out[30] => rot_out[30].DATAB
OP1out[30] => Equal14.IN17
OP1out[30] => Mux10.IN31
OP1out[30] => Mux11.IN6
OP1out[30] => result[30].DATAB
OP1out[30] => bf_flag_z.OUTPUTSELECT
OP1out[30] => result.DATAB
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.DATAB
OP1out[31] => addsub_a.DATAB
OP1out[31] => addsub_a[31].DATAA
OP1out[31] => Mux2.IN0
OP1out[31] => bits_out[31].DATAA
OP1out[31] => Mux12.IN0
OP1out[31] => rot_out.DATAA
OP1out[31] => rot_out[31].DATAB
OP1out[31] => Flags.DATAA
OP1out[31] => Equal14.IN16
OP1out[31] => Mux10.IN30
OP1out[31] => Mux11.IN5
OP1out[31] => result[31].DATAB
OP1out[31] => bf_flag_z.OUTPUTSELECT
OP1out[31] => result.DATAB
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.DATAB
OP2out[0] => addsub_b.DATAA
OP2out[0] => Add4.IN32
OP2out[0] => pack_a[0].DATAA
OP2out[0] => Add8.IN9
OP2out[0] => RotateRight0.IN31
OP2out[0] => ShiftLeft0.IN32
OP2out[0] => ShiftRight0.IN32
OP2out[0] => CCRin.DATAA
OP2out[0] => faktorB[16].DATAB
OP2out[0] => faktorB[0].DATAA
OP2out[0] => Add19.IN33
OP2out[0] => Add12.IN5
OP2out[0] => Add20.IN5
OP2out[0] => Add22.IN4
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.DATAB
OP2out[1] => addsub_b.DATAA
OP2out[1] => Add4.IN31
OP2out[1] => pack_a[1].DATAA
OP2out[1] => Add8.IN8
OP2out[1] => RotateRight0.IN30
OP2out[1] => ShiftLeft0.IN31
OP2out[1] => ShiftRight0.IN31
OP2out[1] => CCRin.DATAA
OP2out[1] => faktorB[17].DATAB
OP2out[1] => faktorB[1].DATAA
OP2out[1] => Add19.IN32
OP2out[1] => Add12.IN4
OP2out[1] => Add20.IN4
OP2out[1] => Add22.IN3
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.DATAB
OP2out[2] => addsub_b.DATAA
OP2out[2] => Add4.IN30
OP2out[2] => pack_a[2].DATAA
OP2out[2] => Add8.IN7
OP2out[2] => RotateRight0.IN29
OP2out[2] => ShiftLeft0.IN30
OP2out[2] => ShiftRight0.IN30
OP2out[2] => CCRin.DATAA
OP2out[2] => faktorB[18].DATAB
OP2out[2] => faktorB[2].DATAA
OP2out[2] => Add19.IN31
OP2out[2] => Add12.IN3
OP2out[2] => Add20.IN3
OP2out[2] => Add22.IN2
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.DATAB
OP2out[3] => addsub_b.DATAA
OP2out[3] => Add4.IN29
OP2out[3] => pack_a[3].DATAA
OP2out[3] => Add8.IN6
OP2out[3] => RotateRight0.IN28
OP2out[3] => ShiftLeft0.IN29
OP2out[3] => ShiftRight0.IN29
OP2out[3] => CCRin.DATAA
OP2out[3] => faktorB[19].DATAB
OP2out[3] => faktorB[3].DATAA
OP2out[3] => Add19.IN30
OP2out[3] => Add12.IN2
OP2out[3] => Add20.IN2
OP2out[3] => Add22.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.DATAB
OP2out[4] => addsub_b.DATAA
OP2out[4] => Add4.IN28
OP2out[4] => pack_a[8].DATAA
OP2out[4] => Add9.IN9
OP2out[4] => RotateRight0.IN27
OP2out[4] => ShiftLeft0.IN28
OP2out[4] => ShiftRight0.IN28
OP2out[4] => CCRin.DATAA
OP2out[4] => faktorB[20].DATAB
OP2out[4] => faktorB[4].DATAA
OP2out[4] => Add19.IN29
OP2out[4] => Add13.IN6
OP2out[4] => Add20.IN9
OP2out[4] => Add22.IN8
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.DATAB
OP2out[5] => addsub_b.DATAA
OP2out[5] => Add4.IN27
OP2out[5] => pack_a[9].DATAA
OP2out[5] => Add9.IN8
OP2out[5] => RotateRight0.IN26
OP2out[5] => ShiftLeft0.IN27
OP2out[5] => ShiftRight0.IN27
OP2out[5] => faktorB[21].DATAB
OP2out[5] => faktorB[5].DATAA
OP2out[5] => Add19.IN28
OP2out[5] => Add13.IN5
OP2out[5] => Add20.IN8
OP2out[5] => Add22.IN7
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.DATAB
OP2out[6] => addsub_b.DATAA
OP2out[6] => Add4.IN26
OP2out[6] => pack_a[10].DATAA
OP2out[6] => Add9.IN7
OP2out[6] => RotateRight0.IN25
OP2out[6] => ShiftLeft0.IN26
OP2out[6] => ShiftRight0.IN26
OP2out[6] => faktorB[22].DATAB
OP2out[6] => faktorB[6].DATAA
OP2out[6] => Add19.IN27
OP2out[6] => Add13.IN4
OP2out[6] => Add20.IN7
OP2out[6] => Add22.IN6
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.DATAB
OP2out[7] => addsub_b.DATAA
OP2out[7] => Add4.IN25
OP2out[7] => pack_a[11].DATAA
OP2out[7] => Add9.IN6
OP2out[7] => RotateRight0.IN24
OP2out[7] => ShiftLeft0.IN25
OP2out[7] => ShiftRight0.IN25
OP2out[7] => faktorB[23].DATAB
OP2out[7] => faktorB[7].DATAA
OP2out[7] => Add19.IN26
OP2out[7] => Add13.IN3
OP2out[7] => Add20.IN6
OP2out[7] => Add22.IN5
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.DATAB
OP2out[8] => addsub_b.DATAA
OP2out[8] => Add4.IN24
OP2out[8] => RotateRight0.IN23
OP2out[8] => ShiftLeft0.IN24
OP2out[8] => ShiftRight0.IN24
OP2out[8] => faktorB[24].DATAB
OP2out[8] => faktorB[8].DATAA
OP2out[8] => Add19.IN25
OP2out[8] => Add20.IN33
OP2out[8] => Add22.IN16
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.DATAB
OP2out[9] => addsub_b.DATAA
OP2out[9] => Add4.IN23
OP2out[9] => RotateRight0.IN22
OP2out[9] => ShiftLeft0.IN23
OP2out[9] => ShiftRight0.IN23
OP2out[9] => faktorB[25].DATAB
OP2out[9] => faktorB[9].DATAA
OP2out[9] => Add19.IN24
OP2out[9] => Add20.IN32
OP2out[9] => Add22.IN15
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.DATAB
OP2out[10] => addsub_b.DATAA
OP2out[10] => Add4.IN22
OP2out[10] => RotateRight0.IN21
OP2out[10] => ShiftLeft0.IN22
OP2out[10] => ShiftRight0.IN22
OP2out[10] => faktorB[26].DATAB
OP2out[10] => faktorB[10].DATAA
OP2out[10] => Add19.IN23
OP2out[10] => Add20.IN31
OP2out[10] => Add22.IN14
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.DATAB
OP2out[11] => addsub_b.DATAA
OP2out[11] => Add4.IN21
OP2out[11] => RotateRight0.IN20
OP2out[11] => ShiftLeft0.IN21
OP2out[11] => ShiftRight0.IN21
OP2out[11] => faktorB[27].DATAB
OP2out[11] => faktorB[11].DATAA
OP2out[11] => Add19.IN22
OP2out[11] => Add20.IN30
OP2out[11] => Add22.IN13
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.DATAB
OP2out[12] => addsub_b.DATAA
OP2out[12] => Add4.IN20
OP2out[12] => RotateRight0.IN19
OP2out[12] => ShiftLeft0.IN20
OP2out[12] => ShiftRight0.IN20
OP2out[12] => faktorB[28].DATAB
OP2out[12] => faktorB[12].DATAA
OP2out[12] => Add19.IN21
OP2out[12] => Add20.IN29
OP2out[12] => Add22.IN12
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.DATAB
OP2out[13] => addsub_b.DATAA
OP2out[13] => Add4.IN19
OP2out[13] => RotateRight0.IN18
OP2out[13] => ShiftLeft0.IN19
OP2out[13] => ShiftRight0.IN19
OP2out[13] => faktorB[29].DATAB
OP2out[13] => faktorB[13].DATAA
OP2out[13] => Add19.IN20
OP2out[13] => Add20.IN28
OP2out[13] => Add22.IN11
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.DATAB
OP2out[14] => addsub_b.DATAA
OP2out[14] => Add4.IN18
OP2out[14] => RotateRight0.IN17
OP2out[14] => ShiftLeft0.IN18
OP2out[14] => ShiftRight0.IN18
OP2out[14] => faktorB[30].DATAB
OP2out[14] => faktorB[14].DATAA
OP2out[14] => Add19.IN19
OP2out[14] => Add20.IN27
OP2out[14] => Add22.IN10
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.DATAB
OP2out[15] => addsub_b.DATAA
OP2out[15] => Add4.IN17
OP2out[15] => RotateRight0.IN16
OP2out[15] => ShiftLeft0.IN17
OP2out[15] => ShiftRight0.IN17
OP2out[15] => faktorB[31].DATAB
OP2out[15] => faktorB[15].DATAA
OP2out[15] => Add19.IN18
OP2out[15] => Add20.IN26
OP2out[15] => Add22.IN9
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.DATAB
OP2out[16] => addsub_b.DATAA
OP2out[16] => RotateRight0.IN15
OP2out[16] => ShiftLeft0.IN16
OP2out[16] => ShiftRight0.IN16
OP2out[16] => faktorB[16].DATAA
OP2out[16] => OP2outext[0].DATAB
OP2out[16] => Add19.IN17
OP2out[16] => Add22.IN32
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.DATAB
OP2out[17] => addsub_b.DATAA
OP2out[17] => RotateRight0.IN14
OP2out[17] => ShiftLeft0.IN15
OP2out[17] => ShiftRight0.IN15
OP2out[17] => faktorB[17].DATAA
OP2out[17] => OP2outext[1].DATAB
OP2out[17] => Add19.IN16
OP2out[17] => Add22.IN31
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.DATAB
OP2out[18] => addsub_b.DATAA
OP2out[18] => RotateRight0.IN13
OP2out[18] => ShiftLeft0.IN14
OP2out[18] => ShiftRight0.IN14
OP2out[18] => faktorB[18].DATAA
OP2out[18] => OP2outext[2].DATAB
OP2out[18] => Add19.IN15
OP2out[18] => Add22.IN30
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.DATAB
OP2out[19] => addsub_b.DATAA
OP2out[19] => RotateRight0.IN12
OP2out[19] => ShiftLeft0.IN13
OP2out[19] => ShiftRight0.IN13
OP2out[19] => faktorB[19].DATAA
OP2out[19] => OP2outext[3].DATAB
OP2out[19] => Add19.IN14
OP2out[19] => Add22.IN29
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.DATAB
OP2out[20] => addsub_b.DATAA
OP2out[20] => RotateRight0.IN11
OP2out[20] => ShiftLeft0.IN12
OP2out[20] => ShiftRight0.IN12
OP2out[20] => faktorB[20].DATAA
OP2out[20] => OP2outext[4].DATAB
OP2out[20] => Add19.IN13
OP2out[20] => Add22.IN28
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.DATAB
OP2out[21] => addsub_b.DATAA
OP2out[21] => RotateRight0.IN10
OP2out[21] => ShiftLeft0.IN11
OP2out[21] => ShiftRight0.IN11
OP2out[21] => faktorB[21].DATAA
OP2out[21] => OP2outext[5].DATAB
OP2out[21] => Add19.IN12
OP2out[21] => Add22.IN27
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.DATAB
OP2out[22] => addsub_b.DATAA
OP2out[22] => RotateRight0.IN9
OP2out[22] => ShiftLeft0.IN10
OP2out[22] => ShiftRight0.IN10
OP2out[22] => faktorB[22].DATAA
OP2out[22] => OP2outext[6].DATAB
OP2out[22] => Add19.IN11
OP2out[22] => Add22.IN26
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.DATAB
OP2out[23] => addsub_b.DATAA
OP2out[23] => RotateRight0.IN8
OP2out[23] => ShiftLeft0.IN9
OP2out[23] => ShiftRight0.IN9
OP2out[23] => faktorB[23].DATAA
OP2out[23] => OP2outext[7].DATAB
OP2out[23] => Add19.IN10
OP2out[23] => Add22.IN25
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.DATAB
OP2out[24] => addsub_b.DATAA
OP2out[24] => RotateRight0.IN7
OP2out[24] => ShiftLeft0.IN8
OP2out[24] => ShiftRight0.IN8
OP2out[24] => faktorB[24].DATAA
OP2out[24] => OP2outext[8].DATAB
OP2out[24] => Add19.IN9
OP2out[24] => Add22.IN24
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.DATAB
OP2out[25] => addsub_b.DATAA
OP2out[25] => RotateRight0.IN6
OP2out[25] => ShiftLeft0.IN7
OP2out[25] => ShiftRight0.IN7
OP2out[25] => faktorB[25].DATAA
OP2out[25] => OP2outext[9].DATAB
OP2out[25] => Add19.IN8
OP2out[25] => Add22.IN23
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.DATAB
OP2out[26] => addsub_b.DATAA
OP2out[26] => RotateRight0.IN5
OP2out[26] => ShiftLeft0.IN6
OP2out[26] => ShiftRight0.IN6
OP2out[26] => faktorB[26].DATAA
OP2out[26] => OP2outext[10].DATAB
OP2out[26] => Add19.IN7
OP2out[26] => Add22.IN22
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.DATAB
OP2out[27] => addsub_b.DATAA
OP2out[27] => RotateRight0.IN4
OP2out[27] => ShiftLeft0.IN5
OP2out[27] => ShiftRight0.IN5
OP2out[27] => faktorB[27].DATAA
OP2out[27] => OP2outext[11].DATAB
OP2out[27] => Add19.IN6
OP2out[27] => Add22.IN21
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.DATAB
OP2out[28] => addsub_b.DATAA
OP2out[28] => RotateRight0.IN3
OP2out[28] => ShiftLeft0.IN4
OP2out[28] => ShiftRight0.IN4
OP2out[28] => faktorB[28].DATAA
OP2out[28] => OP2outext[12].DATAB
OP2out[28] => Add19.IN5
OP2out[28] => Add22.IN20
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.DATAB
OP2out[29] => addsub_b.DATAA
OP2out[29] => RotateRight0.IN2
OP2out[29] => ShiftLeft0.IN3
OP2out[29] => ShiftRight0.IN3
OP2out[29] => faktorB[29].DATAA
OP2out[29] => OP2outext[13].DATAB
OP2out[29] => Add19.IN4
OP2out[29] => Add22.IN19
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.DATAB
OP2out[30] => addsub_b.DATAA
OP2out[30] => RotateRight0.IN1
OP2out[30] => ShiftLeft0.IN2
OP2out[30] => ShiftRight0.IN2
OP2out[30] => faktorB[30].DATAA
OP2out[30] => OP2outext[14].DATAB
OP2out[30] => Add19.IN3
OP2out[30] => Add22.IN18
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.DATAB
OP2out[31] => addsub_b.DATAA
OP2out[31] => RotateRight0.IN0
OP2out[31] => ShiftLeft0.IN1
OP2out[31] => ShiftRight0.IN1
OP2out[31] => faktorB[31].DATAA
OP2out[31] => OP2outext[15].DATAB
OP2out[31] => process_9.IN1
OP2out[31] => Add19.IN2
OP2out[31] => process_9.IN1
OP2out[31] => Add22.IN17
reg_QA[0] => mulu_reg.DATAA
reg_QA[0] => divisor[16].DATAB
reg_QA[0] => divisor[0].DATAA
reg_QA[0] => Add18.IN31
reg_QA[1] => mulu_reg.DATAA
reg_QA[1] => divisor[17].DATAB
reg_QA[1] => divisor[1].DATAA
reg_QA[1] => Add18.IN30
reg_QA[2] => mulu_reg.DATAA
reg_QA[2] => divisor[18].DATAB
reg_QA[2] => divisor[2].DATAA
reg_QA[2] => Add18.IN29
reg_QA[3] => mulu_reg.DATAA
reg_QA[3] => divisor[19].DATAB
reg_QA[3] => divisor[3].DATAA
reg_QA[3] => Add18.IN28
reg_QA[4] => mulu_reg.DATAA
reg_QA[4] => divisor[20].DATAB
reg_QA[4] => divisor[4].DATAA
reg_QA[4] => Add18.IN27
reg_QA[5] => mulu_reg.DATAA
reg_QA[5] => divisor[21].DATAB
reg_QA[5] => divisor[5].DATAA
reg_QA[5] => Add18.IN26
reg_QA[6] => mulu_reg.DATAA
reg_QA[6] => divisor[22].DATAB
reg_QA[6] => divisor[6].DATAA
reg_QA[6] => Add18.IN25
reg_QA[7] => mulu_reg.DATAA
reg_QA[7] => divisor[23].DATAB
reg_QA[7] => divisor[7].DATAA
reg_QA[7] => Add18.IN24
reg_QA[8] => mulu_reg.DATAA
reg_QA[8] => divisor[24].DATAB
reg_QA[8] => divisor[8].DATAA
reg_QA[8] => Add18.IN23
reg_QA[9] => mulu_reg.DATAA
reg_QA[9] => divisor[25].DATAB
reg_QA[9] => divisor[9].DATAA
reg_QA[9] => Add18.IN22
reg_QA[10] => mulu_reg.DATAA
reg_QA[10] => divisor[26].DATAB
reg_QA[10] => divisor[10].DATAA
reg_QA[10] => Add18.IN21
reg_QA[11] => mulu_reg.DATAA
reg_QA[11] => divisor[27].DATAB
reg_QA[11] => divisor[11].DATAA
reg_QA[11] => Add18.IN20
reg_QA[12] => mulu_reg.DATAA
reg_QA[12] => divisor[28].DATAB
reg_QA[12] => divisor[12].DATAA
reg_QA[12] => Add18.IN19
reg_QA[13] => mulu_reg.DATAA
reg_QA[13] => divisor[29].DATAB
reg_QA[13] => divisor[13].DATAA
reg_QA[13] => Add18.IN18
reg_QA[14] => mulu_reg.DATAA
reg_QA[14] => divisor[30].DATAB
reg_QA[14] => divisor[14].DATAA
reg_QA[14] => Add18.IN17
reg_QA[15] => process_8.IN0
reg_QA[15] => mulu_reg.DATAA
reg_QA[15] => divisor[31].DATAB
reg_QA[15] => divisor[15].DATAA
reg_QA[15] => Add18.IN16
reg_QA[16] => mulu_reg.DATAA
reg_QA[16] => divisor[32].DATAB
reg_QA[16] => divisor[16].DATAA
reg_QA[16] => Add18.IN15
reg_QA[17] => mulu_reg.DATAA
reg_QA[17] => divisor[33].DATAB
reg_QA[17] => divisor[17].DATAA
reg_QA[17] => Add18.IN14
reg_QA[18] => mulu_reg.DATAA
reg_QA[18] => divisor[34].DATAB
reg_QA[18] => divisor[18].DATAA
reg_QA[18] => Add18.IN13
reg_QA[19] => mulu_reg.DATAA
reg_QA[19] => divisor[35].DATAB
reg_QA[19] => divisor[19].DATAA
reg_QA[19] => Add18.IN12
reg_QA[20] => mulu_reg.DATAA
reg_QA[20] => divisor[36].DATAB
reg_QA[20] => divisor[20].DATAA
reg_QA[20] => Add18.IN11
reg_QA[21] => mulu_reg.DATAA
reg_QA[21] => divisor[37].DATAB
reg_QA[21] => divisor[21].DATAA
reg_QA[21] => Add18.IN10
reg_QA[22] => mulu_reg.DATAA
reg_QA[22] => divisor[38].DATAB
reg_QA[22] => divisor[22].DATAA
reg_QA[22] => Add18.IN9
reg_QA[23] => mulu_reg.DATAA
reg_QA[23] => divisor[39].DATAB
reg_QA[23] => divisor[23].DATAA
reg_QA[23] => Add18.IN8
reg_QA[24] => mulu_reg.DATAA
reg_QA[24] => divisor[40].DATAB
reg_QA[24] => divisor[24].DATAA
reg_QA[24] => Add18.IN7
reg_QA[25] => mulu_reg.DATAA
reg_QA[25] => divisor[41].DATAB
reg_QA[25] => divisor[25].DATAA
reg_QA[25] => Add18.IN6
reg_QA[26] => mulu_reg.DATAA
reg_QA[26] => divisor[42].DATAB
reg_QA[26] => divisor[26].DATAA
reg_QA[26] => Add18.IN5
reg_QA[27] => mulu_reg.DATAA
reg_QA[27] => divisor[43].DATAB
reg_QA[27] => divisor[27].DATAA
reg_QA[27] => Add18.IN4
reg_QA[28] => mulu_reg.DATAA
reg_QA[28] => divisor[44].DATAB
reg_QA[28] => divisor[28].DATAA
reg_QA[28] => Add18.IN3
reg_QA[29] => mulu_reg.DATAA
reg_QA[29] => divisor[45].DATAB
reg_QA[29] => divisor[29].DATAA
reg_QA[29] => Add18.IN2
reg_QA[30] => mulu_reg.DATAA
reg_QA[30] => divisor[46].DATAB
reg_QA[30] => divisor[30].DATAA
reg_QA[30] => Add18.IN1
reg_QA[31] => process_8.IN0
reg_QA[31] => mulu_reg.DATAA
reg_QA[31] => divisor.IN1
reg_QA[31] => divisor[47].DATAB
reg_QA[31] => divisor[31].DATAA
reg_QA[31] => Flags.DATAA
reg_QA[31] => Add18.IN0
reg_QB[0] => bit_number[0].DATAA
reg_QB[0] => datareg.DATAB
reg_QB[0] => divisor.DATAB
reg_QB[1] => bit_number[1].DATAA
reg_QB[1] => datareg.DATAB
reg_QB[1] => divisor.DATAB
reg_QB[2] => bit_number[2].DATAA
reg_QB[2] => datareg.DATAB
reg_QB[2] => divisor.DATAB
reg_QB[3] => bit_number.DATAB
reg_QB[3] => datareg.DATAB
reg_QB[3] => divisor.DATAB
reg_QB[4] => bit_number.DATAB
reg_QB[4] => datareg.DATAB
reg_QB[4] => divisor.DATAB
reg_QB[5] => datareg.DATAB
reg_QB[5] => divisor.DATAB
reg_QB[6] => datareg.DATAB
reg_QB[6] => divisor.DATAB
reg_QB[7] => datareg.DATAB
reg_QB[7] => divisor.DATAB
reg_QB[8] => datareg.DATAB
reg_QB[8] => divisor.DATAB
reg_QB[9] => datareg.DATAB
reg_QB[9] => divisor.DATAB
reg_QB[10] => datareg.DATAB
reg_QB[10] => divisor.DATAB
reg_QB[11] => datareg.DATAB
reg_QB[11] => divisor.DATAB
reg_QB[12] => datareg.DATAB
reg_QB[12] => divisor.DATAB
reg_QB[13] => datareg.DATAB
reg_QB[13] => divisor.DATAB
reg_QB[14] => datareg.DATAB
reg_QB[14] => divisor.DATAB
reg_QB[15] => datareg.DATAB
reg_QB[15] => divisor.DATAB
reg_QB[16] => datareg.DATAB
reg_QB[16] => divisor.DATAB
reg_QB[17] => datareg.DATAB
reg_QB[17] => divisor.DATAB
reg_QB[18] => datareg.DATAB
reg_QB[18] => divisor.DATAB
reg_QB[19] => datareg.DATAB
reg_QB[19] => divisor.DATAB
reg_QB[20] => datareg.DATAB
reg_QB[20] => divisor.DATAB
reg_QB[21] => datareg.DATAB
reg_QB[21] => divisor.DATAB
reg_QB[22] => datareg.DATAB
reg_QB[22] => divisor.DATAB
reg_QB[23] => datareg.DATAB
reg_QB[23] => divisor.DATAB
reg_QB[24] => datareg.DATAB
reg_QB[24] => divisor.DATAB
reg_QB[25] => datareg.DATAB
reg_QB[25] => divisor.DATAB
reg_QB[26] => datareg.DATAB
reg_QB[26] => divisor.DATAB
reg_QB[27] => datareg.DATAB
reg_QB[27] => divisor.DATAB
reg_QB[28] => datareg.DATAB
reg_QB[28] => divisor.DATAB
reg_QB[29] => datareg.DATAB
reg_QB[29] => divisor.DATAB
reg_QB[30] => datareg.DATAB
reg_QB[30] => divisor.DATAB
reg_QB[31] => datareg.DATAB
reg_QB[31] => divisor.DATAB
opcode[0] => ~NO_FANOUT~
opcode[1] => ~NO_FANOUT~
opcode[2] => ~NO_FANOUT~
opcode[3] => Equal4.IN3
opcode[4] => Equal4.IN2
opcode[5] => ~NO_FANOUT~
opcode[6] => Mux0.IN5
opcode[6] => Mux1.IN5
opcode[7] => Mux0.IN4
opcode[7] => Mux1.IN4
opcode[8] => Mux3.IN10
opcode[8] => Mux4.IN10
opcode[8] => Mux5.IN10
opcode[8] => Mux6.IN10
opcode[8] => Mux7.IN10
opcode[8] => Mux8.IN10
opcode[8] => divs.IN0
opcode[9] => Mux3.IN9
opcode[9] => Mux4.IN9
opcode[9] => Mux5.IN9
opcode[9] => Mux6.IN9
opcode[9] => Mux7.IN9
opcode[9] => Mux8.IN9
opcode[10] => Mux3.IN8
opcode[10] => Mux4.IN8
opcode[10] => Mux5.IN8
opcode[10] => Mux6.IN8
opcode[10] => Mux7.IN8
opcode[10] => Mux8.IN8
opcode[11] => ~NO_FANOUT~
opcode[12] => ~NO_FANOUT~
opcode[13] => ~NO_FANOUT~
opcode[14] => ~NO_FANOUT~
opcode[15] => divs.IN1
opcode[15] => process_9.IN1
opcode[15] => divs.IN0
datatype[0] => Equal0.IN3
datatype[1] => Equal0.IN2
exe_opcode[0] => ~NO_FANOUT~
exe_opcode[1] => ~NO_FANOUT~
exe_opcode[2] => ~NO_FANOUT~
exe_opcode[3] => ~NO_FANOUT~
exe_opcode[4] => Equal3.IN3
exe_opcode[5] => Equal3.IN2
exe_opcode[6] => Equal2.IN3
exe_opcode[6] => Mux12.IN5
exe_opcode[6] => rot_out.OUTPUTSELECT
exe_opcode[6] => Mux15.IN4
exe_opcode[7] => Equal2.IN2
exe_opcode[7] => Mux12.IN4
exe_opcode[7] => Mux15.IN3
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_X.OUTPUTSELECT
exe_opcode[8] => Flags.DATAB
exe_opcode[8] => Flags.OUTPUTSELECT
exe_opcode[8] => bit_number[4].OUTPUTSELECT
exe_opcode[8] => bit_number[3].OUTPUTSELECT
exe_opcode[8] => bit_number[2].OUTPUTSELECT
exe_opcode[8] => bit_number[1].OUTPUTSELECT
exe_opcode[8] => bit_number[0].OUTPUTSELECT
exe_opcode[9] => ~NO_FANOUT~
exe_opcode[10] => ~NO_FANOUT~
exe_opcode[11] => ~NO_FANOUT~
exe_opcode[12] => ~NO_FANOUT~
exe_opcode[13] => ~NO_FANOUT~
exe_opcode[14] => process_9.IN0
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => OP1in.OUTPUTSELECT
exe_opcode[15] => faktorB[31].OUTPUTSELECT
exe_opcode[15] => faktorB[30].OUTPUTSELECT
exe_opcode[15] => faktorB[29].OUTPUTSELECT
exe_opcode[15] => faktorB[28].OUTPUTSELECT
exe_opcode[15] => faktorB[27].OUTPUTSELECT
exe_opcode[15] => faktorB[26].OUTPUTSELECT
exe_opcode[15] => faktorB[25].OUTPUTSELECT
exe_opcode[15] => faktorB[24].OUTPUTSELECT
exe_opcode[15] => faktorB[23].OUTPUTSELECT
exe_opcode[15] => faktorB[22].OUTPUTSELECT
exe_opcode[15] => faktorB[21].OUTPUTSELECT
exe_opcode[15] => faktorB[20].OUTPUTSELECT
exe_opcode[15] => faktorB[19].OUTPUTSELECT
exe_opcode[15] => faktorB[18].OUTPUTSELECT
exe_opcode[15] => faktorB[17].OUTPUTSELECT
exe_opcode[15] => faktorB[16].OUTPUTSELECT
exe_opcode[15] => faktorB[15].OUTPUTSELECT
exe_opcode[15] => faktorB[14].OUTPUTSELECT
exe_opcode[15] => faktorB[13].OUTPUTSELECT
exe_opcode[15] => faktorB[12].OUTPUTSELECT
exe_opcode[15] => faktorB[11].OUTPUTSELECT
exe_opcode[15] => faktorB[10].OUTPUTSELECT
exe_opcode[15] => faktorB[9].OUTPUTSELECT
exe_opcode[15] => faktorB[8].OUTPUTSELECT
exe_opcode[15] => faktorB[7].OUTPUTSELECT
exe_opcode[15] => faktorB[6].OUTPUTSELECT
exe_opcode[15] => faktorB[5].OUTPUTSELECT
exe_opcode[15] => faktorB[4].OUTPUTSELECT
exe_opcode[15] => faktorB[3].OUTPUTSELECT
exe_opcode[15] => faktorB[2].OUTPUTSELECT
exe_opcode[15] => faktorB[1].OUTPUTSELECT
exe_opcode[15] => faktorB[0].OUTPUTSELECT
exe_opcode[15] => process_8.IN1
exe_opcode[15] => divisor[63].OUTPUTSELECT
exe_opcode[15] => divisor[62].OUTPUTSELECT
exe_opcode[15] => divisor[61].OUTPUTSELECT
exe_opcode[15] => divisor[60].OUTPUTSELECT
exe_opcode[15] => divisor[59].OUTPUTSELECT
exe_opcode[15] => divisor[58].OUTPUTSELECT
exe_opcode[15] => divisor[57].OUTPUTSELECT
exe_opcode[15] => divisor[56].OUTPUTSELECT
exe_opcode[15] => divisor[55].OUTPUTSELECT
exe_opcode[15] => divisor[54].OUTPUTSELECT
exe_opcode[15] => divisor[53].OUTPUTSELECT
exe_opcode[15] => divisor[52].OUTPUTSELECT
exe_opcode[15] => divisor[51].OUTPUTSELECT
exe_opcode[15] => divisor[50].OUTPUTSELECT
exe_opcode[15] => divisor[49].OUTPUTSELECT
exe_opcode[15] => divisor[48].OUTPUTSELECT
exe_opcode[15] => divisor[47].OUTPUTSELECT
exe_opcode[15] => divisor[46].OUTPUTSELECT
exe_opcode[15] => divisor[45].OUTPUTSELECT
exe_opcode[15] => divisor[44].OUTPUTSELECT
exe_opcode[15] => divisor[43].OUTPUTSELECT
exe_opcode[15] => divisor[42].OUTPUTSELECT
exe_opcode[15] => divisor[41].OUTPUTSELECT
exe_opcode[15] => divisor[40].OUTPUTSELECT
exe_opcode[15] => divisor[39].OUTPUTSELECT
exe_opcode[15] => divisor[38].OUTPUTSELECT
exe_opcode[15] => divisor[37].OUTPUTSELECT
exe_opcode[15] => divisor[36].OUTPUTSELECT
exe_opcode[15] => divisor[35].OUTPUTSELECT
exe_opcode[15] => divisor[34].OUTPUTSELECT
exe_opcode[15] => divisor[33].OUTPUTSELECT
exe_opcode[15] => divisor[32].OUTPUTSELECT
exe_opcode[15] => divisor[31].OUTPUTSELECT
exe_opcode[15] => divisor[30].OUTPUTSELECT
exe_opcode[15] => divisor[29].OUTPUTSELECT
exe_opcode[15] => divisor[28].OUTPUTSELECT
exe_opcode[15] => divisor[27].OUTPUTSELECT
exe_opcode[15] => divisor[26].OUTPUTSELECT
exe_opcode[15] => divisor[25].OUTPUTSELECT
exe_opcode[15] => divisor[24].OUTPUTSELECT
exe_opcode[15] => divisor[23].OUTPUTSELECT
exe_opcode[15] => divisor[22].OUTPUTSELECT
exe_opcode[15] => divisor[21].OUTPUTSELECT
exe_opcode[15] => divisor[20].OUTPUTSELECT
exe_opcode[15] => divisor[19].OUTPUTSELECT
exe_opcode[15] => divisor[18].OUTPUTSELECT
exe_opcode[15] => divisor[17].OUTPUTSELECT
exe_opcode[15] => divisor[16].OUTPUTSELECT
exe_opcode[15] => divisor[15].OUTPUTSELECT
exe_opcode[15] => divisor[14].OUTPUTSELECT
exe_opcode[15] => divisor[13].OUTPUTSELECT
exe_opcode[15] => divisor[12].OUTPUTSELECT
exe_opcode[15] => divisor[11].OUTPUTSELECT
exe_opcode[15] => divisor[10].OUTPUTSELECT
exe_opcode[15] => divisor[9].OUTPUTSELECT
exe_opcode[15] => divisor[8].OUTPUTSELECT
exe_opcode[15] => divisor[7].OUTPUTSELECT
exe_opcode[15] => divisor[6].OUTPUTSELECT
exe_opcode[15] => divisor[5].OUTPUTSELECT
exe_opcode[15] => divisor[4].OUTPUTSELECT
exe_opcode[15] => divisor[3].OUTPUTSELECT
exe_opcode[15] => divisor[2].OUTPUTSELECT
exe_opcode[15] => divisor[1].OUTPUTSELECT
exe_opcode[15] => divisor[0].OUTPUTSELECT
exe_opcode[15] => process_8.IN1
exe_datatype[0] => Equal1.IN3
exe_datatype[0] => Equal9.IN3
exe_datatype[0] => Equal12.IN3
exe_datatype[1] => Equal1.IN2
exe_datatype[1] => Equal9.IN2
exe_datatype[1] => Equal12.IN2
sndOPC[0] => bit_number[0].DATAB
sndOPC[1] => bit_number[1].DATAB
sndOPC[2] => bit_number[2].DATAB
sndOPC[3] => bit_number.DATAB
sndOPC[4] => bit_number.DATAB
sndOPC[5] => ~NO_FANOUT~
sndOPC[6] => ~NO_FANOUT~
sndOPC[7] => ~NO_FANOUT~
sndOPC[8] => ~NO_FANOUT~
sndOPC[9] => addsub_a.DATAA
sndOPC[10] => addsub_a.DATAA
sndOPC[10] => process_9.IN1
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => divs.IN1
sndOPC[12] => ~NO_FANOUT~
sndOPC[13] => ~NO_FANOUT~
sndOPC[14] => ~NO_FANOUT~
sndOPC[15] => ~NO_FANOUT~
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[5] => ~NO_FANOUT~
last_data_read[6] => ~NO_FANOUT~
last_data_read[7] => ~NO_FANOUT~
last_data_read[8] => ~NO_FANOUT~
last_data_read[9] => ~NO_FANOUT~
last_data_read[10] => ~NO_FANOUT~
last_data_read[11] => ~NO_FANOUT~
last_data_read[12] => ~NO_FANOUT~
last_data_read[13] => ~NO_FANOUT~
last_data_read[14] => ~NO_FANOUT~
last_data_read[15] => ~NO_FANOUT~
data_read[0] => Flags.DATAB
data_read[0] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
data_read[14] => ~NO_FANOUT~
data_read[15] => ~NO_FANOUT~
FlagsSR[0] => OP1in.DATAB
FlagsSR[1] => OP1in.DATAB
FlagsSR[2] => OP1in.DATAB
FlagsSR[3] => OP1in.DATAB
FlagsSR[4] => OP1in.DATAB
FlagsSR[5] => OP1in.DATAB
FlagsSR[6] => OP1in.DATAB
FlagsSR[7] => OP1in.DATAB
micro_state.idle => ~NO_FANOUT~
micro_state.nop => ~NO_FANOUT~
micro_state.ld_nn => ~NO_FANOUT~
micro_state.st_nn => ~NO_FANOUT~
micro_state.ld_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXn1 => ~NO_FANOUT~
micro_state.ld_AnXn2 => ~NO_FANOUT~
micro_state.st_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXnbd1 => ~NO_FANOUT~
micro_state.ld_AnXnbd2 => ~NO_FANOUT~
micro_state.ld_AnXnbd3 => ~NO_FANOUT~
micro_state.ld_229_1 => ~NO_FANOUT~
micro_state.ld_229_2 => ~NO_FANOUT~
micro_state.ld_229_3 => ~NO_FANOUT~
micro_state.ld_229_4 => ~NO_FANOUT~
micro_state.st_229_1 => ~NO_FANOUT~
micro_state.st_229_2 => ~NO_FANOUT~
micro_state.st_229_3 => ~NO_FANOUT~
micro_state.st_229_4 => ~NO_FANOUT~
micro_state.st_AnXn1 => ~NO_FANOUT~
micro_state.st_AnXn2 => ~NO_FANOUT~
micro_state.bra1 => ~NO_FANOUT~
micro_state.bsr1 => ~NO_FANOUT~
micro_state.bsr2 => ~NO_FANOUT~
micro_state.nopnop => ~NO_FANOUT~
micro_state.dbcc1 => ~NO_FANOUT~
micro_state.movem1 => ~NO_FANOUT~
micro_state.movem2 => ~NO_FANOUT~
micro_state.movem3 => ~NO_FANOUT~
micro_state.andi => ~NO_FANOUT~
micro_state.op_AxAy => ~NO_FANOUT~
micro_state.cmpm => ~NO_FANOUT~
micro_state.link1 => ~NO_FANOUT~
micro_state.link2 => ~NO_FANOUT~
micro_state.unlink1 => ~NO_FANOUT~
micro_state.unlink2 => ~NO_FANOUT~
micro_state.int1 => ~NO_FANOUT~
micro_state.int2 => ~NO_FANOUT~
micro_state.int3 => ~NO_FANOUT~
micro_state.int4 => ~NO_FANOUT~
micro_state.rte1 => ~NO_FANOUT~
micro_state.rte2 => ~NO_FANOUT~
micro_state.rte3 => ~NO_FANOUT~
micro_state.rte4 => ~NO_FANOUT~
micro_state.rte5 => ~NO_FANOUT~
micro_state.trap00 => ~NO_FANOUT~
micro_state.trap0 => ~NO_FANOUT~
micro_state.trap1 => ~NO_FANOUT~
micro_state.trap2 => ~NO_FANOUT~
micro_state.trap3 => ~NO_FANOUT~
micro_state.trap4 => ~NO_FANOUT~
micro_state.trap5 => ~NO_FANOUT~
micro_state.trap6 => ~NO_FANOUT~
micro_state.movec1 => ~NO_FANOUT~
micro_state.movep1 => ~NO_FANOUT~
micro_state.movep2 => ~NO_FANOUT~
micro_state.movep3 => ~NO_FANOUT~
micro_state.movep4 => ~NO_FANOUT~
micro_state.movep5 => ~NO_FANOUT~
micro_state.rota1 => ~NO_FANOUT~
micro_state.bf1 => ~NO_FANOUT~
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => FAsign.OUTPUTSELECT
micro_state.mul2 => ~NO_FANOUT~
micro_state.mul_end1 => ~NO_FANOUT~
micro_state.mul_end2 => ~NO_FANOUT~
micro_state.div1 => nozero.OUTPUTSELECT
micro_state.div1 => OP1_sign.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div2 => div_qsign.OUTPUTSELECT
micro_state.div2 => div_neg.OUTPUTSELECT
micro_state.div2 => div_over.OUTPUTSELECT
micro_state.div3 => ~NO_FANOUT~
micro_state.div4 => ~NO_FANOUT~
micro_state.div_end1 => ~NO_FANOUT~
micro_state.div_end2 => ~NO_FANOUT~
micro_state.pack1 => ~NO_FANOUT~
micro_state.pack2 => ~NO_FANOUT~
micro_state.pack3 => ~NO_FANOUT~
bf_ext_in[0] => ShiftLeft0.IN40
bf_ext_in[0] => ShiftRight0.IN40
bf_ext_in[0] => result_tmp[32].DATAA
bf_ext_in[0] => result.DATAB
bf_ext_in[1] => ShiftLeft0.IN39
bf_ext_in[1] => ShiftRight0.IN39
bf_ext_in[1] => result_tmp[33].DATAA
bf_ext_in[1] => result.DATAB
bf_ext_in[2] => ShiftLeft0.IN38
bf_ext_in[2] => ShiftRight0.IN38
bf_ext_in[2] => result_tmp[34].DATAA
bf_ext_in[2] => result.DATAB
bf_ext_in[3] => ShiftLeft0.IN37
bf_ext_in[3] => ShiftRight0.IN37
bf_ext_in[3] => result_tmp[35].DATAA
bf_ext_in[3] => result.DATAB
bf_ext_in[4] => ShiftLeft0.IN36
bf_ext_in[4] => ShiftRight0.IN36
bf_ext_in[4] => result_tmp[36].DATAA
bf_ext_in[4] => result.DATAB
bf_ext_in[5] => ShiftLeft0.IN35
bf_ext_in[5] => ShiftRight0.IN35
bf_ext_in[5] => result_tmp[37].DATAA
bf_ext_in[5] => result.DATAB
bf_ext_in[6] => ShiftLeft0.IN34
bf_ext_in[6] => ShiftRight0.IN34
bf_ext_in[6] => result_tmp[38].DATAA
bf_ext_in[6] => result.DATAB
bf_ext_in[7] => ShiftLeft0.IN33
bf_ext_in[7] => ShiftRight0.IN33
bf_ext_in[7] => result_tmp[39].DATAA
bf_ext_in[7] => result.DATAB
bf_ext_out[0] <= bf_ext_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[1] <= bf_ext_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[2] <= bf_ext_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[3] <= bf_ext_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[4] <= bf_ext_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[5] <= bf_ext_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[6] <= bf_ext_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[7] <= bf_ext_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_width[0] => Add0.IN32
bf_width[0] => Mux9.IN4
bf_width[0] => LessThan0.IN10
bf_width[0] => LessThan1.IN10
bf_width[0] => LessThan2.IN10
bf_width[0] => LessThan3.IN10
bf_width[0] => LessThan4.IN10
bf_width[0] => LessThan5.IN10
bf_width[0] => LessThan6.IN10
bf_width[0] => LessThan7.IN10
bf_width[0] => LessThan8.IN10
bf_width[0] => LessThan9.IN10
bf_width[0] => LessThan10.IN10
bf_width[0] => LessThan11.IN10
bf_width[0] => LessThan12.IN10
bf_width[0] => LessThan13.IN10
bf_width[0] => LessThan14.IN10
bf_width[0] => LessThan15.IN10
bf_width[0] => LessThan16.IN10
bf_width[0] => LessThan17.IN10
bf_width[0] => LessThan18.IN10
bf_width[0] => LessThan19.IN10
bf_width[0] => LessThan20.IN10
bf_width[0] => LessThan21.IN10
bf_width[0] => LessThan22.IN10
bf_width[0] => LessThan23.IN10
bf_width[0] => LessThan24.IN10
bf_width[0] => LessThan25.IN10
bf_width[0] => LessThan26.IN10
bf_width[0] => LessThan27.IN10
bf_width[0] => LessThan28.IN10
bf_width[0] => LessThan29.IN10
bf_width[0] => LessThan30.IN10
bf_width[0] => LessThan31.IN10
bf_width[0] => Add15.IN5
bf_width[1] => Add0.IN31
bf_width[1] => Mux9.IN3
bf_width[1] => LessThan0.IN9
bf_width[1] => LessThan1.IN9
bf_width[1] => LessThan2.IN9
bf_width[1] => LessThan3.IN9
bf_width[1] => LessThan4.IN9
bf_width[1] => LessThan5.IN9
bf_width[1] => LessThan6.IN9
bf_width[1] => LessThan7.IN9
bf_width[1] => LessThan8.IN9
bf_width[1] => LessThan9.IN9
bf_width[1] => LessThan10.IN9
bf_width[1] => LessThan11.IN9
bf_width[1] => LessThan12.IN9
bf_width[1] => LessThan13.IN9
bf_width[1] => LessThan14.IN9
bf_width[1] => LessThan15.IN9
bf_width[1] => LessThan16.IN9
bf_width[1] => LessThan17.IN9
bf_width[1] => LessThan18.IN9
bf_width[1] => LessThan19.IN9
bf_width[1] => LessThan20.IN9
bf_width[1] => LessThan21.IN9
bf_width[1] => LessThan22.IN9
bf_width[1] => LessThan23.IN9
bf_width[1] => LessThan24.IN9
bf_width[1] => LessThan25.IN9
bf_width[1] => LessThan26.IN9
bf_width[1] => LessThan27.IN9
bf_width[1] => LessThan28.IN9
bf_width[1] => LessThan29.IN9
bf_width[1] => LessThan30.IN9
bf_width[1] => LessThan31.IN9
bf_width[1] => Add15.IN4
bf_width[2] => Add0.IN30
bf_width[2] => Mux9.IN2
bf_width[2] => LessThan0.IN8
bf_width[2] => LessThan1.IN8
bf_width[2] => LessThan2.IN8
bf_width[2] => LessThan3.IN8
bf_width[2] => LessThan4.IN8
bf_width[2] => LessThan5.IN8
bf_width[2] => LessThan6.IN8
bf_width[2] => LessThan7.IN8
bf_width[2] => LessThan8.IN8
bf_width[2] => LessThan9.IN8
bf_width[2] => LessThan10.IN8
bf_width[2] => LessThan11.IN8
bf_width[2] => LessThan12.IN8
bf_width[2] => LessThan13.IN8
bf_width[2] => LessThan14.IN8
bf_width[2] => LessThan15.IN8
bf_width[2] => LessThan16.IN8
bf_width[2] => LessThan17.IN8
bf_width[2] => LessThan18.IN8
bf_width[2] => LessThan19.IN8
bf_width[2] => LessThan20.IN8
bf_width[2] => LessThan21.IN8
bf_width[2] => LessThan22.IN8
bf_width[2] => LessThan23.IN8
bf_width[2] => LessThan24.IN8
bf_width[2] => LessThan25.IN8
bf_width[2] => LessThan26.IN8
bf_width[2] => LessThan27.IN8
bf_width[2] => LessThan28.IN8
bf_width[2] => LessThan29.IN8
bf_width[2] => LessThan30.IN8
bf_width[2] => LessThan31.IN8
bf_width[2] => Add15.IN3
bf_width[3] => Add0.IN29
bf_width[3] => Mux9.IN1
bf_width[3] => LessThan0.IN7
bf_width[3] => LessThan1.IN7
bf_width[3] => LessThan2.IN7
bf_width[3] => LessThan3.IN7
bf_width[3] => LessThan4.IN7
bf_width[3] => LessThan5.IN7
bf_width[3] => LessThan6.IN7
bf_width[3] => LessThan7.IN7
bf_width[3] => LessThan8.IN7
bf_width[3] => LessThan9.IN7
bf_width[3] => LessThan10.IN7
bf_width[3] => LessThan11.IN7
bf_width[3] => LessThan12.IN7
bf_width[3] => LessThan13.IN7
bf_width[3] => LessThan14.IN7
bf_width[3] => LessThan15.IN7
bf_width[3] => LessThan16.IN7
bf_width[3] => LessThan17.IN7
bf_width[3] => LessThan18.IN7
bf_width[3] => LessThan19.IN7
bf_width[3] => LessThan20.IN7
bf_width[3] => LessThan21.IN7
bf_width[3] => LessThan22.IN7
bf_width[3] => LessThan23.IN7
bf_width[3] => LessThan24.IN7
bf_width[3] => LessThan25.IN7
bf_width[3] => LessThan26.IN7
bf_width[3] => LessThan27.IN7
bf_width[3] => LessThan28.IN7
bf_width[3] => LessThan29.IN7
bf_width[3] => LessThan30.IN7
bf_width[3] => LessThan31.IN7
bf_width[3] => Add15.IN2
bf_width[4] => Add0.IN28
bf_width[4] => Mux9.IN0
bf_width[4] => LessThan0.IN6
bf_width[4] => LessThan1.IN6
bf_width[4] => LessThan2.IN6
bf_width[4] => LessThan3.IN6
bf_width[4] => LessThan4.IN6
bf_width[4] => LessThan5.IN6
bf_width[4] => LessThan6.IN6
bf_width[4] => LessThan7.IN6
bf_width[4] => LessThan8.IN6
bf_width[4] => LessThan9.IN6
bf_width[4] => LessThan10.IN6
bf_width[4] => LessThan11.IN6
bf_width[4] => LessThan12.IN6
bf_width[4] => LessThan13.IN6
bf_width[4] => LessThan14.IN6
bf_width[4] => LessThan15.IN6
bf_width[4] => LessThan16.IN6
bf_width[4] => LessThan17.IN6
bf_width[4] => LessThan18.IN6
bf_width[4] => LessThan19.IN6
bf_width[4] => LessThan20.IN6
bf_width[4] => LessThan21.IN6
bf_width[4] => LessThan22.IN6
bf_width[4] => LessThan23.IN6
bf_width[4] => LessThan24.IN6
bf_width[4] => LessThan25.IN6
bf_width[4] => LessThan26.IN6
bf_width[4] => LessThan27.IN6
bf_width[4] => LessThan28.IN6
bf_width[4] => LessThan29.IN6
bf_width[4] => LessThan30.IN6
bf_width[4] => LessThan31.IN6
bf_width[4] => Add15.IN1
bf_loffset[0] => bf_loff_dir[0].DATAA
bf_loffset[0] => ShiftLeft0.IN43
bf_loffset[0] => ShiftRight0.IN43
bf_loffset[0] => RotateLeft0.IN4
bf_loffset[0] => ShiftLeft1.IN43
bf_loffset[0] => Add15.IN10
bf_loffset[0] => Add14.IN4
bf_loffset[1] => bf_loff_dir[1].DATAA
bf_loffset[1] => ShiftLeft0.IN42
bf_loffset[1] => ShiftRight0.IN42
bf_loffset[1] => RotateLeft0.IN3
bf_loffset[1] => ShiftLeft1.IN42
bf_loffset[1] => Add15.IN9
bf_loffset[1] => Add14.IN3
bf_loffset[2] => bf_loff_dir[2].DATAA
bf_loffset[2] => ShiftLeft0.IN41
bf_loffset[2] => ShiftRight0.IN41
bf_loffset[2] => RotateLeft0.IN2
bf_loffset[2] => ShiftLeft1.IN41
bf_loffset[2] => Add15.IN8
bf_loffset[2] => Add14.IN2
bf_loffset[3] => bf_loff_dir[3].DATAA
bf_loffset[3] => RotateLeft0.IN1
bf_loffset[3] => Add15.IN7
bf_loffset[3] => Add14.IN1
bf_loffset[4] => bf_loff_dir[4].DATAA
bf_loffset[4] => RotateLeft0.IN0
bf_loffset[4] => Add15.IN6
bf_loffset[4] => Add14.IN0
bf_offset[0] => Add0.IN64
bf_offset[1] => Add0.IN63
bf_offset[2] => Add0.IN62
bf_offset[3] => Add0.IN61
bf_offset[4] => Add0.IN60
bf_offset[5] => Add0.IN59
bf_offset[6] => Add0.IN58
bf_offset[7] => Add0.IN57
bf_offset[8] => Add0.IN56
bf_offset[9] => Add0.IN55
bf_offset[10] => Add0.IN54
bf_offset[11] => Add0.IN53
bf_offset[12] => Add0.IN52
bf_offset[13] => Add0.IN51
bf_offset[14] => Add0.IN50
bf_offset[15] => Add0.IN49
bf_offset[16] => Add0.IN48
bf_offset[17] => Add0.IN47
bf_offset[18] => Add0.IN46
bf_offset[19] => Add0.IN45
bf_offset[20] => Add0.IN44
bf_offset[21] => Add0.IN43
bf_offset[22] => Add0.IN42
bf_offset[23] => Add0.IN41
bf_offset[24] => Add0.IN40
bf_offset[25] => Add0.IN39
bf_offset[26] => Add0.IN38
bf_offset[27] => Add0.IN37
bf_offset[28] => Add0.IN36
bf_offset[29] => Add0.IN35
bf_offset[30] => Add0.IN34
bf_offset[31] => Add0.IN33
set_V_Flag_out <= process_9.DB_MAX_OUTPUT_PORT_TYPE
Flags_out[0] <= Flags[0].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[1] <= Flags[1].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[2] <= Flags[2].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[3] <= Flags[3].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[4] <= Flags[4].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[5] <= Flags[5].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[6] <= Flags[6].DB_MAX_OUTPUT_PORT_TYPE
Flags_out[7] <= Flags[7].DB_MAX_OUTPUT_PORT_TYPE
c_out_out[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out_out[1] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[16] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[17] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[18] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[19] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[20] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[21] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[22] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[23] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[24] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[25] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[26] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[27] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[28] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[29] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[30] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
addsub_q_out[31] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
ALUout[0] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram
sysclk => sysclk.IN1
c_7m => c_7md.DATAIN
reset_in => reset_sdstate.ACLR
reset_in => reset.ACLR
reset_in => reset_cnt[0].ACLR
reset_in => reset_cnt[1].ACLR
reset_in => reset_cnt[2].ACLR
reset_in => reset_cnt[3].ACLR
reset_in => reset_cnt[4].ACLR
reset_in => reset_cnt[5].ACLR
reset_in => reset_cnt[6].ACLR
reset_in => reset_cnt[7].ACLR
cache_rst => comb.IN1
reset_out <= init_done.DB_MAX_OUTPUT_PORT_TYPE
cache_ena => cache_ena.IN1
sdaddr[0] <= sdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[1] <= sdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[2] <= sdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[3] <= sdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[4] <= sdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[5] <= sdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[6] <= sdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[7] <= sdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[8] <= sdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[9] <= sdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[10] <= sdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[11] <= sdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[12] <= sdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs[0] <= sd_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs[1] <= sd_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs[2] <= sd_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs[3] <= sd_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_we <= sd_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ras <= sd_ras~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cas <= sd_cas~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[0] <= dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[1] <= dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata[0] <> sdata[0]
sdata[1] <> sdata[1]
sdata[2] <> sdata[2]
sdata[3] <> sdata[3]
sdata[4] <> sdata[4]
sdata[5] <> sdata[5]
sdata[6] <> sdata[6]
sdata[7] <> sdata[7]
sdata[8] <> sdata[8]
sdata[9] <> sdata[9]
sdata[10] <> sdata[10]
sdata[11] <> sdata[11]
sdata[12] <> sdata[12]
sdata[13] <> sdata[13]
sdata[14] <> sdata[14]
sdata[15] <> sdata[15]
host_cs => host_ack.IN1
host_cs => always13.IN1
host_adr[0] => casaddr.DATAB
host_adr[1] => casaddr.DATAB
host_adr[2] => Mux0.IN1
host_adr[2] => Mux1.IN1
host_adr[2] => Mux2.IN1
host_adr[2] => Mux3.IN1
host_adr[2] => Mux4.IN1
host_adr[2] => Mux5.IN1
host_adr[2] => Mux6.IN1
host_adr[2] => Mux7.IN1
host_adr[2] => Mux8.IN1
host_adr[2] => Mux9.IN1
host_adr[2] => Mux10.IN1
host_adr[2] => Mux11.IN1
host_adr[2] => Mux12.IN1
host_adr[2] => Mux13.IN1
host_adr[2] => Mux14.IN1
host_adr[2] => Mux15.IN1
host_adr[2] => Mux16.IN1
host_adr[2] => Mux17.IN1
host_adr[2] => Mux18.IN1
host_adr[2] => Mux19.IN1
host_adr[2] => Mux20.IN1
host_adr[2] => Mux21.IN1
host_adr[2] => Mux22.IN1
host_adr[2] => Mux23.IN1
host_adr[2] => Mux24.IN1
host_adr[2] => Mux25.IN1
host_adr[2] => Mux26.IN1
host_adr[2] => Mux27.IN1
host_adr[2] => Mux28.IN1
host_adr[2] => Mux29.IN1
host_adr[2] => Mux30.IN1
host_adr[2] => Mux31.IN1
host_adr[2] => casaddr.DATAB
host_adr[3] => Equal3.IN21
host_adr[3] => casaddr.DATAB
host_adr[4] => Equal3.IN20
host_adr[4] => casaddr.DATAB
host_adr[5] => Equal3.IN19
host_adr[5] => casaddr.DATAB
host_adr[6] => Equal3.IN18
host_adr[6] => casaddr.DATAB
host_adr[7] => Equal3.IN17
host_adr[7] => casaddr.DATAB
host_adr[8] => Equal3.IN16
host_adr[8] => casaddr.DATAB
host_adr[9] => Equal3.IN15
host_adr[9] => casaddr.DATAB
host_adr[9] => sdaddr.DATAA
host_adr[10] => Equal3.IN14
host_adr[10] => casaddr.DATAB
host_adr[10] => sdaddr.DATAA
host_adr[11] => Equal3.IN13
host_adr[11] => casaddr.DATAB
host_adr[11] => sdaddr.DATAA
host_adr[12] => Equal3.IN12
host_adr[12] => casaddr.DATAB
host_adr[12] => sdaddr.DATAA
host_adr[13] => Equal3.IN11
host_adr[13] => casaddr.DATAB
host_adr[13] => sdaddr.DATAA
host_adr[14] => Equal3.IN10
host_adr[14] => casaddr.DATAB
host_adr[14] => sdaddr.DATAA
host_adr[15] => Equal3.IN9
host_adr[15] => casaddr.DATAB
host_adr[15] => sdaddr.DATAA
host_adr[16] => Equal3.IN8
host_adr[16] => casaddr.DATAB
host_adr[16] => sdaddr.DATAA
host_adr[17] => Equal3.IN7
host_adr[17] => casaddr.DATAB
host_adr[17] => sdaddr.DATAA
host_adr[18] => Equal3.IN6
host_adr[18] => casaddr.DATAB
host_adr[18] => sdaddr.DATAA
host_adr[19] => Equal3.IN5
host_adr[19] => casaddr.DATAB
host_adr[19] => sdaddr.DATAA
host_adr[20] => Equal3.IN4
host_adr[20] => casaddr.DATAB
host_adr[20] => sdaddr.DATAA
host_adr[21] => Equal3.IN3
host_adr[21] => casaddr.DATAB
host_adr[21] => sdaddr.DATAA
host_adr[22] => Equal3.IN2
host_adr[22] => ba.DATAB
host_adr[22] => casaddr.DATAB
host_adr[23] => Equal3.IN1
host_adr[23] => ba.DATAB
host_adr[23] => casaddr.DATAB
host_adr[24] => Equal3.IN0
host_adr[24] => casaddr.DATAB
host_we => host_write_ack.IN1
host_we => host_ack.IN1
host_we => cas_sd_we.DATAB
host_bs[0] => dqm.DATAB
host_bs[1] => dqm.DATAB
host_bs[2] => cas_dqm.DATAB
host_bs[3] => cas_dqm.DATAB
host_wdat[0] => datawr.DATAB
host_wdat[1] => datawr.DATAB
host_wdat[2] => datawr.DATAB
host_wdat[3] => datawr.DATAB
host_wdat[4] => datawr.DATAB
host_wdat[5] => datawr.DATAB
host_wdat[6] => datawr.DATAB
host_wdat[7] => datawr.DATAB
host_wdat[8] => datawr.DATAB
host_wdat[9] => datawr.DATAB
host_wdat[10] => datawr.DATAB
host_wdat[11] => datawr.DATAB
host_wdat[12] => datawr.DATAB
host_wdat[13] => datawr.DATAB
host_wdat[14] => datawr.DATAB
host_wdat[15] => datawr.DATAB
host_wdat[16] => datawr.DATAA
host_wdat[17] => datawr.DATAA
host_wdat[18] => datawr.DATAA
host_wdat[19] => datawr.DATAA
host_wdat[20] => datawr.DATAA
host_wdat[21] => datawr.DATAA
host_wdat[22] => datawr.DATAA
host_wdat[23] => datawr.DATAA
host_wdat[24] => datawr.DATAA
host_wdat[25] => datawr.DATAA
host_wdat[26] => datawr.DATAA
host_wdat[27] => datawr.DATAA
host_wdat[28] => datawr.DATAA
host_wdat[29] => datawr.DATAA
host_wdat[30] => datawr.DATAA
host_wdat[31] => datawr.DATAA
host_rdat[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
host_rdat[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
host_ack <= host_ack.DB_MAX_OUTPUT_PORT_TYPE
chipAddr[1] => casaddr.DATAB
chipAddr[2] => casaddr.DATAB
chipAddr[3] => casaddr.DATAB
chipAddr[4] => casaddr.DATAB
chipAddr[5] => casaddr.DATAB
chipAddr[6] => casaddr.DATAB
chipAddr[7] => casaddr.DATAB
chipAddr[8] => casaddr.DATAB
chipAddr[9] => sdaddr.DATAB
chipAddr[9] => casaddr.DATAB
chipAddr[10] => sdaddr.DATAB
chipAddr[10] => casaddr.DATAB
chipAddr[11] => sdaddr.DATAB
chipAddr[11] => casaddr.DATAB
chipAddr[12] => sdaddr.DATAB
chipAddr[12] => casaddr.DATAB
chipAddr[13] => sdaddr.DATAB
chipAddr[13] => casaddr.DATAB
chipAddr[14] => sdaddr.DATAB
chipAddr[14] => casaddr.DATAB
chipAddr[15] => sdaddr.DATAB
chipAddr[15] => casaddr.DATAB
chipAddr[16] => sdaddr.DATAB
chipAddr[16] => casaddr.DATAB
chipAddr[17] => sdaddr.DATAB
chipAddr[17] => casaddr.DATAB
chipAddr[18] => sdaddr.DATAB
chipAddr[18] => casaddr.DATAB
chipAddr[19] => sdaddr.DATAB
chipAddr[19] => casaddr.DATAB
chipAddr[20] => sdaddr.DATAB
chipAddr[20] => casaddr.DATAB
chipAddr[21] => sdaddr.DATAB
chipAddr[21] => casaddr.DATAB
chipAddr[22] => ba.DATAB
chipAddr[22] => casaddr.DATAB
chipAddr[23] => ba.DATAB
chipAddr[23] => casaddr.DATAB
chipL => cas_dqm.DATAB
chipU => cas_dqm.DATAB
chipRW => cas_sd_we.DATAB
chipRW => always13.IN0
chip_dma => always13.IN1
chipWR[0] => datawr.DATAB
chipWR[1] => datawr.DATAB
chipWR[2] => datawr.DATAB
chipWR[3] => datawr.DATAB
chipWR[4] => datawr.DATAB
chipWR[5] => datawr.DATAB
chipWR[6] => datawr.DATAB
chipWR[7] => datawr.DATAB
chipWR[8] => datawr.DATAB
chipWR[9] => datawr.DATAB
chipWR[10] => datawr.DATAB
chipWR[11] => datawr.DATAB
chipWR[12] => datawr.DATAB
chipWR[13] => datawr.DATAB
chipWR[14] => datawr.DATAB
chipWR[15] => datawr.DATAB
chipRD[0] <= chipRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[1] <= chipRD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[2] <= chipRD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[3] <= chipRD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[4] <= chipRD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[5] <= chipRD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[6] <= chipRD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[7] <= chipRD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[8] <= chipRD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[9] <= chipRD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[10] <= chipRD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[11] <= chipRD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[12] <= chipRD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[13] <= chipRD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[14] <= chipRD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipRD[15] <= chipRD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chip48[0] <= chip48_3[0].DB_MAX_OUTPUT_PORT_TYPE
chip48[1] <= chip48_3[1].DB_MAX_OUTPUT_PORT_TYPE
chip48[2] <= chip48_3[2].DB_MAX_OUTPUT_PORT_TYPE
chip48[3] <= chip48_3[3].DB_MAX_OUTPUT_PORT_TYPE
chip48[4] <= chip48_3[4].DB_MAX_OUTPUT_PORT_TYPE
chip48[5] <= chip48_3[5].DB_MAX_OUTPUT_PORT_TYPE
chip48[6] <= chip48_3[6].DB_MAX_OUTPUT_PORT_TYPE
chip48[7] <= chip48_3[7].DB_MAX_OUTPUT_PORT_TYPE
chip48[8] <= chip48_3[8].DB_MAX_OUTPUT_PORT_TYPE
chip48[9] <= chip48_3[9].DB_MAX_OUTPUT_PORT_TYPE
chip48[10] <= chip48_3[10].DB_MAX_OUTPUT_PORT_TYPE
chip48[11] <= chip48_3[11].DB_MAX_OUTPUT_PORT_TYPE
chip48[12] <= chip48_3[12].DB_MAX_OUTPUT_PORT_TYPE
chip48[13] <= chip48_3[13].DB_MAX_OUTPUT_PORT_TYPE
chip48[14] <= chip48_3[14].DB_MAX_OUTPUT_PORT_TYPE
chip48[15] <= chip48_3[15].DB_MAX_OUTPUT_PORT_TYPE
chip48[16] <= chip48_2[0].DB_MAX_OUTPUT_PORT_TYPE
chip48[17] <= chip48_2[1].DB_MAX_OUTPUT_PORT_TYPE
chip48[18] <= chip48_2[2].DB_MAX_OUTPUT_PORT_TYPE
chip48[19] <= chip48_2[3].DB_MAX_OUTPUT_PORT_TYPE
chip48[20] <= chip48_2[4].DB_MAX_OUTPUT_PORT_TYPE
chip48[21] <= chip48_2[5].DB_MAX_OUTPUT_PORT_TYPE
chip48[22] <= chip48_2[6].DB_MAX_OUTPUT_PORT_TYPE
chip48[23] <= chip48_2[7].DB_MAX_OUTPUT_PORT_TYPE
chip48[24] <= chip48_2[8].DB_MAX_OUTPUT_PORT_TYPE
chip48[25] <= chip48_2[9].DB_MAX_OUTPUT_PORT_TYPE
chip48[26] <= chip48_2[10].DB_MAX_OUTPUT_PORT_TYPE
chip48[27] <= chip48_2[11].DB_MAX_OUTPUT_PORT_TYPE
chip48[28] <= chip48_2[12].DB_MAX_OUTPUT_PORT_TYPE
chip48[29] <= chip48_2[13].DB_MAX_OUTPUT_PORT_TYPE
chip48[30] <= chip48_2[14].DB_MAX_OUTPUT_PORT_TYPE
chip48[31] <= chip48_2[15].DB_MAX_OUTPUT_PORT_TYPE
chip48[32] <= chip48_1[0].DB_MAX_OUTPUT_PORT_TYPE
chip48[33] <= chip48_1[1].DB_MAX_OUTPUT_PORT_TYPE
chip48[34] <= chip48_1[2].DB_MAX_OUTPUT_PORT_TYPE
chip48[35] <= chip48_1[3].DB_MAX_OUTPUT_PORT_TYPE
chip48[36] <= chip48_1[4].DB_MAX_OUTPUT_PORT_TYPE
chip48[37] <= chip48_1[5].DB_MAX_OUTPUT_PORT_TYPE
chip48[38] <= chip48_1[6].DB_MAX_OUTPUT_PORT_TYPE
chip48[39] <= chip48_1[7].DB_MAX_OUTPUT_PORT_TYPE
chip48[40] <= chip48_1[8].DB_MAX_OUTPUT_PORT_TYPE
chip48[41] <= chip48_1[9].DB_MAX_OUTPUT_PORT_TYPE
chip48[42] <= chip48_1[10].DB_MAX_OUTPUT_PORT_TYPE
chip48[43] <= chip48_1[11].DB_MAX_OUTPUT_PORT_TYPE
chip48[44] <= chip48_1[12].DB_MAX_OUTPUT_PORT_TYPE
chip48[45] <= chip48_1[13].DB_MAX_OUTPUT_PORT_TYPE
chip48[46] <= chip48_1[14].DB_MAX_OUTPUT_PORT_TYPE
chip48[47] <= chip48_1[15].DB_MAX_OUTPUT_PORT_TYPE
cpuAddr[1] => cpuAddr[1].IN1
cpuAddr[2] => cpuAddr[2].IN1
cpuAddr[3] => cpuAddr[3].IN1
cpuAddr[4] => cpuAddr[4].IN1
cpuAddr[5] => cpuAddr[5].IN1
cpuAddr[6] => cpuAddr[6].IN1
cpuAddr[7] => cpuAddr[7].IN1
cpuAddr[8] => cpuAddr[8].IN1
cpuAddr[9] => cpuAddr[9].IN1
cpuAddr[10] => cpuAddr[10].IN1
cpuAddr[11] => cpuAddr[11].IN1
cpuAddr[12] => cpuAddr[12].IN1
cpuAddr[13] => cpuAddr[13].IN1
cpuAddr[14] => cpuAddr[14].IN1
cpuAddr[15] => cpuAddr[15].IN1
cpuAddr[16] => cpuAddr[16].IN1
cpuAddr[17] => cpuAddr[17].IN1
cpuAddr[18] => cpuAddr[18].IN1
cpuAddr[19] => cpuAddr[19].IN1
cpuAddr[20] => cpuAddr[20].IN1
cpuAddr[21] => cpuAddr[21].IN1
cpuAddr[22] => cpuAddr[22].IN1
cpuAddr[23] => cpuAddr[23].IN1
cpuAddr[24] => cpuAddr[24].IN1
cpustate[0] => cpustate[0].IN1
cpustate[1] => cpustate[1].IN1
cpustate[2] => cpustate[2].IN1
cpustate[3] => cpustate[3].IN1
cpustate[4] => cpustate[4].IN1
cpustate[5] => cpustate[5].IN1
cpuL => cpuL.IN1
cpuU => cpuU.IN1
cpu_dma => ~NO_FANOUT~
cpuWR[0] => cpuWR[0].IN1
cpuWR[1] => cpuWR[1].IN1
cpuWR[2] => cpuWR[2].IN1
cpuWR[3] => cpuWR[3].IN1
cpuWR[4] => cpuWR[4].IN1
cpuWR[5] => cpuWR[5].IN1
cpuWR[6] => cpuWR[6].IN1
cpuWR[7] => cpuWR[7].IN1
cpuWR[8] => cpuWR[8].IN1
cpuWR[9] => cpuWR[9].IN1
cpuWR[10] => cpuWR[10].IN1
cpuWR[11] => cpuWR[11].IN1
cpuWR[12] => cpuWR[12].IN1
cpuWR[13] => cpuWR[13].IN1
cpuWR[14] => cpuWR[14].IN1
cpuWR[15] => cpuWR[15].IN1
cpuRD[0] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[1] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[2] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[3] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[4] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[5] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[6] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[7] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[8] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[9] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[10] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[11] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[12] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[13] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[14] <= cpu_cache:cpu_cache.cpu_dat_r
cpuRD[15] <= cpu_cache:cpu_cache.cpu_dat_r
enaWRreg <= enaWRreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena7RDreg <= ena7RDreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ena7WRreg <= ena7WRreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpuena <= cpuena.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache
clk => clk.IN3
rst => cpu_ack.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_adr.OUTPUTSELECT
rst => st_lru.OUTPUTSELECT
rst => st_tag_we.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_tag_dat_w.OUTPUTSELECT
rst => st_mem_we_0.OUTPUTSELECT
rst => st_mem_we_1.OUTPUTSELECT
rst => st_mem_bs.OUTPUTSELECT
rst => st_mem_bs.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
rst => st_mem_dat_w.OUTPUTSELECT
cache_ena => always3.IN0
cpu_state[0] => WideAnd0.IN0
cpu_state[0] => Equal0.IN1
cpu_state[1] => WideAnd0.IN1
cpu_state[1] => Equal0.IN0
cpu_state[2] => always3.IN1
cpu_state[2] => always8.IN1
cpu_state[2] => state.OUTPUTSELECT
cpu_state[2] => state.OUTPUTSELECT
cpu_state[2] => state.OUTPUTSELECT
cpu_state[3] => ~NO_FANOUT~
cpu_state[4] => ~NO_FANOUT~
cpu_state[5] => cpu_ack.OUTPUTSELECT
cpu_adr[1] => mem_radr[0].IN2
cpu_adr[2] => mem_radr[1].IN2
cpu_adr[3] => mem_radr[2].IN3
cpu_adr[4] => mem_radr[3].IN3
cpu_adr[5] => mem_radr[4].IN3
cpu_adr[6] => mem_radr[5].IN3
cpu_adr[7] => mem_radr[6].IN3
cpu_adr[8] => mem_radr[7].IN3
cpu_adr[9] => mem_radr[8].IN3
cpu_adr[10] => st_tag_dat_w.DATAA
cpu_adr[10] => st_tag_dat_w.DATAB
cpu_adr[10] => Equal5.IN14
cpu_adr[10] => Equal6.IN14
cpu_adr[10] => Equal3.IN47
cpu_adr[11] => st_tag_dat_w.DATAA
cpu_adr[11] => st_tag_dat_w.DATAB
cpu_adr[11] => Equal5.IN13
cpu_adr[11] => Equal6.IN13
cpu_adr[11] => Equal3.IN46
cpu_adr[12] => st_tag_dat_w.DATAA
cpu_adr[12] => st_tag_dat_w.DATAB
cpu_adr[12] => Equal5.IN12
cpu_adr[12] => Equal6.IN12
cpu_adr[12] => Equal3.IN45
cpu_adr[13] => st_tag_dat_w.DATAA
cpu_adr[13] => st_tag_dat_w.DATAB
cpu_adr[13] => Equal5.IN11
cpu_adr[13] => Equal6.IN11
cpu_adr[13] => Equal3.IN44
cpu_adr[14] => st_tag_dat_w.DATAA
cpu_adr[14] => st_tag_dat_w.DATAB
cpu_adr[14] => Equal5.IN10
cpu_adr[14] => Equal6.IN10
cpu_adr[14] => Equal3.IN43
cpu_adr[15] => st_tag_dat_w.DATAA
cpu_adr[15] => st_tag_dat_w.DATAB
cpu_adr[15] => Equal5.IN9
cpu_adr[15] => Equal6.IN9
cpu_adr[15] => Equal3.IN42
cpu_adr[16] => st_tag_dat_w.DATAA
cpu_adr[16] => st_tag_dat_w.DATAB
cpu_adr[16] => Equal5.IN8
cpu_adr[16] => Equal6.IN8
cpu_adr[16] => Equal3.IN41
cpu_adr[17] => st_tag_dat_w.DATAA
cpu_adr[17] => st_tag_dat_w.DATAB
cpu_adr[17] => Equal5.IN7
cpu_adr[17] => Equal6.IN7
cpu_adr[17] => Equal3.IN40
cpu_adr[18] => st_tag_dat_w.DATAA
cpu_adr[18] => st_tag_dat_w.DATAB
cpu_adr[18] => Equal5.IN6
cpu_adr[18] => Equal6.IN6
cpu_adr[18] => Equal3.IN39
cpu_adr[19] => st_tag_dat_w.DATAA
cpu_adr[19] => st_tag_dat_w.DATAB
cpu_adr[19] => Equal5.IN5
cpu_adr[19] => Equal6.IN5
cpu_adr[19] => Equal3.IN38
cpu_adr[20] => st_tag_dat_w.DATAA
cpu_adr[20] => st_tag_dat_w.DATAB
cpu_adr[20] => Equal5.IN4
cpu_adr[20] => Equal6.IN4
cpu_adr[20] => Equal3.IN37
cpu_adr[21] => st_tag_dat_w.DATAA
cpu_adr[21] => st_tag_dat_w.DATAB
cpu_adr[21] => Equal5.IN3
cpu_adr[21] => Equal6.IN3
cpu_adr[21] => Equal3.IN36
cpu_adr[22] => st_tag_dat_w.DATAA
cpu_adr[22] => st_tag_dat_w.DATAB
cpu_adr[22] => Equal5.IN2
cpu_adr[22] => Equal6.IN2
cpu_adr[22] => Equal3.IN35
cpu_adr[23] => st_tag_dat_w.DATAA
cpu_adr[23] => st_tag_dat_w.DATAB
cpu_adr[23] => Equal5.IN1
cpu_adr[23] => Equal6.IN1
cpu_adr[23] => Equal3.IN34
cpu_adr[24] => st_tag_dat_w.DATAA
cpu_adr[24] => st_tag_dat_w.DATAB
cpu_adr[24] => Equal5.IN0
cpu_adr[24] => Equal6.IN0
cpu_adr[24] => Equal3.IN33
cpu_bs[0] => st_mem_bs.DATAB
cpu_bs[1] => st_mem_bs.DATAB
cpu_dat_w[0] => Selector29.IN3
cpu_dat_w[1] => Selector28.IN3
cpu_dat_w[2] => Selector27.IN3
cpu_dat_w[3] => Selector26.IN3
cpu_dat_w[4] => Selector25.IN3
cpu_dat_w[5] => Selector24.IN3
cpu_dat_w[6] => Selector23.IN3
cpu_dat_w[7] => Selector22.IN3
cpu_dat_w[8] => Selector21.IN3
cpu_dat_w[9] => Selector20.IN3
cpu_dat_w[10] => Selector19.IN3
cpu_dat_w[11] => Selector18.IN3
cpu_dat_w[12] => Selector17.IN3
cpu_dat_w[13] => Selector16.IN3
cpu_dat_w[14] => Selector15.IN3
cpu_dat_w[15] => Selector14.IN3
cpu_dat_r[0] <= cpu_dat_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[1] <= cpu_dat_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[2] <= cpu_dat_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[3] <= cpu_dat_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[4] <= cpu_dat_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[5] <= cpu_dat_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[6] <= cpu_dat_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[7] <= cpu_dat_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[8] <= cpu_dat_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[9] <= cpu_dat_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[10] <= cpu_dat_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[11] <= cpu_dat_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[12] <= cpu_dat_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[13] <= cpu_dat_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[14] <= cpu_dat_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_dat_r[15] <= cpu_dat_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_ack <= cpu_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_state[0] => Decoder0.IN3
sdr_state[0] => Equal1.IN1
sdr_state[0] => Equal2.IN2
sdr_state[0] => Equal4.IN3
sdr_state[1] => Decoder0.IN2
sdr_state[1] => Equal1.IN3
sdr_state[1] => Equal2.IN1
sdr_state[1] => Equal4.IN2
sdr_state[2] => Decoder0.IN1
sdr_state[2] => Equal1.IN2
sdr_state[2] => Equal2.IN3
sdr_state[2] => Equal4.IN1
sdr_state[3] => Decoder0.IN0
sdr_state[3] => Equal1.IN0
sdr_state[3] => Equal2.IN0
sdr_state[3] => Equal4.IN0
sdr_adr[0] => ~NO_FANOUT~
sdr_adr[1] => Equal3.IN23
sdr_adr[2] => Equal3.IN22
sdr_adr[3] => Equal3.IN21
sdr_adr[4] => Equal3.IN20
sdr_adr[5] => Equal3.IN19
sdr_adr[6] => Equal3.IN18
sdr_adr[7] => Equal3.IN17
sdr_adr[8] => Equal3.IN16
sdr_adr[9] => Equal3.IN15
sdr_adr[10] => Equal3.IN14
sdr_adr[11] => Equal3.IN13
sdr_adr[12] => Equal3.IN12
sdr_adr[13] => Equal3.IN11
sdr_adr[14] => Equal3.IN10
sdr_adr[15] => Equal3.IN9
sdr_adr[16] => Equal3.IN8
sdr_adr[17] => Equal3.IN7
sdr_adr[18] => Equal3.IN6
sdr_adr[19] => Equal3.IN5
sdr_adr[20] => Equal3.IN4
sdr_adr[21] => Equal3.IN3
sdr_adr[22] => Equal3.IN2
sdr_adr[23] => Equal3.IN1
sdr_adr[24] => Equal3.IN0
sdr_cpucycle => always3.IN1
sdr_cpucycle => always7.IN1
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_dat_w.OUTPUTSELECT
sdr_cpucycle => st_mem_we_0.OUTPUTSELECT
sdr_cpucycle => st_mem_we_1.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_adr.OUTPUTSELECT
sdr_cpucycle => st_tag_we.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cpucycle => st_tag_dat_w.OUTPUTSELECT
sdr_cas => always7.IN1
sdr_dat_r[0] => cpu_dat_r.DATAB
sdr_dat_r[0] => st_mem_dat_w.DATAB
sdr_dat_r[1] => cpu_dat_r.DATAB
sdr_dat_r[1] => st_mem_dat_w.DATAB
sdr_dat_r[2] => cpu_dat_r.DATAB
sdr_dat_r[2] => st_mem_dat_w.DATAB
sdr_dat_r[3] => cpu_dat_r.DATAB
sdr_dat_r[3] => st_mem_dat_w.DATAB
sdr_dat_r[4] => cpu_dat_r.DATAB
sdr_dat_r[4] => st_mem_dat_w.DATAB
sdr_dat_r[5] => cpu_dat_r.DATAB
sdr_dat_r[5] => st_mem_dat_w.DATAB
sdr_dat_r[6] => cpu_dat_r.DATAB
sdr_dat_r[6] => st_mem_dat_w.DATAB
sdr_dat_r[7] => cpu_dat_r.DATAB
sdr_dat_r[7] => st_mem_dat_w.DATAB
sdr_dat_r[8] => cpu_dat_r.DATAB
sdr_dat_r[8] => st_mem_dat_w.DATAB
sdr_dat_r[9] => cpu_dat_r.DATAB
sdr_dat_r[9] => st_mem_dat_w.DATAB
sdr_dat_r[10] => cpu_dat_r.DATAB
sdr_dat_r[10] => st_mem_dat_w.DATAB
sdr_dat_r[11] => cpu_dat_r.DATAB
sdr_dat_r[11] => st_mem_dat_w.DATAB
sdr_dat_r[12] => cpu_dat_r.DATAB
sdr_dat_r[12] => st_mem_dat_w.DATAB
sdr_dat_r[13] => cpu_dat_r.DATAB
sdr_dat_r[13] => st_mem_dat_w.DATAB
sdr_dat_r[14] => cpu_dat_r.DATAB
sdr_dat_r[14] => st_mem_dat_w.DATAB
sdr_dat_r[15] => cpu_dat_r.DATAB
sdr_dat_r[15] => st_mem_dat_w.DATAB
sdr_dat_w[0] <= <GND>
sdr_dat_w[1] <= <GND>
sdr_dat_w[2] <= <GND>
sdr_dat_w[3] <= <GND>
sdr_dat_w[4] <= <GND>
sdr_dat_w[5] <= <GND>
sdr_dat_w[6] <= <GND>
sdr_dat_w[7] <= <GND>
sdr_dat_w[8] <= <GND>
sdr_dat_w[9] <= <GND>
sdr_dat_w[10] <= <GND>
sdr_dat_w[11] <= <GND>
sdr_dat_w[12] <= <GND>
sdr_dat_w[13] <= <GND>
sdr_dat_w[14] <= <GND>
sdr_dat_w[15] <= <GND>
sdr_cpu_act <= <GND>


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component
wren_a => altsyncram_sav1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sav1:auto_generated.data_a[0]
data_a[1] => altsyncram_sav1:auto_generated.data_a[1]
data_a[2] => altsyncram_sav1:auto_generated.data_a[2]
data_a[3] => altsyncram_sav1:auto_generated.data_a[3]
data_a[4] => altsyncram_sav1:auto_generated.data_a[4]
data_a[5] => altsyncram_sav1:auto_generated.data_a[5]
data_a[6] => altsyncram_sav1:auto_generated.data_a[6]
data_a[7] => altsyncram_sav1:auto_generated.data_a[7]
data_a[8] => altsyncram_sav1:auto_generated.data_a[8]
data_a[9] => altsyncram_sav1:auto_generated.data_a[9]
data_a[10] => altsyncram_sav1:auto_generated.data_a[10]
data_a[11] => altsyncram_sav1:auto_generated.data_a[11]
data_a[12] => altsyncram_sav1:auto_generated.data_a[12]
data_a[13] => altsyncram_sav1:auto_generated.data_a[13]
data_a[14] => altsyncram_sav1:auto_generated.data_a[14]
data_a[15] => altsyncram_sav1:auto_generated.data_a[15]
data_a[16] => altsyncram_sav1:auto_generated.data_a[16]
data_a[17] => altsyncram_sav1:auto_generated.data_a[17]
data_a[18] => altsyncram_sav1:auto_generated.data_a[18]
data_a[19] => altsyncram_sav1:auto_generated.data_a[19]
data_a[20] => altsyncram_sav1:auto_generated.data_a[20]
data_a[21] => altsyncram_sav1:auto_generated.data_a[21]
data_a[22] => altsyncram_sav1:auto_generated.data_a[22]
data_a[23] => altsyncram_sav1:auto_generated.data_a[23]
data_a[24] => altsyncram_sav1:auto_generated.data_a[24]
data_a[25] => altsyncram_sav1:auto_generated.data_a[25]
data_a[26] => altsyncram_sav1:auto_generated.data_a[26]
data_a[27] => altsyncram_sav1:auto_generated.data_a[27]
data_a[28] => altsyncram_sav1:auto_generated.data_a[28]
data_a[29] => altsyncram_sav1:auto_generated.data_a[29]
data_a[30] => altsyncram_sav1:auto_generated.data_a[30]
data_a[31] => altsyncram_sav1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_sav1:auto_generated.address_a[0]
address_a[1] => altsyncram_sav1:auto_generated.address_a[1]
address_a[2] => altsyncram_sav1:auto_generated.address_a[2]
address_a[3] => altsyncram_sav1:auto_generated.address_a[3]
address_a[4] => altsyncram_sav1:auto_generated.address_a[4]
address_a[5] => altsyncram_sav1:auto_generated.address_a[5]
address_a[6] => altsyncram_sav1:auto_generated.address_a[6]
address_b[0] => altsyncram_sav1:auto_generated.address_b[0]
address_b[1] => altsyncram_sav1:auto_generated.address_b[1]
address_b[2] => altsyncram_sav1:auto_generated.address_b[2]
address_b[3] => altsyncram_sav1:auto_generated.address_b[3]
address_b[4] => altsyncram_sav1:auto_generated.address_b[4]
address_b[5] => altsyncram_sav1:auto_generated.address_b[5]
address_b[6] => altsyncram_sav1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sav1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_sav1:auto_generated.q_b[0]
q_b[1] <= altsyncram_sav1:auto_generated.q_b[1]
q_b[2] <= altsyncram_sav1:auto_generated.q_b[2]
q_b[3] <= altsyncram_sav1:auto_generated.q_b[3]
q_b[4] <= altsyncram_sav1:auto_generated.q_b[4]
q_b[5] <= altsyncram_sav1:auto_generated.q_b[5]
q_b[6] <= altsyncram_sav1:auto_generated.q_b[6]
q_b[7] <= altsyncram_sav1:auto_generated.q_b[7]
q_b[8] <= altsyncram_sav1:auto_generated.q_b[8]
q_b[9] <= altsyncram_sav1:auto_generated.q_b[9]
q_b[10] <= altsyncram_sav1:auto_generated.q_b[10]
q_b[11] <= altsyncram_sav1:auto_generated.q_b[11]
q_b[12] <= altsyncram_sav1:auto_generated.q_b[12]
q_b[13] <= altsyncram_sav1:auto_generated.q_b[13]
q_b[14] <= altsyncram_sav1:auto_generated.q_b[14]
q_b[15] <= altsyncram_sav1:auto_generated.q_b[15]
q_b[16] <= altsyncram_sav1:auto_generated.q_b[16]
q_b[17] <= altsyncram_sav1:auto_generated.q_b[17]
q_b[18] <= altsyncram_sav1:auto_generated.q_b[18]
q_b[19] <= altsyncram_sav1:auto_generated.q_b[19]
q_b[20] <= altsyncram_sav1:auto_generated.q_b[20]
q_b[21] <= altsyncram_sav1:auto_generated.q_b[21]
q_b[22] <= altsyncram_sav1:auto_generated.q_b[22]
q_b[23] <= altsyncram_sav1:auto_generated.q_b[23]
q_b[24] <= altsyncram_sav1:auto_generated.q_b[24]
q_b[25] <= altsyncram_sav1:auto_generated.q_b[25]
q_b[26] <= altsyncram_sav1:auto_generated.q_b[26]
q_b[27] <= altsyncram_sav1:auto_generated.q_b[27]
q_b[28] <= altsyncram_sav1:auto_generated.q_b[28]
q_b[29] <= altsyncram_sav1:auto_generated.q_b[29]
q_b[30] <= altsyncram_sav1:auto_generated.q_b[30]
q_b[31] <= altsyncram_sav1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component
wren_a => altsyncram_ac12:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ac12:auto_generated.data_a[0]
data_a[1] => altsyncram_ac12:auto_generated.data_a[1]
data_a[2] => altsyncram_ac12:auto_generated.data_a[2]
data_a[3] => altsyncram_ac12:auto_generated.data_a[3]
data_a[4] => altsyncram_ac12:auto_generated.data_a[4]
data_a[5] => altsyncram_ac12:auto_generated.data_a[5]
data_a[6] => altsyncram_ac12:auto_generated.data_a[6]
data_a[7] => altsyncram_ac12:auto_generated.data_a[7]
data_a[8] => altsyncram_ac12:auto_generated.data_a[8]
data_a[9] => altsyncram_ac12:auto_generated.data_a[9]
data_a[10] => altsyncram_ac12:auto_generated.data_a[10]
data_a[11] => altsyncram_ac12:auto_generated.data_a[11]
data_a[12] => altsyncram_ac12:auto_generated.data_a[12]
data_a[13] => altsyncram_ac12:auto_generated.data_a[13]
data_a[14] => altsyncram_ac12:auto_generated.data_a[14]
data_a[15] => altsyncram_ac12:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_ac12:auto_generated.address_a[0]
address_a[1] => altsyncram_ac12:auto_generated.address_a[1]
address_a[2] => altsyncram_ac12:auto_generated.address_a[2]
address_a[3] => altsyncram_ac12:auto_generated.address_a[3]
address_a[4] => altsyncram_ac12:auto_generated.address_a[4]
address_a[5] => altsyncram_ac12:auto_generated.address_a[5]
address_a[6] => altsyncram_ac12:auto_generated.address_a[6]
address_a[7] => altsyncram_ac12:auto_generated.address_a[7]
address_a[8] => altsyncram_ac12:auto_generated.address_a[8]
address_b[0] => altsyncram_ac12:auto_generated.address_b[0]
address_b[1] => altsyncram_ac12:auto_generated.address_b[1]
address_b[2] => altsyncram_ac12:auto_generated.address_b[2]
address_b[3] => altsyncram_ac12:auto_generated.address_b[3]
address_b[4] => altsyncram_ac12:auto_generated.address_b[4]
address_b[5] => altsyncram_ac12:auto_generated.address_b[5]
address_b[6] => altsyncram_ac12:auto_generated.address_b[6]
address_b[7] => altsyncram_ac12:auto_generated.address_b[7]
address_b[8] => altsyncram_ac12:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ac12:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ac12:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ac12:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_ac12:auto_generated.q_b[0]
q_b[1] <= altsyncram_ac12:auto_generated.q_b[1]
q_b[2] <= altsyncram_ac12:auto_generated.q_b[2]
q_b[3] <= altsyncram_ac12:auto_generated.q_b[3]
q_b[4] <= altsyncram_ac12:auto_generated.q_b[4]
q_b[5] <= altsyncram_ac12:auto_generated.q_b[5]
q_b[6] <= altsyncram_ac12:auto_generated.q_b[6]
q_b[7] <= altsyncram_ac12:auto_generated.q_b[7]
q_b[8] <= altsyncram_ac12:auto_generated.q_b[8]
q_b[9] <= altsyncram_ac12:auto_generated.q_b[9]
q_b[10] <= altsyncram_ac12:auto_generated.q_b[10]
q_b[11] <= altsyncram_ac12:auto_generated.q_b[11]
q_b[12] <= altsyncram_ac12:auto_generated.q_b[12]
q_b[13] <= altsyncram_ac12:auto_generated.q_b[13]
q_b[14] <= altsyncram_ac12:auto_generated.q_b[14]
q_b[15] <= altsyncram_ac12:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component
wren_a => altsyncram_ac12:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ac12:auto_generated.data_a[0]
data_a[1] => altsyncram_ac12:auto_generated.data_a[1]
data_a[2] => altsyncram_ac12:auto_generated.data_a[2]
data_a[3] => altsyncram_ac12:auto_generated.data_a[3]
data_a[4] => altsyncram_ac12:auto_generated.data_a[4]
data_a[5] => altsyncram_ac12:auto_generated.data_a[5]
data_a[6] => altsyncram_ac12:auto_generated.data_a[6]
data_a[7] => altsyncram_ac12:auto_generated.data_a[7]
data_a[8] => altsyncram_ac12:auto_generated.data_a[8]
data_a[9] => altsyncram_ac12:auto_generated.data_a[9]
data_a[10] => altsyncram_ac12:auto_generated.data_a[10]
data_a[11] => altsyncram_ac12:auto_generated.data_a[11]
data_a[12] => altsyncram_ac12:auto_generated.data_a[12]
data_a[13] => altsyncram_ac12:auto_generated.data_a[13]
data_a[14] => altsyncram_ac12:auto_generated.data_a[14]
data_a[15] => altsyncram_ac12:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_ac12:auto_generated.address_a[0]
address_a[1] => altsyncram_ac12:auto_generated.address_a[1]
address_a[2] => altsyncram_ac12:auto_generated.address_a[2]
address_a[3] => altsyncram_ac12:auto_generated.address_a[3]
address_a[4] => altsyncram_ac12:auto_generated.address_a[4]
address_a[5] => altsyncram_ac12:auto_generated.address_a[5]
address_a[6] => altsyncram_ac12:auto_generated.address_a[6]
address_a[7] => altsyncram_ac12:auto_generated.address_a[7]
address_a[8] => altsyncram_ac12:auto_generated.address_a[8]
address_b[0] => altsyncram_ac12:auto_generated.address_b[0]
address_b[1] => altsyncram_ac12:auto_generated.address_b[1]
address_b[2] => altsyncram_ac12:auto_generated.address_b[2]
address_b[3] => altsyncram_ac12:auto_generated.address_b[3]
address_b[4] => altsyncram_ac12:auto_generated.address_b[4]
address_b[5] => altsyncram_ac12:auto_generated.address_b[5]
address_b[6] => altsyncram_ac12:auto_generated.address_b[6]
address_b[7] => altsyncram_ac12:auto_generated.address_b[7]
address_b[8] => altsyncram_ac12:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ac12:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ac12:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ac12:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_ac12:auto_generated.q_b[0]
q_b[1] <= altsyncram_ac12:auto_generated.q_b[1]
q_b[2] <= altsyncram_ac12:auto_generated.q_b[2]
q_b[3] <= altsyncram_ac12:auto_generated.q_b[3]
q_b[4] <= altsyncram_ac12:auto_generated.q_b[4]
q_b[5] <= altsyncram_ac12:auto_generated.q_b[5]
q_b[6] <= altsyncram_ac12:auto_generated.q_b[6]
q_b[7] <= altsyncram_ac12:auto_generated.q_b[7]
q_b[8] <= altsyncram_ac12:auto_generated.q_b[8]
q_b[9] <= altsyncram_ac12:auto_generated.q_b[9]
q_b[10] <= altsyncram_ac12:auto_generated.q_b[10]
q_b[11] <= altsyncram_ac12:auto_generated.q_b[11]
q_b[12] <= altsyncram_ac12:auto_generated.q_b[12]
q_b[13] <= altsyncram_ac12:auto_generated.q_b[13]
q_b[14] <= altsyncram_ac12:auto_generated.q_b[14]
q_b[15] <= altsyncram_ac12:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Cyclone5_MIST_AGA_top|minimig:minimig
cpu_address[1] => cpu_address[1].IN2
cpu_address[2] => cpu_address[2].IN2
cpu_address[3] => cpu_address[3].IN2
cpu_address[4] => cpu_address[4].IN2
cpu_address[5] => cpu_address[5].IN2
cpu_address[6] => cpu_address[6].IN2
cpu_address[7] => cpu_address[7].IN2
cpu_address[8] => cpu_address[8].IN2
cpu_address[9] => cpu_address[9].IN2
cpu_address[10] => cpu_address[10].IN2
cpu_address[11] => cpu_address[11].IN2
cpu_address[12] => cpu_address[12].IN2
cpu_address[13] => cpu_address[13].IN2
cpu_address[14] => cpu_address[14].IN2
cpu_address[15] => cpu_address[15].IN2
cpu_address[16] => cpu_address[16].IN2
cpu_address[17] => cpu_address[17].IN2
cpu_address[18] => cpu_address[18].IN2
cpu_address[19] => cpu_address[19].IN2
cpu_address[20] => cpu_address[20].IN2
cpu_address[21] => cpu_address[21].IN2
cpu_address[22] => cpu_address[22].IN2
cpu_address[23] => cpu_address[23].IN2
cpu_data[0] <= minimig_m68k_bridge:CPU1.data
cpu_data[1] <= minimig_m68k_bridge:CPU1.data
cpu_data[2] <= minimig_m68k_bridge:CPU1.data
cpu_data[3] <= minimig_m68k_bridge:CPU1.data
cpu_data[4] <= minimig_m68k_bridge:CPU1.data
cpu_data[5] <= minimig_m68k_bridge:CPU1.data
cpu_data[6] <= minimig_m68k_bridge:CPU1.data
cpu_data[7] <= minimig_m68k_bridge:CPU1.data
cpu_data[8] <= minimig_m68k_bridge:CPU1.data
cpu_data[9] <= minimig_m68k_bridge:CPU1.data
cpu_data[10] <= minimig_m68k_bridge:CPU1.data
cpu_data[11] <= minimig_m68k_bridge:CPU1.data
cpu_data[12] <= minimig_m68k_bridge:CPU1.data
cpu_data[13] <= minimig_m68k_bridge:CPU1.data
cpu_data[14] <= minimig_m68k_bridge:CPU1.data
cpu_data[15] <= minimig_m68k_bridge:CPU1.data
cpudata_in[0] => cpudata_in[0].IN1
cpudata_in[1] => cpudata_in[1].IN1
cpudata_in[2] => cpudata_in[2].IN1
cpudata_in[3] => cpudata_in[3].IN1
cpudata_in[4] => cpudata_in[4].IN1
cpudata_in[5] => cpudata_in[5].IN1
cpudata_in[6] => cpudata_in[6].IN1
cpudata_in[7] => cpudata_in[7].IN1
cpudata_in[8] => cpudata_in[8].IN1
cpudata_in[9] => cpudata_in[9].IN1
cpudata_in[10] => cpudata_in[10].IN1
cpudata_in[11] => cpudata_in[11].IN1
cpudata_in[12] => cpudata_in[12].IN1
cpudata_in[13] => cpudata_in[13].IN1
cpudata_in[14] => cpudata_in[14].IN1
cpudata_in[15] => cpudata_in[15].IN1
_cpu_ipl[0] <= _cpu_ipl.DB_MAX_OUTPUT_PORT_TYPE
_cpu_ipl[1] <= _cpu_ipl.DB_MAX_OUTPUT_PORT_TYPE
_cpu_ipl[2] <= _cpu_ipl.DB_MAX_OUTPUT_PORT_TYPE
_cpu_as => _cpu_as.IN2
_cpu_uds => _cpu_uds.IN1
_cpu_lds => _cpu_lds.IN1
cpu_r_w => cpu_r_w.IN1
_cpu_dtack <= minimig_m68k_bridge:CPU1._dtack
_cpu_reset <= _cpu_reset.DB_MAX_OUTPUT_PORT_TYPE
_cpu_reset_in => comb.IN1
cpu_vbr[0] => cpu_vbr[0].IN1
cpu_vbr[1] => cpu_vbr[1].IN1
cpu_vbr[2] => cpu_vbr[2].IN1
cpu_vbr[3] => cpu_vbr[3].IN1
cpu_vbr[4] => cpu_vbr[4].IN1
cpu_vbr[5] => cpu_vbr[5].IN1
cpu_vbr[6] => cpu_vbr[6].IN1
cpu_vbr[7] => cpu_vbr[7].IN1
cpu_vbr[8] => cpu_vbr[8].IN1
cpu_vbr[9] => cpu_vbr[9].IN1
cpu_vbr[10] => cpu_vbr[10].IN1
cpu_vbr[11] => cpu_vbr[11].IN1
cpu_vbr[12] => cpu_vbr[12].IN1
cpu_vbr[13] => cpu_vbr[13].IN1
cpu_vbr[14] => cpu_vbr[14].IN1
cpu_vbr[15] => cpu_vbr[15].IN1
cpu_vbr[16] => cpu_vbr[16].IN1
cpu_vbr[17] => cpu_vbr[17].IN1
cpu_vbr[18] => cpu_vbr[18].IN1
cpu_vbr[19] => cpu_vbr[19].IN1
cpu_vbr[20] => cpu_vbr[20].IN1
cpu_vbr[21] => cpu_vbr[21].IN1
cpu_vbr[22] => cpu_vbr[22].IN1
cpu_vbr[23] => cpu_vbr[23].IN1
cpu_vbr[24] => cpu_vbr[24].IN1
cpu_vbr[25] => cpu_vbr[25].IN1
cpu_vbr[26] => cpu_vbr[26].IN1
cpu_vbr[27] => cpu_vbr[27].IN1
cpu_vbr[28] => cpu_vbr[28].IN1
cpu_vbr[29] => cpu_vbr[29].IN1
cpu_vbr[30] => cpu_vbr[30].IN1
cpu_vbr[31] => cpu_vbr[31].IN1
ovr <= cart:CART1.ovr
ram_data[0] <= minimig_sram_bridge:RAM1.data
ram_data[1] <= minimig_sram_bridge:RAM1.data
ram_data[2] <= minimig_sram_bridge:RAM1.data
ram_data[3] <= minimig_sram_bridge:RAM1.data
ram_data[4] <= minimig_sram_bridge:RAM1.data
ram_data[5] <= minimig_sram_bridge:RAM1.data
ram_data[6] <= minimig_sram_bridge:RAM1.data
ram_data[7] <= minimig_sram_bridge:RAM1.data
ram_data[8] <= minimig_sram_bridge:RAM1.data
ram_data[9] <= minimig_sram_bridge:RAM1.data
ram_data[10] <= minimig_sram_bridge:RAM1.data
ram_data[11] <= minimig_sram_bridge:RAM1.data
ram_data[12] <= minimig_sram_bridge:RAM1.data
ram_data[13] <= minimig_sram_bridge:RAM1.data
ram_data[14] <= minimig_sram_bridge:RAM1.data
ram_data[15] <= minimig_sram_bridge:RAM1.data
ramdata_in[0] => ramdata_in[0].IN1
ramdata_in[1] => ramdata_in[1].IN1
ramdata_in[2] => ramdata_in[2].IN1
ramdata_in[3] => ramdata_in[3].IN1
ramdata_in[4] => ramdata_in[4].IN1
ramdata_in[5] => ramdata_in[5].IN1
ramdata_in[6] => ramdata_in[6].IN1
ramdata_in[7] => ramdata_in[7].IN1
ramdata_in[8] => ramdata_in[8].IN1
ramdata_in[9] => ramdata_in[9].IN1
ramdata_in[10] => ramdata_in[10].IN1
ramdata_in[11] => ramdata_in[11].IN1
ramdata_in[12] => ramdata_in[12].IN1
ramdata_in[13] => ramdata_in[13].IN1
ramdata_in[14] => ramdata_in[14].IN1
ramdata_in[15] => ramdata_in[15].IN1
ram_address[1] <= minimig_sram_bridge:RAM1.address
ram_address[2] <= minimig_sram_bridge:RAM1.address
ram_address[3] <= minimig_sram_bridge:RAM1.address
ram_address[4] <= minimig_sram_bridge:RAM1.address
ram_address[5] <= minimig_sram_bridge:RAM1.address
ram_address[6] <= minimig_sram_bridge:RAM1.address
ram_address[7] <= minimig_sram_bridge:RAM1.address
ram_address[8] <= minimig_sram_bridge:RAM1.address
ram_address[9] <= minimig_sram_bridge:RAM1.address
ram_address[10] <= minimig_sram_bridge:RAM1.address
ram_address[11] <= minimig_sram_bridge:RAM1.address
ram_address[12] <= minimig_sram_bridge:RAM1.address
ram_address[13] <= minimig_sram_bridge:RAM1.address
ram_address[14] <= minimig_sram_bridge:RAM1.address
ram_address[15] <= minimig_sram_bridge:RAM1.address
ram_address[16] <= minimig_sram_bridge:RAM1.address
ram_address[17] <= minimig_sram_bridge:RAM1.address
ram_address[18] <= minimig_sram_bridge:RAM1.address
ram_address[19] <= minimig_sram_bridge:RAM1.address
ram_address[20] <= minimig_sram_bridge:RAM1.address
ram_address[21] <= minimig_sram_bridge:RAM1.address
_ram_bhe <= minimig_sram_bridge:RAM1._bhe
_ram_ble <= minimig_sram_bridge:RAM1._ble
_ram_we <= minimig_sram_bridge:RAM1._we
_ram_oe <= minimig_sram_bridge:RAM1._oe
chip48[0] => chip48[0].IN1
chip48[1] => chip48[1].IN1
chip48[2] => chip48[2].IN1
chip48[3] => chip48[3].IN1
chip48[4] => chip48[4].IN1
chip48[5] => chip48[5].IN1
chip48[6] => chip48[6].IN1
chip48[7] => chip48[7].IN1
chip48[8] => chip48[8].IN1
chip48[9] => chip48[9].IN1
chip48[10] => chip48[10].IN1
chip48[11] => chip48[11].IN1
chip48[12] => chip48[12].IN1
chip48[13] => chip48[13].IN1
chip48[14] => chip48[14].IN1
chip48[15] => chip48[15].IN1
chip48[16] => chip48[16].IN1
chip48[17] => chip48[17].IN1
chip48[18] => chip48[18].IN1
chip48[19] => chip48[19].IN1
chip48[20] => chip48[20].IN1
chip48[21] => chip48[21].IN1
chip48[22] => chip48[22].IN1
chip48[23] => chip48[23].IN1
chip48[24] => chip48[24].IN1
chip48[25] => chip48[25].IN1
chip48[26] => chip48[26].IN1
chip48[27] => chip48[27].IN1
chip48[28] => chip48[28].IN1
chip48[29] => chip48[29].IN1
chip48[30] => chip48[30].IN1
chip48[31] => chip48[31].IN1
chip48[32] => chip48[32].IN1
chip48[33] => chip48[33].IN1
chip48[34] => chip48[34].IN1
chip48[35] => chip48[35].IN1
chip48[36] => chip48[36].IN1
chip48[37] => chip48[37].IN1
chip48[38] => chip48[38].IN1
chip48[39] => chip48[39].IN1
chip48[40] => chip48[40].IN1
chip48[41] => chip48[41].IN1
chip48[42] => chip48[42].IN1
chip48[43] => chip48[43].IN1
chip48[44] => chip48[44].IN1
chip48[45] => chip48[45].IN1
chip48[46] => chip48[46].IN1
chip48[47] => chip48[47].IN1
rst_ext => comb.IN1
rst_out <= reset.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN10
clk7_en => clk7_en.IN8
clk7n_en => clk7n_en.IN4
c1 => c1.IN4
c3 => c3.IN4
cck => cck.IN2
eclk[0] => eclk[0].IN1
eclk[1] => eclk[1].IN1
eclk[2] => eclk[2].IN1
eclk[3] => eclk[3].IN1
eclk[4] => eclk[4].IN1
eclk[5] => eclk[5].IN1
eclk[6] => eclk[6].IN1
eclk[7] => eclk[7].IN1
eclk[8] => eclk[8].IN3
eclk[9] => eclk[9].IN1
rxd => paula:PAULA1.rxd
txd <= paula:PAULA1.txd
cts => cts.IN1
rts <= ciab:CIAB1.porta_out
drv_snd <= drvsnd.DB_MAX_OUTPUT_PORT_TYPE
_joy1[0] => _joy1[0].IN1
_joy1[1] => _joy1[1].IN1
_joy1[2] => _joy1[2].IN1
_joy1[3] => _joy1[3].IN1
_joy1[4] => _joy1[4].IN1
_joy1[5] => _joy1[5].IN1
_joy1[6] => _joy1[6].IN1
_joy1[7] => _joy1[7].IN1
_joy2[0] => comb.IN1
_joy2[1] => comb.IN1
_joy2[2] => comb.IN1
_joy2[3] => comb.IN1
_joy2[4] => comb.IN1
_joy2[5] => comb.IN1
_joy2[6] => _joy2[6].IN1
_joy2[7] => _joy2[7].IN1
mouse_btn1 => comb.IN1
mouse_btn2 => comb.IN1
mouse_btn[0] => mouse_btn[0].IN1
mouse_btn[1] => mouse_btn[1].IN1
mouse_btn[2] => mouse_btn[2].IN1
kbd_mouse_strobe => kbd_mouse_strobe.IN2
kms_level => kms_level.IN2
kbd_mouse_type[0] => kbd_mouse_type[0].IN2
kbd_mouse_type[1] => kbd_mouse_type[1].IN2
kbd_mouse_data[0] => kbd_mouse_data[0].IN2
kbd_mouse_data[1] => kbd_mouse_data[1].IN2
kbd_mouse_data[2] => kbd_mouse_data[2].IN2
kbd_mouse_data[3] => kbd_mouse_data[3].IN2
kbd_mouse_data[4] => kbd_mouse_data[4].IN2
kbd_mouse_data[5] => kbd_mouse_data[5].IN2
kbd_mouse_data[6] => kbd_mouse_data[6].IN2
kbd_mouse_data[7] => kbd_mouse_data[7].IN2
_15khz => mode_15khz.IN1
pwrled <= pwrled.DB_MAX_OUTPUT_PORT_TYPE
msdat <> userio:USERIO1.ps2mdat
msclk <> userio:USERIO1.ps2mclk
kbddat <> ciaa:CIAA1.kbddat
kbdclk <> ciaa:CIAA1.kbdclk
_scs[0] => paula:PAULA1._scs
_scs[1] => _scs[1].IN1
_scs[2] => paula:PAULA1.direct_scs
direct_sdi => paula:PAULA1.direct_sdi
sdi => sdi.IN1
sdo <> sdo
sck => sck.IN1
_hsync <= amber:AMBER1._hsync_out
_vsync <= amber:AMBER1._vsync_out
red[0] <= amber:AMBER1.red_out
red[1] <= amber:AMBER1.red_out
red[2] <= amber:AMBER1.red_out
red[3] <= amber:AMBER1.red_out
red[4] <= amber:AMBER1.red_out
red[5] <= amber:AMBER1.red_out
red[6] <= amber:AMBER1.red_out
red[7] <= amber:AMBER1.red_out
green[0] <= amber:AMBER1.green_out
green[1] <= amber:AMBER1.green_out
green[2] <= amber:AMBER1.green_out
green[3] <= amber:AMBER1.green_out
green[4] <= amber:AMBER1.green_out
green[5] <= amber:AMBER1.green_out
green[6] <= amber:AMBER1.green_out
green[7] <= amber:AMBER1.green_out
blue[0] <= amber:AMBER1.blue_out
blue[1] <= amber:AMBER1.blue_out
blue[2] <= amber:AMBER1.blue_out
blue[3] <= amber:AMBER1.blue_out
blue[4] <= amber:AMBER1.blue_out
blue[5] <= amber:AMBER1.blue_out
blue[6] <= amber:AMBER1.blue_out
blue[7] <= amber:AMBER1.blue_out
left <= paula:PAULA1.left
right <= paula:PAULA1.right
ldata[0] <= paula:PAULA1.ldata[0]
ldata[1] <= paula:PAULA1.ldata[1]
ldata[2] <= paula:PAULA1.ldata[2]
ldata[3] <= paula:PAULA1.ldata[3]
ldata[4] <= paula:PAULA1.ldata[4]
ldata[5] <= paula:PAULA1.ldata[5]
ldata[6] <= paula:PAULA1.ldata[6]
ldata[7] <= paula:PAULA1.ldata[7]
ldata[8] <= paula:PAULA1.ldata[8]
ldata[9] <= paula:PAULA1.ldata[9]
ldata[10] <= paula:PAULA1.ldata[10]
ldata[11] <= paula:PAULA1.ldata[11]
ldata[12] <= paula:PAULA1.ldata[12]
ldata[13] <= paula:PAULA1.ldata[13]
ldata[14] <= paula:PAULA1.ldata[14]
rdata[0] <= paula:PAULA1.rdata[0]
rdata[1] <= paula:PAULA1.rdata[1]
rdata[2] <= paula:PAULA1.rdata[2]
rdata[3] <= paula:PAULA1.rdata[3]
rdata[4] <= paula:PAULA1.rdata[4]
rdata[5] <= paula:PAULA1.rdata[5]
rdata[6] <= paula:PAULA1.rdata[6]
rdata[7] <= paula:PAULA1.rdata[7]
rdata[8] <= paula:PAULA1.rdata[8]
rdata[9] <= paula:PAULA1.rdata[9]
rdata[10] <= paula:PAULA1.rdata[10]
rdata[11] <= paula:PAULA1.rdata[11]
rdata[12] <= paula:PAULA1.rdata[12]
rdata[13] <= paula:PAULA1.rdata[13]
rdata[14] <= paula:PAULA1.rdata[14]
cpu_config[0] <= userio:USERIO1.cpu_config
cpu_config[1] <= userio:USERIO1.cpu_config
cpu_config[2] <= userio:USERIO1.cpu_config
cpu_config[3] <= userio:USERIO1.cpu_config
memcfg[0] <= memory_config[0].DB_MAX_OUTPUT_PORT_TYPE
memcfg[1] <= memory_config[1].DB_MAX_OUTPUT_PORT_TYPE
memcfg[2] <= memory_config[2].DB_MAX_OUTPUT_PORT_TYPE
memcfg[3] <= memory_config[3].DB_MAX_OUTPUT_PORT_TYPE
memcfg[4] <= userio:USERIO1.memory_config
memcfg[5] <= userio:USERIO1.memory_config
turbochipram <= turbochipram.DB_MAX_OUTPUT_PORT_TYPE
turbokick <= turbokick.DB_MAX_OUTPUT_PORT_TYPE
init_b <= vsync_t.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= userio:USERIO1.fifo_full
trackdisp[0] <= paula:PAULA1.trackdisp[0]
trackdisp[1] <= paula:PAULA1.trackdisp[1]
trackdisp[2] <= paula:PAULA1.trackdisp[2]
trackdisp[3] <= paula:PAULA1.trackdisp[3]
trackdisp[4] <= paula:PAULA1.trackdisp[4]
trackdisp[5] <= paula:PAULA1.trackdisp[5]
trackdisp[6] <= paula:PAULA1.trackdisp[6]
trackdisp[7] <= paula:PAULA1.trackdisp[7]
secdisp[0] <= paula:PAULA1.secdisp[0]
secdisp[1] <= paula:PAULA1.secdisp[1]
secdisp[2] <= paula:PAULA1.secdisp[2]
secdisp[3] <= paula:PAULA1.secdisp[3]
secdisp[4] <= paula:PAULA1.secdisp[4]
secdisp[5] <= paula:PAULA1.secdisp[5]
secdisp[6] <= paula:PAULA1.secdisp[6]
secdisp[7] <= paula:PAULA1.secdisp[7]
secdisp[8] <= paula:PAULA1.secdisp[8]
secdisp[9] <= paula:PAULA1.secdisp[9]
secdisp[10] <= paula:PAULA1.secdisp[10]
secdisp[11] <= paula:PAULA1.secdisp[11]
secdisp[12] <= paula:PAULA1.secdisp[12]
secdisp[13] <= paula:PAULA1.secdisp[13]
floppy_fwr <= paula:PAULA1.floppy_fwr
floppy_frd <= paula:PAULA1.floppy_frd
hd_fwr <= gayle:GAYLE1.hd_fwr
hd_frd <= gayle:GAYLE1.hd_frd


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1
clk => clk.IN7
clk7_en => clk7_en.IN7
cck => cck.IN1
reset => reset.IN5
aen => reg_address_cpu.IN1
rd => reg_address_cpu.IN0
hwr => reg_address_cpu.IN1
lwr => reg_address_cpu.IN1
data_in[0] => data_in[0].IN7
data_in[1] => data_in[1].IN7
data_in[2] => data_in[2].IN7
data_in[3] => data_in[3].IN7
data_in[4] => data_in[4].IN7
data_in[5] => data_in[5].IN7
data_in[6] => data_in[6].IN7
data_in[7] => data_in[7].IN7
data_in[8] => data_in[8].IN7
data_in[9] => data_in[9].IN7
data_in[10] => data_in[10].IN7
data_in[11] => data_in[11].IN7
data_in[12] => data_in[12].IN7
data_in[13] => data_in[13].IN7
data_in[14] => data_in[14].IN7
data_in[15] => data_in[15].IN7
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
address_in[1] => reg_address_cpu[1].DATAB
address_in[2] => reg_address_cpu[2].DATAB
address_in[3] => reg_address_cpu[3].DATAB
address_in[4] => reg_address_cpu[4].DATAB
address_in[5] => reg_address_cpu[5].DATAB
address_in[6] => reg_address_cpu[6].DATAB
address_in[7] => reg_address_cpu[7].DATAB
address_in[8] => reg_address_cpu[8].DATAB
address_out[1] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[1] <= reg_address[1].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= reg_address[2].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= reg_address[3].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[4] <= reg_address[4].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[5] <= reg_address[5].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= reg_address[6].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[7] <= reg_address[7].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[8] <= reg_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom <= cpu_custom.DB_MAX_OUTPUT_PORT_TYPE
dbr <= dbr.DB_MAX_OUTPUT_PORT_TYPE
dbwe <= dbwe.DB_MAX_OUTPUT_PORT_TYPE
_hsync <= agnus_beamcounter:bc1._hsync
_vsync <= agnus_beamcounter:bc1._vsync
_csync <= agnus_beamcounter:bc1._csync
blank <= agnus_beamcounter:bc1.blank
sol <= agnus_beamcounter:bc1.eol
sof <= sof.DB_MAX_OUTPUT_PORT_TYPE
vbl_int <= agnus_beamcounter:bc1.vbl_int
strhor_denise <= strhor_denise.DB_MAX_OUTPUT_PORT_TYPE
strhor_paula <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
htotal[0] <= agnus_beamcounter:bc1.htotal_out
htotal[1] <= agnus_beamcounter:bc1.htotal_out
htotal[2] <= agnus_beamcounter:bc1.htotal_out
htotal[3] <= agnus_beamcounter:bc1.htotal_out
htotal[4] <= agnus_beamcounter:bc1.htotal_out
htotal[5] <= agnus_beamcounter:bc1.htotal_out
htotal[6] <= agnus_beamcounter:bc1.htotal_out
htotal[7] <= agnus_beamcounter:bc1.htotal_out
htotal[8] <= agnus_beamcounter:bc1.htotal_out
harddis <= harddis.DB_MAX_OUTPUT_PORT_TYPE
varbeamen <= agnus_beamcounter:bc1.varbeamen_out
int3 <= agnus_blitter:bl1.int3
audio_dmal[0] => audio_dmal[0].IN1
audio_dmal[1] => audio_dmal[1].IN1
audio_dmal[2] => audio_dmal[2].IN1
audio_dmal[3] => audio_dmal[3].IN1
audio_dmas[0] => audio_dmas[0].IN1
audio_dmas[1] => audio_dmas[1].IN1
audio_dmas[2] => audio_dmas[2].IN1
audio_dmas[3] => audio_dmas[3].IN1
disk_dmal => disk_dmal.IN1
disk_dmas => disk_dmas.IN1
bls => always3.IN1
ntsc => ntsc.IN1
a1k => a1k.IN2
ecs => ecs.IN5
aga => aga.IN3
floppy_speed => floppy_speed.IN1
turbo => turbo.IN1


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1
hpos[0] => Decoder0.IN8
hpos[1] => Decoder0.IN7
hpos[2] => Decoder0.IN6
hpos[3] => Decoder0.IN5
hpos[4] => Decoder0.IN4
hpos[5] => Decoder0.IN3
hpos[6] => Decoder0.IN2
hpos[7] => Decoder0.IN1
hpos[8] => Decoder0.IN0
dma <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1
clk => address_out[1]~reg0.CLK
clk => address_out[2]~reg0.CLK
clk => address_out[3]~reg0.CLK
clk => address_out[4]~reg0.CLK
clk => address_out[5]~reg0.CLK
clk => address_out[6]~reg0.CLK
clk => address_out[7]~reg0.CLK
clk => address_out[8]~reg0.CLK
clk => address_out[9]~reg0.CLK
clk => address_out[10]~reg0.CLK
clk => address_out[11]~reg0.CLK
clk => address_out[12]~reg0.CLK
clk => address_out[13]~reg0.CLK
clk => address_out[14]~reg0.CLK
clk => address_out[15]~reg0.CLK
clk => address_out[16]~reg0.CLK
clk => address_out[17]~reg0.CLK
clk => address_out[18]~reg0.CLK
clk => address_out[19]~reg0.CLK
clk => address_out[20]~reg0.CLK
clk7_en => address_out[1]~reg0.ENA
clk7_en => address_out[16]~reg0.ENA
clk7_en => address_out[2]~reg0.ENA
clk7_en => address_out[3]~reg0.ENA
clk7_en => address_out[4]~reg0.ENA
clk7_en => address_out[5]~reg0.ENA
clk7_en => address_out[6]~reg0.ENA
clk7_en => address_out[7]~reg0.ENA
clk7_en => address_out[8]~reg0.ENA
clk7_en => address_out[9]~reg0.ENA
clk7_en => address_out[10]~reg0.ENA
clk7_en => address_out[11]~reg0.ENA
clk7_en => address_out[12]~reg0.ENA
clk7_en => address_out[13]~reg0.ENA
clk7_en => address_out[14]~reg0.ENA
clk7_en => address_out[15]~reg0.ENA
clk7_en => address_out[17]~reg0.ENA
clk7_en => address_out[18]~reg0.ENA
clk7_en => address_out[19]~reg0.ENA
clk7_en => address_out[20]~reg0.ENA
dma <= dma.DB_MAX_OUTPUT_PORT_TYPE
dmal => dma.IN1
dmas => wr.DATAIN
dmas => reg_address_out[5].DATAIN
dmas => reg_address_out[3].DATAIN
dmas => reg_address_out[2].DATAIN
dmas => reg_address_out[1].DATAIN
speed => Selector0.IN5
speed => dma.IN0
turbo => dma.IN1
hpos[0] => dma.IN1
hpos[0] => dma.IN1
hpos[1] => Decoder0.IN7
hpos[2] => Decoder0.IN6
hpos[3] => Decoder0.IN5
hpos[4] => Decoder0.IN4
hpos[5] => Decoder0.IN3
hpos[6] => Decoder0.IN2
hpos[7] => Decoder0.IN1
hpos[8] => Decoder0.IN0
wr <= dmas.DB_MAX_OUTPUT_PORT_TYPE
reg_address_in[1] => Equal0.IN7
reg_address_in[1] => Equal1.IN1
reg_address_in[2] => Equal0.IN6
reg_address_in[2] => Equal1.IN7
reg_address_in[3] => Equal0.IN5
reg_address_in[3] => Equal1.IN6
reg_address_in[4] => Equal0.IN4
reg_address_in[4] => Equal1.IN5
reg_address_in[5] => Equal0.IN0
reg_address_in[5] => Equal1.IN0
reg_address_in[6] => Equal0.IN3
reg_address_in[6] => Equal1.IN4
reg_address_in[7] => Equal0.IN2
reg_address_in[7] => Equal1.IN3
reg_address_in[8] => Equal0.IN1
reg_address_in[8] => Equal1.IN2
reg_address_out[1] <= dmas.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= dmas.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= dmas.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[4] <= <GND>
reg_address_out[5] <= dmas.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= <GND>
reg_address_out[7] <= <GND>
reg_address_out[8] <= <GND>
data_in[0] => address_outnew[16].DATAA
data_in[1] => address_outnew[17].DATAA
data_in[1] => address_outnew[1].DATAA
data_in[2] => address_outnew[18].DATAA
data_in[2] => address_outnew[2].DATAA
data_in[3] => address_outnew[19].DATAA
data_in[3] => address_outnew[3].DATAA
data_in[4] => address_outnew[20].DATAA
data_in[4] => address_outnew[4].DATAA
data_in[5] => address_outnew[5].DATAA
data_in[6] => address_outnew[6].DATAA
data_in[7] => address_outnew[7].DATAA
data_in[8] => address_outnew[8].DATAA
data_in[9] => address_outnew[9].DATAA
data_in[10] => address_outnew[10].DATAA
data_in[11] => address_outnew[11].DATAA
data_in[12] => address_outnew[12].DATAA
data_in[13] => address_outnew[13].DATAA
data_in[14] => address_outnew[14].DATAA
data_in[15] => address_outnew[15].DATAA
address_out[1] <= address_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1
clk => audlch.we_a.CLK
clk => audlch.waddr_a[1].CLK
clk => audlch.waddr_a[0].CLK
clk => audlch.data_a[20].CLK
clk => audlch.data_a[19].CLK
clk => audlch.data_a[18].CLK
clk => audlch.data_a[17].CLK
clk => audlch.data_a[16].CLK
clk => audlcl.we_a.CLK
clk => audlcl.waddr_a[1].CLK
clk => audlcl.waddr_a[0].CLK
clk => audlcl.data_a[15].CLK
clk => audlcl.data_a[14].CLK
clk => audlcl.data_a[13].CLK
clk => audlcl.data_a[12].CLK
clk => audlcl.data_a[11].CLK
clk => audlcl.data_a[10].CLK
clk => audlcl.data_a[9].CLK
clk => audlcl.data_a[8].CLK
clk => audlcl.data_a[7].CLK
clk => audlcl.data_a[6].CLK
clk => audlcl.data_a[5].CLK
clk => audlcl.data_a[4].CLK
clk => audlcl.data_a[3].CLK
clk => audlcl.data_a[2].CLK
clk => audlcl.data_a[1].CLK
clk => audpt.we_a.CLK
clk => audpt.waddr_a[1].CLK
clk => audpt.waddr_a[0].CLK
clk => audpt.data_a[20].CLK
clk => audpt.data_a[19].CLK
clk => audpt.data_a[18].CLK
clk => audpt.data_a[17].CLK
clk => audpt.data_a[16].CLK
clk => audpt.data_a[15].CLK
clk => audpt.data_a[14].CLK
clk => audpt.data_a[13].CLK
clk => audpt.data_a[12].CLK
clk => audpt.data_a[11].CLK
clk => audpt.data_a[10].CLK
clk => audpt.data_a[9].CLK
clk => audpt.data_a[8].CLK
clk => audpt.data_a[7].CLK
clk => audpt.data_a[6].CLK
clk => audpt.data_a[5].CLK
clk => audpt.data_a[4].CLK
clk => audpt.data_a[3].CLK
clk => audpt.data_a[2].CLK
clk => audpt.data_a[1].CLK
clk => audlch.CLK0
clk => audlcl.CLK0
clk => audpt.CLK0
clk7_en => audlch.OUTPUTSELECT
clk7_en => audlcl.OUTPUTSELECT
clk7_en => audpt.OUTPUTSELECT
dma <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
audio_dmal[0] => Selector0.IN9
audio_dmal[1] => Selector0.IN8
audio_dmal[2] => Selector0.IN7
audio_dmal[3] => Selector0.IN6
audio_dmas[0] => Selector1.IN9
audio_dmas[1] => Selector1.IN8
audio_dmas[2] => Selector1.IN7
audio_dmas[3] => Selector1.IN6
hpos[0] => Decoder0.IN8
hpos[1] => Decoder0.IN7
hpos[2] => Decoder0.IN6
hpos[2] => Decoder1.IN1
hpos[2] => audpt.waddr_a[0].DATAIN
hpos[2] => reg_address_out[4].DATAIN
hpos[2] => audlch.RADDR
hpos[2] => audlcl.RADDR
hpos[2] => audpt.WADDR
hpos[2] => audpt.RADDR
hpos[3] => Decoder0.IN5
hpos[3] => Decoder1.IN0
hpos[4] => Decoder0.IN4
hpos[5] => Decoder0.IN3
hpos[6] => Decoder0.IN2
hpos[7] => Decoder0.IN1
hpos[8] => Decoder0.IN0
reg_address_in[1] => always1.IN1
reg_address_in[1] => always0.IN1
reg_address_in[2] => audlcena.IN1
reg_address_in[3] => audlcena.IN1
reg_address_in[4] => audlch.waddr_a[0].DATAIN
reg_address_in[4] => audlcl.waddr_a[0].DATAIN
reg_address_in[4] => audlch.WADDR
reg_address_in[4] => audlcl.WADDR
reg_address_in[5] => audlcena.IN0
reg_address_in[5] => audlch.waddr_a[1].DATAIN
reg_address_in[5] => audlcl.waddr_a[1].DATAIN
reg_address_in[5] => audlch.WADDR1
reg_address_in[5] => audlcl.WADDR1
reg_address_in[6] => audlcena.IN1
reg_address_in[7] => audlcena.IN0
reg_address_in[8] => audlcena.IN1
reg_address_out[1] <= <VCC>
reg_address_out[2] <= <GND>
reg_address_out[3] <= <VCC>
reg_address_out[4] <= hpos[2].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[5] <= channel.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= channel.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[7] <= <VCC>
reg_address_out[8] <= <GND>
data_in[0] => audlch.data_a[16].DATAIN
data_in[0] => audlch.DATAIN
data_in[1] => audlch.data_a[17].DATAIN
data_in[1] => audlcl.data_a[1].DATAIN
data_in[1] => audlch.DATAIN1
data_in[1] => audlcl.DATAIN
data_in[2] => audlch.data_a[18].DATAIN
data_in[2] => audlcl.data_a[2].DATAIN
data_in[2] => audlch.DATAIN2
data_in[2] => audlcl.DATAIN1
data_in[3] => audlch.data_a[19].DATAIN
data_in[3] => audlcl.data_a[3].DATAIN
data_in[3] => audlch.DATAIN3
data_in[3] => audlcl.DATAIN2
data_in[4] => audlch.data_a[20].DATAIN
data_in[4] => audlcl.data_a[4].DATAIN
data_in[4] => audlch.DATAIN4
data_in[4] => audlcl.DATAIN3
data_in[5] => audlcl.data_a[5].DATAIN
data_in[5] => audlcl.DATAIN4
data_in[6] => audlcl.data_a[6].DATAIN
data_in[6] => audlcl.DATAIN5
data_in[7] => audlcl.data_a[7].DATAIN
data_in[7] => audlcl.DATAIN6
data_in[8] => audlcl.data_a[8].DATAIN
data_in[8] => audlcl.DATAIN7
data_in[9] => audlcl.data_a[9].DATAIN
data_in[9] => audlcl.DATAIN8
data_in[10] => audlcl.data_a[10].DATAIN
data_in[10] => audlcl.DATAIN9
data_in[11] => audlcl.data_a[11].DATAIN
data_in[11] => audlcl.DATAIN10
data_in[12] => audlcl.data_a[12].DATAIN
data_in[12] => audlcl.DATAIN11
data_in[13] => audlcl.data_a[13].DATAIN
data_in[13] => audlcl.DATAIN12
data_in[14] => audlcl.data_a[14].DATAIN
data_in[14] => audlcl.DATAIN13
data_in[15] => audlcl.data_a[15].DATAIN
data_in[15] => audlcl.DATAIN14
address_out[1] <= audpt.DATAOUT
address_out[2] <= audpt.DATAOUT1
address_out[3] <= audpt.DATAOUT2
address_out[4] <= audpt.DATAOUT3
address_out[5] <= audpt.DATAOUT4
address_out[6] <= audpt.DATAOUT5
address_out[7] <= audpt.DATAOUT6
address_out[8] <= audpt.DATAOUT7
address_out[9] <= audpt.DATAOUT8
address_out[10] <= audpt.DATAOUT9
address_out[11] <= audpt.DATAOUT10
address_out[12] <= audpt.DATAOUT11
address_out[13] <= audpt.DATAOUT12
address_out[14] <= audpt.DATAOUT13
address_out[15] <= audpt.DATAOUT14
address_out[16] <= audpt.DATAOUT15
address_out[17] <= audpt.DATAOUT16
address_out[18] <= audpt.DATAOUT17
address_out[19] <= audpt.DATAOUT18
address_out[20] <= audpt.DATAOUT19


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1
clk => bplpth.we_a.CLK
clk => bplpth.waddr_a[2].CLK
clk => bplpth.waddr_a[1].CLK
clk => bplpth.waddr_a[0].CLK
clk => bplpth.data_a[20].CLK
clk => bplpth.data_a[19].CLK
clk => bplpth.data_a[18].CLK
clk => bplpth.data_a[17].CLK
clk => bplpth.data_a[16].CLK
clk => bplptl.we_a.CLK
clk => bplptl.waddr_a[2].CLK
clk => bplptl.waddr_a[1].CLK
clk => bplptl.waddr_a[0].CLK
clk => bplptl.data_a[15].CLK
clk => bplptl.data_a[14].CLK
clk => bplptl.data_a[13].CLK
clk => bplptl.data_a[12].CLK
clk => bplptl.data_a[11].CLK
clk => bplptl.data_a[10].CLK
clk => bplptl.data_a[9].CLK
clk => bplptl.data_a[8].CLK
clk => bplptl.data_a[7].CLK
clk => bplptl.data_a[6].CLK
clk => bplptl.data_a[5].CLK
clk => bplptl.data_a[4].CLK
clk => bplptl.data_a[3].CLK
clk => bplptl.data_a[2].CLK
clk => bplptl.data_a[1].CLK
clk => ddfend.CLK
clk => ddfseq[0].CLK
clk => ddfseq[1].CLK
clk => ddfseq[2].CLK
clk => ddfseq[3].CLK
clk => ddfseq[4].CLK
clk => ddfrun.CLK
clk => ddfena.CLK
clk => ddfena_0.CLK
clk => hardena.CLK
clk => softena.CLK
clk => hard_stop.CLK
clk => hard_start.CLK
clk => soft_stop.CLK
clk => soft_start.CLK
clk => dmaena_delayed[0].CLK
clk => dmaena_delayed[1].CLK
clk => fmode[0].CLK
clk => fmode[1].CLK
clk => fmode[14].CLK
clk => bplcon0_delayed[0].CLK
clk => bplcon0_delayed[1].CLK
clk => bplcon0_delayed[2].CLK
clk => bplcon0_delayed[3].CLK
clk => bplcon0_delayed[4].CLK
clk => bplcon0_delayed[5].CLK
clk => bplcon0_delay[0][0].CLK
clk => bplcon0_delay[0][1].CLK
clk => bplcon0_delay[0][2].CLK
clk => bplcon0_delay[0][3].CLK
clk => bplcon0_delay[0][4].CLK
clk => bplcon0_delay[0][5].CLK
clk => bplcon0_delay[1][0].CLK
clk => bplcon0_delay[1][1].CLK
clk => bplcon0_delay[1][2].CLK
clk => bplcon0_delay[1][3].CLK
clk => bplcon0_delay[1][4].CLK
clk => bplcon0_delay[1][5].CLK
clk => bplcon0[0].CLK
clk => bplcon0[1].CLK
clk => bplcon0[2].CLK
clk => bplcon0[3].CLK
clk => bplcon0[4].CLK
clk => bplcon0[5].CLK
clk => bpl2mod[1].CLK
clk => bpl2mod[2].CLK
clk => bpl2mod[3].CLK
clk => bpl2mod[4].CLK
clk => bpl2mod[5].CLK
clk => bpl2mod[6].CLK
clk => bpl2mod[7].CLK
clk => bpl2mod[8].CLK
clk => bpl2mod[9].CLK
clk => bpl2mod[10].CLK
clk => bpl2mod[11].CLK
clk => bpl2mod[12].CLK
clk => bpl2mod[13].CLK
clk => bpl2mod[14].CLK
clk => bpl2mod[15].CLK
clk => bpl1mod[1].CLK
clk => bpl1mod[2].CLK
clk => bpl1mod[3].CLK
clk => bpl1mod[4].CLK
clk => bpl1mod[5].CLK
clk => bpl1mod[6].CLK
clk => bpl1mod[7].CLK
clk => bpl1mod[8].CLK
clk => bpl1mod[9].CLK
clk => bpl1mod[10].CLK
clk => bpl1mod[11].CLK
clk => bpl1mod[12].CLK
clk => bpl1mod[13].CLK
clk => bpl1mod[14].CLK
clk => bpl1mod[15].CLK
clk => ddfstop[2].CLK
clk => ddfstop[3].CLK
clk => ddfstop[4].CLK
clk => ddfstop[5].CLK
clk => ddfstop[6].CLK
clk => ddfstop[7].CLK
clk => ddfstop[8].CLK
clk => ddfstrt[2].CLK
clk => ddfstrt[3].CLK
clk => ddfstrt[4].CLK
clk => ddfstrt[5].CLK
clk => ddfstrt[6].CLK
clk => ddfstrt[7].CLK
clk => ddfstrt[8].CLK
clk => vdiwena.CLK
clk => vdiwstop[8].CLK
clk => vdiwstop[9].CLK
clk => vdiwstop[10].CLK
clk => vdiwstop[0].CLK
clk => vdiwstop[1].CLK
clk => vdiwstop[2].CLK
clk => vdiwstop[3].CLK
clk => vdiwstop[4].CLK
clk => vdiwstop[5].CLK
clk => vdiwstop[6].CLK
clk => vdiwstop[7].CLK
clk => vdiwstrt[8].CLK
clk => vdiwstrt[9].CLK
clk => vdiwstrt[10].CLK
clk => vdiwstrt[0].CLK
clk => vdiwstrt[1].CLK
clk => vdiwstrt[2].CLK
clk => vdiwstrt[3].CLK
clk => vdiwstrt[4].CLK
clk => vdiwstrt[5].CLK
clk => vdiwstrt[6].CLK
clk => vdiwstrt[7].CLK
clk => bplpth.CLK0
clk => bplptl.CLK0
clk7_en => bplpth.OUTPUTSELECT
clk7_en => bplptl.OUTPUTSELECT
clk7_en => bplcon0_delay[0][2].ENA
clk7_en => bplcon0_delay[0][1].ENA
clk7_en => vdiwstrt[0].ENA
clk7_en => bplcon0_delay[0][0].ENA
clk7_en => vdiwstrt[8].ENA
clk7_en => bplcon0_delayed[5].ENA
clk7_en => vdiwstop[0].ENA
clk7_en => bplcon0_delayed[4].ENA
clk7_en => bplcon0_delayed[3].ENA
clk7_en => bplcon0_delayed[2].ENA
clk7_en => vdiwstop[8].ENA
clk7_en => bplcon0_delayed[1].ENA
clk7_en => vdiwena.ENA
clk7_en => fmode[14].ENA
clk7_en => ddfstrt[2].ENA
clk7_en => ddfstop[2].ENA
clk7_en => bpl1mod[1].ENA
clk7_en => bpl2mod[1].ENA
clk7_en => bplcon0[0].ENA
clk7_en => fmode[1].ENA
clk7_en => dmaena_delayed[1].ENA
clk7_en => bplcon0_delayed[0].ENA
clk7_en => ddfena_0.ENA
clk7_en => fmode[0].ENA
clk7_en => ddfseq[4].ENA
clk7_en => dmaena_delayed[0].ENA
clk7_en => ddfseq[3].ENA
clk7_en => soft_start.ENA
clk7_en => soft_stop.ENA
clk7_en => ddfseq[2].ENA
clk7_en => hard_start.ENA
clk7_en => hard_stop.ENA
clk7_en => softena.ENA
clk7_en => hardena.ENA
clk7_en => ddfseq[1].ENA
clk7_en => ddfena.ENA
clk7_en => ddfrun.ENA
clk7_en => ddfseq[0].ENA
clk7_en => ddfend.ENA
clk7_en => bplcon0_delay[0][3].ENA
clk7_en => bplcon0_delay[0][4].ENA
clk7_en => bplcon0_delay[0][5].ENA
clk7_en => bplcon0_delay[1][0].ENA
clk7_en => bplcon0_delay[1][1].ENA
clk7_en => bplcon0_delay[1][2].ENA
clk7_en => bplcon0_delay[1][3].ENA
clk7_en => bplcon0_delay[1][4].ENA
clk7_en => bplcon0_delay[1][5].ENA
clk7_en => bplcon0[1].ENA
clk7_en => bplcon0[2].ENA
clk7_en => bplcon0[3].ENA
clk7_en => bplcon0[4].ENA
clk7_en => bplcon0[5].ENA
clk7_en => bpl2mod[2].ENA
clk7_en => bpl2mod[3].ENA
clk7_en => bpl2mod[4].ENA
clk7_en => bpl2mod[5].ENA
clk7_en => bpl2mod[6].ENA
clk7_en => bpl2mod[7].ENA
clk7_en => bpl2mod[8].ENA
clk7_en => bpl2mod[9].ENA
clk7_en => bpl2mod[10].ENA
clk7_en => bpl2mod[11].ENA
clk7_en => bpl2mod[12].ENA
clk7_en => bpl2mod[13].ENA
clk7_en => bpl2mod[14].ENA
clk7_en => bpl2mod[15].ENA
clk7_en => bpl1mod[2].ENA
clk7_en => bpl1mod[3].ENA
clk7_en => bpl1mod[4].ENA
clk7_en => bpl1mod[5].ENA
clk7_en => bpl1mod[6].ENA
clk7_en => bpl1mod[7].ENA
clk7_en => bpl1mod[8].ENA
clk7_en => bpl1mod[9].ENA
clk7_en => bpl1mod[10].ENA
clk7_en => bpl1mod[11].ENA
clk7_en => bpl1mod[12].ENA
clk7_en => bpl1mod[13].ENA
clk7_en => bpl1mod[14].ENA
clk7_en => bpl1mod[15].ENA
clk7_en => ddfstop[3].ENA
clk7_en => ddfstop[4].ENA
clk7_en => ddfstop[5].ENA
clk7_en => ddfstop[6].ENA
clk7_en => ddfstop[7].ENA
clk7_en => ddfstop[8].ENA
clk7_en => ddfstrt[3].ENA
clk7_en => ddfstrt[4].ENA
clk7_en => ddfstrt[5].ENA
clk7_en => ddfstrt[6].ENA
clk7_en => ddfstrt[7].ENA
clk7_en => ddfstrt[8].ENA
clk7_en => vdiwstop[9].ENA
clk7_en => vdiwstop[10].ENA
clk7_en => vdiwstop[1].ENA
clk7_en => vdiwstop[2].ENA
clk7_en => vdiwstop[3].ENA
clk7_en => vdiwstop[4].ENA
clk7_en => vdiwstop[5].ENA
clk7_en => vdiwstop[6].ENA
clk7_en => vdiwstop[7].ENA
clk7_en => vdiwstrt[9].ENA
clk7_en => vdiwstrt[10].ENA
clk7_en => vdiwstrt[1].ENA
clk7_en => vdiwstrt[2].ENA
clk7_en => vdiwstrt[3].ENA
clk7_en => vdiwstrt[4].ENA
clk7_en => vdiwstrt[5].ENA
clk7_en => vdiwstrt[6].ENA
clk7_en => vdiwstrt[7].ENA
reset => bplcon0.OUTPUTSELECT
reset => bplcon0.OUTPUTSELECT
reset => bplcon0.OUTPUTSELECT
reset => bplcon0.OUTPUTSELECT
reset => bplcon0.OUTPUTSELECT
reset => bplcon0.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
harddis => ddfena_0.IN1
aga => bplcon0.IN0
aga => bpu[3].OUTPUTSELECT
aga => bpu[2].OUTPUTSELECT
aga => bpu[1].OUTPUTSELECT
aga => bpu[0].OUTPUTSELECT
aga => always13.IN1
ecs => always1.IN1
ecs => shres.IN1
ecs => always15.IN1
ecs => always16.IN1
ecs => always19.IN1
ecs => always19.IN1
a1k => always4.IN1
a1k => always4.IN0
sof => always4.IN1
dmaena => dmaena_delayed.DATAB
dmaena => always19.IN1
vpos[0] => Equal4.IN10
vpos[0] => Equal5.IN10
vpos[0] => bpl1mod_bscan.IN1
vpos[0] => Equal3.IN31
vpos[1] => Equal4.IN9
vpos[1] => Equal5.IN9
vpos[1] => Equal3.IN30
vpos[2] => Equal4.IN8
vpos[2] => Equal5.IN8
vpos[2] => Equal3.IN29
vpos[3] => Equal4.IN7
vpos[3] => Equal5.IN7
vpos[3] => Equal3.IN28
vpos[4] => Equal4.IN6
vpos[4] => Equal5.IN6
vpos[4] => Equal3.IN27
vpos[5] => Equal4.IN5
vpos[5] => Equal5.IN5
vpos[5] => Equal3.IN26
vpos[6] => Equal4.IN4
vpos[6] => Equal5.IN4
vpos[6] => Equal3.IN25
vpos[7] => Equal4.IN3
vpos[7] => Equal5.IN3
vpos[7] => Equal3.IN24
vpos[8] => Equal4.IN2
vpos[8] => Equal5.IN2
vpos[8] => Equal3.IN23
vpos[9] => Equal4.IN1
vpos[9] => Equal5.IN1
vpos[9] => Equal3.IN22
vpos[10] => Equal4.IN0
vpos[10] => Equal5.IN0
vpos[10] => Equal3.IN21
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delay.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => bplcon0_delayed.OUTPUTSELECT
hpos[0] => soft_start.OUTPUTSELECT
hpos[0] => soft_stop.OUTPUTSELECT
hpos[0] => hard_start.OUTPUTSELECT
hpos[0] => hard_stop.OUTPUTSELECT
hpos[0] => softena.OUTPUTSELECT
hpos[0] => hardena.OUTPUTSELECT
hpos[0] => ddfena_0.OUTPUTSELECT
hpos[0] => ddfena.OUTPUTSELECT
hpos[0] => ddfrun.OUTPUTSELECT
hpos[0] => ddfseq.OUTPUTSELECT
hpos[0] => ddfseq.OUTPUTSELECT
hpos[0] => ddfseq.OUTPUTSELECT
hpos[0] => ddfseq.OUTPUTSELECT
hpos[0] => ddfseq.OUTPUTSELECT
hpos[0] => always24.IN1
hpos[0] => always24.IN1
hpos[0] => dma.IN1
hpos[0] => Equal17.IN1
hpos[1] => Equal17.IN0
hpos[1] => Equal18.IN0
hpos[1] => Equal19.IN0
hpos[1] => Equal20.IN7
hpos[1] => Equal21.IN7
hpos[1] => always22.IN1
hpos[2] => Equal18.IN8
hpos[2] => Equal19.IN8
hpos[2] => Equal20.IN6
hpos[2] => Equal21.IN6
hpos[3] => Equal18.IN7
hpos[3] => Equal19.IN7
hpos[3] => Equal20.IN5
hpos[3] => Equal21.IN5
hpos[4] => Equal18.IN6
hpos[4] => Equal19.IN6
hpos[4] => Equal20.IN1
hpos[4] => Equal21.IN3
hpos[5] => Equal18.IN5
hpos[5] => Equal19.IN5
hpos[5] => Equal20.IN0
hpos[5] => Equal21.IN2
hpos[6] => Equal18.IN4
hpos[6] => Equal19.IN4
hpos[6] => Equal20.IN4
hpos[6] => Equal21.IN4
hpos[7] => Equal18.IN3
hpos[7] => Equal19.IN3
hpos[7] => Equal20.IN3
hpos[7] => Equal21.IN1
hpos[8] => Equal18.IN2
hpos[8] => Equal19.IN2
hpos[8] => Equal20.IN2
hpos[8] => Equal21.IN0
dma <= dma.DB_MAX_OUTPUT_PORT_TYPE
reg_address_in[1] => always6.IN1
reg_address_in[1] => Equal0.IN3
reg_address_in[1] => Equal1.IN7
reg_address_in[1] => Equal2.IN7
reg_address_in[1] => always5.IN1
reg_address_in[1] => Equal7.IN2
reg_address_in[1] => Equal8.IN7
reg_address_in[1] => Equal9.IN7
reg_address_in[1] => Equal10.IN2
reg_address_in[1] => Equal11.IN7
reg_address_in[1] => Equal12.IN7
reg_address_in[2] => bplptr_sel[0].DATAA
reg_address_in[2] => Equal0.IN2
reg_address_in[2] => Equal1.IN4
reg_address_in[2] => Equal2.IN6
reg_address_in[2] => Equal7.IN7
reg_address_in[2] => Equal8.IN2
reg_address_in[2] => Equal9.IN6
reg_address_in[2] => Equal10.IN7
reg_address_in[2] => Equal11.IN6
reg_address_in[2] => Equal12.IN6
reg_address_in[3] => bplptr_sel[1].DATAA
reg_address_in[3] => Equal0.IN1
reg_address_in[3] => Equal1.IN6
reg_address_in[3] => Equal2.IN5
reg_address_in[3] => Equal7.IN6
reg_address_in[3] => Equal8.IN6
reg_address_in[3] => Equal9.IN1
reg_address_in[3] => Equal10.IN1
reg_address_in[3] => Equal11.IN5
reg_address_in[3] => Equal12.IN5
reg_address_in[4] => bplptr_sel[2].DATAA
reg_address_in[4] => Equal0.IN7
reg_address_in[4] => Equal1.IN5
reg_address_in[4] => Equal2.IN1
reg_address_in[4] => Equal7.IN1
reg_address_in[4] => Equal8.IN1
reg_address_in[4] => Equal9.IN5
reg_address_in[4] => Equal10.IN6
reg_address_in[4] => Equal11.IN4
reg_address_in[4] => Equal12.IN4
reg_address_in[5] => Equal0.IN6
reg_address_in[5] => Equal1.IN3
reg_address_in[5] => Equal2.IN4
reg_address_in[5] => Equal6.IN2
reg_address_in[5] => Equal7.IN5
reg_address_in[5] => Equal8.IN5
reg_address_in[5] => Equal9.IN4
reg_address_in[5] => Equal10.IN5
reg_address_in[5] => Equal11.IN3
reg_address_in[5] => Equal12.IN3
reg_address_in[6] => Equal0.IN5
reg_address_in[6] => Equal1.IN2
reg_address_in[6] => Equal2.IN3
reg_address_in[6] => Equal6.IN1
reg_address_in[6] => Equal7.IN4
reg_address_in[6] => Equal8.IN4
reg_address_in[6] => Equal9.IN3
reg_address_in[6] => Equal10.IN4
reg_address_in[6] => Equal11.IN2
reg_address_in[6] => Equal12.IN2
reg_address_in[7] => Equal0.IN0
reg_address_in[7] => Equal1.IN1
reg_address_in[7] => Equal2.IN0
reg_address_in[7] => Equal6.IN0
reg_address_in[7] => Equal7.IN0
reg_address_in[7] => Equal8.IN0
reg_address_in[7] => Equal9.IN2
reg_address_in[7] => Equal10.IN3
reg_address_in[7] => Equal11.IN1
reg_address_in[7] => Equal12.IN1
reg_address_in[8] => Equal0.IN4
reg_address_in[8] => Equal1.IN0
reg_address_in[8] => Equal2.IN2
reg_address_in[8] => Equal6.IN3
reg_address_in[8] => Equal7.IN3
reg_address_in[8] => Equal8.IN3
reg_address_in[8] => Equal9.IN0
reg_address_in[8] => Equal10.IN0
reg_address_in[8] => Equal11.IN0
reg_address_in[8] => Equal12.IN0
reg_address_out[1] <= bplptl.raddr_a[0].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= bplptl.raddr_a[1].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= bplptl.raddr_a[2].DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[4] <= <VCC>
reg_address_out[5] <= <GND>
reg_address_out[6] <= <GND>
reg_address_out[7] <= <GND>
reg_address_out[8] <= <VCC>
data_in[0] => vdiwstrt.DATAB
data_in[0] => bplpth_in[16].DATAA
data_in[0] => fmode.DATAB
data_in[1] => vdiwstrt.DATAB
data_in[1] => bplpth_in[17].DATAA
data_in[1] => bplptl_in[1].DATAA
data_in[1] => ddfstrt.DATAB
data_in[1] => ddfstop.DATAB
data_in[1] => bpl1mod.DATAB
data_in[1] => bpl2mod.DATAB
data_in[1] => fmode.DATAB
data_in[2] => vdiwstrt.DATAB
data_in[2] => bplpth_in[18].DATAA
data_in[2] => bplptl_in[2].DATAA
data_in[2] => ddfstrt.DATAB
data_in[2] => ddfstop.DATAB
data_in[2] => bpl1mod.DATAB
data_in[2] => bpl2mod.DATAB
data_in[3] => bplpth_in[19].DATAA
data_in[3] => bplptl_in[3].DATAA
data_in[3] => ddfstrt.DATAB
data_in[3] => ddfstop.DATAB
data_in[3] => bpl1mod.DATAB
data_in[3] => bpl2mod.DATAB
data_in[4] => bplpth_in[20].DATAA
data_in[4] => bplptl_in[4].DATAA
data_in[4] => ddfstrt.DATAB
data_in[4] => ddfstop.DATAB
data_in[4] => bpl1mod.DATAB
data_in[4] => bpl2mod.DATAB
data_in[4] => bplcon0.IN1
data_in[5] => bplptl_in[5].DATAA
data_in[5] => ddfstrt.DATAB
data_in[5] => ddfstop.DATAB
data_in[5] => bpl1mod.DATAB
data_in[5] => bpl2mod.DATAB
data_in[6] => bplptl_in[6].DATAA
data_in[6] => ddfstrt.DATAB
data_in[6] => ddfstop.DATAB
data_in[6] => bpl1mod.DATAB
data_in[6] => bpl2mod.DATAB
data_in[6] => bplcon0.DATAB
data_in[7] => bplptl_in[7].DATAA
data_in[7] => ddfstrt.DATAB
data_in[7] => ddfstop.DATAB
data_in[7] => bpl1mod.DATAB
data_in[7] => bpl2mod.DATAB
data_in[8] => vdiwstrt.DATAB
data_in[8] => vdiwstop.DATAB
data_in[8] => vdiwstop.DATAB
data_in[8] => bplptl_in[8].DATAA
data_in[8] => bpl1mod.DATAB
data_in[8] => bpl2mod.DATAB
data_in[9] => vdiwstrt.DATAB
data_in[9] => vdiwstop.DATAB
data_in[9] => vdiwstop.DATAB
data_in[9] => bplptl_in[9].DATAA
data_in[9] => bpl1mod.DATAB
data_in[9] => bpl2mod.DATAB
data_in[10] => vdiwstrt.DATAB
data_in[10] => vdiwstop.DATAB
data_in[10] => vdiwstop.DATAB
data_in[10] => bplptl_in[10].DATAA
data_in[10] => bpl1mod.DATAB
data_in[10] => bpl2mod.DATAB
data_in[11] => vdiwstrt.DATAB
data_in[11] => vdiwstop.DATAB
data_in[11] => bplptl_in[11].DATAA
data_in[11] => bpl1mod.DATAB
data_in[11] => bpl2mod.DATAB
data_in[12] => vdiwstrt.DATAB
data_in[12] => vdiwstop.DATAB
data_in[12] => bplptl_in[12].DATAA
data_in[12] => bpl1mod.DATAB
data_in[12] => bpl2mod.DATAB
data_in[12] => bplcon0.DATAB
data_in[13] => vdiwstrt.DATAB
data_in[13] => vdiwstop.DATAB
data_in[13] => bplptl_in[13].DATAA
data_in[13] => bpl1mod.DATAB
data_in[13] => bpl2mod.DATAB
data_in[13] => bplcon0.DATAB
data_in[14] => vdiwstrt.DATAB
data_in[14] => vdiwstop.DATAB
data_in[14] => bplptl_in[14].DATAA
data_in[14] => bpl1mod.DATAB
data_in[14] => bpl2mod.DATAB
data_in[14] => bplcon0.DATAB
data_in[14] => fmode.DATAB
data_in[15] => vdiwstrt.DATAB
data_in[15] => vdiwstop.DATAB
data_in[15] => bplptl_in[15].DATAA
data_in[15] => bpl1mod.DATAB
data_in[15] => bpl2mod.DATAB
data_in[15] => bplcon0.DATAB
data_in[15] => vdiwstop.DATAB
address_out[1] <= bplptl.DATAOUT
address_out[2] <= bplptl.DATAOUT1
address_out[3] <= bplptl.DATAOUT2
address_out[4] <= bplptl.DATAOUT3
address_out[5] <= bplptl.DATAOUT4
address_out[6] <= bplptl.DATAOUT5
address_out[7] <= bplptl.DATAOUT6
address_out[8] <= bplptl.DATAOUT7
address_out[9] <= bplptl.DATAOUT8
address_out[10] <= bplptl.DATAOUT9
address_out[11] <= bplptl.DATAOUT10
address_out[12] <= bplptl.DATAOUT11
address_out[13] <= bplptl.DATAOUT12
address_out[14] <= bplptl.DATAOUT13
address_out[15] <= bplptl.DATAOUT14
address_out[16] <= bplpth.DATAOUT
address_out[17] <= bplpth.DATAOUT1
address_out[18] <= bplpth.DATAOUT2
address_out[19] <= bplpth.DATAOUT3
address_out[20] <= bplpth.DATAOUT4


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1
clk => sprpth.we_a.CLK
clk => sprpth.waddr_a[2].CLK
clk => sprpth.waddr_a[1].CLK
clk => sprpth.waddr_a[0].CLK
clk => sprpth.data_a[20].CLK
clk => sprpth.data_a[19].CLK
clk => sprpth.data_a[18].CLK
clk => sprpth.data_a[17].CLK
clk => sprpth.data_a[16].CLK
clk => sprptl.we_a.CLK
clk => sprptl.waddr_a[2].CLK
clk => sprptl.waddr_a[1].CLK
clk => sprptl.waddr_a[0].CLK
clk => sprptl.data_a[15].CLK
clk => sprptl.data_a[14].CLK
clk => sprptl.data_a[13].CLK
clk => sprptl.data_a[12].CLK
clk => sprptl.data_a[11].CLK
clk => sprptl.data_a[10].CLK
clk => sprptl.data_a[9].CLK
clk => sprptl.data_a[8].CLK
clk => sprptl.data_a[7].CLK
clk => sprptl.data_a[6].CLK
clk => sprptl.data_a[5].CLK
clk => sprptl.data_a[4].CLK
clk => sprptl.data_a[3].CLK
clk => sprptl.data_a[2].CLK
clk => sprptl.data_a[1].CLK
clk => sprpos.we_a.CLK
clk => sprpos.waddr_a[2].CLK
clk => sprpos.waddr_a[1].CLK
clk => sprpos.waddr_a[0].CLK
clk => sprpos.data_a[15].CLK
clk => sprpos.data_a[14].CLK
clk => sprpos.data_a[13].CLK
clk => sprpos.data_a[12].CLK
clk => sprpos.data_a[11].CLK
clk => sprpos.data_a[10].CLK
clk => sprpos.data_a[9].CLK
clk => sprpos.data_a[8].CLK
clk => sprposh.we_a.CLK
clk => sprposh.waddr_a[2].CLK
clk => sprposh.waddr_a[1].CLK
clk => sprposh.waddr_a[0].CLK
clk => sprposh.data_a.CLK
clk => sprctl.we_a.CLK
clk => sprctl.waddr_a[2].CLK
clk => sprctl.waddr_a[1].CLK
clk => sprctl.waddr_a[0].CLK
clk => sprctl.data_a[15].CLK
clk => sprctl.data_a[14].CLK
clk => sprctl.data_a[13].CLK
clk => sprctl.data_a[12].CLK
clk => sprctl.data_a[11].CLK
clk => sprctl.data_a[10].CLK
clk => sprctl.data_a[9].CLK
clk => sprctl.data_a[8].CLK
clk => sprctl.data_a[7].CLK
clk => sprctl.data_a[6].CLK
clk => sprctl.data_a[5].CLK
clk => sprctl.data_a[4].CLK
clk => dmastate_mem.we_a.CLK
clk => dmastate_mem.waddr_a[2].CLK
clk => dmastate_mem.waddr_a[1].CLK
clk => dmastate_mem.waddr_a[0].CLK
clk => dmastate_mem.data_a.CLK
clk => sprite[0].CLK
clk => sprite[1].CLK
clk => sprite[2].CLK
clk => enable.CLK
clk => sprvstop.CLK
clk => sprdmastate.CLK
clk => fmode[2].CLK
clk => fmode[3].CLK
clk => fmode[15].CLK
clk => sprsel[0].CLK
clk => sprsel[1].CLK
clk => sprsel[2].CLK
clk => sprpth.CLK0
clk => sprptl.CLK0
clk => sprpos.CLK0
clk => sprposh.CLK0
clk => sprctl.CLK0
clk => dmastate_mem.CLK0
clk7_en => sprpth.OUTPUTSELECT
clk7_en => sprptl.OUTPUTSELECT
clk7_en => sprpos.OUTPUTSELECT
clk7_en => sprctl.OUTPUTSELECT
clk7_en => fmode[15].ENA
clk7_en => fmode[3].ENA
clk7_en => fmode[2].ENA
clk7_en => sprite[2].ENA
clk7_en => sprite[1].ENA
clk7_en => sprite[0].ENA
clk7_en => enable.ENA
reset => fmode.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
aga => always1.IN1
ecs => always8.IN0
ecs => always8.IN0
reqdma <= reqdma.DB_MAX_OUTPUT_PORT_TYPE
ackdma => ptsel[2].OUTPUTSELECT
ackdma => ptsel[1].OUTPUTSELECT
ackdma => ptsel[0].OUTPUTSELECT
ackdma => pcsel[2].OUTPUTSELECT
ackdma => pcsel[1].OUTPUTSELECT
ackdma => pcsel[0].OUTPUTSELECT
ackdma => sprpth_in[20].OUTPUTSELECT
ackdma => sprpth_in[19].OUTPUTSELECT
ackdma => sprpth_in[18].OUTPUTSELECT
ackdma => sprpth_in[17].OUTPUTSELECT
ackdma => sprpth_in[16].OUTPUTSELECT
ackdma => always3.IN1
ackdma => sprptl_in[15].OUTPUTSELECT
ackdma => sprptl_in[14].OUTPUTSELECT
ackdma => sprptl_in[13].OUTPUTSELECT
ackdma => sprptl_in[12].OUTPUTSELECT
ackdma => sprptl_in[11].OUTPUTSELECT
ackdma => sprptl_in[10].OUTPUTSELECT
ackdma => sprptl_in[9].OUTPUTSELECT
ackdma => sprptl_in[8].OUTPUTSELECT
ackdma => sprptl_in[7].OUTPUTSELECT
ackdma => sprptl_in[6].OUTPUTSELECT
ackdma => sprptl_in[5].OUTPUTSELECT
ackdma => sprptl_in[4].OUTPUTSELECT
ackdma => sprptl_in[3].OUTPUTSELECT
ackdma => sprptl_in[2].OUTPUTSELECT
ackdma => sprptl_in[1].OUTPUTSELECT
ackdma => always4.IN1
hpos[0] => always0.IN1
hpos[0] => always11.IN1
hpos[0] => always11.IN1
hpos[0] => Equal13.IN2
hpos[0] => Equal14.IN1
hpos[1] => Equal10.IN1
hpos[1] => Equal11.IN5
hpos[1] => Equal12.IN4
hpos[1] => Equal13.IN1
hpos[1] => Equal14.IN0
hpos[2] => Equal10.IN0
hpos[2] => Equal11.IN4
hpos[2] => Equal12.IN3
hpos[2] => Equal13.IN0
hpos[2] => reg_address_out.DATAB
hpos[2] => reg_address_out.DATAB
hpos[3] => sprite.DATAB
hpos[3] => Equal11.IN3
hpos[3] => Equal12.IN2
hpos[4] => sprite.IN0
hpos[4] => Equal11.IN7
hpos[4] => Equal12.IN7
hpos[4] => sprite.DATAB
hpos[5] => sprite.IN1
hpos[5] => Equal11.IN6
hpos[5] => Equal12.IN6
hpos[6] => Equal11.IN2
hpos[6] => Equal12.IN5
hpos[7] => Equal11.IN1
hpos[7] => Equal12.IN1
hpos[8] => Equal11.IN0
hpos[8] => Equal12.IN0
vpos[0] => Equal7.IN10
vpos[0] => Equal8.IN10
vpos[0] => sprdmastate.IN0
vpos[1] => Equal7.IN9
vpos[1] => Equal8.IN9
vpos[2] => Equal7.IN8
vpos[2] => Equal8.IN8
vpos[3] => Equal7.IN7
vpos[3] => Equal8.IN7
vpos[4] => Equal7.IN6
vpos[4] => Equal8.IN6
vpos[5] => Equal7.IN5
vpos[5] => Equal8.IN5
vpos[6] => Equal7.IN4
vpos[6] => Equal8.IN4
vpos[7] => Equal7.IN3
vpos[7] => Equal8.IN3
vpos[8] => Equal7.IN2
vpos[8] => Equal8.IN2
vpos[9] => Equal7.IN1
vpos[9] => Equal8.IN1
vpos[10] => ~NO_FANOUT~
vbl => always8.IN1
vbl => always13.IN1
vblend => always13.IN1
reg_address_in[1] => always4.IN1
reg_address_in[1] => Equal0.IN0
reg_address_in[1] => always3.IN1
reg_address_in[1] => Equal5.IN1
reg_address_in[1] => Equal6.IN1
reg_address_in[2] => ptsel[0].DATAA
reg_address_in[2] => Equal0.IN7
reg_address_in[2] => Equal5.IN0
reg_address_in[2] => Equal6.IN0
reg_address_in[3] => ptsel[1].DATAA
reg_address_in[3] => pcsel[0].DATAA
reg_address_in[3] => Equal0.IN6
reg_address_in[4] => ptsel[2].DATAA
reg_address_in[4] => pcsel[1].DATAA
reg_address_in[4] => Equal0.IN5
reg_address_in[5] => pcsel[2].DATAA
reg_address_in[5] => Equal0.IN4
reg_address_in[5] => Equal3.IN3
reg_address_in[6] => Equal0.IN3
reg_address_in[6] => Equal3.IN1
reg_address_in[6] => Equal4.IN2
reg_address_in[7] => Equal0.IN2
reg_address_in[7] => Equal3.IN0
reg_address_in[7] => Equal4.IN0
reg_address_in[8] => Equal0.IN1
reg_address_in[8] => Equal3.IN2
reg_address_in[8] => Equal4.IN1
reg_address_out[1] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[4] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[5] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= <VCC>
reg_address_out[7] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[8] <= <VCC>
data_in[0] => sprpth_in[16].DATAA
data_in[1] => sprpth_in[17].DATAA
data_in[1] => sprptl_in[1].DATAA
data_in[1] => sprctl.data_a[4].DATAIN
data_in[1] => sprctl.DATAIN
data_in[2] => fmode.DATAB
data_in[2] => sprpth_in[18].DATAA
data_in[2] => sprptl_in[2].DATAA
data_in[2] => sprctl.data_a[5].DATAIN
data_in[2] => sprctl.DATAIN1
data_in[3] => fmode.DATAB
data_in[3] => sprpth_in[19].DATAA
data_in[3] => sprptl_in[3].DATAA
data_in[4] => sprpth_in[20].DATAA
data_in[4] => sprptl_in[4].DATAA
data_in[5] => sprptl_in[5].DATAA
data_in[5] => sprctl.data_a[6].DATAIN
data_in[5] => sprctl.DATAIN2
data_in[6] => sprptl_in[6].DATAA
data_in[6] => sprctl.data_a[7].DATAIN
data_in[6] => sprctl.DATAIN3
data_in[7] => sprptl_in[7].DATAA
data_in[7] => sprposh.data_a.DATAIN
data_in[7] => sprposh.DATAIN
data_in[8] => sprptl_in[8].DATAA
data_in[8] => sprpos.data_a[8].DATAIN
data_in[8] => sprctl.data_a[8].DATAIN
data_in[8] => sprpos.DATAIN
data_in[8] => sprctl.DATAIN4
data_in[9] => sprptl_in[9].DATAA
data_in[9] => sprpos.data_a[9].DATAIN
data_in[9] => sprctl.data_a[9].DATAIN
data_in[9] => sprpos.DATAIN1
data_in[9] => sprctl.DATAIN5
data_in[10] => sprptl_in[10].DATAA
data_in[10] => sprpos.data_a[10].DATAIN
data_in[10] => sprctl.data_a[10].DATAIN
data_in[10] => sprpos.DATAIN2
data_in[10] => sprctl.DATAIN6
data_in[11] => sprptl_in[11].DATAA
data_in[11] => sprpos.data_a[11].DATAIN
data_in[11] => sprctl.data_a[11].DATAIN
data_in[11] => sprpos.DATAIN3
data_in[11] => sprctl.DATAIN7
data_in[12] => sprptl_in[12].DATAA
data_in[12] => sprpos.data_a[12].DATAIN
data_in[12] => sprctl.data_a[12].DATAIN
data_in[12] => sprpos.DATAIN4
data_in[12] => sprctl.DATAIN8
data_in[13] => sprptl_in[13].DATAA
data_in[13] => sprpos.data_a[13].DATAIN
data_in[13] => sprctl.data_a[13].DATAIN
data_in[13] => sprpos.DATAIN5
data_in[13] => sprctl.DATAIN9
data_in[14] => sprptl_in[14].DATAA
data_in[14] => sprpos.data_a[14].DATAIN
data_in[14] => sprctl.data_a[14].DATAIN
data_in[14] => sprpos.DATAIN6
data_in[14] => sprctl.DATAIN10
data_in[15] => fmode.DATAB
data_in[15] => sprptl_in[15].DATAA
data_in[15] => sprpos.data_a[15].DATAIN
data_in[15] => sprctl.data_a[15].DATAIN
data_in[15] => sprpos.DATAIN7
data_in[15] => sprctl.DATAIN11
address_out[1] <= sprptl.DATAOUT
address_out[2] <= sprptl.DATAOUT1
address_out[3] <= sprptl.DATAOUT2
address_out[4] <= sprptl.DATAOUT3
address_out[5] <= sprptl.DATAOUT4
address_out[6] <= sprptl.DATAOUT5
address_out[7] <= sprptl.DATAOUT6
address_out[8] <= sprptl.DATAOUT7
address_out[9] <= sprptl.DATAOUT8
address_out[10] <= sprptl.DATAOUT9
address_out[11] <= sprptl.DATAOUT10
address_out[12] <= sprptl.DATAOUT11
address_out[13] <= sprptl.DATAOUT12
address_out[14] <= sprptl.DATAOUT13
address_out[15] <= sprptl.DATAOUT14
address_out[16] <= sprpth.DATAOUT
address_out[17] <= sprpth.DATAOUT1
address_out[18] <= sprpth.DATAOUT2
address_out[19] <= sprpth.DATAOUT3
address_out[20] <= sprpth.DATAOUT4


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1
clk => skip_flag.CLK
clk => bus_ena.CLK
clk => bus_blk.CLK
clk => beam_match_wait.CLK
clk => beam_match.CLK
clk => strobe.CLK
clk => strobe2.CLK
clk => strobe1.CLK
clk => copjmp2.CLK
clk => copjmp1.CLK
clk => address_out[1]~reg0.CLK
clk => address_out[2]~reg0.CLK
clk => address_out[3]~reg0.CLK
clk => address_out[4]~reg0.CLK
clk => address_out[5]~reg0.CLK
clk => address_out[6]~reg0.CLK
clk => address_out[7]~reg0.CLK
clk => address_out[8]~reg0.CLK
clk => address_out[9]~reg0.CLK
clk => address_out[10]~reg0.CLK
clk => address_out[11]~reg0.CLK
clk => address_out[12]~reg0.CLK
clk => address_out[13]~reg0.CLK
clk => address_out[14]~reg0.CLK
clk => address_out[15]~reg0.CLK
clk => address_out[16]~reg0.CLK
clk => address_out[17]~reg0.CLK
clk => address_out[18]~reg0.CLK
clk => address_out[19]~reg0.CLK
clk => address_out[20]~reg0.CLK
clk => ir2[0].CLK
clk => ir2[1].CLK
clk => ir2[2].CLK
clk => ir2[3].CLK
clk => ir2[4].CLK
clk => ir2[5].CLK
clk => ir2[6].CLK
clk => ir2[7].CLK
clk => ir2[8].CLK
clk => ir2[9].CLK
clk => ir2[10].CLK
clk => ir2[11].CLK
clk => ir2[12].CLK
clk => ir2[13].CLK
clk => ir2[14].CLK
clk => ir2[15].CLK
clk => ir1[1].CLK
clk => ir1[2].CLK
clk => ir1[3].CLK
clk => ir1[4].CLK
clk => ir1[5].CLK
clk => ir1[6].CLK
clk => ir1[7].CLK
clk => ir1[8].CLK
clk => ir1[9].CLK
clk => ir1[10].CLK
clk => ir1[11].CLK
clk => ir1[12].CLK
clk => ir1[13].CLK
clk => ir1[14].CLK
clk => ir1[15].CLK
clk => cdang.CLK
clk => cop2lcl[1].CLK
clk => cop2lcl[2].CLK
clk => cop2lcl[3].CLK
clk => cop2lcl[4].CLK
clk => cop2lcl[5].CLK
clk => cop2lcl[6].CLK
clk => cop2lcl[7].CLK
clk => cop2lcl[8].CLK
clk => cop2lcl[9].CLK
clk => cop2lcl[10].CLK
clk => cop2lcl[11].CLK
clk => cop2lcl[12].CLK
clk => cop2lcl[13].CLK
clk => cop2lcl[14].CLK
clk => cop2lcl[15].CLK
clk => cop2lch[16].CLK
clk => cop2lch[17].CLK
clk => cop2lch[18].CLK
clk => cop2lch[19].CLK
clk => cop2lch[20].CLK
clk => cop1lcl[1].CLK
clk => cop1lcl[2].CLK
clk => cop1lcl[3].CLK
clk => cop1lcl[4].CLK
clk => cop1lcl[5].CLK
clk => cop1lcl[6].CLK
clk => cop1lcl[7].CLK
clk => cop1lcl[8].CLK
clk => cop1lcl[9].CLK
clk => cop1lcl[10].CLK
clk => cop1lcl[11].CLK
clk => cop1lcl[12].CLK
clk => cop1lcl[13].CLK
clk => cop1lcl[14].CLK
clk => cop1lcl[15].CLK
clk => cop1lch[16].CLK
clk => cop1lch[17].CLK
clk => cop1lch[18].CLK
clk => cop1lch[19].CLK
clk => cop1lch[20].CLK
clk => copper_state~5.DATAIN
clk7_en => copper_state.OUTPUTSELECT
clk7_en => copper_state.OUTPUTSELECT
clk7_en => copper_state.OUTPUTSELECT
clk7_en => copper_state.OUTPUTSELECT
clk7_en => copper_state.OUTPUTSELECT
clk7_en => cop1lch[16].ENA
clk7_en => cop1lcl[1].ENA
clk7_en => cop2lch[16].ENA
clk7_en => cop2lcl[1].ENA
clk7_en => cdang.ENA
clk7_en => ir2[0].ENA
clk7_en => address_out[1]~reg0.ENA
clk7_en => copjmp1.ENA
clk7_en => skip_flag.ENA
clk7_en => copjmp2.ENA
clk7_en => strobe1.ENA
clk7_en => strobe2.ENA
clk7_en => strobe.ENA
clk7_en => beam_match.ENA
clk7_en => beam_match_wait.ENA
clk7_en => bus_blk.ENA
clk7_en => bus_ena.ENA
clk7_en => address_out[2]~reg0.ENA
clk7_en => address_out[3]~reg0.ENA
clk7_en => address_out[4]~reg0.ENA
clk7_en => address_out[5]~reg0.ENA
clk7_en => address_out[6]~reg0.ENA
clk7_en => address_out[7]~reg0.ENA
clk7_en => address_out[8]~reg0.ENA
clk7_en => address_out[9]~reg0.ENA
clk7_en => address_out[10]~reg0.ENA
clk7_en => address_out[11]~reg0.ENA
clk7_en => address_out[12]~reg0.ENA
clk7_en => address_out[13]~reg0.ENA
clk7_en => address_out[14]~reg0.ENA
clk7_en => address_out[15]~reg0.ENA
clk7_en => address_out[16]~reg0.ENA
clk7_en => address_out[17]~reg0.ENA
clk7_en => address_out[18]~reg0.ENA
clk7_en => address_out[19]~reg0.ENA
clk7_en => address_out[20]~reg0.ENA
clk7_en => ir2[1].ENA
clk7_en => ir2[2].ENA
clk7_en => ir2[3].ENA
clk7_en => ir2[4].ENA
clk7_en => ir2[5].ENA
clk7_en => ir2[6].ENA
clk7_en => ir2[7].ENA
clk7_en => ir2[8].ENA
clk7_en => ir2[9].ENA
clk7_en => ir2[10].ENA
clk7_en => ir2[11].ENA
clk7_en => ir2[12].ENA
clk7_en => ir2[13].ENA
clk7_en => ir2[14].ENA
clk7_en => ir2[15].ENA
clk7_en => ir1[1].ENA
clk7_en => ir1[2].ENA
clk7_en => ir1[3].ENA
clk7_en => ir1[4].ENA
clk7_en => ir1[5].ENA
clk7_en => ir1[6].ENA
clk7_en => ir1[7].ENA
clk7_en => ir1[8].ENA
clk7_en => ir1[9].ENA
clk7_en => ir1[10].ENA
clk7_en => ir1[11].ENA
clk7_en => ir1[12].ENA
clk7_en => ir1[13].ENA
clk7_en => ir1[14].ENA
clk7_en => ir1[15].ENA
clk7_en => cop2lcl[2].ENA
clk7_en => cop2lcl[3].ENA
clk7_en => cop2lcl[4].ENA
clk7_en => cop2lcl[5].ENA
clk7_en => cop2lcl[6].ENA
clk7_en => cop2lcl[7].ENA
clk7_en => cop2lcl[8].ENA
clk7_en => cop2lcl[9].ENA
clk7_en => cop2lcl[10].ENA
clk7_en => cop2lcl[11].ENA
clk7_en => cop2lcl[12].ENA
clk7_en => cop2lcl[13].ENA
clk7_en => cop2lcl[14].ENA
clk7_en => cop2lcl[15].ENA
clk7_en => cop2lch[17].ENA
clk7_en => cop2lch[18].ENA
clk7_en => cop2lch[19].ENA
clk7_en => cop2lch[20].ENA
clk7_en => cop1lcl[2].ENA
clk7_en => cop1lcl[3].ENA
clk7_en => cop1lcl[4].ENA
clk7_en => cop1lcl[5].ENA
clk7_en => cop1lcl[6].ENA
clk7_en => cop1lcl[7].ENA
clk7_en => cop1lcl[8].ENA
clk7_en => cop1lcl[9].ENA
clk7_en => cop1lcl[10].ENA
clk7_en => cop1lcl[11].ENA
clk7_en => cop1lcl[12].ENA
clk7_en => cop1lcl[13].ENA
clk7_en => cop1lcl[14].ENA
clk7_en => cop1lcl[15].ENA
clk7_en => cop1lch[17].ENA
clk7_en => cop1lch[18].ENA
clk7_en => cop1lch[19].ENA
clk7_en => cop1lch[20].ENA
reset => cop1lch.OUTPUTSELECT
reset => cop1lch.OUTPUTSELECT
reset => cop1lch.OUTPUTSELECT
reset => cop1lch.OUTPUTSELECT
reset => cop1lch.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop1lcl.OUTPUTSELECT
reset => cop2lch.OUTPUTSELECT
reset => cop2lch.OUTPUTSELECT
reset => cop2lch.OUTPUTSELECT
reset => cop2lch.OUTPUTSELECT
reset => cop2lch.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cop2lcl.OUTPUTSELECT
reset => cdang.OUTPUTSELECT
reset => always18.IN1
ecs => always8.IN1
reqdma <= reqdma.DB_MAX_OUTPUT_PORT_TYPE
ackdma => dma_ack.IN1
enadma => Selector5.IN5
enadma => copper_next.DATAB
enadma => copper_next.DATAA
enadma => copper_next.DATAB
enadma => Selector6.IN2
enadma => copper_next.DATAA
sof => always9.IN1
blit_busy => beam_match_skip.IN1
vpos[0] => vercmp[0].DATAA
vpos[0] => LessThan0.IN8
vpos[1] => vercmp[1].DATAA
vpos[1] => LessThan0.IN7
vpos[2] => vercmp[2].DATAA
vpos[2] => LessThan0.IN6
vpos[3] => vercmp[3].DATAA
vpos[3] => LessThan0.IN5
vpos[4] => vercmp[4].DATAA
vpos[4] => LessThan0.IN4
vpos[5] => vercmp[5].DATAA
vpos[5] => LessThan0.IN3
vpos[6] => vercmp[6].DATAA
vpos[6] => LessThan0.IN2
vpos[7] => LessThan0.IN1
hpos[0] => copjmp1.OUTPUTSELECT
hpos[0] => copjmp2.OUTPUTSELECT
hpos[0] => always11.IN1
hpos[0] => always12.IN1
hpos[0] => strobe.OUTPUTSELECT
hpos[0] => beam_match.OUTPUTSELECT
hpos[0] => beam_match_wait.OUTPUTSELECT
hpos[0] => bus_blk.OUTPUTSELECT
hpos[0] => bus_ena.OUTPUTSELECT
hpos[0] => enable.IN1
hpos[0] => reqdma.IN1
hpos[0] => always18.IN1
hpos[1] => Equal10.IN0
hpos[2] => horcmp[2].DATAA
hpos[2] => LessThan0.IN15
hpos[2] => Equal10.IN7
hpos[3] => horcmp[3].DATAA
hpos[3] => LessThan0.IN14
hpos[3] => Equal10.IN6
hpos[4] => horcmp[4].DATAA
hpos[4] => LessThan0.IN13
hpos[4] => Equal10.IN5
hpos[5] => horcmp[5].DATAA
hpos[5] => LessThan0.IN12
hpos[5] => Equal10.IN4
hpos[6] => horcmp[6].DATAA
hpos[6] => LessThan0.IN11
hpos[6] => Equal10.IN3
hpos[7] => horcmp[7].DATAA
hpos[7] => LessThan0.IN10
hpos[7] => Equal10.IN2
hpos[8] => horcmp[8].DATAA
hpos[8] => LessThan0.IN9
hpos[8] => Equal10.IN1
data_in[0] => cop1lch.DATAB
data_in[0] => cop2lch.DATAB
data_in[0] => ir2.DATAB
data_in[1] => cop1lch.DATAB
data_in[1] => cop1lcl.DATAB
data_in[1] => cop2lch.DATAB
data_in[1] => cop2lcl.DATAB
data_in[1] => cdang.DATAB
data_in[1] => ir2.DATAB
data_in[2] => cop1lch.DATAB
data_in[2] => cop1lcl.DATAB
data_in[2] => cop2lch.DATAB
data_in[2] => cop2lcl.DATAB
data_in[2] => ir2.DATAB
data_in[3] => cop1lch.DATAB
data_in[3] => cop1lcl.DATAB
data_in[3] => cop2lch.DATAB
data_in[3] => cop2lcl.DATAB
data_in[3] => ir2.DATAB
data_in[4] => cop1lch.DATAB
data_in[4] => cop1lcl.DATAB
data_in[4] => cop2lch.DATAB
data_in[4] => cop2lcl.DATAB
data_in[4] => ir2.DATAB
data_in[5] => cop1lcl.DATAB
data_in[5] => cop2lcl.DATAB
data_in[5] => ir2.DATAB
data_in[6] => cop1lcl.DATAB
data_in[6] => cop2lcl.DATAB
data_in[6] => ir2.DATAB
data_in[7] => cop1lcl.DATAB
data_in[7] => cop2lcl.DATAB
data_in[7] => ir2.DATAB
data_in[8] => cop1lcl.DATAB
data_in[8] => cop2lcl.DATAB
data_in[8] => ir2.DATAB
data_in[9] => cop1lcl.DATAB
data_in[9] => cop2lcl.DATAB
data_in[9] => ir2.DATAB
data_in[10] => cop1lcl.DATAB
data_in[10] => cop2lcl.DATAB
data_in[10] => ir2.DATAB
data_in[11] => cop1lcl.DATAB
data_in[11] => cop2lcl.DATAB
data_in[11] => ir2.DATAB
data_in[12] => cop1lcl.DATAB
data_in[12] => cop2lcl.DATAB
data_in[12] => ir2.DATAB
data_in[13] => cop1lcl.DATAB
data_in[13] => cop2lcl.DATAB
data_in[13] => ir2.DATAB
data_in[14] => cop1lcl.DATAB
data_in[14] => cop2lcl.DATAB
data_in[14] => ir2.DATAB
data_in[15] => cop1lcl.DATAB
data_in[15] => cop2lcl.DATAB
data_in[15] => ir2.DATAB
reg_address_in[1] => Equal0.IN7
reg_address_in[1] => Equal1.IN1
reg_address_in[1] => Equal2.IN7
reg_address_in[1] => Equal3.IN2
reg_address_in[1] => Equal4.IN3
reg_address_in[1] => Equal5.IN7
reg_address_in[1] => Equal8.IN7
reg_address_in[1] => Equal9.IN2
reg_address_in[2] => Equal0.IN6
reg_address_in[2] => Equal1.IN7
reg_address_in[2] => Equal2.IN1
reg_address_in[2] => Equal3.IN1
reg_address_in[2] => Equal4.IN2
reg_address_in[2] => Equal5.IN2
reg_address_in[2] => Equal8.IN6
reg_address_in[2] => Equal9.IN7
reg_address_in[3] => Equal0.IN5
reg_address_in[3] => Equal1.IN6
reg_address_in[3] => Equal2.IN6
reg_address_in[3] => Equal3.IN7
reg_address_in[3] => Equal4.IN1
reg_address_in[3] => Equal5.IN1
reg_address_in[3] => Equal8.IN1
reg_address_in[3] => Equal9.IN1
reg_address_in[4] => Equal0.IN4
reg_address_in[4] => Equal1.IN5
reg_address_in[4] => Equal2.IN5
reg_address_in[4] => Equal3.IN6
reg_address_in[4] => Equal4.IN7
reg_address_in[4] => Equal5.IN6
reg_address_in[4] => Equal8.IN5
reg_address_in[4] => Equal9.IN6
reg_address_in[5] => Equal0.IN3
reg_address_in[5] => Equal1.IN4
reg_address_in[5] => Equal2.IN4
reg_address_in[5] => Equal3.IN5
reg_address_in[5] => Equal4.IN0
reg_address_in[5] => Equal5.IN5
reg_address_in[5] => Equal8.IN4
reg_address_in[5] => Equal9.IN5
reg_address_in[6] => Equal0.IN2
reg_address_in[6] => Equal1.IN3
reg_address_in[6] => Equal2.IN3
reg_address_in[6] => Equal3.IN4
reg_address_in[6] => Equal4.IN6
reg_address_in[6] => Equal5.IN4
reg_address_in[6] => Equal8.IN3
reg_address_in[6] => Equal9.IN4
reg_address_in[7] => Equal0.IN0
reg_address_in[7] => Equal1.IN0
reg_address_in[7] => Equal2.IN0
reg_address_in[7] => Equal3.IN0
reg_address_in[7] => Equal4.IN5
reg_address_in[7] => Equal5.IN0
reg_address_in[7] => Equal8.IN0
reg_address_in[7] => Equal9.IN0
reg_address_in[8] => Equal0.IN1
reg_address_in[8] => Equal1.IN2
reg_address_in[8] => Equal2.IN2
reg_address_in[8] => Equal3.IN3
reg_address_in[8] => Equal4.IN4
reg_address_in[8] => Equal5.IN3
reg_address_in[8] => Equal8.IN2
reg_address_in[8] => Equal9.IN3
reg_address_out[1] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[4] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[5] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[7] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[8] <= reg_address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1
clk => clk.IN1
clk7_en => clk7_en.IN1
reset => reset.IN1
ecs => always3.IN1
ecs => always23.IN1
clkena => always24.IN1
clkena => enable.IN0
clkena => Selector14.IN3
clkena => Selector19.IN2
enadma => enable.IN1
reqdma <= reqdma.DB_MAX_OUTPUT_PORT_TYPE
ackdma => we.IN1
ackdma => Selector6.IN4
we <= we.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
int3 <= done.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_in[1] => reg_address_in[1].IN1
reg_address_in[2] => reg_address_in[2].IN1
reg_address_in[3] => reg_address_in[3].IN1
reg_address_in[4] => reg_address_in[4].IN1
reg_address_in[5] => reg_address_in[5].IN1
reg_address_in[6] => reg_address_in[6].IN1
reg_address_in[7] => reg_address_in[7].IN1
reg_address_in[8] => reg_address_in[8].IN1
address_out[1] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[2] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[3] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[4] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[5] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[6] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[7] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[8] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[9] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[10] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[11] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[12] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[13] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[14] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[15] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[16] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[17] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[18] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[19] <= agnus_blitter_adrgen:address_generator_1.address_out
address_out[20] <= agnus_blitter_adrgen:address_generator_1.address_out
reg_address_out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[3] <= <GND>
reg_address_out[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_address_out[7] <= <GND>
reg_address_out[8] <= <GND>


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => Ram0.RADDR4
shift[0] => Ram0.RADDR
shift[1] => Ram0.RADDR1
shift[2] => Ram0.RADDR2
shift[3] => Ram0.RADDR3
new_val[0] => Mult0.IN15
new_val[1] => Mult0.IN14
new_val[2] => Mult0.IN13
new_val[3] => Mult0.IN12
new_val[4] => Mult0.IN11
new_val[5] => Mult0.IN10
new_val[6] => Mult0.IN9
new_val[7] => Mult0.IN8
new_val[8] => Mult0.IN7
new_val[9] => Mult0.IN6
new_val[10] => Mult0.IN5
new_val[11] => Mult0.IN4
new_val[12] => Mult0.IN3
new_val[13] => Mult0.IN2
new_val[14] => Mult0.IN1
new_val[15] => Mult0.IN0
old_val[0] => Mult1.IN15
old_val[1] => Mult1.IN14
old_val[2] => Mult1.IN13
old_val[3] => Mult1.IN12
old_val[4] => Mult1.IN11
old_val[5] => Mult1.IN10
old_val[6] => Mult1.IN9
old_val[7] => Mult1.IN8
old_val[8] => Mult1.IN7
old_val[9] => Mult1.IN6
old_val[10] => Mult1.IN5
old_val[11] => Mult1.IN4
old_val[12] => Mult1.IN3
old_val[13] => Mult1.IN2
old_val[14] => Mult1.IN1
old_val[15] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => out.OUTPUTSELECT
desc => Ram0.RADDR4
shift[0] => Ram0.RADDR
shift[1] => Ram0.RADDR1
shift[2] => Ram0.RADDR2
shift[3] => Ram0.RADDR3
new_val[0] => Mult0.IN15
new_val[1] => Mult0.IN14
new_val[2] => Mult0.IN13
new_val[3] => Mult0.IN12
new_val[4] => Mult0.IN11
new_val[5] => Mult0.IN10
new_val[6] => Mult0.IN9
new_val[7] => Mult0.IN8
new_val[8] => Mult0.IN7
new_val[9] => Mult0.IN6
new_val[10] => Mult0.IN5
new_val[11] => Mult0.IN4
new_val[12] => Mult0.IN3
new_val[13] => Mult0.IN2
new_val[14] => Mult0.IN1
new_val[15] => Mult0.IN0
old_val[0] => Mult1.IN15
old_val[1] => Mult1.IN14
old_val[2] => Mult1.IN13
old_val[3] => Mult1.IN12
old_val[4] => Mult1.IN11
old_val[5] => Mult1.IN10
old_val[6] => Mult1.IN9
old_val[7] => Mult1.IN8
old_val[8] => Mult1.IN7
old_val[9] => Mult1.IN6
old_val[10] => Mult1.IN5
old_val[11] => Mult1.IN4
old_val[12] => Mult1.IN3
old_val[13] => Mult1.IN2
old_val[14] => Mult1.IN1
old_val[15] => Mult1.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1
lf[0] => mt0[15].IN1
lf[0] => mt0[14].IN1
lf[0] => mt0[13].IN1
lf[0] => mt0[12].IN1
lf[0] => mt0[11].IN1
lf[0] => mt0[10].IN1
lf[0] => mt0[9].IN1
lf[0] => mt0[8].IN1
lf[0] => mt0[7].IN1
lf[0] => mt0[6].IN1
lf[0] => mt0[5].IN1
lf[0] => mt0[4].IN1
lf[0] => mt0[3].IN1
lf[0] => mt0[2].IN1
lf[0] => mt0[1].IN1
lf[0] => mt0[0].IN1
lf[1] => mt1[15].IN1
lf[1] => mt1[14].IN1
lf[1] => mt1[13].IN1
lf[1] => mt1[12].IN1
lf[1] => mt1[11].IN1
lf[1] => mt1[10].IN1
lf[1] => mt1[9].IN1
lf[1] => mt1[8].IN1
lf[1] => mt1[7].IN1
lf[1] => mt1[6].IN1
lf[1] => mt1[5].IN1
lf[1] => mt1[4].IN1
lf[1] => mt1[3].IN1
lf[1] => mt1[2].IN1
lf[1] => mt1[1].IN1
lf[1] => mt1[0].IN1
lf[2] => mt2[15].IN1
lf[2] => mt2[14].IN1
lf[2] => mt2[13].IN1
lf[2] => mt2[12].IN1
lf[2] => mt2[11].IN1
lf[2] => mt2[10].IN1
lf[2] => mt2[9].IN1
lf[2] => mt2[8].IN1
lf[2] => mt2[7].IN1
lf[2] => mt2[6].IN1
lf[2] => mt2[5].IN1
lf[2] => mt2[4].IN1
lf[2] => mt2[3].IN1
lf[2] => mt2[2].IN1
lf[2] => mt2[1].IN1
lf[2] => mt2[0].IN1
lf[3] => mt3[15].IN1
lf[3] => mt3[14].IN1
lf[3] => mt3[13].IN1
lf[3] => mt3[12].IN1
lf[3] => mt3[11].IN1
lf[3] => mt3[10].IN1
lf[3] => mt3[9].IN1
lf[3] => mt3[8].IN1
lf[3] => mt3[7].IN1
lf[3] => mt3[6].IN1
lf[3] => mt3[5].IN1
lf[3] => mt3[4].IN1
lf[3] => mt3[3].IN1
lf[3] => mt3[2].IN1
lf[3] => mt3[1].IN1
lf[3] => mt3[0].IN1
lf[4] => mt4[15].IN1
lf[4] => mt4[14].IN1
lf[4] => mt4[13].IN1
lf[4] => mt4[12].IN1
lf[4] => mt4[11].IN1
lf[4] => mt4[10].IN1
lf[4] => mt4[9].IN1
lf[4] => mt4[8].IN1
lf[4] => mt4[7].IN1
lf[4] => mt4[6].IN1
lf[4] => mt4[5].IN1
lf[4] => mt4[4].IN1
lf[4] => mt4[3].IN1
lf[4] => mt4[2].IN1
lf[4] => mt4[1].IN1
lf[4] => mt4[0].IN1
lf[5] => mt5[15].IN1
lf[5] => mt5[14].IN1
lf[5] => mt5[13].IN1
lf[5] => mt5[12].IN1
lf[5] => mt5[11].IN1
lf[5] => mt5[10].IN1
lf[5] => mt5[9].IN1
lf[5] => mt5[8].IN1
lf[5] => mt5[7].IN1
lf[5] => mt5[6].IN1
lf[5] => mt5[5].IN1
lf[5] => mt5[4].IN1
lf[5] => mt5[3].IN1
lf[5] => mt5[2].IN1
lf[5] => mt5[1].IN1
lf[5] => mt5[0].IN1
lf[6] => mt6[15].IN1
lf[6] => mt6[14].IN1
lf[6] => mt6[13].IN1
lf[6] => mt6[12].IN1
lf[6] => mt6[11].IN1
lf[6] => mt6[10].IN1
lf[6] => mt6[9].IN1
lf[6] => mt6[8].IN1
lf[6] => mt6[7].IN1
lf[6] => mt6[6].IN1
lf[6] => mt6[5].IN1
lf[6] => mt6[4].IN1
lf[6] => mt6[3].IN1
lf[6] => mt6[2].IN1
lf[6] => mt6[1].IN1
lf[6] => mt6[0].IN1
lf[7] => mt7[15].IN1
lf[7] => mt7[14].IN1
lf[7] => mt7[13].IN1
lf[7] => mt7[12].IN1
lf[7] => mt7[11].IN1
lf[7] => mt7[10].IN1
lf[7] => mt7[9].IN1
lf[7] => mt7[8].IN1
lf[7] => mt7[7].IN1
lf[7] => mt7[6].IN1
lf[7] => mt7[5].IN1
lf[7] => mt7[4].IN1
lf[7] => mt7[3].IN1
lf[7] => mt7[2].IN1
lf[7] => mt7[1].IN1
lf[7] => mt7[0].IN1
ain[0] => mt5.IN0
ain[0] => mt7.IN0
ain[0] => mt3.IN0
ain[0] => mt1.IN0
ain[1] => mt5.IN0
ain[1] => mt7.IN0
ain[1] => mt3.IN0
ain[1] => mt1.IN0
ain[2] => mt5.IN0
ain[2] => mt7.IN0
ain[2] => mt3.IN0
ain[2] => mt1.IN0
ain[3] => mt5.IN0
ain[3] => mt7.IN0
ain[3] => mt3.IN0
ain[3] => mt1.IN0
ain[4] => mt5.IN0
ain[4] => mt7.IN0
ain[4] => mt3.IN0
ain[4] => mt1.IN0
ain[5] => mt5.IN0
ain[5] => mt7.IN0
ain[5] => mt3.IN0
ain[5] => mt1.IN0
ain[6] => mt5.IN0
ain[6] => mt7.IN0
ain[6] => mt3.IN0
ain[6] => mt1.IN0
ain[7] => mt5.IN0
ain[7] => mt7.IN0
ain[7] => mt3.IN0
ain[7] => mt1.IN0
ain[8] => mt5.IN0
ain[8] => mt7.IN0
ain[8] => mt3.IN0
ain[8] => mt1.IN0
ain[9] => mt5.IN0
ain[9] => mt7.IN0
ain[9] => mt3.IN0
ain[9] => mt1.IN0
ain[10] => mt5.IN0
ain[10] => mt7.IN0
ain[10] => mt3.IN0
ain[10] => mt1.IN0
ain[11] => mt5.IN0
ain[11] => mt7.IN0
ain[11] => mt3.IN0
ain[11] => mt1.IN0
ain[12] => mt5.IN0
ain[12] => mt7.IN0
ain[12] => mt3.IN0
ain[12] => mt1.IN0
ain[13] => mt5.IN0
ain[13] => mt7.IN0
ain[13] => mt3.IN0
ain[13] => mt1.IN0
ain[14] => mt5.IN0
ain[14] => mt7.IN0
ain[14] => mt3.IN0
ain[14] => mt1.IN0
ain[15] => mt5.IN0
ain[15] => mt7.IN0
ain[15] => mt3.IN0
ain[15] => mt1.IN0
bin[0] => mt3.IN1
bin[0] => mt7.IN1
bin[0] => mt5.IN1
bin[0] => mt1.IN1
bin[1] => mt3.IN1
bin[1] => mt7.IN1
bin[1] => mt5.IN1
bin[1] => mt1.IN1
bin[2] => mt3.IN1
bin[2] => mt7.IN1
bin[2] => mt5.IN1
bin[2] => mt1.IN1
bin[3] => mt3.IN1
bin[3] => mt7.IN1
bin[3] => mt5.IN1
bin[3] => mt1.IN1
bin[4] => mt3.IN1
bin[4] => mt7.IN1
bin[4] => mt5.IN1
bin[4] => mt1.IN1
bin[5] => mt3.IN1
bin[5] => mt7.IN1
bin[5] => mt5.IN1
bin[5] => mt1.IN1
bin[6] => mt3.IN1
bin[6] => mt7.IN1
bin[6] => mt5.IN1
bin[6] => mt1.IN1
bin[7] => mt3.IN1
bin[7] => mt7.IN1
bin[7] => mt5.IN1
bin[7] => mt1.IN1
bin[8] => mt3.IN1
bin[8] => mt7.IN1
bin[8] => mt5.IN1
bin[8] => mt1.IN1
bin[9] => mt3.IN1
bin[9] => mt7.IN1
bin[9] => mt5.IN1
bin[9] => mt1.IN1
bin[10] => mt3.IN1
bin[10] => mt7.IN1
bin[10] => mt5.IN1
bin[10] => mt1.IN1
bin[11] => mt3.IN1
bin[11] => mt7.IN1
bin[11] => mt5.IN1
bin[11] => mt1.IN1
bin[12] => mt3.IN1
bin[12] => mt7.IN1
bin[12] => mt5.IN1
bin[12] => mt1.IN1
bin[13] => mt3.IN1
bin[13] => mt7.IN1
bin[13] => mt5.IN1
bin[13] => mt1.IN1
bin[14] => mt3.IN1
bin[14] => mt7.IN1
bin[14] => mt5.IN1
bin[14] => mt1.IN1
bin[15] => mt3.IN1
bin[15] => mt7.IN1
bin[15] => mt5.IN1
bin[15] => mt1.IN1
cin[0] => mt1.IN1
cin[0] => mt3.IN1
cin[0] => mt5.IN1
cin[0] => mt7.IN1
cin[0] => mt6.IN1
cin[0] => mt4.IN1
cin[0] => mt2.IN1
cin[0] => mt0.IN1
cin[1] => mt1.IN1
cin[1] => mt3.IN1
cin[1] => mt5.IN1
cin[1] => mt7.IN1
cin[1] => mt6.IN1
cin[1] => mt4.IN1
cin[1] => mt2.IN1
cin[1] => mt0.IN1
cin[2] => mt1.IN1
cin[2] => mt3.IN1
cin[2] => mt5.IN1
cin[2] => mt7.IN1
cin[2] => mt6.IN1
cin[2] => mt4.IN1
cin[2] => mt2.IN1
cin[2] => mt0.IN1
cin[3] => mt1.IN1
cin[3] => mt3.IN1
cin[3] => mt5.IN1
cin[3] => mt7.IN1
cin[3] => mt6.IN1
cin[3] => mt4.IN1
cin[3] => mt2.IN1
cin[3] => mt0.IN1
cin[4] => mt1.IN1
cin[4] => mt3.IN1
cin[4] => mt5.IN1
cin[4] => mt7.IN1
cin[4] => mt6.IN1
cin[4] => mt4.IN1
cin[4] => mt2.IN1
cin[4] => mt0.IN1
cin[5] => mt1.IN1
cin[5] => mt3.IN1
cin[5] => mt5.IN1
cin[5] => mt7.IN1
cin[5] => mt6.IN1
cin[5] => mt4.IN1
cin[5] => mt2.IN1
cin[5] => mt0.IN1
cin[6] => mt1.IN1
cin[6] => mt3.IN1
cin[6] => mt5.IN1
cin[6] => mt7.IN1
cin[6] => mt6.IN1
cin[6] => mt4.IN1
cin[6] => mt2.IN1
cin[6] => mt0.IN1
cin[7] => mt1.IN1
cin[7] => mt3.IN1
cin[7] => mt5.IN1
cin[7] => mt7.IN1
cin[7] => mt6.IN1
cin[7] => mt4.IN1
cin[7] => mt2.IN1
cin[7] => mt0.IN1
cin[8] => mt1.IN1
cin[8] => mt3.IN1
cin[8] => mt5.IN1
cin[8] => mt7.IN1
cin[8] => mt6.IN1
cin[8] => mt4.IN1
cin[8] => mt2.IN1
cin[8] => mt0.IN1
cin[9] => mt1.IN1
cin[9] => mt3.IN1
cin[9] => mt5.IN1
cin[9] => mt7.IN1
cin[9] => mt6.IN1
cin[9] => mt4.IN1
cin[9] => mt2.IN1
cin[9] => mt0.IN1
cin[10] => mt1.IN1
cin[10] => mt3.IN1
cin[10] => mt5.IN1
cin[10] => mt7.IN1
cin[10] => mt6.IN1
cin[10] => mt4.IN1
cin[10] => mt2.IN1
cin[10] => mt0.IN1
cin[11] => mt1.IN1
cin[11] => mt3.IN1
cin[11] => mt5.IN1
cin[11] => mt7.IN1
cin[11] => mt6.IN1
cin[11] => mt4.IN1
cin[11] => mt2.IN1
cin[11] => mt0.IN1
cin[12] => mt1.IN1
cin[12] => mt3.IN1
cin[12] => mt5.IN1
cin[12] => mt7.IN1
cin[12] => mt6.IN1
cin[12] => mt4.IN1
cin[12] => mt2.IN1
cin[12] => mt0.IN1
cin[13] => mt1.IN1
cin[13] => mt3.IN1
cin[13] => mt5.IN1
cin[13] => mt7.IN1
cin[13] => mt6.IN1
cin[13] => mt4.IN1
cin[13] => mt2.IN1
cin[13] => mt0.IN1
cin[14] => mt1.IN1
cin[14] => mt3.IN1
cin[14] => mt5.IN1
cin[14] => mt7.IN1
cin[14] => mt6.IN1
cin[14] => mt4.IN1
cin[14] => mt2.IN1
cin[14] => mt0.IN1
cin[15] => mt1.IN1
cin[15] => mt3.IN1
cin[15] => mt5.IN1
cin[15] => mt7.IN1
cin[15] => mt6.IN1
cin[15] => mt4.IN1
cin[15] => mt2.IN1
cin[15] => mt0.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
ife => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
efe => out.OUTPUTSELECT
fci => carry[0].IN0
fco <= carry.DB_MAX_OUTPUT_PORT_TYPE
in[0] => carry[0].IN1
in[0] => out.IN1
in[0] => out.DATAA
in[1] => carry[1].IN1
in[1] => out.IN1
in[1] => out.DATAA
in[2] => carry[2].IN1
in[2] => out.IN1
in[2] => out.DATAA
in[3] => carry[3].IN1
in[3] => out.IN1
in[3] => out.DATAA
in[4] => carry[4].IN1
in[4] => out.IN1
in[4] => out.DATAA
in[5] => carry[5].IN1
in[5] => out.IN1
in[5] => out.DATAA
in[6] => carry[6].IN1
in[6] => out.IN1
in[6] => out.DATAA
in[7] => carry[7].IN1
in[7] => out.IN1
in[7] => out.DATAA
in[8] => carry[8].IN1
in[8] => out.IN1
in[8] => out.DATAA
in[9] => carry[9].IN1
in[9] => out.IN1
in[9] => out.DATAA
in[10] => carry[10].IN1
in[10] => out.IN1
in[10] => out.DATAA
in[11] => carry[11].IN1
in[11] => out.IN1
in[11] => out.DATAA
in[12] => carry[12].IN1
in[12] => out.IN1
in[12] => out.DATAA
in[13] => carry[13].IN1
in[13] => out.IN1
in[13] => out.DATAA
in[14] => carry[14].IN1
in[14] => out.IN1
in[14] => out.DATAA
in[15] => carry.IN1
in[15] => out.IN1
in[15] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1
clk => bltpth.we_a.CLK
clk => bltpth.waddr_a[1].CLK
clk => bltpth.waddr_a[0].CLK
clk => bltpth.data_a[20].CLK
clk => bltpth.data_a[19].CLK
clk => bltpth.data_a[18].CLK
clk => bltpth.data_a[17].CLK
clk => bltpth.data_a[16].CLK
clk => bltptl.we_a.CLK
clk => bltptl.waddr_a[1].CLK
clk => bltptl.waddr_a[0].CLK
clk => bltptl.data_a[15].CLK
clk => bltptl.data_a[14].CLK
clk => bltptl.data_a[13].CLK
clk => bltptl.data_a[12].CLK
clk => bltptl.data_a[11].CLK
clk => bltptl.data_a[10].CLK
clk => bltptl.data_a[9].CLK
clk => bltptl.data_a[8].CLK
clk => bltptl.data_a[7].CLK
clk => bltptl.data_a[6].CLK
clk => bltptl.data_a[5].CLK
clk => bltptl.data_a[4].CLK
clk => bltptl.data_a[3].CLK
clk => bltptl.data_a[2].CLK
clk => bltptl.data_a[1].CLK
clk => bltmod.we_a.CLK
clk => bltmod.waddr_a[1].CLK
clk => bltmod.waddr_a[0].CLK
clk => bltmod.data_a[15].CLK
clk => bltmod.data_a[14].CLK
clk => bltmod.data_a[13].CLK
clk => bltmod.data_a[12].CLK
clk => bltmod.data_a[11].CLK
clk => bltmod.data_a[10].CLK
clk => bltmod.data_a[9].CLK
clk => bltmod.data_a[8].CLK
clk => bltmod.data_a[7].CLK
clk => bltmod.data_a[6].CLK
clk => bltmod.data_a[5].CLK
clk => bltmod.data_a[4].CLK
clk => bltmod.data_a[3].CLK
clk => bltmod.data_a[2].CLK
clk => bltmod.data_a[1].CLK
clk => bltpth.CLK0
clk => bltptl.CLK0
clk => bltmod.CLK0
clk7_en => bltpth.OUTPUTSELECT
clk7_en => bltptl.OUTPUTSELECT
clk7_en => bltmod.OUTPUTSELECT
reset => ~NO_FANOUT~
first_line_pixel => address_out.IN0
ptrsel[0] => bltptl.raddr_a[0].DATAB
ptrsel[1] => bltptl.raddr_a[1].DATAB
modsel[0] => bltmod_sel[0].DATAB
modsel[0] => bltmod.RADDR
modsel[1] => bltmod_sel[1].DATAB
modsel[1] => bltmod.RADDR1
enaptr => bltptr_in[20].OUTPUTSELECT
enaptr => bltptr_in[19].OUTPUTSELECT
enaptr => bltptr_in[18].OUTPUTSELECT
enaptr => bltptr_in[17].OUTPUTSELECT
enaptr => bltptr_in[16].OUTPUTSELECT
enaptr => bltptr_in[15].OUTPUTSELECT
enaptr => bltptr_in[14].OUTPUTSELECT
enaptr => bltptr_in[13].OUTPUTSELECT
enaptr => bltptr_in[12].OUTPUTSELECT
enaptr => bltptr_in[11].OUTPUTSELECT
enaptr => bltptr_in[10].OUTPUTSELECT
enaptr => bltptr_in[9].OUTPUTSELECT
enaptr => bltptr_in[8].OUTPUTSELECT
enaptr => bltptr_in[7].OUTPUTSELECT
enaptr => bltptr_in[6].OUTPUTSELECT
enaptr => bltptr_in[5].OUTPUTSELECT
enaptr => bltptr_in[4].OUTPUTSELECT
enaptr => bltptr_in[3].OUTPUTSELECT
enaptr => bltptr_in[2].OUTPUTSELECT
enaptr => bltptr_in[1].OUTPUTSELECT
enaptr => bltptl.raddr_a[1].OUTPUTSELECT
enaptr => bltptl.raddr_a[0].OUTPUTSELECT
enaptr => always0.IN1
enaptr => always1.IN1
enaptr => address_out.IN1
enaptr => bltmod_sel[1].OUTPUTSELECT
enaptr => bltmod_sel[0].OUTPUTSELECT
incptr => always3.IN0
incptr => always3.IN0
decptr => always3.IN1
decptr => always3.IN1
addmod => always4.IN0
addmod => always4.IN0
submod => always4.IN1
submod => always4.IN1
sign_out <= newptr.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => bltptr_in[16].DATAA
data_in[1] => bltptr_in[17].DATAA
data_in[1] => bltptr_in[1].DATAA
data_in[1] => bltmod.data_a[1].DATAIN
data_in[1] => bltmod.DATAIN
data_in[2] => bltptr_in[18].DATAA
data_in[2] => bltptr_in[2].DATAA
data_in[2] => bltmod.data_a[2].DATAIN
data_in[2] => bltmod.DATAIN1
data_in[3] => bltptr_in[19].DATAA
data_in[3] => bltptr_in[3].DATAA
data_in[3] => bltmod.data_a[3].DATAIN
data_in[3] => bltmod.DATAIN2
data_in[4] => bltptr_in[20].DATAA
data_in[4] => bltptr_in[4].DATAA
data_in[4] => bltmod.data_a[4].DATAIN
data_in[4] => bltmod.DATAIN3
data_in[5] => bltptr_in[5].DATAA
data_in[5] => bltmod.data_a[5].DATAIN
data_in[5] => bltmod.DATAIN4
data_in[6] => bltptr_in[6].DATAA
data_in[6] => bltmod.data_a[6].DATAIN
data_in[6] => bltmod.DATAIN5
data_in[7] => bltptr_in[7].DATAA
data_in[7] => bltmod.data_a[7].DATAIN
data_in[7] => bltmod.DATAIN6
data_in[8] => bltptr_in[8].DATAA
data_in[8] => bltmod.data_a[8].DATAIN
data_in[8] => bltmod.DATAIN7
data_in[9] => bltptr_in[9].DATAA
data_in[9] => bltmod.data_a[9].DATAIN
data_in[9] => bltmod.DATAIN8
data_in[10] => bltptr_in[10].DATAA
data_in[10] => bltmod.data_a[10].DATAIN
data_in[10] => bltmod.DATAIN9
data_in[11] => bltptr_in[11].DATAA
data_in[11] => bltmod.data_a[11].DATAIN
data_in[11] => bltmod.DATAIN10
data_in[12] => bltptr_in[12].DATAA
data_in[12] => bltmod.data_a[12].DATAIN
data_in[12] => bltmod.DATAIN11
data_in[13] => bltptr_in[13].DATAA
data_in[13] => bltmod.data_a[13].DATAIN
data_in[13] => bltmod.DATAIN12
data_in[14] => bltptr_in[14].DATAA
data_in[14] => bltmod.data_a[14].DATAIN
data_in[14] => bltmod.DATAIN13
data_in[15] => bltptr_in[15].DATAA
data_in[15] => bltmod.data_a[15].DATAIN
data_in[15] => bltmod.DATAIN14
reg_address_in[1] => bltmod_sel[0].DATAA
reg_address_in[1] => Equal0.IN5
reg_address_in[1] => Equal1.IN4
reg_address_in[1] => Equal2.IN5
reg_address_in[1] => Equal3.IN4
reg_address_in[1] => Equal4.IN7
reg_address_in[1] => Equal5.IN7
reg_address_in[1] => Equal6.IN7
reg_address_in[1] => Equal7.IN7
reg_address_in[2] => bltptl.raddr_a[0].DATAA
reg_address_in[2] => bltmod_sel[1].DATAA
reg_address_in[2] => Equal0.IN4
reg_address_in[2] => Equal1.IN7
reg_address_in[2] => Equal2.IN4
reg_address_in[2] => Equal3.IN7
reg_address_in[2] => Equal4.IN4
reg_address_in[2] => Equal5.IN6
reg_address_in[2] => Equal6.IN4
reg_address_in[2] => Equal7.IN6
reg_address_in[3] => Equal0.IN3
reg_address_in[3] => Equal1.IN6
reg_address_in[3] => Equal2.IN7
reg_address_in[3] => Equal3.IN3
reg_address_in[3] => Equal4.IN3
reg_address_in[3] => Equal5.IN5
reg_address_in[3] => Equal6.IN6
reg_address_in[3] => Equal7.IN3
reg_address_in[3] => Equal8.IN3
reg_address_in[4] => bltptl.raddr_a[1].DATAA
reg_address_in[4] => Equal0.IN7
reg_address_in[4] => Equal1.IN3
reg_address_in[4] => Equal2.IN3
reg_address_in[4] => Equal3.IN6
reg_address_in[4] => Equal4.IN6
reg_address_in[4] => Equal5.IN3
reg_address_in[4] => Equal6.IN3
reg_address_in[4] => Equal7.IN5
reg_address_in[4] => Equal8.IN2
reg_address_in[5] => Equal0.IN2
reg_address_in[5] => Equal1.IN2
reg_address_in[5] => Equal2.IN2
reg_address_in[5] => Equal3.IN2
reg_address_in[5] => Equal4.IN2
reg_address_in[5] => Equal5.IN2
reg_address_in[5] => Equal6.IN2
reg_address_in[5] => Equal7.IN2
reg_address_in[5] => Equal8.IN5
reg_address_in[6] => Equal0.IN6
reg_address_in[6] => Equal1.IN5
reg_address_in[6] => Equal2.IN6
reg_address_in[6] => Equal3.IN5
reg_address_in[6] => Equal4.IN5
reg_address_in[6] => Equal5.IN4
reg_address_in[6] => Equal6.IN5
reg_address_in[6] => Equal7.IN4
reg_address_in[6] => Equal8.IN4
reg_address_in[7] => Equal0.IN1
reg_address_in[7] => Equal1.IN1
reg_address_in[7] => Equal2.IN1
reg_address_in[7] => Equal3.IN1
reg_address_in[7] => Equal4.IN1
reg_address_in[7] => Equal5.IN1
reg_address_in[7] => Equal6.IN1
reg_address_in[7] => Equal7.IN1
reg_address_in[7] => Equal8.IN1
reg_address_in[8] => Equal0.IN0
reg_address_in[8] => Equal1.IN0
reg_address_in[8] => Equal2.IN0
reg_address_in[8] => Equal3.IN0
reg_address_in[8] => Equal4.IN0
reg_address_in[8] => Equal5.IN0
reg_address_in[8] => Equal6.IN0
reg_address_in[8] => Equal7.IN0
reg_address_in[8] => Equal8.IN0
address_out[1] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1
clk => blank~reg0.CLK
clk => vser.CLK
clk => _vsync~reg0.CLK
clk => _hsync~reg0.CLK
clk => vbl_int~reg0.CLK
clk => extra_line.CLK
clk => long_frame.CLK
clk => vpos[0]~reg0.CLK
clk => vpos[1]~reg0.CLK
clk => vpos[2]~reg0.CLK
clk => vpos[3]~reg0.CLK
clk => vpos[4]~reg0.CLK
clk => vpos[5]~reg0.CLK
clk => vpos[6]~reg0.CLK
clk => vpos[7]~reg0.CLK
clk => vpos[8]~reg0.CLK
clk => vpos[9]~reg0.CLK
clk => vpos[10]~reg0.CLK
clk => vpos_inc.CLK
clk => long_line.CLK
clk => hpos[1]~reg0.CLK
clk => hpos[2]~reg0.CLK
clk => hpos[3]~reg0.CLK
clk => hpos[4]~reg0.CLK
clk => hpos[5]~reg0.CLK
clk => hpos[6]~reg0.CLK
clk => hpos[7]~reg0.CLK
clk => hpos[8]~reg0.CLK
clk => end_of_line.CLK
clk => vbstop_reg[0].CLK
clk => vbstop_reg[1].CLK
clk => vbstop_reg[2].CLK
clk => vbstop_reg[3].CLK
clk => vbstop_reg[4].CLK
clk => vbstop_reg[5].CLK
clk => vbstop_reg[6].CLK
clk => vbstop_reg[7].CLK
clk => vbstop_reg[8].CLK
clk => vbstop_reg[9].CLK
clk => vbstop_reg[10].CLK
clk => vsstop_reg[0].CLK
clk => vsstop_reg[1].CLK
clk => vsstop_reg[2].CLK
clk => vsstop_reg[3].CLK
clk => vsstop_reg[4].CLK
clk => vsstop_reg[5].CLK
clk => vsstop_reg[6].CLK
clk => vsstop_reg[7].CLK
clk => vsstop_reg[8].CLK
clk => vsstop_reg[9].CLK
clk => vsstop_reg[10].CLK
clk => vsstrt_reg[0].CLK
clk => vsstrt_reg[1].CLK
clk => vsstrt_reg[2].CLK
clk => vsstrt_reg[3].CLK
clk => vsstrt_reg[4].CLK
clk => vsstrt_reg[5].CLK
clk => vsstrt_reg[6].CLK
clk => vsstrt_reg[7].CLK
clk => vsstrt_reg[8].CLK
clk => vsstrt_reg[9].CLK
clk => vsstrt_reg[10].CLK
clk => vtotal_reg[0].CLK
clk => vtotal_reg[1].CLK
clk => vtotal_reg[2].CLK
clk => vtotal_reg[3].CLK
clk => vtotal_reg[4].CLK
clk => vtotal_reg[5].CLK
clk => vtotal_reg[6].CLK
clk => vtotal_reg[7].CLK
clk => vtotal_reg[8].CLK
clk => vtotal_reg[9].CLK
clk => vtotal_reg[10].CLK
clk => hbstop_reg[0].CLK
clk => hbstop_reg[1].CLK
clk => hbstop_reg[2].CLK
clk => hbstop_reg[3].CLK
clk => hbstop_reg[4].CLK
clk => hbstop_reg[5].CLK
clk => hbstop_reg[6].CLK
clk => hbstop_reg[7].CLK
clk => hbstop_reg[8].CLK
clk => hbstrt_reg[0].CLK
clk => hbstrt_reg[1].CLK
clk => hbstrt_reg[2].CLK
clk => hbstrt_reg[3].CLK
clk => hbstrt_reg[4].CLK
clk => hbstrt_reg[5].CLK
clk => hbstrt_reg[6].CLK
clk => hbstrt_reg[7].CLK
clk => hbstrt_reg[8].CLK
clk => hcenter_reg[0].CLK
clk => hcenter_reg[1].CLK
clk => hcenter_reg[2].CLK
clk => hcenter_reg[3].CLK
clk => hcenter_reg[4].CLK
clk => hcenter_reg[5].CLK
clk => hcenter_reg[6].CLK
clk => hcenter_reg[7].CLK
clk => hcenter_reg[8].CLK
clk => hsstop_reg[0].CLK
clk => hsstop_reg[1].CLK
clk => hsstop_reg[2].CLK
clk => hsstop_reg[3].CLK
clk => hsstop_reg[4].CLK
clk => hsstop_reg[5].CLK
clk => hsstop_reg[6].CLK
clk => hsstop_reg[7].CLK
clk => hsstop_reg[8].CLK
clk => hsstrt_reg[0].CLK
clk => hsstrt_reg[1].CLK
clk => hsstrt_reg[2].CLK
clk => hsstrt_reg[3].CLK
clk => hsstrt_reg[4].CLK
clk => hsstrt_reg[5].CLK
clk => hsstrt_reg[6].CLK
clk => hsstrt_reg[7].CLK
clk => hsstrt_reg[8].CLK
clk => htotal_reg[0].CLK
clk => htotal_reg[1].CLK
clk => htotal_reg[2].CLK
clk => htotal_reg[3].CLK
clk => htotal_reg[4].CLK
clk => htotal_reg[5].CLK
clk => htotal_reg[6].CLK
clk => htotal_reg[7].CLK
clk => htotal_reg[8].CLK
clk => pal.CLK
clk => lace.CLK
clk => ersy.CLK
clk => beamcon0_reg[7].CLK
clk => beamcon0_reg[8].CLK
clk => beamcon0_reg[9].CLK
clk => beamcon0_reg[11].CLK
clk => beamcon0_reg[12].CLK
clk => beamcon0_reg[14].CLK
clk7_en => vsstrt_reg[4].ENA
clk7_en => vsstrt_reg[3].ENA
clk7_en => vsstrt_reg[2].ENA
clk7_en => vsstrt_reg[1].ENA
clk7_en => vsstrt_reg[0].ENA
clk7_en => vsstop_reg[10].ENA
clk7_en => vsstop_reg[9].ENA
clk7_en => vsstop_reg[8].ENA
clk7_en => vsstop_reg[7].ENA
clk7_en => vsstop_reg[6].ENA
clk7_en => beamcon0_reg[7].ENA
clk7_en => ersy.ENA
clk7_en => vsstop_reg[5].ENA
clk7_en => lace.ENA
clk7_en => vsstop_reg[4].ENA
clk7_en => vsstop_reg[3].ENA
clk7_en => vsstop_reg[2].ENA
clk7_en => vsstop_reg[1].ENA
clk7_en => vsstop_reg[0].ENA
clk7_en => vbstop_reg[10].ENA
clk7_en => vbstop_reg[9].ENA
clk7_en => vbstop_reg[8].ENA
clk7_en => vbstop_reg[7].ENA
clk7_en => vbstop_reg[6].ENA
clk7_en => vbstop_reg[5].ENA
clk7_en => vbstop_reg[4].ENA
clk7_en => vbstop_reg[3].ENA
clk7_en => vbstop_reg[2].ENA
clk7_en => vbstop_reg[1].ENA
clk7_en => hpos[8]~reg0.ENA
clk7_en => pal.ENA
clk7_en => hpos[7]~reg0.ENA
clk7_en => hpos[6]~reg0.ENA
clk7_en => hpos[5]~reg0.ENA
clk7_en => hpos[4]~reg0.ENA
clk7_en => vbstop_reg[0].ENA
clk7_en => hpos[3]~reg0.ENA
clk7_en => end_of_line.ENA
clk7_en => hpos[1]~reg0.ENA
clk7_en => long_line.ENA
clk7_en => vpos_inc.ENA
clk7_en => hpos[2]~reg0.ENA
clk7_en => vpos[0]~reg0.ENA
clk7_en => long_frame.ENA
clk7_en => extra_line.ENA
clk7_en => vpos[10]~reg0.ENA
clk7_en => vbl_int~reg0.ENA
clk7_en => vpos[9]~reg0.ENA
clk7_en => vpos[8]~reg0.ENA
clk7_en => vpos[7]~reg0.ENA
clk7_en => vpos[6]~reg0.ENA
clk7_en => vpos[5]~reg0.ENA
clk7_en => vpos[4]~reg0.ENA
clk7_en => vpos[3]~reg0.ENA
clk7_en => _hsync~reg0.ENA
clk7_en => vpos[2]~reg0.ENA
clk7_en => _vsync~reg0.ENA
clk7_en => vpos[1]~reg0.ENA
clk7_en => blank~reg0.ENA
clk7_en => vser.ENA
clk7_en => vsstrt_reg[5].ENA
clk7_en => vsstrt_reg[6].ENA
clk7_en => vsstrt_reg[7].ENA
clk7_en => vsstrt_reg[8].ENA
clk7_en => vsstrt_reg[9].ENA
clk7_en => vsstrt_reg[10].ENA
clk7_en => vtotal_reg[0].ENA
clk7_en => vtotal_reg[1].ENA
clk7_en => vtotal_reg[2].ENA
clk7_en => vtotal_reg[3].ENA
clk7_en => vtotal_reg[4].ENA
clk7_en => vtotal_reg[5].ENA
clk7_en => vtotal_reg[6].ENA
clk7_en => vtotal_reg[7].ENA
clk7_en => vtotal_reg[8].ENA
clk7_en => vtotal_reg[9].ENA
clk7_en => vtotal_reg[10].ENA
clk7_en => hbstop_reg[0].ENA
clk7_en => hbstop_reg[1].ENA
clk7_en => hbstop_reg[2].ENA
clk7_en => hbstop_reg[3].ENA
clk7_en => hbstop_reg[4].ENA
clk7_en => hbstop_reg[5].ENA
clk7_en => hbstop_reg[6].ENA
clk7_en => hbstop_reg[7].ENA
clk7_en => hbstop_reg[8].ENA
clk7_en => hbstrt_reg[0].ENA
clk7_en => hbstrt_reg[1].ENA
clk7_en => hbstrt_reg[2].ENA
clk7_en => hbstrt_reg[3].ENA
clk7_en => hbstrt_reg[4].ENA
clk7_en => hbstrt_reg[5].ENA
clk7_en => hbstrt_reg[6].ENA
clk7_en => hbstrt_reg[7].ENA
clk7_en => hbstrt_reg[8].ENA
clk7_en => hcenter_reg[0].ENA
clk7_en => hcenter_reg[1].ENA
clk7_en => hcenter_reg[2].ENA
clk7_en => hcenter_reg[3].ENA
clk7_en => hcenter_reg[4].ENA
clk7_en => hcenter_reg[5].ENA
clk7_en => hcenter_reg[6].ENA
clk7_en => hcenter_reg[7].ENA
clk7_en => hcenter_reg[8].ENA
clk7_en => hsstop_reg[0].ENA
clk7_en => hsstop_reg[1].ENA
clk7_en => hsstop_reg[2].ENA
clk7_en => hsstop_reg[3].ENA
clk7_en => hsstop_reg[4].ENA
clk7_en => hsstop_reg[5].ENA
clk7_en => hsstop_reg[6].ENA
clk7_en => hsstop_reg[7].ENA
clk7_en => hsstop_reg[8].ENA
clk7_en => hsstrt_reg[0].ENA
clk7_en => hsstrt_reg[1].ENA
clk7_en => hsstrt_reg[2].ENA
clk7_en => hsstrt_reg[3].ENA
clk7_en => hsstrt_reg[4].ENA
clk7_en => hsstrt_reg[5].ENA
clk7_en => hsstrt_reg[6].ENA
clk7_en => hsstrt_reg[7].ENA
clk7_en => hsstrt_reg[8].ENA
clk7_en => htotal_reg[0].ENA
clk7_en => htotal_reg[1].ENA
clk7_en => htotal_reg[2].ENA
clk7_en => htotal_reg[3].ENA
clk7_en => htotal_reg[4].ENA
clk7_en => htotal_reg[5].ENA
clk7_en => htotal_reg[6].ENA
clk7_en => htotal_reg[7].ENA
clk7_en => htotal_reg[8].ENA
clk7_en => beamcon0_reg[8].ENA
clk7_en => beamcon0_reg[9].ENA
clk7_en => beamcon0_reg[11].ENA
clk7_en => beamcon0_reg[12].ENA
clk7_en => beamcon0_reg[14].ENA
reset => beamcon0_reg.OUTPUTSELECT
reset => beamcon0_reg.OUTPUTSELECT
reset => beamcon0_reg.OUTPUTSELECT
reset => beamcon0_reg.OUTPUTSELECT
reset => beamcon0_reg.OUTPUTSELECT
reset => beamcon0_reg.OUTPUTSELECT
reset => ersy.OUTPUTSELECT
reset => lace.OUTPUTSELECT
reset => pal.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => htotal_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstrt_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hsstop_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hcenter_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstrt_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => hbstop_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vtotal_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstrt_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vsstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => vbstop_reg.OUTPUTSELECT
reset => long_frame.OUTPUTSELECT
cck => Equal11.IN8
cck => Equal12.IN8
cck => Equal15.IN8
cck => Equal17.IN17
cck => Equal19.IN8
cck => Equal20.IN8
cck => always7.IN1
cck => hpos[0].DATAIN
cck => Equal6.IN0
cck => Equal7.IN31
cck => Equal9.IN31
ntsc => data_out.DATAB
ntsc => pal.DATAB
aga => data_out.DATAB
aga => data_out.DATAB
ecs => data_out.DATAB
ecs => always1.IN1
a1k => Equal10.IN52
data_in[0] => hcenter_reg.DATAB
data_in[0] => vsstrt_reg.DATAB
data_in[0] => hsstrt_reg.DATAB
data_in[0] => vbstop_reg.DATAB
data_in[0] => vsstop_reg.DATAB
data_in[0] => vtotal_reg.DATAB
data_in[0] => hbstop_reg.DATAB
data_in[0] => hbstrt_reg.DATAB
data_in[0] => hsstop_reg.DATAB
data_in[0] => htotal_reg.DATAB
data_in[0] => hpos.DATAB
data_in[0] => vpos.DATAB
data_in[1] => ersy.DATAB
data_in[1] => hcenter_reg.DATAB
data_in[1] => vsstrt_reg.DATAB
data_in[1] => hsstrt_reg.DATAB
data_in[1] => vbstop_reg.DATAB
data_in[1] => vsstop_reg.DATAB
data_in[1] => vtotal_reg.DATAB
data_in[1] => hbstop_reg.DATAB
data_in[1] => hbstrt_reg.DATAB
data_in[1] => hsstop_reg.DATAB
data_in[1] => htotal_reg.DATAB
data_in[1] => hpos.DATAB
data_in[1] => vpos.DATAB
data_in[2] => lace.DATAB
data_in[2] => hcenter_reg.DATAB
data_in[2] => vsstrt_reg.DATAB
data_in[2] => hsstrt_reg.DATAB
data_in[2] => vbstop_reg.DATAB
data_in[2] => vsstop_reg.DATAB
data_in[2] => vtotal_reg.DATAB
data_in[2] => hbstop_reg.DATAB
data_in[2] => hbstrt_reg.DATAB
data_in[2] => hsstop_reg.DATAB
data_in[2] => htotal_reg.DATAB
data_in[2] => hpos.DATAB
data_in[2] => vpos.DATAB
data_in[3] => hcenter_reg.DATAB
data_in[3] => vsstrt_reg.DATAB
data_in[3] => hsstrt_reg.DATAB
data_in[3] => vbstop_reg.DATAB
data_in[3] => vsstop_reg.DATAB
data_in[3] => vtotal_reg.DATAB
data_in[3] => hbstop_reg.DATAB
data_in[3] => hbstrt_reg.DATAB
data_in[3] => hsstop_reg.DATAB
data_in[3] => htotal_reg.DATAB
data_in[3] => hpos.DATAB
data_in[4] => hcenter_reg.DATAB
data_in[4] => vsstrt_reg.DATAB
data_in[4] => hsstrt_reg.DATAB
data_in[4] => vbstop_reg.DATAB
data_in[4] => vsstop_reg.DATAB
data_in[4] => vtotal_reg.DATAB
data_in[4] => hbstop_reg.DATAB
data_in[4] => hbstrt_reg.DATAB
data_in[4] => hsstop_reg.DATAB
data_in[4] => htotal_reg.DATAB
data_in[4] => hpos.DATAB
data_in[5] => pal.DATAB
data_in[5] => hcenter_reg.DATAB
data_in[5] => vsstrt_reg.DATAB
data_in[5] => hsstrt_reg.DATAB
data_in[5] => vbstop_reg.DATAB
data_in[5] => vsstop_reg.DATAB
data_in[5] => vtotal_reg.DATAB
data_in[5] => hbstop_reg.DATAB
data_in[5] => hbstrt_reg.DATAB
data_in[5] => hsstop_reg.DATAB
data_in[5] => htotal_reg.DATAB
data_in[5] => hpos.DATAB
data_in[6] => hcenter_reg.DATAB
data_in[6] => vsstrt_reg.DATAB
data_in[6] => hsstrt_reg.DATAB
data_in[6] => vbstop_reg.DATAB
data_in[6] => vsstop_reg.DATAB
data_in[6] => vtotal_reg.DATAB
data_in[6] => hbstop_reg.DATAB
data_in[6] => hbstrt_reg.DATAB
data_in[6] => hsstop_reg.DATAB
data_in[6] => htotal_reg.DATAB
data_in[6] => hpos.DATAB
data_in[7] => beamcon0_reg.DATAB
data_in[7] => hcenter_reg.DATAB
data_in[7] => vsstrt_reg.DATAB
data_in[7] => hsstrt_reg.DATAB
data_in[7] => vbstop_reg.DATAB
data_in[7] => vsstop_reg.DATAB
data_in[7] => vtotal_reg.DATAB
data_in[7] => hbstop_reg.DATAB
data_in[7] => hbstrt_reg.DATAB
data_in[7] => hsstop_reg.DATAB
data_in[7] => htotal_reg.DATAB
data_in[7] => hpos.DATAB
data_in[8] => beamcon0_reg.DATAB
data_in[8] => vsstrt_reg.DATAB
data_in[8] => vbstop_reg.DATAB
data_in[8] => vsstop_reg.DATAB
data_in[8] => vtotal_reg.DATAB
data_in[8] => vpos.DATAB
data_in[9] => beamcon0_reg.DATAB
data_in[9] => vsstrt_reg.DATAB
data_in[9] => vbstop_reg.DATAB
data_in[9] => vsstop_reg.DATAB
data_in[9] => vtotal_reg.DATAB
data_in[9] => vpos.DATAB
data_in[10] => vsstrt_reg.DATAB
data_in[10] => vbstop_reg.DATAB
data_in[10] => vsstop_reg.DATAB
data_in[10] => vtotal_reg.DATAB
data_in[10] => vpos.DATAB
data_in[11] => beamcon0_reg.DATAB
data_in[11] => vpos.DATAB
data_in[12] => beamcon0_reg.DATAB
data_in[12] => vpos.DATAB
data_in[13] => vpos.DATAB
data_in[14] => beamcon0_reg.DATAB
data_in[14] => vpos.DATAB
data_in[15] => vpos.DATAB
data_in[15] => long_frame.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_address_in[1] => Decoder0.IN7
reg_address_in[1] => Equal0.IN7
reg_address_in[1] => Equal1.IN2
reg_address_in[1] => Equal2.IN1
reg_address_in[1] => Equal3.IN7
reg_address_in[1] => Equal4.IN7
reg_address_in[1] => Equal5.IN7
reg_address_in[2] => Decoder0.IN6
reg_address_in[2] => Equal0.IN0
reg_address_in[2] => Equal1.IN7
reg_address_in[2] => Equal2.IN0
reg_address_in[2] => Equal3.IN2
reg_address_in[2] => Equal4.IN5
reg_address_in[2] => Equal5.IN6
reg_address_in[3] => Decoder0.IN5
reg_address_in[3] => Equal0.IN6
reg_address_in[3] => Equal1.IN1
reg_address_in[3] => Equal2.IN7
reg_address_in[3] => Equal3.IN1
reg_address_in[3] => Equal4.IN4
reg_address_in[3] => Equal5.IN5
reg_address_in[4] => Decoder0.IN4
reg_address_in[4] => Equal0.IN5
reg_address_in[4] => Equal1.IN6
reg_address_in[4] => Equal2.IN6
reg_address_in[4] => Equal3.IN6
reg_address_in[4] => Equal4.IN3
reg_address_in[4] => Equal5.IN4
reg_address_in[5] => Decoder0.IN3
reg_address_in[5] => Equal0.IN4
reg_address_in[5] => Equal1.IN0
reg_address_in[5] => Equal2.IN5
reg_address_in[5] => Equal3.IN0
reg_address_in[5] => Equal4.IN6
reg_address_in[5] => Equal5.IN3
reg_address_in[6] => Decoder0.IN2
reg_address_in[6] => Equal0.IN3
reg_address_in[6] => Equal1.IN5
reg_address_in[6] => Equal2.IN4
reg_address_in[6] => Equal3.IN5
reg_address_in[6] => Equal4.IN2
reg_address_in[6] => Equal5.IN2
reg_address_in[7] => Decoder0.IN1
reg_address_in[7] => Equal0.IN2
reg_address_in[7] => Equal1.IN4
reg_address_in[7] => Equal2.IN3
reg_address_in[7] => Equal3.IN4
reg_address_in[7] => Equal4.IN1
reg_address_in[7] => Equal5.IN1
reg_address_in[8] => Decoder0.IN0
reg_address_in[8] => Equal0.IN1
reg_address_in[8] => Equal1.IN3
reg_address_in[8] => Equal2.IN2
reg_address_in[8] => Equal3.IN3
reg_address_in[8] => Equal4.IN0
reg_address_in[8] => Equal5.IN0
hpos[0] <= cck.DB_MAX_OUTPUT_PORT_TYPE
hpos[1] <= hpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[2] <= hpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[3] <= hpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[4] <= hpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[5] <= hpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[6] <= hpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[7] <= hpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[8] <= hpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[0] <= vpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[1] <= vpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[2] <= vpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[3] <= vpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[4] <= vpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[5] <= vpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[6] <= vpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[7] <= vpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[8] <= vpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[9] <= vpos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[10] <= vpos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_hsync <= _hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
_vsync <= _vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
_csync <= _csync.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vbl <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vblend <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
eol <= vpos_inc.DB_MAX_OUTPUT_PORT_TYPE
eof <= end_of_frame.DB_MAX_OUTPUT_PORT_TYPE
vbl_int <= vbl_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[0] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[1] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[2] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[3] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[4] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[5] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[6] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[7] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
htotal_out[8] <= htotal.DB_MAX_OUTPUT_PORT_TYPE
harddis_out <= harddis_out.DB_MAX_OUTPUT_PORT_TYPE
varbeamen_out <= beamcon0_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1
clk => clk.IN4
clk7_en => clk7_en.IN4
clk7n_en => clk7n_en.IN1
cck => cck.IN1
reset => reset.IN4
reg_address_in[1] => reg_address_in[1].IN4
reg_address_in[2] => reg_address_in[2].IN4
reg_address_in[3] => reg_address_in[3].IN4
reg_address_in[4] => reg_address_in[4].IN4
reg_address_in[5] => reg_address_in[5].IN4
reg_address_in[6] => reg_address_in[6].IN4
reg_address_in[7] => reg_address_in[7].IN4
reg_address_in[8] => reg_address_in[8].IN4
data_in[0] => data_in[0].IN4
data_in[1] => data_in[1].IN4
data_in[2] => data_in[2].IN4
data_in[3] => data_in[3].IN4
data_in[4] => data_in[4].IN4
data_in[5] => data_in[5].IN4
data_in[6] => data_in[6].IN4
data_in[7] => data_in[7].IN4
data_in[8] => data_in[8].IN4
data_in[9] => data_in[9].IN4
data_in[10] => data_in[10].IN4
data_in[11] => data_in[11].IN4
data_in[12] => data_in[12].IN4
data_in[13] => data_in[13].IN4
data_in[14] => data_in[14].IN4
data_in[15] => data_in[15].IN4
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
txd <= paula_uart:pu1.txd
rxd => rxd.IN1
ntsc => ntsc.IN1
sof => sof.IN1
strhor => strhor.IN1
vblint => vblint.IN1
int2 => int2.IN1
int3 => int3.IN1
int6 => int6.IN1
_ipl[0] <= paula_intcontroller:pi1._ipl
_ipl[1] <= paula_intcontroller:pi1._ipl
_ipl[2] <= paula_intcontroller:pi1._ipl
audio_dmal[0] <= paula_audio:ad1.dmal
audio_dmal[1] <= paula_audio:ad1.dmal
audio_dmal[2] <= paula_audio:ad1.dmal
audio_dmal[3] <= paula_audio:ad1.dmal
audio_dmas[0] <= paula_audio:ad1.dmas
audio_dmas[1] <= paula_audio:ad1.dmas
audio_dmas[2] <= paula_audio:ad1.dmas
audio_dmas[3] <= paula_audio:ad1.dmas
disk_dmal <= paula_floppy:pf1.dmal
disk_dmas <= paula_floppy:pf1.dmas
_step => _step.IN1
direc => direc.IN1
_sel[0] => _sel[0].IN1
_sel[1] => _sel[1].IN1
_sel[2] => _sel[2].IN1
_sel[3] => _sel[3].IN1
side => side.IN1
_motor => _motor.IN1
_track0 <= paula_floppy:pf1._track0
_change <= paula_floppy:pf1._change
_ready <= paula_floppy:pf1._ready
_wprot <= paula_floppy:pf1._wprot
index <= paula_floppy:pf1.index
disk_led <= paula_floppy:pf1.disk_led
_scs => _scs.IN1
sdi => sdi.IN1
sdo <= paula_floppy:pf1.sdo
sck => sck.IN1
left <= paula_audio:ad1.left
right <= paula_audio:ad1.right
ldata[0] <= paula_audio:ad1.ldata
ldata[1] <= paula_audio:ad1.ldata
ldata[2] <= paula_audio:ad1.ldata
ldata[3] <= paula_audio:ad1.ldata
ldata[4] <= paula_audio:ad1.ldata
ldata[5] <= paula_audio:ad1.ldata
ldata[6] <= paula_audio:ad1.ldata
ldata[7] <= paula_audio:ad1.ldata
ldata[8] <= paula_audio:ad1.ldata
ldata[9] <= paula_audio:ad1.ldata
ldata[10] <= paula_audio:ad1.ldata
ldata[11] <= paula_audio:ad1.ldata
ldata[12] <= paula_audio:ad1.ldata
ldata[13] <= paula_audio:ad1.ldata
ldata[14] <= paula_audio:ad1.ldata
rdata[0] <= paula_audio:ad1.rdata
rdata[1] <= paula_audio:ad1.rdata
rdata[2] <= paula_audio:ad1.rdata
rdata[3] <= paula_audio:ad1.rdata
rdata[4] <= paula_audio:ad1.rdata
rdata[5] <= paula_audio:ad1.rdata
rdata[6] <= paula_audio:ad1.rdata
rdata[7] <= paula_audio:ad1.rdata
rdata[8] <= paula_audio:ad1.rdata
rdata[9] <= paula_audio:ad1.rdata
rdata[10] <= paula_audio:ad1.rdata
rdata[11] <= paula_audio:ad1.rdata
rdata[12] <= paula_audio:ad1.rdata
rdata[13] <= paula_audio:ad1.rdata
rdata[14] <= paula_audio:ad1.rdata
floppy_drives[0] => floppy_drives[0].IN1
floppy_drives[1] => floppy_drives[1].IN1
direct_scs => direct_scs.IN1
direct_sdi => direct_sdi.IN1
hdd_cmd_req => hdd_cmd_req.IN1
hdd_dat_req => hdd_dat_req.IN1
hdd_addr[0] <= paula_floppy:pf1.hdd_addr
hdd_addr[1] <= paula_floppy:pf1.hdd_addr
hdd_addr[2] <= paula_floppy:pf1.hdd_addr
hdd_data_out[0] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[1] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[2] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[3] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[4] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[5] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[6] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[7] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[8] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[9] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[10] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[11] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[12] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[13] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[14] <= paula_floppy:pf1.hdd_data_out
hdd_data_out[15] <= paula_floppy:pf1.hdd_data_out
hdd_data_in[0] => hdd_data_in[0].IN1
hdd_data_in[1] => hdd_data_in[1].IN1
hdd_data_in[2] => hdd_data_in[2].IN1
hdd_data_in[3] => hdd_data_in[3].IN1
hdd_data_in[4] => hdd_data_in[4].IN1
hdd_data_in[5] => hdd_data_in[5].IN1
hdd_data_in[6] => hdd_data_in[6].IN1
hdd_data_in[7] => hdd_data_in[7].IN1
hdd_data_in[8] => hdd_data_in[8].IN1
hdd_data_in[9] => hdd_data_in[9].IN1
hdd_data_in[10] => hdd_data_in[10].IN1
hdd_data_in[11] => hdd_data_in[11].IN1
hdd_data_in[12] => hdd_data_in[12].IN1
hdd_data_in[13] => hdd_data_in[13].IN1
hdd_data_in[14] => hdd_data_in[14].IN1
hdd_data_in[15] => hdd_data_in[15].IN1
hdd_wr <= paula_floppy:pf1.hdd_wr
hdd_status_wr <= paula_floppy:pf1.hdd_status_wr
hdd_data_wr <= paula_floppy:pf1.hdd_data_wr
hdd_data_rd <= paula_floppy:pf1.hdd_data_rd
trackdisp[0] <= paula_floppy:pf1.trackdisp
trackdisp[1] <= paula_floppy:pf1.trackdisp
trackdisp[2] <= paula_floppy:pf1.trackdisp
trackdisp[3] <= paula_floppy:pf1.trackdisp
trackdisp[4] <= paula_floppy:pf1.trackdisp
trackdisp[5] <= paula_floppy:pf1.trackdisp
trackdisp[6] <= paula_floppy:pf1.trackdisp
trackdisp[7] <= paula_floppy:pf1.trackdisp
secdisp[0] <= paula_floppy:pf1.secdisp
secdisp[1] <= paula_floppy:pf1.secdisp
secdisp[2] <= paula_floppy:pf1.secdisp
secdisp[3] <= paula_floppy:pf1.secdisp
secdisp[4] <= paula_floppy:pf1.secdisp
secdisp[5] <= paula_floppy:pf1.secdisp
secdisp[6] <= paula_floppy:pf1.secdisp
secdisp[7] <= paula_floppy:pf1.secdisp
secdisp[8] <= paula_floppy:pf1.secdisp
secdisp[9] <= paula_floppy:pf1.secdisp
secdisp[10] <= paula_floppy:pf1.secdisp
secdisp[11] <= paula_floppy:pf1.secdisp
secdisp[12] <= paula_floppy:pf1.secdisp
secdisp[13] <= paula_floppy:pf1.secdisp
floppy_fwr <= paula_floppy:pf1.floppy_fwr
floppy_frd <= paula_floppy:pf1.floppy_frd


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_data[8].CLK
clk => rx_data[9].CLK
clk => rx_cnt[0].CLK
clk => rx_cnt[1].CLK
clk => rx_cnt[2].CLK
clk => rx_cnt[3].CLK
clk => rx_cnt[4].CLK
clk => rx_cnt[5].CLK
clk => rx_cnt[6].CLK
clk => rx_cnt[7].CLK
clk => rx_cnt[8].CLK
clk => rx_cnt[9].CLK
clk => rx_cnt[10].CLK
clk => rx_cnt[11].CLK
clk => rx_cnt[12].CLK
clk => rx_cnt[13].CLK
clk => rx_cnt[14].CLK
clk => rx_cnt[15].CLK
clk => rx_shift[0].CLK
clk => rx_shift[1].CLK
clk => rx_shift[2].CLK
clk => rx_shift[3].CLK
clk => rx_shift[4].CLK
clk => rx_shift[5].CLK
clk => rx_shift[6].CLK
clk => rx_shift[7].CLK
clk => rx_shift[8].CLK
clk => rx_shift[9].CLK
clk => rx_ovrun.CLK
clk => rx_irq.CLK
clk => rx_rxd.CLK
clk => rx_rbf.CLK
clk => tx_cnt[0].CLK
clk => tx_cnt[1].CLK
clk => tx_cnt[2].CLK
clk => tx_cnt[3].CLK
clk => tx_cnt[4].CLK
clk => tx_cnt[5].CLK
clk => tx_cnt[6].CLK
clk => tx_cnt[7].CLK
clk => tx_cnt[8].CLK
clk => tx_cnt[9].CLK
clk => tx_cnt[10].CLK
clk => tx_cnt[11].CLK
clk => tx_cnt[12].CLK
clk => tx_cnt[13].CLK
clk => tx_cnt[14].CLK
clk => tx_cnt[15].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
clk => tx_tsre.CLK
clk => tx_tbe.CLK
clk => tx_irq.CLK
clk => tx_txd.CLK
clk => serdat[0].CLK
clk => serdat[1].CLK
clk => serdat[2].CLK
clk => serdat[3].CLK
clk => serdat[4].CLK
clk => serdat[5].CLK
clk => serdat[6].CLK
clk => serdat[7].CLK
clk => serdat[8].CLK
clk => serdat[9].CLK
clk => serdat[10].CLK
clk => serdat[11].CLK
clk => serdat[12].CLK
clk => serdat[13].CLK
clk => serdat[14].CLK
clk => serdat[15].CLK
clk => serper[0].CLK
clk => serper[1].CLK
clk => serper[2].CLK
clk => serper[3].CLK
clk => serper[4].CLK
clk => serper[5].CLK
clk => serper[6].CLK
clk => serper[7].CLK
clk => serper[8].CLK
clk => serper[9].CLK
clk => serper[10].CLK
clk => serper[11].CLK
clk => serper[12].CLK
clk => serper[13].CLK
clk => serper[14].CLK
clk => serper[15].CLK
clk => rxd_sync[0].CLK
clk => rxd_sync[1].CLK
clk => rx_state~4.DATAIN
clk => tx_state~3.DATAIN
clk7_en => tx_state.OUTPUTSELECT
clk7_en => tx_state.OUTPUTSELECT
clk7_en => rx_state.OUTPUTSELECT
clk7_en => rx_state.OUTPUTSELECT
clk7_en => rx_state.OUTPUTSELECT
clk7_en => rxd_sync[0].ENA
clk7_en => rx_data[1].ENA
clk7_en => serper[0].ENA
clk7_en => serdat[0].ENA
clk7_en => rx_data[0].ENA
clk7_en => tx_cnt[0].ENA
clk7_en => rx_data[2].ENA
clk7_en => rx_data[3].ENA
clk7_en => rx_data[4].ENA
clk7_en => rx_data[5].ENA
clk7_en => rx_data[6].ENA
clk7_en => rx_data[7].ENA
clk7_en => rx_data[8].ENA
clk7_en => rx_data[9].ENA
clk7_en => rx_cnt[0].ENA
clk7_en => rx_cnt[1].ENA
clk7_en => rx_cnt[2].ENA
clk7_en => rx_cnt[3].ENA
clk7_en => rx_cnt[4].ENA
clk7_en => rx_cnt[5].ENA
clk7_en => rx_cnt[6].ENA
clk7_en => rx_cnt[7].ENA
clk7_en => rx_cnt[8].ENA
clk7_en => rx_cnt[9].ENA
clk7_en => rx_cnt[10].ENA
clk7_en => rx_cnt[11].ENA
clk7_en => rx_cnt[12].ENA
clk7_en => rx_cnt[13].ENA
clk7_en => rx_cnt[14].ENA
clk7_en => rx_cnt[15].ENA
clk7_en => rx_shift[0].ENA
clk7_en => rx_shift[1].ENA
clk7_en => rx_shift[2].ENA
clk7_en => rx_shift[3].ENA
clk7_en => rx_shift[4].ENA
clk7_en => rx_shift[5].ENA
clk7_en => rx_shift[6].ENA
clk7_en => rx_shift[7].ENA
clk7_en => rx_shift[8].ENA
clk7_en => rx_shift[9].ENA
clk7_en => rx_ovrun.ENA
clk7_en => rx_irq.ENA
clk7_en => rx_rxd.ENA
clk7_en => rx_rbf.ENA
clk7_en => tx_cnt[1].ENA
clk7_en => tx_cnt[2].ENA
clk7_en => tx_cnt[3].ENA
clk7_en => tx_cnt[4].ENA
clk7_en => tx_cnt[5].ENA
clk7_en => tx_cnt[6].ENA
clk7_en => tx_cnt[7].ENA
clk7_en => tx_cnt[8].ENA
clk7_en => tx_cnt[9].ENA
clk7_en => tx_cnt[10].ENA
clk7_en => tx_cnt[11].ENA
clk7_en => tx_cnt[12].ENA
clk7_en => tx_cnt[13].ENA
clk7_en => tx_cnt[14].ENA
clk7_en => tx_cnt[15].ENA
clk7_en => tx_shift[0].ENA
clk7_en => tx_shift[1].ENA
clk7_en => tx_shift[2].ENA
clk7_en => tx_shift[3].ENA
clk7_en => tx_shift[4].ENA
clk7_en => tx_shift[5].ENA
clk7_en => tx_shift[6].ENA
clk7_en => tx_shift[7].ENA
clk7_en => tx_shift[8].ENA
clk7_en => tx_shift[9].ENA
clk7_en => tx_shift[10].ENA
clk7_en => tx_shift[11].ENA
clk7_en => tx_shift[12].ENA
clk7_en => tx_shift[13].ENA
clk7_en => tx_shift[14].ENA
clk7_en => tx_shift[15].ENA
clk7_en => tx_tsre.ENA
clk7_en => tx_tbe.ENA
clk7_en => tx_irq.ENA
clk7_en => tx_txd.ENA
clk7_en => serdat[1].ENA
clk7_en => serdat[2].ENA
clk7_en => serdat[3].ENA
clk7_en => serdat[4].ENA
clk7_en => serdat[5].ENA
clk7_en => serdat[6].ENA
clk7_en => serdat[7].ENA
clk7_en => serdat[8].ENA
clk7_en => serdat[9].ENA
clk7_en => serdat[10].ENA
clk7_en => serdat[11].ENA
clk7_en => serdat[12].ENA
clk7_en => serdat[13].ENA
clk7_en => serdat[14].ENA
clk7_en => serdat[15].ENA
clk7_en => serper[1].ENA
clk7_en => serper[2].ENA
clk7_en => serper[3].ENA
clk7_en => serper[4].ENA
clk7_en => serper[5].ENA
clk7_en => serper[6].ENA
clk7_en => serper[7].ENA
clk7_en => serper[8].ENA
clk7_en => serper[9].ENA
clk7_en => serper[10].ENA
clk7_en => serper[11].ENA
clk7_en => serper[12].ENA
clk7_en => serper[13].ENA
clk7_en => serper[14].ENA
clk7_en => serper[15].ENA
clk7_en => rxd_sync[1].ENA
reset => tx_state.OUTPUTSELECT
reset => tx_state.OUTPUTSELECT
reset => tx_txd.OUTPUTSELECT
reset => tx_irq.OUTPUTSELECT
reset => tx_tbe.OUTPUTSELECT
reset => tx_tsre.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_shift.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => tx_cnt.OUTPUTSELECT
reset => rx_state.OUTPUTSELECT
reset => rx_state.OUTPUTSELECT
reset => rx_state.OUTPUTSELECT
reset => rx_rbf.OUTPUTSELECT
reset => rx_rxd.OUTPUTSELECT
reset => rx_irq.OUTPUTSELECT
reset => rx_ovrun.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_shift.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_cnt.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
reset => rx_data.OUTPUTSELECT
rga_i[0] => Equal0.IN2
rga_i[0] => Equal1.IN7
rga_i[0] => Equal5.IN7
rga_i[1] => Equal0.IN7
rga_i[1] => Equal1.IN6
rga_i[1] => Equal5.IN6
rga_i[2] => Equal0.IN6
rga_i[2] => Equal1.IN5
rga_i[2] => Equal5.IN1
rga_i[3] => Equal0.IN1
rga_i[3] => Equal1.IN1
rga_i[3] => Equal5.IN0
rga_i[4] => Equal0.IN0
rga_i[4] => Equal1.IN0
rga_i[4] => Equal5.IN5
rga_i[5] => Equal0.IN5
rga_i[5] => Equal1.IN4
rga_i[5] => Equal5.IN4
rga_i[6] => Equal0.IN4
rga_i[6] => Equal1.IN3
rga_i[6] => Equal5.IN3
rga_i[7] => Equal0.IN3
rga_i[7] => Equal1.IN2
rga_i[7] => Equal5.IN2
data_i[0] => serper.DATAB
data_i[0] => serdat.DATAB
data_i[1] => serper.DATAB
data_i[1] => serdat.DATAB
data_i[2] => serper.DATAB
data_i[2] => serdat.DATAB
data_i[3] => serper.DATAB
data_i[3] => serdat.DATAB
data_i[4] => serper.DATAB
data_i[4] => serdat.DATAB
data_i[5] => serper.DATAB
data_i[5] => serdat.DATAB
data_i[6] => serper.DATAB
data_i[6] => serdat.DATAB
data_i[7] => serper.DATAB
data_i[7] => serdat.DATAB
data_i[8] => serper.DATAB
data_i[8] => serdat.DATAB
data_i[9] => serper.DATAB
data_i[9] => serdat.DATAB
data_i[10] => serper.DATAB
data_i[10] => serdat.DATAB
data_i[11] => serper.DATAB
data_i[11] => serdat.DATAB
data_i[12] => serper.DATAB
data_i[12] => serdat.DATAB
data_i[13] => serper.DATAB
data_i[13] => serdat.DATAB
data_i[14] => serper.DATAB
data_i[14] => serdat.DATAB
data_i[15] => serper.DATAB
data_i[15] => serdat.DATAB
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= <GND>
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
uartbrk => tx_txd.OUTPUTSELECT
rbfmirror => rx_ovrun.DATAB
rbfmirror => rx_rbf.DATAA
rbfmirror => rx_ovrun.IN1
txint <= tx_irq.DB_MAX_OUTPUT_PORT_TYPE
rxint <= rx_irq.DB_MAX_OUTPUT_PORT_TYPE
txd <= tx_txd.DB_MAX_OUTPUT_PORT_TYPE
rxd => rxd_sync[0].DATAIN


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1
clk => _ipl[0]~reg0.CLK
clk => _ipl[1]~reg0.CLK
clk => _ipl[2]~reg0.CLK
clk => intreq[0].CLK
clk => intreq[1].CLK
clk => intreq[2].CLK
clk => intreq[3].CLK
clk => intreq[4].CLK
clk => intreq[5].CLK
clk => intreq[6].CLK
clk => intreq[7].CLK
clk => intreq[8].CLK
clk => intreq[9].CLK
clk => intreq[10].CLK
clk => intreq[11].CLK
clk => intreq[12].CLK
clk => intreq[13].CLK
clk => intreq[14].CLK
clk => intena[0].CLK
clk => intena[1].CLK
clk => intena[2].CLK
clk => intena[3].CLK
clk => intena[4].CLK
clk => intena[5].CLK
clk => intena[6].CLK
clk => intena[7].CLK
clk => intena[8].CLK
clk => intena[9].CLK
clk => intena[10].CLK
clk => intena[11].CLK
clk => intena[12].CLK
clk => intena[13].CLK
clk => intena[14].CLK
clk7_en => intreq[3].ENA
clk7_en => intreq[2].ENA
clk7_en => intreq[1].ENA
clk7_en => _ipl[2]~reg0.ENA
clk7_en => intena[0].ENA
clk7_en => _ipl[1]~reg0.ENA
clk7_en => _ipl[0]~reg0.ENA
clk7_en => intreq[0].ENA
clk7_en => intreq[4].ENA
clk7_en => intreq[5].ENA
clk7_en => intreq[6].ENA
clk7_en => intreq[7].ENA
clk7_en => intreq[8].ENA
clk7_en => intreq[9].ENA
clk7_en => intreq[10].ENA
clk7_en => intreq[11].ENA
clk7_en => intreq[12].ENA
clk7_en => intreq[13].ENA
clk7_en => intreq[14].ENA
clk7_en => intena[1].ENA
clk7_en => intena[2].ENA
clk7_en => intena[3].ENA
clk7_en => intena[4].ENA
clk7_en => intena[5].ENA
clk7_en => intena[6].ENA
clk7_en => intena[7].ENA
clk7_en => intena[8].ENA
clk7_en => intena[9].ENA
clk7_en => intena[10].ENA
clk7_en => intena[11].ENA
clk7_en => intena[12].ENA
clk7_en => intena[13].ENA
clk7_en => intena[14].ENA
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reg_address_in[1] => Equal0.IN3
reg_address_in[1] => Equal1.IN7
reg_address_in[1] => Equal2.IN3
reg_address_in[1] => Equal3.IN7
reg_address_in[2] => Equal0.IN7
reg_address_in[2] => Equal1.IN2
reg_address_in[2] => Equal2.IN2
reg_address_in[2] => Equal3.IN3
reg_address_in[3] => Equal0.IN2
reg_address_in[3] => Equal1.IN1
reg_address_in[3] => Equal2.IN1
reg_address_in[3] => Equal3.IN2
reg_address_in[4] => Equal0.IN1
reg_address_in[4] => Equal1.IN0
reg_address_in[4] => Equal2.IN0
reg_address_in[4] => Equal3.IN1
reg_address_in[5] => Equal0.IN6
reg_address_in[5] => Equal1.IN6
reg_address_in[5] => Equal2.IN7
reg_address_in[5] => Equal3.IN6
reg_address_in[6] => Equal0.IN5
reg_address_in[6] => Equal1.IN5
reg_address_in[6] => Equal2.IN6
reg_address_in[6] => Equal3.IN5
reg_address_in[7] => Equal0.IN0
reg_address_in[7] => Equal1.IN4
reg_address_in[7] => Equal2.IN5
reg_address_in[7] => Equal3.IN0
reg_address_in[8] => Equal0.IN4
reg_address_in[8] => Equal1.IN3
reg_address_in[8] => Equal2.IN4
reg_address_in[8] => Equal3.IN4
data_in[0] => intena.IN1
data_in[0] => tmp.IN1
data_in[0] => intena.IN1
data_in[0] => tmp.IN1
data_in[1] => intena.IN1
data_in[1] => tmp.IN1
data_in[1] => tmp.IN1
data_in[1] => intena.IN1
data_in[2] => intena.IN1
data_in[2] => tmp.IN1
data_in[2] => tmp.IN1
data_in[2] => intena.IN1
data_in[3] => intena.IN1
data_in[3] => tmp.IN1
data_in[3] => tmp.IN1
data_in[3] => intena.IN1
data_in[4] => intena.IN1
data_in[4] => tmp.IN1
data_in[4] => tmp.IN1
data_in[4] => intena.IN1
data_in[5] => intena.IN1
data_in[5] => tmp.IN1
data_in[5] => tmp.IN1
data_in[5] => intena.IN1
data_in[6] => intena.IN1
data_in[6] => tmp.IN1
data_in[6] => tmp.IN1
data_in[6] => intena.IN1
data_in[7] => intena.IN1
data_in[7] => tmp.IN1
data_in[7] => tmp.IN1
data_in[7] => intena.IN1
data_in[8] => intena.IN1
data_in[8] => tmp.IN1
data_in[8] => tmp.IN1
data_in[8] => intena.IN1
data_in[9] => intena.IN1
data_in[9] => tmp.IN1
data_in[9] => tmp.IN1
data_in[9] => intena.IN1
data_in[10] => intena.IN1
data_in[10] => tmp.IN1
data_in[10] => tmp.IN1
data_in[10] => intena.IN1
data_in[11] => intena.IN1
data_in[11] => tmp.IN1
data_in[11] => tmp.IN1
data_in[11] => intena.IN1
data_in[12] => intena.IN1
data_in[12] => tmp.IN1
data_in[12] => tmp.IN1
data_in[12] => intena.IN1
data_in[13] => intena.IN1
data_in[13] => tmp.IN1
data_in[13] => tmp.IN1
data_in[13] => intena.IN1
data_in[14] => intena.IN1
data_in[14] => tmp.IN1
data_in[14] => tmp.IN1
data_in[14] => intena.IN1
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => intena.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_in[15] => tmp.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>
rxint => intreq.IN1
txint => intreq.IN1
vblint => intreq.IN1
int2 => intreq.IN1
int3 => intreq.IN1
int6 => intreq.IN1
blckint => intreq.IN1
syncint => intreq.IN1
audint[0] => intreq.IN1
audint[1] => intreq.IN1
audint[2] => intreq.IN1
audint[3] => intreq.IN1
audpen[0] <= intreq[7].DB_MAX_OUTPUT_PORT_TYPE
audpen[1] <= intreq[8].DB_MAX_OUTPUT_PORT_TYPE
audpen[2] <= intreq[9].DB_MAX_OUTPUT_PORT_TYPE
audpen[3] <= intreq[10].DB_MAX_OUTPUT_PORT_TYPE
rbfmirror <= intreq[11].DB_MAX_OUTPUT_PORT_TYPE
_ipl[0] <= _ipl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_ipl[1] <= _ipl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_ipl[2] <= _ipl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1
clk => clk.IN1
clk7_en => clk7_en.IN1
clk7n_en => rx_flag_sync.ENA
clk7n_en => tx_flag_sync.ENA
reset => spi_rx_flag_clr.IN1
reset => spi_tx_flag_clr.IN1
reset => drives.OUTPUTSELECT
reset => drives.OUTPUTSELECT
reset => _disk_change.IN1
reset => _disk_change.IN1
reset => _disk_change.IN1
reset => _disk_change.IN1
reset => motor_on.OUTPUTSELECT
reset => motor_on.OUTPUTSELECT
reset => motor_on.OUTPUTSELECT
reset => motor_on.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsksync.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dsklen.OUTPUTSELECT
reset => dmaen.OUTPUTSELECT
reset => fifo_reset.IN1
reset => disk_writable.OUTPUTSELECT
reset => disk_writable.OUTPUTSELECT
reset => disk_writable.OUTPUTSELECT
reset => disk_writable.OUTPUTSELECT
reset => disk_present.OUTPUTSELECT
reset => disk_present.OUTPUTSELECT
reset => disk_present.OUTPUTSELECT
reset => disk_present.OUTPUTSELECT
reset => cmd_fdd.OUTPUTSELECT
reset => cmd_hdd_rd.OUTPUTSELECT
reset => cmd_hdd_wr.OUTPUTSELECT
reset => cmd_hdd_data_wr.OUTPUTSELECT
reset => cmd_hdd_data_rd.OUTPUTSELECT
reset => dskstate.OUTPUTSELECT
reset => dskstate.OUTPUTSELECT
reset => dskstate.OUTPUTSELECT
ntsc => always25.IN1
sof => rpm_pulse_cnt.OUTPUTSELECT
sof => rpm_pulse_cnt.OUTPUTSELECT
sof => rpm_pulse_cnt.OUTPUTSELECT
sof => rpm_pulse_cnt.OUTPUTSELECT
sof => index.IN1
sof => syncint.IN1
enable => always44.IN1
enable => always44.IN1
reg_address_in[1] => Equal14.IN2
reg_address_in[1] => Equal15.IN5
reg_address_in[1] => Equal16.IN7
reg_address_in[1] => Equal18.IN7
reg_address_in[1] => Equal19.IN2
reg_address_in[2] => Equal14.IN7
reg_address_in[2] => Equal15.IN4
reg_address_in[2] => Equal16.IN1
reg_address_in[2] => Equal18.IN6
reg_address_in[2] => Equal19.IN1
reg_address_in[3] => Equal14.IN1
reg_address_in[3] => Equal15.IN3
reg_address_in[3] => Equal16.IN6
reg_address_in[3] => Equal18.IN0
reg_address_in[3] => Equal19.IN7
reg_address_in[4] => Equal14.IN0
reg_address_in[4] => Equal15.IN2
reg_address_in[4] => Equal16.IN5
reg_address_in[4] => Equal18.IN5
reg_address_in[4] => Equal19.IN6
reg_address_in[5] => Equal14.IN6
reg_address_in[5] => Equal15.IN1
reg_address_in[5] => Equal16.IN0
reg_address_in[5] => Equal18.IN4
reg_address_in[5] => Equal19.IN0
reg_address_in[6] => Equal14.IN5
reg_address_in[6] => Equal15.IN0
reg_address_in[6] => Equal16.IN4
reg_address_in[6] => Equal18.IN3
reg_address_in[6] => Equal19.IN5
reg_address_in[7] => Equal14.IN4
reg_address_in[7] => Equal15.IN7
reg_address_in[7] => Equal16.IN3
reg_address_in[7] => Equal18.IN2
reg_address_in[7] => Equal19.IN4
reg_address_in[8] => Equal14.IN3
reg_address_in[8] => Equal15.IN6
reg_address_in[8] => Equal16.IN2
reg_address_in[8] => Equal18.IN1
reg_address_in[8] => Equal19.IN3
data_in[0] => dsksync.DATAB
data_in[0] => dsklen.DATAB
data_in[0] => fifo_in.DATAA
data_in[1] => dsksync.DATAB
data_in[1] => dsklen.DATAB
data_in[1] => fifo_in.DATAA
data_in[2] => dsksync.DATAB
data_in[2] => dsklen.DATAB
data_in[2] => fifo_in.DATAA
data_in[3] => dsksync.DATAB
data_in[3] => dsklen.DATAB
data_in[3] => fifo_in.DATAA
data_in[4] => dsksync.DATAB
data_in[4] => dsklen.DATAB
data_in[4] => fifo_in.DATAA
data_in[5] => dsksync.DATAB
data_in[5] => dsklen.DATAB
data_in[5] => fifo_in.DATAA
data_in[6] => dsksync.DATAB
data_in[6] => dsklen.DATAB
data_in[6] => fifo_in.DATAA
data_in[7] => dsksync.DATAB
data_in[7] => dsklen.DATAB
data_in[7] => fifo_in.DATAA
data_in[8] => dsksync.DATAB
data_in[8] => dsklen.DATAB
data_in[8] => fifo_in.DATAA
data_in[9] => dsksync.DATAB
data_in[9] => dsklen.DATAB
data_in[9] => fifo_in.DATAA
data_in[10] => dsksync.DATAB
data_in[10] => dsklen.DATAB
data_in[10] => fifo_in.DATAA
data_in[11] => dsksync.DATAB
data_in[11] => dsklen.DATAB
data_in[11] => fifo_in.DATAA
data_in[12] => dsksync.DATAB
data_in[12] => dsklen.DATAB
data_in[12] => fifo_in.DATAA
data_in[13] => dsksync.DATAB
data_in[13] => dsklen.DATAB
data_in[13] => fifo_in.DATAA
data_in[14] => dsksync.DATAB
data_in[14] => dsklen.DATAB
data_in[14] => fifo_in.DATAA
data_in[15] => dsksync.DATAB
data_in[15] => dsklen.DATAB
data_in[15] => dmaen.IN1
data_in[15] => fifo_in.DATAA
data_out[0] <= dskdatr[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= dskdatr[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= dskdatr[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= dskdatr[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= dskdatr[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= dskdatr[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= dskdatr[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= dskdatr[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= dskdatr[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= dskdatr[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= dskdatr[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= dskdatr[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
dmal <= dmal.DB_MAX_OUTPUT_PORT_TYPE
dmas <= dmas.DB_MAX_OUTPUT_PORT_TYPE
_step => always27.IN1
_step => _disk_change.IN0
_step => _disk_change.IN0
_step => _disk_change.IN0
_step => _disk_change.IN0
_step => always34.IN1
_step => _step_del.DATAIN
direc => always34.IN1
direc => always34.IN1
_sel[0] => WideAnd0.IN0
_sel[0] => _change.IN1
_sel[0] => _wprot.IN1
_sel[0] => _ready.IN1
_sel[0] => spi_tx_data_0[15].OUTPUTSELECT
_sel[0] => spi_tx_data_0[14].OUTPUTSELECT
_sel[0] => index.IN1
_sel[0] => _disk_change.IN1
_sel[0] => always30.IN1
_sel[0] => _sel_del[0].DATAIN
_sel[1] => WideAnd0.IN1
_sel[1] => _change.IN1
_sel[1] => _wprot.IN1
_sel[1] => _ready.IN1
_sel[1] => sel.OUTPUTSELECT
_sel[1] => sel.OUTPUTSELECT
_sel[1] => index.IN1
_sel[1] => always31.IN1
_sel[1] => _disk_change.IN1
_sel[1] => _sel_del[1].DATAIN
_sel[2] => WideAnd0.IN2
_sel[2] => _change.IN1
_sel[2] => _wprot.IN1
_sel[2] => _ready.IN1
_sel[2] => sel.OUTPUTSELECT
_sel[2] => sel.OUTPUTSELECT
_sel[2] => index.IN1
_sel[2] => always32.IN1
_sel[2] => _disk_change.IN1
_sel[2] => _sel_del[2].DATAIN
_sel[3] => WideAnd0.IN3
_sel[3] => _change.IN1
_sel[3] => _wprot.IN1
_sel[3] => _ready.IN1
_sel[3] => sel.DATAA
_sel[3] => sel.DATAA
_sel[3] => index.IN1
_sel[3] => always33.IN1
_sel[3] => _disk_change.IN1
_sel[3] => _sel_del[3].DATAIN
side => Mux15.IN1
side => trackdisp[0].DATAIN
_motor => motor_on.DATAB
_motor => motor_on.DATAB
_motor => motor_on.DATAB
_motor => motor_on.DATAB
_track0 <= _track0.DB_MAX_OUTPUT_PORT_TYPE
_change <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
_ready <= _ready.DB_MAX_OUTPUT_PORT_TYPE
_wprot <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
index <= index.DB_MAX_OUTPUT_PORT_TYPE
blckint <= blckint.DB_MAX_OUTPUT_PORT_TYPE
syncint <= syncint.DB_MAX_OUTPUT_PORT_TYPE
wordsync => trackrdok.IN1
_scs => spi_rx_cnt_rst.PRESET
_scs => scs.IN0
_scs => always15.IN1
_scs => sdo.IN1
sdi => sdin.DATAA
sdo <= sdo.DB_MAX_OUTPUT_PORT_TYPE
sck => spi_rx_cnt[0].CLK
sck => spi_rx_cnt[1].CLK
sck => spi_rx_cnt_rst.CLK
sck => spi_rx_flag.CLK
sck => rx_data[0].CLK
sck => rx_data[1].CLK
sck => rx_data[2].CLK
sck => rx_data[3].CLK
sck => rx_data[4].CLK
sck => rx_data[5].CLK
sck => rx_data[6].CLK
sck => rx_data[7].CLK
sck => rx_data[8].CLK
sck => rx_data[9].CLK
sck => rx_data[10].CLK
sck => rx_data[11].CLK
sck => rx_data[12].CLK
sck => rx_data[13].CLK
sck => rx_data[14].CLK
sck => rx_data[15].CLK
sck => spi_sdi_reg[1].CLK
sck => spi_sdi_reg[2].CLK
sck => spi_sdi_reg[3].CLK
sck => spi_sdi_reg[4].CLK
sck => spi_sdi_reg[5].CLK
sck => spi_sdi_reg[6].CLK
sck => spi_sdi_reg[7].CLK
sck => spi_sdi_reg[8].CLK
sck => spi_sdi_reg[9].CLK
sck => spi_sdi_reg[10].CLK
sck => spi_sdi_reg[11].CLK
sck => spi_sdi_reg[12].CLK
sck => spi_sdi_reg[13].CLK
sck => spi_sdi_reg[14].CLK
sck => spi_sdi_reg[15].CLK
sck => spi_bit_cnt[0].CLK
sck => spi_bit_cnt[1].CLK
sck => spi_bit_cnt[2].CLK
sck => spi_bit_cnt[3].CLK
sck => spi_sdo_reg[0].CLK
sck => spi_sdo_reg[1].CLK
sck => spi_sdo_reg[2].CLK
sck => spi_sdo_reg[3].CLK
sck => spi_sdo_reg[4].CLK
sck => spi_sdo_reg[5].CLK
sck => spi_sdo_reg[6].CLK
sck => spi_sdo_reg[7].CLK
sck => spi_sdo_reg[8].CLK
sck => spi_sdo_reg[9].CLK
sck => spi_sdo_reg[10].CLK
sck => spi_sdo_reg[11].CLK
sck => spi_sdo_reg[12].CLK
sck => spi_sdo_reg[13].CLK
sck => spi_sdo_reg[14].CLK
sck => spi_sdo_reg[15].CLK
sck => spi_tx_flag.CLK
sck => spi_tx_cnt[0].CLK
sck => spi_tx_cnt[1].CLK
sck => spi_tx_cnt_del[0].CLK
sck => spi_tx_cnt_del[1].CLK
sck => tx_data_cnt[0].CLK
sck => tx_data_cnt[1].CLK
sck => tx_data_cnt[2].CLK
disk_led <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
floppy_drives[0] => drives.DATAB
floppy_drives[1] => drives.DATAB
direct_scs => scs.IN1
direct_scs => hdd_data_wr.IN1
direct_scs => sdin.OUTPUTSELECT
direct_sdi => sdin.DATAB
hdd_cmd_req => Mux5.IN1
hdd_dat_req => Mux4.IN1
hdd_addr[0] <= hdd_addr.DB_MAX_OUTPUT_PORT_TYPE
hdd_addr[1] <= hdd_addr.DB_MAX_OUTPUT_PORT_TYPE
hdd_addr[2] <= hdd_addr.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[8] <= rx_data[8].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[9] <= rx_data[9].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[10] <= rx_data[10].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[11] <= rx_data[11].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[12] <= rx_data[12].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[13] <= rx_data[13].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[14] <= rx_data[14].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_out[15] <= rx_data[15].DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[0] => spi_tx_data_3.DATAB
hdd_data_in[1] => spi_tx_data_3.DATAB
hdd_data_in[2] => spi_tx_data_3.DATAB
hdd_data_in[3] => spi_tx_data_3.DATAB
hdd_data_in[4] => spi_tx_data_3.DATAB
hdd_data_in[5] => spi_tx_data_3.DATAB
hdd_data_in[6] => spi_tx_data_3.DATAB
hdd_data_in[7] => spi_tx_data_3.DATAB
hdd_data_in[8] => spi_tx_data_3.DATAB
hdd_data_in[9] => spi_tx_data_3.DATAB
hdd_data_in[10] => spi_tx_data_3.DATAB
hdd_data_in[11] => spi_tx_data_3.DATAB
hdd_data_in[12] => spi_tx_data_3.DATAB
hdd_data_in[13] => spi_tx_data_3.DATAB
hdd_data_in[14] => spi_tx_data_3.DATAB
hdd_data_in[15] => spi_tx_data_3.DATAB
hdd_wr <= hdd_wr.DB_MAX_OUTPUT_PORT_TYPE
hdd_status_wr <= hdd_status_wr.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_wr <= hdd_data_wr.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_rd <= hdd_data_rd.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[0] <= side.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
trackdisp[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
secdisp[0] <= dsklen[0].DB_MAX_OUTPUT_PORT_TYPE
secdisp[1] <= dsklen[1].DB_MAX_OUTPUT_PORT_TYPE
secdisp[2] <= dsklen[2].DB_MAX_OUTPUT_PORT_TYPE
secdisp[3] <= dsklen[3].DB_MAX_OUTPUT_PORT_TYPE
secdisp[4] <= dsklen[4].DB_MAX_OUTPUT_PORT_TYPE
secdisp[5] <= dsklen[5].DB_MAX_OUTPUT_PORT_TYPE
secdisp[6] <= dsklen[6].DB_MAX_OUTPUT_PORT_TYPE
secdisp[7] <= dsklen[7].DB_MAX_OUTPUT_PORT_TYPE
secdisp[8] <= dsklen[8].DB_MAX_OUTPUT_PORT_TYPE
secdisp[9] <= dsklen[9].DB_MAX_OUTPUT_PORT_TYPE
secdisp[10] <= dsklen[10].DB_MAX_OUTPUT_PORT_TYPE
secdisp[11] <= dsklen[11].DB_MAX_OUTPUT_PORT_TYPE
secdisp[12] <= dsklen[12].DB_MAX_OUTPUT_PORT_TYPE
secdisp[13] <= dsklen[13].DB_MAX_OUTPUT_PORT_TYPE
floppy_fwr <= fifo_wr.DB_MAX_OUTPUT_PORT_TYPE
floppy_frd <= fifo_rd.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => empty~reg0.CLK
clk => out_ptr[0].CLK
clk => out_ptr[1].CLK
clk => out_ptr[2].CLK
clk => out_ptr[3].CLK
clk => out_ptr[4].CLK
clk => out_ptr[5].CLK
clk => out_ptr[6].CLK
clk => out_ptr[7].CLK
clk => out_ptr[8].CLK
clk => out_ptr[9].CLK
clk => out_ptr[10].CLK
clk => out_ptr[11].CLK
clk => in_ptr[0].CLK
clk => in_ptr[1].CLK
clk => in_ptr[2].CLK
clk => in_ptr[3].CLK
clk => in_ptr[4].CLK
clk => in_ptr[5].CLK
clk => in_ptr[6].CLK
clk => in_ptr[7].CLK
clk => in_ptr[8].CLK
clk => in_ptr[9].CLK
clk => in_ptr[10].CLK
clk => in_ptr[11].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => mem.CLK0
clk7_en => mem.OUTPUTSELECT
clk7_en => out_ptr[3].ENA
clk7_en => out_ptr[1].ENA
clk7_en => empty~reg0.ENA
clk7_en => out[0]~reg0.ENA
clk7_en => in_ptr[0].ENA
clk7_en => out_ptr[2].ENA
clk7_en => out_ptr[0].ENA
clk7_en => out_ptr[4].ENA
clk7_en => out_ptr[5].ENA
clk7_en => out_ptr[6].ENA
clk7_en => out_ptr[7].ENA
clk7_en => out_ptr[8].ENA
clk7_en => out_ptr[9].ENA
clk7_en => out_ptr[10].ENA
clk7_en => out_ptr[11].ENA
clk7_en => in_ptr[1].ENA
clk7_en => in_ptr[2].ENA
clk7_en => in_ptr[3].ENA
clk7_en => in_ptr[4].ENA
clk7_en => in_ptr[5].ENA
clk7_en => in_ptr[6].ENA
clk7_en => in_ptr[7].ENA
clk7_en => in_ptr[8].ENA
clk7_en => in_ptr[9].ENA
clk7_en => in_ptr[10].ENA
clk7_en => in_ptr[11].ENA
clk7_en => out[1]~reg0.ENA
clk7_en => out[2]~reg0.ENA
clk7_en => out[3]~reg0.ENA
clk7_en => out[4]~reg0.ENA
clk7_en => out[5]~reg0.ENA
clk7_en => out[6]~reg0.ENA
clk7_en => out[7]~reg0.ENA
clk7_en => out[8]~reg0.ENA
clk7_en => out[9]~reg0.ENA
clk7_en => out[10]~reg0.ENA
clk7_en => out[11]~reg0.ENA
clk7_en => out[12]~reg0.ENA
clk7_en => out[13]~reg0.ENA
clk7_en => out[14]~reg0.ENA
clk7_en => out[15]~reg0.ENA
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => in_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
reset => out_ptr.OUTPUTSELECT
in[0] => mem.data_a[0].DATAIN
in[0] => mem.DATAIN
in[1] => mem.data_a[1].DATAIN
in[1] => mem.DATAIN1
in[2] => mem.data_a[2].DATAIN
in[2] => mem.DATAIN2
in[3] => mem.data_a[3].DATAIN
in[3] => mem.DATAIN3
in[4] => mem.data_a[4].DATAIN
in[4] => mem.DATAIN4
in[5] => mem.data_a[5].DATAIN
in[5] => mem.DATAIN5
in[6] => mem.data_a[6].DATAIN
in[6] => mem.DATAIN6
in[7] => mem.data_a[7].DATAIN
in[7] => mem.DATAIN7
in[8] => mem.data_a[8].DATAIN
in[8] => mem.DATAIN8
in[9] => mem.data_a[9].DATAIN
in[9] => mem.DATAIN9
in[10] => mem.data_a[10].DATAIN
in[10] => mem.DATAIN10
in[11] => mem.data_a[11].DATAIN
in[11] => mem.DATAIN11
in[12] => mem.data_a[12].DATAIN
in[12] => mem.DATAIN12
in[13] => mem.data_a[13].DATAIN
in[13] => mem.DATAIN13
in[14] => mem.data_a[14].DATAIN
in[14] => mem.DATAIN14
in[15] => mem.data_a[15].DATAIN
in[15] => mem.DATAIN15
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
rd => out_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => in_ptr.OUTPUTSELECT
wr => mem.DATAB
empty <= empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
cnt[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1
clk => clk.IN6
clk7_en => clk7_en.IN6
cck => cck.IN4
rst => rst.IN4
strhor => strhor.IN4
reg_address_in[1] => reg_address_in[1].IN4
reg_address_in[2] => reg_address_in[2].IN4
reg_address_in[3] => reg_address_in[3].IN4
reg_address_in[4] => Equal0.IN4
reg_address_in[4] => Equal1.IN2
reg_address_in[4] => Equal2.IN4
reg_address_in[4] => Equal3.IN2
reg_address_in[5] => Equal0.IN1
reg_address_in[5] => Equal1.IN1
reg_address_in[5] => Equal2.IN3
reg_address_in[5] => Equal3.IN4
reg_address_in[6] => Equal0.IN3
reg_address_in[6] => Equal1.IN4
reg_address_in[6] => Equal2.IN1
reg_address_in[6] => Equal3.IN1
reg_address_in[7] => Equal0.IN0
reg_address_in[7] => Equal1.IN0
reg_address_in[7] => Equal2.IN0
reg_address_in[7] => Equal3.IN0
reg_address_in[8] => Equal0.IN2
reg_address_in[8] => Equal1.IN3
reg_address_in[8] => Equal2.IN2
reg_address_in[8] => Equal3.IN3
data_in[0] => data_in[0].IN4
data_in[1] => data_in[1].IN4
data_in[2] => data_in[2].IN4
data_in[3] => data_in[3].IN4
data_in[4] => data_in[4].IN4
data_in[5] => data_in[5].IN4
data_in[6] => data_in[6].IN4
data_in[7] => data_in[7].IN4
data_in[8] => data_in[8].IN4
data_in[9] => data_in[9].IN4
data_in[10] => data_in[10].IN4
data_in[11] => data_in[11].IN4
data_in[12] => data_in[12].IN4
data_in[13] => data_in[13].IN4
data_in[14] => data_in[14].IN4
data_in[15] => data_in[15].IN4
dmaena[0] => dmaena[0].IN1
dmaena[1] => dmaena[1].IN1
dmaena[2] => dmaena[2].IN1
dmaena[3] => dmaena[3].IN1
audint[0] <= paula_audio_channel:ach0.intreq
audint[1] <= paula_audio_channel:ach1.intreq
audint[2] <= paula_audio_channel:ach2.intreq
audint[3] <= paula_audio_channel:ach3.intreq
audpen[0] => audpen[0].IN1
audpen[1] => audpen[1].IN1
audpen[2] => audpen[2].IN1
audpen[3] => audpen[3].IN1
dmal[0] <= dmal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmal[1] <= dmal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmal[2] <= dmal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmal[3] <= dmal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas[0] <= dmas[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas[1] <= dmas[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas[2] <= dmas[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas[3] <= dmas[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left <= paula_audio_sigmadelta:dac.left
right <= paula_audio_sigmadelta:dac.right
ldata[0] <= ldata[0].DB_MAX_OUTPUT_PORT_TYPE
ldata[1] <= ldata[1].DB_MAX_OUTPUT_PORT_TYPE
ldata[2] <= ldata[2].DB_MAX_OUTPUT_PORT_TYPE
ldata[3] <= ldata[3].DB_MAX_OUTPUT_PORT_TYPE
ldata[4] <= ldata[4].DB_MAX_OUTPUT_PORT_TYPE
ldata[5] <= ldata[5].DB_MAX_OUTPUT_PORT_TYPE
ldata[6] <= ldata[6].DB_MAX_OUTPUT_PORT_TYPE
ldata[7] <= ldata[7].DB_MAX_OUTPUT_PORT_TYPE
ldata[8] <= ldata[8].DB_MAX_OUTPUT_PORT_TYPE
ldata[9] <= ldata[9].DB_MAX_OUTPUT_PORT_TYPE
ldata[10] <= ldata[10].DB_MAX_OUTPUT_PORT_TYPE
ldata[11] <= ldata[11].DB_MAX_OUTPUT_PORT_TYPE
ldata[12] <= ldata[12].DB_MAX_OUTPUT_PORT_TYPE
ldata[13] <= ldata[13].DB_MAX_OUTPUT_PORT_TYPE
ldata[14] <= ldata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0
clk => intreq2.CLK
clk => dmas~reg0.CLK
clk => dmareq~reg0.CLK
clk => datbuf[0].CLK
clk => datbuf[1].CLK
clk => datbuf[2].CLK
clk => datbuf[3].CLK
clk => datbuf[4].CLK
clk => datbuf[5].CLK
clk => datbuf[6].CLK
clk => datbuf[7].CLK
clk => datbuf[8].CLK
clk => datbuf[9].CLK
clk => datbuf[10].CLK
clk => datbuf[11].CLK
clk => datbuf[12].CLK
clk => datbuf[13].CLK
clk => datbuf[14].CLK
clk => datbuf[15].CLK
clk => silence_d.CLK
clk => dmaena_d.CLK
clk => silence.CLK
clk => lencnt[0].CLK
clk => lencnt[1].CLK
clk => lencnt[2].CLK
clk => lencnt[3].CLK
clk => lencnt[4].CLK
clk => lencnt[5].CLK
clk => lencnt[6].CLK
clk => lencnt[7].CLK
clk => lencnt[8].CLK
clk => lencnt[9].CLK
clk => lencnt[10].CLK
clk => lencnt[11].CLK
clk => lencnt[12].CLK
clk => lencnt[13].CLK
clk => lencnt[14].CLK
clk => lencnt[15].CLK
clk => percnt[0].CLK
clk => percnt[1].CLK
clk => percnt[2].CLK
clk => percnt[3].CLK
clk => percnt[4].CLK
clk => percnt[5].CLK
clk => percnt[6].CLK
clk => percnt[7].CLK
clk => percnt[8].CLK
clk => percnt[9].CLK
clk => percnt[10].CLK
clk => percnt[11].CLK
clk => percnt[12].CLK
clk => percnt[13].CLK
clk => percnt[14].CLK
clk => percnt[15].CLK
clk => AUDxDAT.CLK
clk => auddat[0].CLK
clk => auddat[1].CLK
clk => auddat[2].CLK
clk => auddat[3].CLK
clk => auddat[4].CLK
clk => auddat[5].CLK
clk => auddat[6].CLK
clk => auddat[7].CLK
clk => auddat[8].CLK
clk => auddat[9].CLK
clk => auddat[10].CLK
clk => auddat[11].CLK
clk => auddat[12].CLK
clk => auddat[13].CLK
clk => auddat[14].CLK
clk => auddat[15].CLK
clk => audvol[0].CLK
clk => audvol[1].CLK
clk => audvol[2].CLK
clk => audvol[3].CLK
clk => audvol[4].CLK
clk => audvol[5].CLK
clk => audvol[6].CLK
clk => audper[0].CLK
clk => audper[1].CLK
clk => audper[2].CLK
clk => audper[3].CLK
clk => audper[4].CLK
clk => audper[5].CLK
clk => audper[6].CLK
clk => audper[7].CLK
clk => audper[8].CLK
clk => audper[9].CLK
clk => audper[10].CLK
clk => audper[11].CLK
clk => audper[12].CLK
clk => audper[13].CLK
clk => audper[14].CLK
clk => audper[15].CLK
clk => audlen[0].CLK
clk => audlen[1].CLK
clk => audlen[2].CLK
clk => audlen[3].CLK
clk => audlen[4].CLK
clk => audlen[5].CLK
clk => audlen[6].CLK
clk => audlen[7].CLK
clk => audlen[8].CLK
clk => audlen[9].CLK
clk => audlen[10].CLK
clk => audlen[11].CLK
clk => audlen[12].CLK
clk => audlen[13].CLK
clk => audlen[14].CLK
clk => audlen[15].CLK
clk => audio_state~6.DATAIN
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audlen[0].ENA
clk7_en => audper[0].ENA
clk7_en => audvol[0].ENA
clk7_en => auddat[0].ENA
clk7_en => AUDxDAT.ENA
clk7_en => percnt[0].ENA
clk7_en => silence_d.ENA
clk7_en => datbuf[0].ENA
clk7_en => dmas~reg0.ENA
clk7_en => intreq2.ENA
clk7_en => dmareq~reg0.ENA
clk7_en => datbuf[1].ENA
clk7_en => datbuf[2].ENA
clk7_en => datbuf[3].ENA
clk7_en => datbuf[4].ENA
clk7_en => datbuf[5].ENA
clk7_en => datbuf[6].ENA
clk7_en => datbuf[7].ENA
clk7_en => datbuf[8].ENA
clk7_en => datbuf[9].ENA
clk7_en => datbuf[10].ENA
clk7_en => datbuf[11].ENA
clk7_en => datbuf[12].ENA
clk7_en => datbuf[13].ENA
clk7_en => datbuf[14].ENA
clk7_en => datbuf[15].ENA
clk7_en => dmaena_d.ENA
clk7_en => silence.ENA
clk7_en => lencnt[0].ENA
clk7_en => lencnt[1].ENA
clk7_en => lencnt[2].ENA
clk7_en => lencnt[3].ENA
clk7_en => lencnt[4].ENA
clk7_en => lencnt[5].ENA
clk7_en => lencnt[6].ENA
clk7_en => lencnt[7].ENA
clk7_en => lencnt[8].ENA
clk7_en => lencnt[9].ENA
clk7_en => lencnt[10].ENA
clk7_en => lencnt[11].ENA
clk7_en => lencnt[12].ENA
clk7_en => lencnt[13].ENA
clk7_en => lencnt[14].ENA
clk7_en => lencnt[15].ENA
clk7_en => percnt[1].ENA
clk7_en => percnt[2].ENA
clk7_en => percnt[3].ENA
clk7_en => percnt[4].ENA
clk7_en => percnt[5].ENA
clk7_en => percnt[6].ENA
clk7_en => percnt[7].ENA
clk7_en => percnt[8].ENA
clk7_en => percnt[9].ENA
clk7_en => percnt[10].ENA
clk7_en => percnt[11].ENA
clk7_en => percnt[12].ENA
clk7_en => percnt[13].ENA
clk7_en => percnt[14].ENA
clk7_en => percnt[15].ENA
clk7_en => auddat[1].ENA
clk7_en => auddat[2].ENA
clk7_en => auddat[3].ENA
clk7_en => auddat[4].ENA
clk7_en => auddat[5].ENA
clk7_en => auddat[6].ENA
clk7_en => auddat[7].ENA
clk7_en => auddat[8].ENA
clk7_en => auddat[9].ENA
clk7_en => auddat[10].ENA
clk7_en => auddat[11].ENA
clk7_en => auddat[12].ENA
clk7_en => auddat[13].ENA
clk7_en => auddat[14].ENA
clk7_en => auddat[15].ENA
clk7_en => audvol[1].ENA
clk7_en => audvol[2].ENA
clk7_en => audvol[3].ENA
clk7_en => audvol[4].ENA
clk7_en => audvol[5].ENA
clk7_en => audvol[6].ENA
clk7_en => audper[1].ENA
clk7_en => audper[2].ENA
clk7_en => audper[3].ENA
clk7_en => audper[4].ENA
clk7_en => audper[5].ENA
clk7_en => audper[6].ENA
clk7_en => audper[7].ENA
clk7_en => audper[8].ENA
clk7_en => audper[9].ENA
clk7_en => audper[10].ENA
clk7_en => audper[11].ENA
clk7_en => audper[12].ENA
clk7_en => audper[13].ENA
clk7_en => audper[14].ENA
clk7_en => audper[15].ENA
clk7_en => audlen[1].ENA
clk7_en => audlen[2].ENA
clk7_en => audlen[3].ENA
clk7_en => audlen[4].ENA
clk7_en => audlen[5].ENA
clk7_en => audlen[6].ENA
clk7_en => audlen[7].ENA
clk7_en => audlen[8].ENA
clk7_en => audlen[9].ENA
clk7_en => audlen[10].ENA
clk7_en => audlen[11].ENA
clk7_en => audlen[12].ENA
clk7_en => audlen[13].ENA
clk7_en => audlen[14].ENA
clk7_en => audlen[15].ENA
cck => AUDxDAT.OUTPUTSELECT
cck => always5.IN1
cck => always5.IN1
cck => perfin.IN1
cck => always6.IN1
cck => always6.IN1
cck => always6.IN1
cck => lenfin.IN1
cck => always7.IN1
cck => always8.IN1
cck => intreq2.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => dmareq.OUTPUTSELECT
reset => dmas.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
aen => always0.IN1
aen => always1.IN1
aen => always2.IN1
aen => datwrite.IN1
dmaena => audio_next.OUTPUTSELECT
dmaena => AUDxIR.OUTPUTSELECT
dmaena => always11.IN1
dmaena => intreq2_set.IN1
dmaena => lencount.IN1
dmaena => always11.IN0
dmaena => AUDxIR.IN1
dmaena => AUDxDR.DATAB
dmaena => Selector6.IN5
dmaena => Selector10.IN9
dmaena => dmasen.DATAB
dmaena => Selector12.IN7
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => AUDxIR.IN1
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => always6.IN1
dmaena => dmaena_d.DATAIN
reg_address_in[1] => Equal0.IN2
reg_address_in[1] => Equal1.IN1
reg_address_in[1] => Equal2.IN2
reg_address_in[1] => Equal3.IN1
reg_address_in[2] => Equal0.IN0
reg_address_in[2] => Equal1.IN0
reg_address_in[2] => Equal2.IN1
reg_address_in[2] => Equal3.IN2
reg_address_in[3] => Equal0.IN1
reg_address_in[3] => Equal1.IN2
reg_address_in[3] => Equal2.IN0
reg_address_in[3] => Equal3.IN0
data[0] => audlen.DATAB
data[0] => audper.DATAB
data[0] => audvol.DATAB
data[0] => auddat.DATAB
data[1] => audlen.DATAB
data[1] => audper.DATAB
data[1] => audvol.DATAB
data[1] => auddat.DATAB
data[2] => audlen.DATAB
data[2] => audper.DATAB
data[2] => audvol.DATAB
data[2] => auddat.DATAB
data[3] => audlen.DATAB
data[3] => audper.DATAB
data[3] => audvol.DATAB
data[3] => auddat.DATAB
data[4] => audlen.DATAB
data[4] => audper.DATAB
data[4] => audvol.DATAB
data[4] => auddat.DATAB
data[5] => audlen.DATAB
data[5] => audper.DATAB
data[5] => audvol.DATAB
data[5] => auddat.DATAB
data[6] => audlen.DATAB
data[6] => audper.DATAB
data[6] => audvol.DATAB
data[6] => auddat.DATAB
data[7] => audlen.DATAB
data[7] => audper.DATAB
data[7] => auddat.DATAB
data[8] => audlen.DATAB
data[8] => audper.DATAB
data[8] => auddat.DATAB
data[9] => audlen.DATAB
data[9] => audper.DATAB
data[9] => auddat.DATAB
data[10] => audlen.DATAB
data[10] => audper.DATAB
data[10] => auddat.DATAB
data[11] => audlen.DATAB
data[11] => audper.DATAB
data[11] => auddat.DATAB
data[12] => audlen.DATAB
data[12] => audper.DATAB
data[12] => auddat.DATAB
data[13] => audlen.DATAB
data[13] => audper.DATAB
data[13] => auddat.DATAB
data[14] => audlen.DATAB
data[14] => audper.DATAB
data[14] => auddat.DATAB
data[15] => audlen.DATAB
data[15] => audper.DATAB
data[15] => auddat.DATAB
volume[0] <= audvol[0].DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= audvol[1].DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= audvol[2].DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= audvol[3].DB_MAX_OUTPUT_PORT_TYPE
volume[4] <= audvol[4].DB_MAX_OUTPUT_PORT_TYPE
volume[5] <= audvol[5].DB_MAX_OUTPUT_PORT_TYPE
volume[6] <= audvol[6].DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
intreq <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
intpen => always11.IN1
intpen => always11.IN1
intpen => always11.IN1
dmareq <= dmareq~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas <= dmas~reg0.DB_MAX_OUTPUT_PORT_TYPE
strhor => dmareq.OUTPUTSELECT
strhor => dmas.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1
clk => intreq2.CLK
clk => dmas~reg0.CLK
clk => dmareq~reg0.CLK
clk => datbuf[0].CLK
clk => datbuf[1].CLK
clk => datbuf[2].CLK
clk => datbuf[3].CLK
clk => datbuf[4].CLK
clk => datbuf[5].CLK
clk => datbuf[6].CLK
clk => datbuf[7].CLK
clk => datbuf[8].CLK
clk => datbuf[9].CLK
clk => datbuf[10].CLK
clk => datbuf[11].CLK
clk => datbuf[12].CLK
clk => datbuf[13].CLK
clk => datbuf[14].CLK
clk => datbuf[15].CLK
clk => silence_d.CLK
clk => dmaena_d.CLK
clk => silence.CLK
clk => lencnt[0].CLK
clk => lencnt[1].CLK
clk => lencnt[2].CLK
clk => lencnt[3].CLK
clk => lencnt[4].CLK
clk => lencnt[5].CLK
clk => lencnt[6].CLK
clk => lencnt[7].CLK
clk => lencnt[8].CLK
clk => lencnt[9].CLK
clk => lencnt[10].CLK
clk => lencnt[11].CLK
clk => lencnt[12].CLK
clk => lencnt[13].CLK
clk => lencnt[14].CLK
clk => lencnt[15].CLK
clk => percnt[0].CLK
clk => percnt[1].CLK
clk => percnt[2].CLK
clk => percnt[3].CLK
clk => percnt[4].CLK
clk => percnt[5].CLK
clk => percnt[6].CLK
clk => percnt[7].CLK
clk => percnt[8].CLK
clk => percnt[9].CLK
clk => percnt[10].CLK
clk => percnt[11].CLK
clk => percnt[12].CLK
clk => percnt[13].CLK
clk => percnt[14].CLK
clk => percnt[15].CLK
clk => AUDxDAT.CLK
clk => auddat[0].CLK
clk => auddat[1].CLK
clk => auddat[2].CLK
clk => auddat[3].CLK
clk => auddat[4].CLK
clk => auddat[5].CLK
clk => auddat[6].CLK
clk => auddat[7].CLK
clk => auddat[8].CLK
clk => auddat[9].CLK
clk => auddat[10].CLK
clk => auddat[11].CLK
clk => auddat[12].CLK
clk => auddat[13].CLK
clk => auddat[14].CLK
clk => auddat[15].CLK
clk => audvol[0].CLK
clk => audvol[1].CLK
clk => audvol[2].CLK
clk => audvol[3].CLK
clk => audvol[4].CLK
clk => audvol[5].CLK
clk => audvol[6].CLK
clk => audper[0].CLK
clk => audper[1].CLK
clk => audper[2].CLK
clk => audper[3].CLK
clk => audper[4].CLK
clk => audper[5].CLK
clk => audper[6].CLK
clk => audper[7].CLK
clk => audper[8].CLK
clk => audper[9].CLK
clk => audper[10].CLK
clk => audper[11].CLK
clk => audper[12].CLK
clk => audper[13].CLK
clk => audper[14].CLK
clk => audper[15].CLK
clk => audlen[0].CLK
clk => audlen[1].CLK
clk => audlen[2].CLK
clk => audlen[3].CLK
clk => audlen[4].CLK
clk => audlen[5].CLK
clk => audlen[6].CLK
clk => audlen[7].CLK
clk => audlen[8].CLK
clk => audlen[9].CLK
clk => audlen[10].CLK
clk => audlen[11].CLK
clk => audlen[12].CLK
clk => audlen[13].CLK
clk => audlen[14].CLK
clk => audlen[15].CLK
clk => audio_state~6.DATAIN
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audlen[0].ENA
clk7_en => audper[0].ENA
clk7_en => audvol[0].ENA
clk7_en => auddat[0].ENA
clk7_en => AUDxDAT.ENA
clk7_en => percnt[0].ENA
clk7_en => silence_d.ENA
clk7_en => datbuf[0].ENA
clk7_en => dmas~reg0.ENA
clk7_en => intreq2.ENA
clk7_en => dmareq~reg0.ENA
clk7_en => datbuf[1].ENA
clk7_en => datbuf[2].ENA
clk7_en => datbuf[3].ENA
clk7_en => datbuf[4].ENA
clk7_en => datbuf[5].ENA
clk7_en => datbuf[6].ENA
clk7_en => datbuf[7].ENA
clk7_en => datbuf[8].ENA
clk7_en => datbuf[9].ENA
clk7_en => datbuf[10].ENA
clk7_en => datbuf[11].ENA
clk7_en => datbuf[12].ENA
clk7_en => datbuf[13].ENA
clk7_en => datbuf[14].ENA
clk7_en => datbuf[15].ENA
clk7_en => dmaena_d.ENA
clk7_en => silence.ENA
clk7_en => lencnt[0].ENA
clk7_en => lencnt[1].ENA
clk7_en => lencnt[2].ENA
clk7_en => lencnt[3].ENA
clk7_en => lencnt[4].ENA
clk7_en => lencnt[5].ENA
clk7_en => lencnt[6].ENA
clk7_en => lencnt[7].ENA
clk7_en => lencnt[8].ENA
clk7_en => lencnt[9].ENA
clk7_en => lencnt[10].ENA
clk7_en => lencnt[11].ENA
clk7_en => lencnt[12].ENA
clk7_en => lencnt[13].ENA
clk7_en => lencnt[14].ENA
clk7_en => lencnt[15].ENA
clk7_en => percnt[1].ENA
clk7_en => percnt[2].ENA
clk7_en => percnt[3].ENA
clk7_en => percnt[4].ENA
clk7_en => percnt[5].ENA
clk7_en => percnt[6].ENA
clk7_en => percnt[7].ENA
clk7_en => percnt[8].ENA
clk7_en => percnt[9].ENA
clk7_en => percnt[10].ENA
clk7_en => percnt[11].ENA
clk7_en => percnt[12].ENA
clk7_en => percnt[13].ENA
clk7_en => percnt[14].ENA
clk7_en => percnt[15].ENA
clk7_en => auddat[1].ENA
clk7_en => auddat[2].ENA
clk7_en => auddat[3].ENA
clk7_en => auddat[4].ENA
clk7_en => auddat[5].ENA
clk7_en => auddat[6].ENA
clk7_en => auddat[7].ENA
clk7_en => auddat[8].ENA
clk7_en => auddat[9].ENA
clk7_en => auddat[10].ENA
clk7_en => auddat[11].ENA
clk7_en => auddat[12].ENA
clk7_en => auddat[13].ENA
clk7_en => auddat[14].ENA
clk7_en => auddat[15].ENA
clk7_en => audvol[1].ENA
clk7_en => audvol[2].ENA
clk7_en => audvol[3].ENA
clk7_en => audvol[4].ENA
clk7_en => audvol[5].ENA
clk7_en => audvol[6].ENA
clk7_en => audper[1].ENA
clk7_en => audper[2].ENA
clk7_en => audper[3].ENA
clk7_en => audper[4].ENA
clk7_en => audper[5].ENA
clk7_en => audper[6].ENA
clk7_en => audper[7].ENA
clk7_en => audper[8].ENA
clk7_en => audper[9].ENA
clk7_en => audper[10].ENA
clk7_en => audper[11].ENA
clk7_en => audper[12].ENA
clk7_en => audper[13].ENA
clk7_en => audper[14].ENA
clk7_en => audper[15].ENA
clk7_en => audlen[1].ENA
clk7_en => audlen[2].ENA
clk7_en => audlen[3].ENA
clk7_en => audlen[4].ENA
clk7_en => audlen[5].ENA
clk7_en => audlen[6].ENA
clk7_en => audlen[7].ENA
clk7_en => audlen[8].ENA
clk7_en => audlen[9].ENA
clk7_en => audlen[10].ENA
clk7_en => audlen[11].ENA
clk7_en => audlen[12].ENA
clk7_en => audlen[13].ENA
clk7_en => audlen[14].ENA
clk7_en => audlen[15].ENA
cck => AUDxDAT.OUTPUTSELECT
cck => always5.IN1
cck => always5.IN1
cck => perfin.IN1
cck => always6.IN1
cck => always6.IN1
cck => always6.IN1
cck => lenfin.IN1
cck => always7.IN1
cck => always8.IN1
cck => intreq2.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => dmareq.OUTPUTSELECT
reset => dmas.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
aen => always0.IN1
aen => always1.IN1
aen => always2.IN1
aen => datwrite.IN1
dmaena => audio_next.OUTPUTSELECT
dmaena => AUDxIR.OUTPUTSELECT
dmaena => always11.IN1
dmaena => intreq2_set.IN1
dmaena => lencount.IN1
dmaena => always11.IN0
dmaena => AUDxIR.IN1
dmaena => AUDxDR.DATAB
dmaena => Selector6.IN5
dmaena => Selector10.IN9
dmaena => dmasen.DATAB
dmaena => Selector12.IN7
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => AUDxIR.IN1
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => always6.IN1
dmaena => dmaena_d.DATAIN
reg_address_in[1] => Equal0.IN2
reg_address_in[1] => Equal1.IN1
reg_address_in[1] => Equal2.IN2
reg_address_in[1] => Equal3.IN1
reg_address_in[2] => Equal0.IN0
reg_address_in[2] => Equal1.IN0
reg_address_in[2] => Equal2.IN1
reg_address_in[2] => Equal3.IN2
reg_address_in[3] => Equal0.IN1
reg_address_in[3] => Equal1.IN2
reg_address_in[3] => Equal2.IN0
reg_address_in[3] => Equal3.IN0
data[0] => audlen.DATAB
data[0] => audper.DATAB
data[0] => audvol.DATAB
data[0] => auddat.DATAB
data[1] => audlen.DATAB
data[1] => audper.DATAB
data[1] => audvol.DATAB
data[1] => auddat.DATAB
data[2] => audlen.DATAB
data[2] => audper.DATAB
data[2] => audvol.DATAB
data[2] => auddat.DATAB
data[3] => audlen.DATAB
data[3] => audper.DATAB
data[3] => audvol.DATAB
data[3] => auddat.DATAB
data[4] => audlen.DATAB
data[4] => audper.DATAB
data[4] => audvol.DATAB
data[4] => auddat.DATAB
data[5] => audlen.DATAB
data[5] => audper.DATAB
data[5] => audvol.DATAB
data[5] => auddat.DATAB
data[6] => audlen.DATAB
data[6] => audper.DATAB
data[6] => audvol.DATAB
data[6] => auddat.DATAB
data[7] => audlen.DATAB
data[7] => audper.DATAB
data[7] => auddat.DATAB
data[8] => audlen.DATAB
data[8] => audper.DATAB
data[8] => auddat.DATAB
data[9] => audlen.DATAB
data[9] => audper.DATAB
data[9] => auddat.DATAB
data[10] => audlen.DATAB
data[10] => audper.DATAB
data[10] => auddat.DATAB
data[11] => audlen.DATAB
data[11] => audper.DATAB
data[11] => auddat.DATAB
data[12] => audlen.DATAB
data[12] => audper.DATAB
data[12] => auddat.DATAB
data[13] => audlen.DATAB
data[13] => audper.DATAB
data[13] => auddat.DATAB
data[14] => audlen.DATAB
data[14] => audper.DATAB
data[14] => auddat.DATAB
data[15] => audlen.DATAB
data[15] => audper.DATAB
data[15] => auddat.DATAB
volume[0] <= audvol[0].DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= audvol[1].DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= audvol[2].DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= audvol[3].DB_MAX_OUTPUT_PORT_TYPE
volume[4] <= audvol[4].DB_MAX_OUTPUT_PORT_TYPE
volume[5] <= audvol[5].DB_MAX_OUTPUT_PORT_TYPE
volume[6] <= audvol[6].DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
intreq <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
intpen => always11.IN1
intpen => always11.IN1
intpen => always11.IN1
dmareq <= dmareq~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas <= dmas~reg0.DB_MAX_OUTPUT_PORT_TYPE
strhor => dmareq.OUTPUTSELECT
strhor => dmas.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2
clk => intreq2.CLK
clk => dmas~reg0.CLK
clk => dmareq~reg0.CLK
clk => datbuf[0].CLK
clk => datbuf[1].CLK
clk => datbuf[2].CLK
clk => datbuf[3].CLK
clk => datbuf[4].CLK
clk => datbuf[5].CLK
clk => datbuf[6].CLK
clk => datbuf[7].CLK
clk => datbuf[8].CLK
clk => datbuf[9].CLK
clk => datbuf[10].CLK
clk => datbuf[11].CLK
clk => datbuf[12].CLK
clk => datbuf[13].CLK
clk => datbuf[14].CLK
clk => datbuf[15].CLK
clk => silence_d.CLK
clk => dmaena_d.CLK
clk => silence.CLK
clk => lencnt[0].CLK
clk => lencnt[1].CLK
clk => lencnt[2].CLK
clk => lencnt[3].CLK
clk => lencnt[4].CLK
clk => lencnt[5].CLK
clk => lencnt[6].CLK
clk => lencnt[7].CLK
clk => lencnt[8].CLK
clk => lencnt[9].CLK
clk => lencnt[10].CLK
clk => lencnt[11].CLK
clk => lencnt[12].CLK
clk => lencnt[13].CLK
clk => lencnt[14].CLK
clk => lencnt[15].CLK
clk => percnt[0].CLK
clk => percnt[1].CLK
clk => percnt[2].CLK
clk => percnt[3].CLK
clk => percnt[4].CLK
clk => percnt[5].CLK
clk => percnt[6].CLK
clk => percnt[7].CLK
clk => percnt[8].CLK
clk => percnt[9].CLK
clk => percnt[10].CLK
clk => percnt[11].CLK
clk => percnt[12].CLK
clk => percnt[13].CLK
clk => percnt[14].CLK
clk => percnt[15].CLK
clk => AUDxDAT.CLK
clk => auddat[0].CLK
clk => auddat[1].CLK
clk => auddat[2].CLK
clk => auddat[3].CLK
clk => auddat[4].CLK
clk => auddat[5].CLK
clk => auddat[6].CLK
clk => auddat[7].CLK
clk => auddat[8].CLK
clk => auddat[9].CLK
clk => auddat[10].CLK
clk => auddat[11].CLK
clk => auddat[12].CLK
clk => auddat[13].CLK
clk => auddat[14].CLK
clk => auddat[15].CLK
clk => audvol[0].CLK
clk => audvol[1].CLK
clk => audvol[2].CLK
clk => audvol[3].CLK
clk => audvol[4].CLK
clk => audvol[5].CLK
clk => audvol[6].CLK
clk => audper[0].CLK
clk => audper[1].CLK
clk => audper[2].CLK
clk => audper[3].CLK
clk => audper[4].CLK
clk => audper[5].CLK
clk => audper[6].CLK
clk => audper[7].CLK
clk => audper[8].CLK
clk => audper[9].CLK
clk => audper[10].CLK
clk => audper[11].CLK
clk => audper[12].CLK
clk => audper[13].CLK
clk => audper[14].CLK
clk => audper[15].CLK
clk => audlen[0].CLK
clk => audlen[1].CLK
clk => audlen[2].CLK
clk => audlen[3].CLK
clk => audlen[4].CLK
clk => audlen[5].CLK
clk => audlen[6].CLK
clk => audlen[7].CLK
clk => audlen[8].CLK
clk => audlen[9].CLK
clk => audlen[10].CLK
clk => audlen[11].CLK
clk => audlen[12].CLK
clk => audlen[13].CLK
clk => audlen[14].CLK
clk => audlen[15].CLK
clk => audio_state~6.DATAIN
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audlen[0].ENA
clk7_en => audper[0].ENA
clk7_en => audvol[0].ENA
clk7_en => auddat[0].ENA
clk7_en => AUDxDAT.ENA
clk7_en => percnt[0].ENA
clk7_en => silence_d.ENA
clk7_en => datbuf[0].ENA
clk7_en => dmas~reg0.ENA
clk7_en => intreq2.ENA
clk7_en => dmareq~reg0.ENA
clk7_en => datbuf[1].ENA
clk7_en => datbuf[2].ENA
clk7_en => datbuf[3].ENA
clk7_en => datbuf[4].ENA
clk7_en => datbuf[5].ENA
clk7_en => datbuf[6].ENA
clk7_en => datbuf[7].ENA
clk7_en => datbuf[8].ENA
clk7_en => datbuf[9].ENA
clk7_en => datbuf[10].ENA
clk7_en => datbuf[11].ENA
clk7_en => datbuf[12].ENA
clk7_en => datbuf[13].ENA
clk7_en => datbuf[14].ENA
clk7_en => datbuf[15].ENA
clk7_en => dmaena_d.ENA
clk7_en => silence.ENA
clk7_en => lencnt[0].ENA
clk7_en => lencnt[1].ENA
clk7_en => lencnt[2].ENA
clk7_en => lencnt[3].ENA
clk7_en => lencnt[4].ENA
clk7_en => lencnt[5].ENA
clk7_en => lencnt[6].ENA
clk7_en => lencnt[7].ENA
clk7_en => lencnt[8].ENA
clk7_en => lencnt[9].ENA
clk7_en => lencnt[10].ENA
clk7_en => lencnt[11].ENA
clk7_en => lencnt[12].ENA
clk7_en => lencnt[13].ENA
clk7_en => lencnt[14].ENA
clk7_en => lencnt[15].ENA
clk7_en => percnt[1].ENA
clk7_en => percnt[2].ENA
clk7_en => percnt[3].ENA
clk7_en => percnt[4].ENA
clk7_en => percnt[5].ENA
clk7_en => percnt[6].ENA
clk7_en => percnt[7].ENA
clk7_en => percnt[8].ENA
clk7_en => percnt[9].ENA
clk7_en => percnt[10].ENA
clk7_en => percnt[11].ENA
clk7_en => percnt[12].ENA
clk7_en => percnt[13].ENA
clk7_en => percnt[14].ENA
clk7_en => percnt[15].ENA
clk7_en => auddat[1].ENA
clk7_en => auddat[2].ENA
clk7_en => auddat[3].ENA
clk7_en => auddat[4].ENA
clk7_en => auddat[5].ENA
clk7_en => auddat[6].ENA
clk7_en => auddat[7].ENA
clk7_en => auddat[8].ENA
clk7_en => auddat[9].ENA
clk7_en => auddat[10].ENA
clk7_en => auddat[11].ENA
clk7_en => auddat[12].ENA
clk7_en => auddat[13].ENA
clk7_en => auddat[14].ENA
clk7_en => auddat[15].ENA
clk7_en => audvol[1].ENA
clk7_en => audvol[2].ENA
clk7_en => audvol[3].ENA
clk7_en => audvol[4].ENA
clk7_en => audvol[5].ENA
clk7_en => audvol[6].ENA
clk7_en => audper[1].ENA
clk7_en => audper[2].ENA
clk7_en => audper[3].ENA
clk7_en => audper[4].ENA
clk7_en => audper[5].ENA
clk7_en => audper[6].ENA
clk7_en => audper[7].ENA
clk7_en => audper[8].ENA
clk7_en => audper[9].ENA
clk7_en => audper[10].ENA
clk7_en => audper[11].ENA
clk7_en => audper[12].ENA
clk7_en => audper[13].ENA
clk7_en => audper[14].ENA
clk7_en => audper[15].ENA
clk7_en => audlen[1].ENA
clk7_en => audlen[2].ENA
clk7_en => audlen[3].ENA
clk7_en => audlen[4].ENA
clk7_en => audlen[5].ENA
clk7_en => audlen[6].ENA
clk7_en => audlen[7].ENA
clk7_en => audlen[8].ENA
clk7_en => audlen[9].ENA
clk7_en => audlen[10].ENA
clk7_en => audlen[11].ENA
clk7_en => audlen[12].ENA
clk7_en => audlen[13].ENA
clk7_en => audlen[14].ENA
clk7_en => audlen[15].ENA
cck => AUDxDAT.OUTPUTSELECT
cck => always5.IN1
cck => always5.IN1
cck => perfin.IN1
cck => always6.IN1
cck => always6.IN1
cck => always6.IN1
cck => lenfin.IN1
cck => always7.IN1
cck => always8.IN1
cck => intreq2.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => dmareq.OUTPUTSELECT
reset => dmas.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
aen => always0.IN1
aen => always1.IN1
aen => always2.IN1
aen => datwrite.IN1
dmaena => audio_next.OUTPUTSELECT
dmaena => AUDxIR.OUTPUTSELECT
dmaena => always11.IN1
dmaena => intreq2_set.IN1
dmaena => lencount.IN1
dmaena => always11.IN0
dmaena => AUDxIR.IN1
dmaena => AUDxDR.DATAB
dmaena => Selector6.IN5
dmaena => Selector10.IN9
dmaena => dmasen.DATAB
dmaena => Selector12.IN7
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => AUDxIR.IN1
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => always6.IN1
dmaena => dmaena_d.DATAIN
reg_address_in[1] => Equal0.IN2
reg_address_in[1] => Equal1.IN1
reg_address_in[1] => Equal2.IN2
reg_address_in[1] => Equal3.IN1
reg_address_in[2] => Equal0.IN0
reg_address_in[2] => Equal1.IN0
reg_address_in[2] => Equal2.IN1
reg_address_in[2] => Equal3.IN2
reg_address_in[3] => Equal0.IN1
reg_address_in[3] => Equal1.IN2
reg_address_in[3] => Equal2.IN0
reg_address_in[3] => Equal3.IN0
data[0] => audlen.DATAB
data[0] => audper.DATAB
data[0] => audvol.DATAB
data[0] => auddat.DATAB
data[1] => audlen.DATAB
data[1] => audper.DATAB
data[1] => audvol.DATAB
data[1] => auddat.DATAB
data[2] => audlen.DATAB
data[2] => audper.DATAB
data[2] => audvol.DATAB
data[2] => auddat.DATAB
data[3] => audlen.DATAB
data[3] => audper.DATAB
data[3] => audvol.DATAB
data[3] => auddat.DATAB
data[4] => audlen.DATAB
data[4] => audper.DATAB
data[4] => audvol.DATAB
data[4] => auddat.DATAB
data[5] => audlen.DATAB
data[5] => audper.DATAB
data[5] => audvol.DATAB
data[5] => auddat.DATAB
data[6] => audlen.DATAB
data[6] => audper.DATAB
data[6] => audvol.DATAB
data[6] => auddat.DATAB
data[7] => audlen.DATAB
data[7] => audper.DATAB
data[7] => auddat.DATAB
data[8] => audlen.DATAB
data[8] => audper.DATAB
data[8] => auddat.DATAB
data[9] => audlen.DATAB
data[9] => audper.DATAB
data[9] => auddat.DATAB
data[10] => audlen.DATAB
data[10] => audper.DATAB
data[10] => auddat.DATAB
data[11] => audlen.DATAB
data[11] => audper.DATAB
data[11] => auddat.DATAB
data[12] => audlen.DATAB
data[12] => audper.DATAB
data[12] => auddat.DATAB
data[13] => audlen.DATAB
data[13] => audper.DATAB
data[13] => auddat.DATAB
data[14] => audlen.DATAB
data[14] => audper.DATAB
data[14] => auddat.DATAB
data[15] => audlen.DATAB
data[15] => audper.DATAB
data[15] => auddat.DATAB
volume[0] <= audvol[0].DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= audvol[1].DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= audvol[2].DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= audvol[3].DB_MAX_OUTPUT_PORT_TYPE
volume[4] <= audvol[4].DB_MAX_OUTPUT_PORT_TYPE
volume[5] <= audvol[5].DB_MAX_OUTPUT_PORT_TYPE
volume[6] <= audvol[6].DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
intreq <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
intpen => always11.IN1
intpen => always11.IN1
intpen => always11.IN1
dmareq <= dmareq~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas <= dmas~reg0.DB_MAX_OUTPUT_PORT_TYPE
strhor => dmareq.OUTPUTSELECT
strhor => dmas.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3
clk => intreq2.CLK
clk => dmas~reg0.CLK
clk => dmareq~reg0.CLK
clk => datbuf[0].CLK
clk => datbuf[1].CLK
clk => datbuf[2].CLK
clk => datbuf[3].CLK
clk => datbuf[4].CLK
clk => datbuf[5].CLK
clk => datbuf[6].CLK
clk => datbuf[7].CLK
clk => datbuf[8].CLK
clk => datbuf[9].CLK
clk => datbuf[10].CLK
clk => datbuf[11].CLK
clk => datbuf[12].CLK
clk => datbuf[13].CLK
clk => datbuf[14].CLK
clk => datbuf[15].CLK
clk => silence_d.CLK
clk => dmaena_d.CLK
clk => silence.CLK
clk => lencnt[0].CLK
clk => lencnt[1].CLK
clk => lencnt[2].CLK
clk => lencnt[3].CLK
clk => lencnt[4].CLK
clk => lencnt[5].CLK
clk => lencnt[6].CLK
clk => lencnt[7].CLK
clk => lencnt[8].CLK
clk => lencnt[9].CLK
clk => lencnt[10].CLK
clk => lencnt[11].CLK
clk => lencnt[12].CLK
clk => lencnt[13].CLK
clk => lencnt[14].CLK
clk => lencnt[15].CLK
clk => percnt[0].CLK
clk => percnt[1].CLK
clk => percnt[2].CLK
clk => percnt[3].CLK
clk => percnt[4].CLK
clk => percnt[5].CLK
clk => percnt[6].CLK
clk => percnt[7].CLK
clk => percnt[8].CLK
clk => percnt[9].CLK
clk => percnt[10].CLK
clk => percnt[11].CLK
clk => percnt[12].CLK
clk => percnt[13].CLK
clk => percnt[14].CLK
clk => percnt[15].CLK
clk => AUDxDAT.CLK
clk => auddat[0].CLK
clk => auddat[1].CLK
clk => auddat[2].CLK
clk => auddat[3].CLK
clk => auddat[4].CLK
clk => auddat[5].CLK
clk => auddat[6].CLK
clk => auddat[7].CLK
clk => auddat[8].CLK
clk => auddat[9].CLK
clk => auddat[10].CLK
clk => auddat[11].CLK
clk => auddat[12].CLK
clk => auddat[13].CLK
clk => auddat[14].CLK
clk => auddat[15].CLK
clk => audvol[0].CLK
clk => audvol[1].CLK
clk => audvol[2].CLK
clk => audvol[3].CLK
clk => audvol[4].CLK
clk => audvol[5].CLK
clk => audvol[6].CLK
clk => audper[0].CLK
clk => audper[1].CLK
clk => audper[2].CLK
clk => audper[3].CLK
clk => audper[4].CLK
clk => audper[5].CLK
clk => audper[6].CLK
clk => audper[7].CLK
clk => audper[8].CLK
clk => audper[9].CLK
clk => audper[10].CLK
clk => audper[11].CLK
clk => audper[12].CLK
clk => audper[13].CLK
clk => audper[14].CLK
clk => audper[15].CLK
clk => audlen[0].CLK
clk => audlen[1].CLK
clk => audlen[2].CLK
clk => audlen[3].CLK
clk => audlen[4].CLK
clk => audlen[5].CLK
clk => audlen[6].CLK
clk => audlen[7].CLK
clk => audlen[8].CLK
clk => audlen[9].CLK
clk => audlen[10].CLK
clk => audlen[11].CLK
clk => audlen[12].CLK
clk => audlen[13].CLK
clk => audlen[14].CLK
clk => audlen[15].CLK
clk => audio_state~6.DATAIN
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audio_state.OUTPUTSELECT
clk7_en => audlen[0].ENA
clk7_en => audper[0].ENA
clk7_en => audvol[0].ENA
clk7_en => auddat[0].ENA
clk7_en => AUDxDAT.ENA
clk7_en => percnt[0].ENA
clk7_en => silence_d.ENA
clk7_en => datbuf[0].ENA
clk7_en => dmas~reg0.ENA
clk7_en => intreq2.ENA
clk7_en => dmareq~reg0.ENA
clk7_en => datbuf[1].ENA
clk7_en => datbuf[2].ENA
clk7_en => datbuf[3].ENA
clk7_en => datbuf[4].ENA
clk7_en => datbuf[5].ENA
clk7_en => datbuf[6].ENA
clk7_en => datbuf[7].ENA
clk7_en => datbuf[8].ENA
clk7_en => datbuf[9].ENA
clk7_en => datbuf[10].ENA
clk7_en => datbuf[11].ENA
clk7_en => datbuf[12].ENA
clk7_en => datbuf[13].ENA
clk7_en => datbuf[14].ENA
clk7_en => datbuf[15].ENA
clk7_en => dmaena_d.ENA
clk7_en => silence.ENA
clk7_en => lencnt[0].ENA
clk7_en => lencnt[1].ENA
clk7_en => lencnt[2].ENA
clk7_en => lencnt[3].ENA
clk7_en => lencnt[4].ENA
clk7_en => lencnt[5].ENA
clk7_en => lencnt[6].ENA
clk7_en => lencnt[7].ENA
clk7_en => lencnt[8].ENA
clk7_en => lencnt[9].ENA
clk7_en => lencnt[10].ENA
clk7_en => lencnt[11].ENA
clk7_en => lencnt[12].ENA
clk7_en => lencnt[13].ENA
clk7_en => lencnt[14].ENA
clk7_en => lencnt[15].ENA
clk7_en => percnt[1].ENA
clk7_en => percnt[2].ENA
clk7_en => percnt[3].ENA
clk7_en => percnt[4].ENA
clk7_en => percnt[5].ENA
clk7_en => percnt[6].ENA
clk7_en => percnt[7].ENA
clk7_en => percnt[8].ENA
clk7_en => percnt[9].ENA
clk7_en => percnt[10].ENA
clk7_en => percnt[11].ENA
clk7_en => percnt[12].ENA
clk7_en => percnt[13].ENA
clk7_en => percnt[14].ENA
clk7_en => percnt[15].ENA
clk7_en => auddat[1].ENA
clk7_en => auddat[2].ENA
clk7_en => auddat[3].ENA
clk7_en => auddat[4].ENA
clk7_en => auddat[5].ENA
clk7_en => auddat[6].ENA
clk7_en => auddat[7].ENA
clk7_en => auddat[8].ENA
clk7_en => auddat[9].ENA
clk7_en => auddat[10].ENA
clk7_en => auddat[11].ENA
clk7_en => auddat[12].ENA
clk7_en => auddat[13].ENA
clk7_en => auddat[14].ENA
clk7_en => auddat[15].ENA
clk7_en => audvol[1].ENA
clk7_en => audvol[2].ENA
clk7_en => audvol[3].ENA
clk7_en => audvol[4].ENA
clk7_en => audvol[5].ENA
clk7_en => audvol[6].ENA
clk7_en => audper[1].ENA
clk7_en => audper[2].ENA
clk7_en => audper[3].ENA
clk7_en => audper[4].ENA
clk7_en => audper[5].ENA
clk7_en => audper[6].ENA
clk7_en => audper[7].ENA
clk7_en => audper[8].ENA
clk7_en => audper[9].ENA
clk7_en => audper[10].ENA
clk7_en => audper[11].ENA
clk7_en => audper[12].ENA
clk7_en => audper[13].ENA
clk7_en => audper[14].ENA
clk7_en => audper[15].ENA
clk7_en => audlen[1].ENA
clk7_en => audlen[2].ENA
clk7_en => audlen[3].ENA
clk7_en => audlen[4].ENA
clk7_en => audlen[5].ENA
clk7_en => audlen[6].ENA
clk7_en => audlen[7].ENA
clk7_en => audlen[8].ENA
clk7_en => audlen[9].ENA
clk7_en => audlen[10].ENA
clk7_en => audlen[11].ENA
clk7_en => audlen[12].ENA
clk7_en => audlen[13].ENA
clk7_en => audlen[14].ENA
clk7_en => audlen[15].ENA
cck => AUDxDAT.OUTPUTSELECT
cck => always5.IN1
cck => always5.IN1
cck => perfin.IN1
cck => always6.IN1
cck => always6.IN1
cck => always6.IN1
cck => lenfin.IN1
cck => always7.IN1
cck => always8.IN1
cck => intreq2.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
cck => audio_state.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audlen.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audper.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => audvol.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => auddat.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => datbuf.OUTPUTSELECT
reset => dmareq.OUTPUTSELECT
reset => dmas.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
reset => audio_state.OUTPUTSELECT
aen => always0.IN1
aen => always1.IN1
aen => always2.IN1
aen => datwrite.IN1
dmaena => audio_next.OUTPUTSELECT
dmaena => AUDxIR.OUTPUTSELECT
dmaena => always11.IN1
dmaena => intreq2_set.IN1
dmaena => lencount.IN1
dmaena => always11.IN0
dmaena => AUDxIR.IN1
dmaena => AUDxDR.DATAB
dmaena => Selector6.IN5
dmaena => Selector10.IN9
dmaena => dmasen.DATAB
dmaena => Selector12.IN7
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => AUDxIR.IN1
dmaena => audio_next.DATAA
dmaena => always11.IN1
dmaena => always6.IN1
dmaena => dmaena_d.DATAIN
reg_address_in[1] => Equal0.IN2
reg_address_in[1] => Equal1.IN1
reg_address_in[1] => Equal2.IN2
reg_address_in[1] => Equal3.IN1
reg_address_in[2] => Equal0.IN0
reg_address_in[2] => Equal1.IN0
reg_address_in[2] => Equal2.IN1
reg_address_in[2] => Equal3.IN2
reg_address_in[3] => Equal0.IN1
reg_address_in[3] => Equal1.IN2
reg_address_in[3] => Equal2.IN0
reg_address_in[3] => Equal3.IN0
data[0] => audlen.DATAB
data[0] => audper.DATAB
data[0] => audvol.DATAB
data[0] => auddat.DATAB
data[1] => audlen.DATAB
data[1] => audper.DATAB
data[1] => audvol.DATAB
data[1] => auddat.DATAB
data[2] => audlen.DATAB
data[2] => audper.DATAB
data[2] => audvol.DATAB
data[2] => auddat.DATAB
data[3] => audlen.DATAB
data[3] => audper.DATAB
data[3] => audvol.DATAB
data[3] => auddat.DATAB
data[4] => audlen.DATAB
data[4] => audper.DATAB
data[4] => audvol.DATAB
data[4] => auddat.DATAB
data[5] => audlen.DATAB
data[5] => audper.DATAB
data[5] => audvol.DATAB
data[5] => auddat.DATAB
data[6] => audlen.DATAB
data[6] => audper.DATAB
data[6] => audvol.DATAB
data[6] => auddat.DATAB
data[7] => audlen.DATAB
data[7] => audper.DATAB
data[7] => auddat.DATAB
data[8] => audlen.DATAB
data[8] => audper.DATAB
data[8] => auddat.DATAB
data[9] => audlen.DATAB
data[9] => audper.DATAB
data[9] => auddat.DATAB
data[10] => audlen.DATAB
data[10] => audper.DATAB
data[10] => auddat.DATAB
data[11] => audlen.DATAB
data[11] => audper.DATAB
data[11] => auddat.DATAB
data[12] => audlen.DATAB
data[12] => audper.DATAB
data[12] => auddat.DATAB
data[13] => audlen.DATAB
data[13] => audper.DATAB
data[13] => auddat.DATAB
data[14] => audlen.DATAB
data[14] => audper.DATAB
data[14] => auddat.DATAB
data[15] => audlen.DATAB
data[15] => audper.DATAB
data[15] => auddat.DATAB
volume[0] <= audvol[0].DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= audvol[1].DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= audvol[2].DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= audvol[3].DB_MAX_OUTPUT_PORT_TYPE
volume[4] <= audvol[4].DB_MAX_OUTPUT_PORT_TYPE
volume[5] <= audvol[5].DB_MAX_OUTPUT_PORT_TYPE
volume[6] <= audvol[6].DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
intreq <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
intpen => always11.IN1
intpen => always11.IN1
intpen => always11.IN1
dmareq <= dmareq~reg0.DB_MAX_OUTPUT_PORT_TYPE
dmas <= dmas~reg0.DB_MAX_OUTPUT_PORT_TYPE
strhor => dmareq.OUTPUTSELECT
strhor => dmas.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix
clk => rdatasum[0]~reg0.CLK
clk => rdatasum[1]~reg0.CLK
clk => rdatasum[2]~reg0.CLK
clk => rdatasum[3]~reg0.CLK
clk => rdatasum[4]~reg0.CLK
clk => rdatasum[5]~reg0.CLK
clk => rdatasum[6]~reg0.CLK
clk => rdatasum[7]~reg0.CLK
clk => rdatasum[8]~reg0.CLK
clk => rdatasum[9]~reg0.CLK
clk => rdatasum[10]~reg0.CLK
clk => rdatasum[11]~reg0.CLK
clk => rdatasum[12]~reg0.CLK
clk => rdatasum[13]~reg0.CLK
clk => rdatasum[14]~reg0.CLK
clk => ldatasum[0]~reg0.CLK
clk => ldatasum[1]~reg0.CLK
clk => ldatasum[2]~reg0.CLK
clk => ldatasum[3]~reg0.CLK
clk => ldatasum[4]~reg0.CLK
clk => ldatasum[5]~reg0.CLK
clk => ldatasum[6]~reg0.CLK
clk => ldatasum[7]~reg0.CLK
clk => ldatasum[8]~reg0.CLK
clk => ldatasum[9]~reg0.CLK
clk => ldatasum[10]~reg0.CLK
clk => ldatasum[11]~reg0.CLK
clk => ldatasum[12]~reg0.CLK
clk => ldatasum[13]~reg0.CLK
clk => ldatasum[14]~reg0.CLK
clk7_en => ~NO_FANOUT~
sample0[0] => sample0[0].IN1
sample0[1] => sample0[1].IN1
sample0[2] => sample0[2].IN1
sample0[3] => sample0[3].IN1
sample0[4] => sample0[4].IN1
sample0[5] => sample0[5].IN1
sample0[6] => sample0[6].IN1
sample0[7] => sample0[7].IN1
sample1[0] => sample1[0].IN1
sample1[1] => sample1[1].IN1
sample1[2] => sample1[2].IN1
sample1[3] => sample1[3].IN1
sample1[4] => sample1[4].IN1
sample1[5] => sample1[5].IN1
sample1[6] => sample1[6].IN1
sample1[7] => sample1[7].IN1
sample2[0] => sample2[0].IN1
sample2[1] => sample2[1].IN1
sample2[2] => sample2[2].IN1
sample2[3] => sample2[3].IN1
sample2[4] => sample2[4].IN1
sample2[5] => sample2[5].IN1
sample2[6] => sample2[6].IN1
sample2[7] => sample2[7].IN1
sample3[0] => sample3[0].IN1
sample3[1] => sample3[1].IN1
sample3[2] => sample3[2].IN1
sample3[3] => sample3[3].IN1
sample3[4] => sample3[4].IN1
sample3[5] => sample3[5].IN1
sample3[6] => sample3[6].IN1
sample3[7] => sample3[7].IN1
vol0[0] => comb.IN0
vol0[1] => comb.IN0
vol0[2] => comb.IN0
vol0[3] => comb.IN0
vol0[4] => comb.IN0
vol0[5] => comb.IN0
vol0[6] => comb.IN1
vol0[6] => comb.IN1
vol0[6] => comb.IN1
vol0[6] => comb.IN1
vol0[6] => comb.IN1
vol0[6] => comb.IN1
vol1[0] => comb.IN0
vol1[1] => comb.IN0
vol1[2] => comb.IN0
vol1[3] => comb.IN0
vol1[4] => comb.IN0
vol1[5] => comb.IN0
vol1[6] => comb.IN1
vol1[6] => comb.IN1
vol1[6] => comb.IN1
vol1[6] => comb.IN1
vol1[6] => comb.IN1
vol1[6] => comb.IN1
vol2[0] => comb.IN0
vol2[1] => comb.IN0
vol2[2] => comb.IN0
vol2[3] => comb.IN0
vol2[4] => comb.IN0
vol2[5] => comb.IN0
vol2[6] => comb.IN1
vol2[6] => comb.IN1
vol2[6] => comb.IN1
vol2[6] => comb.IN1
vol2[6] => comb.IN1
vol2[6] => comb.IN1
vol3[0] => comb.IN0
vol3[1] => comb.IN0
vol3[2] => comb.IN0
vol3[3] => comb.IN0
vol3[4] => comb.IN0
vol3[5] => comb.IN0
vol3[6] => comb.IN1
vol3[6] => comb.IN1
vol3[6] => comb.IN1
vol3[6] => comb.IN1
vol3[6] => comb.IN1
vol3[6] => comb.IN1
ldatasum[0] <= ldatasum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[1] <= ldatasum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[2] <= ldatasum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[3] <= ldatasum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[4] <= ldatasum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[5] <= ldatasum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[6] <= ldatasum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[7] <= ldatasum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[8] <= ldatasum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[9] <= ldatasum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[10] <= ldatasum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[11] <= ldatasum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[12] <= ldatasum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[13] <= ldatasum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ldatasum[14] <= ldatasum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[0] <= rdatasum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[1] <= rdatasum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[2] <= rdatasum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[3] <= rdatasum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[4] <= rdatasum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[5] <= rdatasum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[6] <= rdatasum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[7] <= rdatasum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[8] <= rdatasum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[9] <= rdatasum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[10] <= rdatasum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[11] <= rdatasum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[12] <= rdatasum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[13] <= rdatasum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatasum[14] <= rdatasum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0
sample[0] => Mult0.IN21
sample[1] => Mult0.IN20
sample[2] => Mult0.IN19
sample[3] => Mult0.IN18
sample[4] => Mult0.IN17
sample[5] => Mult0.IN16
sample[6] => Mult0.IN15
sample[7] => Mult0.IN8
sample[7] => Mult0.IN9
sample[7] => Mult0.IN10
sample[7] => Mult0.IN11
sample[7] => Mult0.IN12
sample[7] => Mult0.IN13
sample[7] => Mult0.IN14
volume[0] => Mult0.IN27
volume[1] => Mult0.IN26
volume[2] => Mult0.IN25
volume[3] => Mult0.IN24
volume[4] => Mult0.IN23
volume[5] => Mult0.IN22
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv1
sample[0] => Mult0.IN21
sample[1] => Mult0.IN20
sample[2] => Mult0.IN19
sample[3] => Mult0.IN18
sample[4] => Mult0.IN17
sample[5] => Mult0.IN16
sample[6] => Mult0.IN15
sample[7] => Mult0.IN8
sample[7] => Mult0.IN9
sample[7] => Mult0.IN10
sample[7] => Mult0.IN11
sample[7] => Mult0.IN12
sample[7] => Mult0.IN13
sample[7] => Mult0.IN14
volume[0] => Mult0.IN27
volume[1] => Mult0.IN26
volume[2] => Mult0.IN25
volume[3] => Mult0.IN24
volume[4] => Mult0.IN23
volume[5] => Mult0.IN22
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv2
sample[0] => Mult0.IN21
sample[1] => Mult0.IN20
sample[2] => Mult0.IN19
sample[3] => Mult0.IN18
sample[4] => Mult0.IN17
sample[5] => Mult0.IN16
sample[6] => Mult0.IN15
sample[7] => Mult0.IN8
sample[7] => Mult0.IN9
sample[7] => Mult0.IN10
sample[7] => Mult0.IN11
sample[7] => Mult0.IN12
sample[7] => Mult0.IN13
sample[7] => Mult0.IN14
volume[0] => Mult0.IN27
volume[1] => Mult0.IN26
volume[2] => Mult0.IN25
volume[3] => Mult0.IN24
volume[4] => Mult0.IN23
volume[5] => Mult0.IN22
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv3
sample[0] => Mult0.IN21
sample[1] => Mult0.IN20
sample[2] => Mult0.IN19
sample[3] => Mult0.IN18
sample[4] => Mult0.IN17
sample[5] => Mult0.IN16
sample[6] => Mult0.IN15
sample[7] => Mult0.IN8
sample[7] => Mult0.IN9
sample[7] => Mult0.IN10
sample[7] => Mult0.IN11
sample[7] => Mult0.IN12
sample[7] => Mult0.IN13
sample[7] => Mult0.IN14
volume[0] => Mult0.IN27
volume[1] => Mult0.IN26
volume[2] => Mult0.IN25
volume[3] => Mult0.IN24
volume[4] => Mult0.IN23
volume[5] => Mult0.IN22
out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac
clk => right~reg0.CLK
clk => left~reg0.CLK
clk => sd_r_er0_prev[1].CLK
clk => sd_r_er0_prev[2].CLK
clk => sd_r_er0_prev[3].CLK
clk => sd_r_er0_prev[4].CLK
clk => sd_r_er0_prev[5].CLK
clk => sd_r_er0_prev[6].CLK
clk => sd_r_er0_prev[7].CLK
clk => sd_r_er0_prev[8].CLK
clk => sd_r_er0_prev[9].CLK
clk => sd_r_er0_prev[10].CLK
clk => sd_r_er0_prev[11].CLK
clk => sd_r_er0_prev[12].CLK
clk => sd_r_er0_prev[13].CLK
clk => sd_r_er0_prev[14].CLK
clk => sd_r_er0_prev[15].CLK
clk => sd_r_er0_prev[16].CLK
clk => sd_l_er0_prev[1].CLK
clk => sd_l_er0_prev[2].CLK
clk => sd_l_er0_prev[3].CLK
clk => sd_l_er0_prev[4].CLK
clk => sd_l_er0_prev[5].CLK
clk => sd_l_er0_prev[6].CLK
clk => sd_l_er0_prev[7].CLK
clk => sd_l_er0_prev[8].CLK
clk => sd_l_er0_prev[9].CLK
clk => sd_l_er0_prev[10].CLK
clk => sd_l_er0_prev[11].CLK
clk => sd_l_er0_prev[12].CLK
clk => sd_l_er0_prev[13].CLK
clk => sd_l_er0_prev[14].CLK
clk => sd_l_er0_prev[15].CLK
clk => sd_l_er0_prev[16].CLK
clk => sd_r_ac2[0].CLK
clk => sd_r_ac2[1].CLK
clk => sd_r_ac2[2].CLK
clk => sd_r_ac2[3].CLK
clk => sd_r_ac2[4].CLK
clk => sd_r_ac2[5].CLK
clk => sd_r_ac2[6].CLK
clk => sd_r_ac2[7].CLK
clk => sd_r_ac2[8].CLK
clk => sd_r_ac2[9].CLK
clk => sd_r_ac2[10].CLK
clk => sd_r_ac2[11].CLK
clk => sd_r_ac2[12].CLK
clk => sd_r_ac2[13].CLK
clk => sd_r_ac2[14].CLK
clk => sd_r_ac2[15].CLK
clk => sd_r_ac2[16].CLK
clk => sd_r_ac2[17].CLK
clk => sd_r_ac2[18].CLK
clk => sd_r_ac2[19].CLK
clk => sd_r_ac2[20].CLK
clk => sd_r_ac2[21].CLK
clk => sd_l_ac2[0].CLK
clk => sd_l_ac2[1].CLK
clk => sd_l_ac2[2].CLK
clk => sd_l_ac2[3].CLK
clk => sd_l_ac2[4].CLK
clk => sd_l_ac2[5].CLK
clk => sd_l_ac2[6].CLK
clk => sd_l_ac2[7].CLK
clk => sd_l_ac2[8].CLK
clk => sd_l_ac2[9].CLK
clk => sd_l_ac2[10].CLK
clk => sd_l_ac2[11].CLK
clk => sd_l_ac2[12].CLK
clk => sd_l_ac2[13].CLK
clk => sd_l_ac2[14].CLK
clk => sd_l_ac2[15].CLK
clk => sd_l_ac2[16].CLK
clk => sd_l_ac2[17].CLK
clk => sd_l_ac2[18].CLK
clk => sd_l_ac2[19].CLK
clk => sd_l_ac2[20].CLK
clk => sd_l_ac2[21].CLK
clk => sd_r_ac1[0].CLK
clk => sd_r_ac1[1].CLK
clk => sd_r_ac1[2].CLK
clk => sd_r_ac1[3].CLK
clk => sd_r_ac1[4].CLK
clk => sd_r_ac1[5].CLK
clk => sd_r_ac1[6].CLK
clk => sd_r_ac1[7].CLK
clk => sd_r_ac1[8].CLK
clk => sd_r_ac1[9].CLK
clk => sd_r_ac1[10].CLK
clk => sd_r_ac1[11].CLK
clk => sd_r_ac1[12].CLK
clk => sd_r_ac1[13].CLK
clk => sd_r_ac1[14].CLK
clk => sd_r_ac1[15].CLK
clk => sd_r_ac1[16].CLK
clk => sd_r_ac1[17].CLK
clk => sd_r_ac1[18].CLK
clk => sd_l_ac1[0].CLK
clk => sd_l_ac1[1].CLK
clk => sd_l_ac1[2].CLK
clk => sd_l_ac1[3].CLK
clk => sd_l_ac1[4].CLK
clk => sd_l_ac1[5].CLK
clk => sd_l_ac1[6].CLK
clk => sd_l_ac1[7].CLK
clk => sd_l_ac1[8].CLK
clk => sd_l_ac1[9].CLK
clk => sd_l_ac1[10].CLK
clk => sd_l_ac1[11].CLK
clk => sd_l_ac1[12].CLK
clk => sd_l_ac1[13].CLK
clk => sd_l_ac1[14].CLK
clk => sd_l_ac1[15].CLK
clk => sd_l_ac1[16].CLK
clk => sd_l_ac1[17].CLK
clk => sd_l_ac1[18].CLK
clk => rdata_int[0].CLK
clk => rdata_int[1].CLK
clk => rdata_int[2].CLK
clk => rdata_int[3].CLK
clk => rdata_int[4].CLK
clk => rdata_int[5].CLK
clk => rdata_int[6].CLK
clk => rdata_int[7].CLK
clk => rdata_int[8].CLK
clk => rdata_int[9].CLK
clk => rdata_int[10].CLK
clk => rdata_int[11].CLK
clk => rdata_int[12].CLK
clk => rdata_int[13].CLK
clk => rdata_int[14].CLK
clk => rdata_int[15].CLK
clk => rdata_int[16].CLK
clk => rdata_int[17].CLK
clk => rdata_int[18].CLK
clk => ldata_int[0].CLK
clk => ldata_int[1].CLK
clk => ldata_int[2].CLK
clk => ldata_int[3].CLK
clk => ldata_int[4].CLK
clk => ldata_int[5].CLK
clk => ldata_int[6].CLK
clk => ldata_int[7].CLK
clk => ldata_int[8].CLK
clk => ldata_int[9].CLK
clk => ldata_int[10].CLK
clk => ldata_int[11].CLK
clk => ldata_int[12].CLK
clk => ldata_int[13].CLK
clk => ldata_int[14].CLK
clk => ldata_int[15].CLK
clk => ldata_int[16].CLK
clk => ldata_int[17].CLK
clk => ldata_int[18].CLK
clk => rdata_cur[0].CLK
clk => rdata_cur[1].CLK
clk => rdata_cur[2].CLK
clk => rdata_cur[3].CLK
clk => rdata_cur[4].CLK
clk => rdata_cur[5].CLK
clk => rdata_cur[6].CLK
clk => rdata_cur[7].CLK
clk => rdata_cur[8].CLK
clk => rdata_cur[9].CLK
clk => rdata_cur[10].CLK
clk => rdata_cur[11].CLK
clk => rdata_cur[12].CLK
clk => rdata_cur[13].CLK
clk => rdata_cur[14].CLK
clk => rdata_prev[0].CLK
clk => rdata_prev[1].CLK
clk => rdata_prev[2].CLK
clk => rdata_prev[3].CLK
clk => rdata_prev[4].CLK
clk => rdata_prev[5].CLK
clk => rdata_prev[6].CLK
clk => rdata_prev[7].CLK
clk => rdata_prev[8].CLK
clk => rdata_prev[9].CLK
clk => rdata_prev[10].CLK
clk => rdata_prev[11].CLK
clk => rdata_prev[12].CLK
clk => rdata_prev[13].CLK
clk => rdata_prev[14].CLK
clk => ldata_cur[0].CLK
clk => ldata_cur[1].CLK
clk => ldata_cur[2].CLK
clk => ldata_cur[3].CLK
clk => ldata_cur[4].CLK
clk => ldata_cur[5].CLK
clk => ldata_cur[6].CLK
clk => ldata_cur[7].CLK
clk => ldata_cur[8].CLK
clk => ldata_cur[9].CLK
clk => ldata_cur[10].CLK
clk => ldata_cur[11].CLK
clk => ldata_cur[12].CLK
clk => ldata_cur[13].CLK
clk => ldata_cur[14].CLK
clk => ldata_prev[0].CLK
clk => ldata_prev[1].CLK
clk => ldata_prev[2].CLK
clk => ldata_prev[3].CLK
clk => ldata_prev[4].CLK
clk => ldata_prev[5].CLK
clk => ldata_prev[6].CLK
clk => ldata_prev[7].CLK
clk => ldata_prev[8].CLK
clk => ldata_prev[9].CLK
clk => ldata_prev[10].CLK
clk => ldata_prev[11].CLK
clk => ldata_prev[12].CLK
clk => ldata_prev[13].CLK
clk => ldata_prev[14].CLK
clk => int_cnt[0].CLK
clk => int_cnt[1].CLK
clk => int_cnt[2].CLK
clk => int_cnt[3].CLK
clk => seed_out[0].CLK
clk => seed_out[1].CLK
clk => seed_out[2].CLK
clk => seed_out[3].CLK
clk => seed_prev[0].CLK
clk => seed_prev[1].CLK
clk => seed_prev[2].CLK
clk => seed_prev[3].CLK
clk => seed_prev[4].CLK
clk => seed_prev[5].CLK
clk => seed_prev[6].CLK
clk => seed_prev[7].CLK
clk => seed_prev[8].CLK
clk => seed_prev[9].CLK
clk => seed_prev[10].CLK
clk => seed_prev[11].CLK
clk => seed_prev[12].CLK
clk => seed_prev[13].CLK
clk => seed_prev[14].CLK
clk => seed_prev[15].CLK
clk => seed_prev[16].CLK
clk => seed_prev[17].CLK
clk => seed_prev[18].CLK
clk => seed_prev[19].CLK
clk => seed_prev[20].CLK
clk => seed_prev[21].CLK
clk => seed_prev[22].CLK
clk => seed_prev[23].CLK
clk => seed_sum[0].CLK
clk => seed_sum[1].CLK
clk => seed_sum[2].CLK
clk => seed_sum[3].CLK
clk => seed_sum[4].CLK
clk => seed_sum[5].CLK
clk => seed_sum[6].CLK
clk => seed_sum[7].CLK
clk => seed_sum[8].CLK
clk => seed_sum[9].CLK
clk => seed_sum[10].CLK
clk => seed_sum[11].CLK
clk => seed_sum[12].CLK
clk => seed_sum[13].CLK
clk => seed_sum[14].CLK
clk => seed_sum[15].CLK
clk => seed_sum[16].CLK
clk => seed_sum[17].CLK
clk => seed_sum[18].CLK
clk => seed_sum[19].CLK
clk => seed_sum[20].CLK
clk => seed_sum[21].CLK
clk => seed_sum[22].CLK
clk => seed_sum[23].CLK
clk => seed2[0].CLK
clk => seed2[1].CLK
clk => seed2[2].CLK
clk => seed2[3].CLK
clk => seed2[4].CLK
clk => seed2[5].CLK
clk => seed2[6].CLK
clk => seed2[7].CLK
clk => seed2[8].CLK
clk => seed2[9].CLK
clk => seed2[10].CLK
clk => seed2[11].CLK
clk => seed2[12].CLK
clk => seed2[13].CLK
clk => seed2[14].CLK
clk => seed2[15].CLK
clk => seed2[16].CLK
clk => seed2[17].CLK
clk => seed2[18].CLK
clk => seed1[0].CLK
clk => seed1[1].CLK
clk => seed1[2].CLK
clk => seed1[3].CLK
clk => seed1[4].CLK
clk => seed1[5].CLK
clk => seed1[6].CLK
clk => seed1[7].CLK
clk => seed1[8].CLK
clk => seed1[9].CLK
clk => seed1[10].CLK
clk => seed1[11].CLK
clk => seed1[12].CLK
clk => seed1[13].CLK
clk => seed1[14].CLK
clk => seed1[15].CLK
clk => seed1[16].CLK
clk => seed1[17].CLK
clk => seed1[18].CLK
clk => seed1[19].CLK
clk => seed1[20].CLK
clk => seed1[21].CLK
clk => seed1[22].CLK
clk => seed1[23].CLK
clk7_en => seed1[0].ENA
clk7_en => sd_r_er0_prev[16].ENA
clk7_en => sd_r_er0_prev[15].ENA
clk7_en => sd_r_er0_prev[14].ENA
clk7_en => sd_r_er0_prev[13].ENA
clk7_en => sd_r_er0_prev[12].ENA
clk7_en => seed2[0].ENA
clk7_en => sd_r_er0_prev[11].ENA
clk7_en => sd_r_er0_prev[10].ENA
clk7_en => sd_r_er0_prev[9].ENA
clk7_en => sd_r_er0_prev[8].ENA
clk7_en => sd_r_er0_prev[7].ENA
clk7_en => sd_r_er0_prev[6].ENA
clk7_en => sd_r_er0_prev[5].ENA
clk7_en => sd_r_er0_prev[4].ENA
clk7_en => sd_r_er0_prev[3].ENA
clk7_en => sd_r_er0_prev[2].ENA
clk7_en => seed_out[0].ENA
clk7_en => int_cnt[0].ENA
clk7_en => rdata_int[0].ENA
clk7_en => left~reg0.ENA
clk7_en => sd_r_ac2[0].ENA
clk7_en => right~reg0.ENA
clk7_en => sd_r_er0_prev[1].ENA
clk7_en => sd_l_er0_prev[1].ENA
clk7_en => sd_l_er0_prev[2].ENA
clk7_en => sd_l_er0_prev[3].ENA
clk7_en => sd_l_er0_prev[4].ENA
clk7_en => sd_l_er0_prev[5].ENA
clk7_en => sd_l_er0_prev[6].ENA
clk7_en => sd_l_er0_prev[7].ENA
clk7_en => sd_l_er0_prev[8].ENA
clk7_en => sd_l_er0_prev[9].ENA
clk7_en => sd_l_er0_prev[10].ENA
clk7_en => sd_l_er0_prev[11].ENA
clk7_en => sd_l_er0_prev[12].ENA
clk7_en => sd_l_er0_prev[13].ENA
clk7_en => sd_l_er0_prev[14].ENA
clk7_en => sd_l_er0_prev[15].ENA
clk7_en => sd_l_er0_prev[16].ENA
clk7_en => sd_r_ac2[1].ENA
clk7_en => sd_r_ac2[2].ENA
clk7_en => sd_r_ac2[3].ENA
clk7_en => sd_r_ac2[4].ENA
clk7_en => sd_r_ac2[5].ENA
clk7_en => sd_r_ac2[6].ENA
clk7_en => sd_r_ac2[7].ENA
clk7_en => sd_r_ac2[8].ENA
clk7_en => sd_r_ac2[9].ENA
clk7_en => sd_r_ac2[10].ENA
clk7_en => sd_r_ac2[11].ENA
clk7_en => sd_r_ac2[12].ENA
clk7_en => sd_r_ac2[13].ENA
clk7_en => sd_r_ac2[14].ENA
clk7_en => sd_r_ac2[15].ENA
clk7_en => sd_r_ac2[16].ENA
clk7_en => sd_r_ac2[17].ENA
clk7_en => sd_r_ac2[18].ENA
clk7_en => sd_r_ac2[19].ENA
clk7_en => sd_r_ac2[20].ENA
clk7_en => sd_r_ac2[21].ENA
clk7_en => sd_l_ac2[0].ENA
clk7_en => sd_l_ac2[1].ENA
clk7_en => sd_l_ac2[2].ENA
clk7_en => sd_l_ac2[3].ENA
clk7_en => sd_l_ac2[4].ENA
clk7_en => sd_l_ac2[5].ENA
clk7_en => sd_l_ac2[6].ENA
clk7_en => sd_l_ac2[7].ENA
clk7_en => sd_l_ac2[8].ENA
clk7_en => sd_l_ac2[9].ENA
clk7_en => sd_l_ac2[10].ENA
clk7_en => sd_l_ac2[11].ENA
clk7_en => sd_l_ac2[12].ENA
clk7_en => sd_l_ac2[13].ENA
clk7_en => sd_l_ac2[14].ENA
clk7_en => sd_l_ac2[15].ENA
clk7_en => sd_l_ac2[16].ENA
clk7_en => sd_l_ac2[17].ENA
clk7_en => sd_l_ac2[18].ENA
clk7_en => sd_l_ac2[19].ENA
clk7_en => sd_l_ac2[20].ENA
clk7_en => sd_l_ac2[21].ENA
clk7_en => sd_r_ac1[0].ENA
clk7_en => sd_r_ac1[1].ENA
clk7_en => sd_r_ac1[2].ENA
clk7_en => sd_r_ac1[3].ENA
clk7_en => sd_r_ac1[4].ENA
clk7_en => sd_r_ac1[5].ENA
clk7_en => sd_r_ac1[6].ENA
clk7_en => sd_r_ac1[7].ENA
clk7_en => sd_r_ac1[8].ENA
clk7_en => sd_r_ac1[9].ENA
clk7_en => sd_r_ac1[10].ENA
clk7_en => sd_r_ac1[11].ENA
clk7_en => sd_r_ac1[12].ENA
clk7_en => sd_r_ac1[13].ENA
clk7_en => sd_r_ac1[14].ENA
clk7_en => sd_r_ac1[15].ENA
clk7_en => sd_r_ac1[16].ENA
clk7_en => sd_r_ac1[17].ENA
clk7_en => sd_r_ac1[18].ENA
clk7_en => sd_l_ac1[0].ENA
clk7_en => sd_l_ac1[1].ENA
clk7_en => sd_l_ac1[2].ENA
clk7_en => sd_l_ac1[3].ENA
clk7_en => sd_l_ac1[4].ENA
clk7_en => sd_l_ac1[5].ENA
clk7_en => sd_l_ac1[6].ENA
clk7_en => sd_l_ac1[7].ENA
clk7_en => sd_l_ac1[8].ENA
clk7_en => sd_l_ac1[9].ENA
clk7_en => sd_l_ac1[10].ENA
clk7_en => sd_l_ac1[11].ENA
clk7_en => sd_l_ac1[12].ENA
clk7_en => sd_l_ac1[13].ENA
clk7_en => sd_l_ac1[14].ENA
clk7_en => sd_l_ac1[15].ENA
clk7_en => sd_l_ac1[16].ENA
clk7_en => sd_l_ac1[17].ENA
clk7_en => sd_l_ac1[18].ENA
clk7_en => rdata_int[1].ENA
clk7_en => rdata_int[2].ENA
clk7_en => rdata_int[3].ENA
clk7_en => rdata_int[4].ENA
clk7_en => rdata_int[5].ENA
clk7_en => rdata_int[6].ENA
clk7_en => rdata_int[7].ENA
clk7_en => rdata_int[8].ENA
clk7_en => rdata_int[9].ENA
clk7_en => rdata_int[10].ENA
clk7_en => rdata_int[11].ENA
clk7_en => rdata_int[12].ENA
clk7_en => rdata_int[13].ENA
clk7_en => rdata_int[14].ENA
clk7_en => rdata_int[15].ENA
clk7_en => rdata_int[16].ENA
clk7_en => rdata_int[17].ENA
clk7_en => rdata_int[18].ENA
clk7_en => ldata_int[0].ENA
clk7_en => ldata_int[1].ENA
clk7_en => ldata_int[2].ENA
clk7_en => ldata_int[3].ENA
clk7_en => ldata_int[4].ENA
clk7_en => ldata_int[5].ENA
clk7_en => ldata_int[6].ENA
clk7_en => ldata_int[7].ENA
clk7_en => ldata_int[8].ENA
clk7_en => ldata_int[9].ENA
clk7_en => ldata_int[10].ENA
clk7_en => ldata_int[11].ENA
clk7_en => ldata_int[12].ENA
clk7_en => ldata_int[13].ENA
clk7_en => ldata_int[14].ENA
clk7_en => ldata_int[15].ENA
clk7_en => ldata_int[16].ENA
clk7_en => ldata_int[17].ENA
clk7_en => ldata_int[18].ENA
clk7_en => rdata_cur[0].ENA
clk7_en => rdata_cur[1].ENA
clk7_en => rdata_cur[2].ENA
clk7_en => rdata_cur[3].ENA
clk7_en => rdata_cur[4].ENA
clk7_en => rdata_cur[5].ENA
clk7_en => rdata_cur[6].ENA
clk7_en => rdata_cur[7].ENA
clk7_en => rdata_cur[8].ENA
clk7_en => rdata_cur[9].ENA
clk7_en => rdata_cur[10].ENA
clk7_en => rdata_cur[11].ENA
clk7_en => rdata_cur[12].ENA
clk7_en => rdata_cur[13].ENA
clk7_en => rdata_cur[14].ENA
clk7_en => rdata_prev[0].ENA
clk7_en => rdata_prev[1].ENA
clk7_en => rdata_prev[2].ENA
clk7_en => rdata_prev[3].ENA
clk7_en => rdata_prev[4].ENA
clk7_en => rdata_prev[5].ENA
clk7_en => rdata_prev[6].ENA
clk7_en => rdata_prev[7].ENA
clk7_en => rdata_prev[8].ENA
clk7_en => rdata_prev[9].ENA
clk7_en => rdata_prev[10].ENA
clk7_en => rdata_prev[11].ENA
clk7_en => rdata_prev[12].ENA
clk7_en => rdata_prev[13].ENA
clk7_en => rdata_prev[14].ENA
clk7_en => ldata_cur[0].ENA
clk7_en => ldata_cur[1].ENA
clk7_en => ldata_cur[2].ENA
clk7_en => ldata_cur[3].ENA
clk7_en => ldata_cur[4].ENA
clk7_en => ldata_cur[5].ENA
clk7_en => ldata_cur[6].ENA
clk7_en => ldata_cur[7].ENA
clk7_en => ldata_cur[8].ENA
clk7_en => ldata_cur[9].ENA
clk7_en => ldata_cur[10].ENA
clk7_en => ldata_cur[11].ENA
clk7_en => ldata_cur[12].ENA
clk7_en => ldata_cur[13].ENA
clk7_en => ldata_cur[14].ENA
clk7_en => ldata_prev[0].ENA
clk7_en => ldata_prev[1].ENA
clk7_en => ldata_prev[2].ENA
clk7_en => ldata_prev[3].ENA
clk7_en => ldata_prev[4].ENA
clk7_en => ldata_prev[5].ENA
clk7_en => ldata_prev[6].ENA
clk7_en => ldata_prev[7].ENA
clk7_en => ldata_prev[8].ENA
clk7_en => ldata_prev[9].ENA
clk7_en => ldata_prev[10].ENA
clk7_en => ldata_prev[11].ENA
clk7_en => ldata_prev[12].ENA
clk7_en => ldata_prev[13].ENA
clk7_en => ldata_prev[14].ENA
clk7_en => int_cnt[1].ENA
clk7_en => int_cnt[2].ENA
clk7_en => int_cnt[3].ENA
clk7_en => seed_out[1].ENA
clk7_en => seed_out[2].ENA
clk7_en => seed_out[3].ENA
clk7_en => seed_prev[0].ENA
clk7_en => seed_prev[1].ENA
clk7_en => seed_prev[2].ENA
clk7_en => seed_prev[3].ENA
clk7_en => seed_prev[4].ENA
clk7_en => seed_prev[5].ENA
clk7_en => seed_prev[6].ENA
clk7_en => seed_prev[7].ENA
clk7_en => seed_prev[8].ENA
clk7_en => seed_prev[9].ENA
clk7_en => seed_prev[10].ENA
clk7_en => seed_prev[11].ENA
clk7_en => seed_prev[12].ENA
clk7_en => seed_prev[13].ENA
clk7_en => seed_prev[14].ENA
clk7_en => seed_prev[15].ENA
clk7_en => seed_prev[16].ENA
clk7_en => seed_prev[17].ENA
clk7_en => seed_prev[18].ENA
clk7_en => seed_prev[19].ENA
clk7_en => seed_prev[20].ENA
clk7_en => seed_prev[21].ENA
clk7_en => seed_prev[22].ENA
clk7_en => seed_prev[23].ENA
clk7_en => seed_sum[0].ENA
clk7_en => seed_sum[1].ENA
clk7_en => seed_sum[2].ENA
clk7_en => seed_sum[3].ENA
clk7_en => seed_sum[4].ENA
clk7_en => seed_sum[5].ENA
clk7_en => seed_sum[6].ENA
clk7_en => seed_sum[7].ENA
clk7_en => seed_sum[8].ENA
clk7_en => seed_sum[9].ENA
clk7_en => seed_sum[10].ENA
clk7_en => seed_sum[11].ENA
clk7_en => seed_sum[12].ENA
clk7_en => seed_sum[13].ENA
clk7_en => seed_sum[14].ENA
clk7_en => seed_sum[15].ENA
clk7_en => seed_sum[16].ENA
clk7_en => seed_sum[17].ENA
clk7_en => seed_sum[18].ENA
clk7_en => seed_sum[19].ENA
clk7_en => seed_sum[20].ENA
clk7_en => seed_sum[21].ENA
clk7_en => seed_sum[22].ENA
clk7_en => seed_sum[23].ENA
clk7_en => seed2[1].ENA
clk7_en => seed2[2].ENA
clk7_en => seed2[3].ENA
clk7_en => seed2[4].ENA
clk7_en => seed2[5].ENA
clk7_en => seed2[6].ENA
clk7_en => seed2[7].ENA
clk7_en => seed2[8].ENA
clk7_en => seed2[9].ENA
clk7_en => seed2[10].ENA
clk7_en => seed2[11].ENA
clk7_en => seed2[12].ENA
clk7_en => seed2[13].ENA
clk7_en => seed2[14].ENA
clk7_en => seed2[15].ENA
clk7_en => seed2[16].ENA
clk7_en => seed2[17].ENA
clk7_en => seed2[18].ENA
clk7_en => seed1[1].ENA
clk7_en => seed1[2].ENA
clk7_en => seed1[3].ENA
clk7_en => seed1[4].ENA
clk7_en => seed1[5].ENA
clk7_en => seed1[6].ENA
clk7_en => seed1[7].ENA
clk7_en => seed1[8].ENA
clk7_en => seed1[9].ENA
clk7_en => seed1[10].ENA
clk7_en => seed1[11].ENA
clk7_en => seed1[12].ENA
clk7_en => seed1[13].ENA
clk7_en => seed1[14].ENA
clk7_en => seed1[15].ENA
clk7_en => seed1[16].ENA
clk7_en => seed1[17].ENA
clk7_en => seed1[18].ENA
clk7_en => seed1[19].ENA
clk7_en => seed1[20].ENA
clk7_en => seed1[21].ENA
clk7_en => seed1[22].ENA
clk7_en => seed1[23].ENA
ldatasum[0] => ldata_cur.DATAB
ldatasum[1] => ldata_cur.DATAB
ldatasum[2] => ldata_cur.DATAB
ldatasum[3] => ldata_cur.DATAB
ldatasum[4] => ldata_cur.DATAB
ldatasum[5] => ldata_cur.DATAB
ldatasum[6] => ldata_cur.DATAB
ldatasum[7] => ldata_cur.DATAB
ldatasum[8] => ldata_cur.DATAB
ldatasum[9] => ldata_cur.DATAB
ldatasum[10] => ldata_cur.DATAB
ldatasum[11] => ldata_cur.DATAB
ldatasum[12] => ldata_cur.DATAB
ldatasum[13] => ldata_cur.DATAB
ldatasum[14] => ldata_cur.DATAB
rdatasum[0] => rdata_cur.DATAB
rdatasum[1] => rdata_cur.DATAB
rdatasum[2] => rdata_cur.DATAB
rdatasum[3] => rdata_cur.DATAB
rdatasum[4] => rdata_cur.DATAB
rdatasum[5] => rdata_cur.DATAB
rdatasum[6] => rdata_cur.DATAB
rdatasum[7] => rdata_cur.DATAB
rdatasum[8] => rdata_cur.DATAB
rdatasum[9] => rdata_cur.DATAB
rdatasum[10] => rdata_cur.DATAB
rdatasum[11] => rdata_cur.DATAB
rdatasum[12] => rdata_cur.DATAB
rdatasum[13] => rdata_cur.DATAB
rdatasum[14] => rdata_cur.DATAB
left <= left~reg0.DB_MAX_OUTPUT_PORT_TYPE
right <= right~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1
clk => clk.IN2
reset => reset.IN2
clk7_en => clk7_en.IN2
clk7n_en => clk7n_en.IN1
c1 => c1.IN1
c3 => c3.IN1
sol => sol.IN1
sof => sof.IN2
varbeamen => varbeamen.IN1
reg_address_in[1] => Equal0.IN7
reg_address_in[1] => Equal5.IN1
reg_address_in[1] => Equal6.IN7
reg_address_in[1] => Equal7.IN2
reg_address_in[1] => Equal8.IN7
reg_address_in[1] => Equal9.IN3
reg_address_in[2] => Equal0.IN2
reg_address_in[2] => Equal5.IN7
reg_address_in[2] => Equal6.IN1
reg_address_in[2] => Equal7.IN1
reg_address_in[2] => Equal8.IN6
reg_address_in[2] => Equal9.IN2
reg_address_in[3] => Equal0.IN6
reg_address_in[3] => Equal5.IN0
reg_address_in[3] => Equal6.IN0
reg_address_in[3] => Equal7.IN7
reg_address_in[3] => Equal8.IN5
reg_address_in[3] => Equal9.IN7
reg_address_in[4] => Equal0.IN1
reg_address_in[4] => Equal5.IN6
reg_address_in[4] => Equal6.IN6
reg_address_in[4] => Equal7.IN0
reg_address_in[4] => Equal8.IN4
reg_address_in[4] => Equal9.IN1
reg_address_in[5] => Equal0.IN0
reg_address_in[5] => Equal5.IN5
reg_address_in[5] => Equal6.IN5
reg_address_in[5] => Equal7.IN6
reg_address_in[5] => Equal8.IN3
reg_address_in[5] => Equal9.IN0
reg_address_in[6] => Equal0.IN5
reg_address_in[6] => Equal5.IN4
reg_address_in[6] => Equal6.IN4
reg_address_in[6] => Equal7.IN5
reg_address_in[6] => Equal8.IN2
reg_address_in[6] => Equal9.IN6
reg_address_in[7] => Equal0.IN4
reg_address_in[7] => Equal5.IN3
reg_address_in[7] => Equal6.IN3
reg_address_in[7] => Equal7.IN4
reg_address_in[7] => Equal8.IN1
reg_address_in[7] => Equal9.IN5
reg_address_in[8] => Equal0.IN3
reg_address_in[8] => Equal5.IN2
reg_address_in[8] => Equal6.IN2
reg_address_in[8] => Equal7.IN3
reg_address_in[8] => Equal8.IN0
reg_address_in[8] => Equal9.IN4
data_in[0] => test_data[0].IN1
data_in[1] => test_data[1].IN1
data_in[2] => test_data[2].IN1
data_in[3] => test_data[3].IN1
data_in[4] => test_data[4].IN1
data_in[5] => test_data[5].IN1
data_in[6] => test_data[6].IN1
data_in[7] => test_data[7].IN1
data_in[8] => test_data[8].IN1
data_in[9] => test_data[9].IN1
data_in[10] => test_data[10].IN1
data_in[11] => test_data[11].IN1
data_in[12] => test_data[12].IN1
data_in[13] => test_data[13].IN1
data_in[14] => test_data[14].IN1
data_in[15] => test_data[15].IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
ps2mdat <> userio_ps2mouse:pm1.ps2mdat
ps2mclk <> userio_ps2mouse:pm1.ps2mclk
_fire0 <= _fire0.DB_MAX_OUTPUT_PORT_TYPE
_fire1 <= _fire1.DB_MAX_OUTPUT_PORT_TYPE
_fire0_dat => fire1_d.DATAA
_fire0_dat => cd32pad1_reg_shift.IN1
_fire1_dat => fire2_d.DATAA
_fire1_dat => cd32pad2_reg_shift.IN1
_joy1[0] => _sjoy1[0].DATAIN
_joy1[1] => _sjoy1[1].DATAIN
_joy1[2] => _sjoy1[2].DATAIN
_joy1[3] => _sjoy1[3].DATAIN
_joy1[4] => _sjoy1[4].DATAIN
_joy1[5] => _sjoy1[5].DATAIN
_joy1[6] => _sjoy1[6].DATAIN
_joy1[7] => _sjoy1[7].DATAIN
_joy2[0] => _xjoy2.DATAB
_joy2[0] => _tjoy2[0].DATAIN
_joy2[1] => _xjoy2.DATAB
_joy2[1] => _tjoy2[1].DATAIN
_joy2[2] => _xjoy2.DATAB
_joy2[2] => _tjoy2[2].DATAIN
_joy2[3] => _xjoy2.DATAB
_joy2[3] => _tjoy2[3].DATAIN
_joy2[4] => _xjoy2.DATAB
_joy2[4] => _tjoy2[4].DATAIN
_joy2[5] => _xjoy2.DATAB
_joy2[5] => _tjoy2[5].DATAIN
_joy2[6] => _tjoy2[6].DATAIN
_joy2[7] => _tjoy2[7].DATAIN
aflock => sel_autofire.IN1
mouse_btn[0] => ~NO_FANOUT~
mouse_btn[1] => ~NO_FANOUT~
mouse_btn[2] => ~NO_FANOUT~
_lmb => _fire0.IN1
_rmb => always1.IN1
mou_emu[0] => mou_emu[0].IN1
mou_emu[1] => mou_emu[1].IN1
mou_emu[2] => mou_emu[2].IN1
mou_emu[3] => mou_emu[3].IN1
mou_emu[4] => mou_emu[4].IN1
mou_emu[5] => mou_emu[5].IN1
kbd_mouse_strobe => ~NO_FANOUT~
kms_level => ~NO_FANOUT~
kbd_mouse_type[0] => ~NO_FANOUT~
kbd_mouse_type[1] => ~NO_FANOUT~
kbd_mouse_data[0] => ~NO_FANOUT~
kbd_mouse_data[1] => ~NO_FANOUT~
kbd_mouse_data[2] => ~NO_FANOUT~
kbd_mouse_data[3] => ~NO_FANOUT~
kbd_mouse_data[4] => ~NO_FANOUT~
kbd_mouse_data[5] => ~NO_FANOUT~
kbd_mouse_data[6] => ~NO_FANOUT~
kbd_mouse_data[7] => ~NO_FANOUT~
osd_ctrl[0] => t_osd_ctrl[0].IN1
osd_ctrl[1] => t_osd_ctrl[1].IN1
osd_ctrl[2] => t_osd_ctrl[2].IN1
osd_ctrl[3] => t_osd_ctrl[3].IN1
osd_ctrl[4] => t_osd_ctrl[4].IN1
osd_ctrl[5] => t_osd_ctrl[5].IN1
osd_ctrl[6] => t_osd_ctrl[6].IN1
osd_ctrl[7] => t_osd_ctrl[7].IN1
keyboard_disabled <= userio_osd:osd1.key_disable
_scs => _scs.IN1
sdi => sdi.IN1
sdo <= userio_osd:osd1.sdo
sck => sck.IN1
osd_blank <= userio_osd:osd1.osd_blank
osd_pixel <= userio_osd:osd1.osd_pixel
lr_filter[0] <= userio_osd:osd1.lr_filter
lr_filter[1] <= userio_osd:osd1.lr_filter
hr_filter[0] <= userio_osd:osd1.hr_filter
hr_filter[1] <= userio_osd:osd1.hr_filter
memory_config[0] <= userio_osd:osd1.memory_config
memory_config[1] <= userio_osd:osd1.memory_config
memory_config[2] <= userio_osd:osd1.memory_config
memory_config[3] <= userio_osd:osd1.memory_config
memory_config[4] <= userio_osd:osd1.memory_config
memory_config[5] <= userio_osd:osd1.memory_config
memory_config[6] <= userio_osd:osd1.memory_config
chipset_config[0] <= userio_osd:osd1.chipset_config
chipset_config[1] <= userio_osd:osd1.chipset_config
chipset_config[2] <= userio_osd:osd1.chipset_config
chipset_config[3] <= userio_osd:osd1.chipset_config
chipset_config[4] <= userio_osd:osd1.chipset_config
floppy_config[0] <= userio_osd:osd1.floppy_config
floppy_config[1] <= userio_osd:osd1.floppy_config
floppy_config[2] <= userio_osd:osd1.floppy_config
floppy_config[3] <= userio_osd:osd1.floppy_config
scanline[0] <= userio_osd:osd1.scanline
scanline[1] <= userio_osd:osd1.scanline
dither[0] <= userio_osd:osd1.dither
dither[1] <= userio_osd:osd1.dither
ide_config[0] <= userio_osd:osd1.ide_config
ide_config[1] <= userio_osd:osd1.ide_config
ide_config[2] <= userio_osd:osd1.ide_config
cpu_config[0] <= userio_osd:osd1.cpu_config
cpu_config[1] <= userio_osd:osd1.cpu_config
cpu_config[2] <= userio_osd:osd1.cpu_config
cpu_config[3] <= userio_osd:osd1.cpu_config
usrrst <= userio_osd:osd1.usrrst
cpurst <= userio_osd:osd1.cpurst
cpuhlt <= userio_osd:osd1.cpuhlt
fifo_full <= userio_osd:osd1.fifo_full
host_cs <= userio_osd:osd1.host_cs
host_adr[0] <= userio_osd:osd1.host_adr
host_adr[1] <= userio_osd:osd1.host_adr
host_adr[2] <= userio_osd:osd1.host_adr
host_adr[3] <= userio_osd:osd1.host_adr
host_adr[4] <= userio_osd:osd1.host_adr
host_adr[5] <= userio_osd:osd1.host_adr
host_adr[6] <= userio_osd:osd1.host_adr
host_adr[7] <= userio_osd:osd1.host_adr
host_adr[8] <= userio_osd:osd1.host_adr
host_adr[9] <= userio_osd:osd1.host_adr
host_adr[10] <= userio_osd:osd1.host_adr
host_adr[11] <= userio_osd:osd1.host_adr
host_adr[12] <= userio_osd:osd1.host_adr
host_adr[13] <= userio_osd:osd1.host_adr
host_adr[14] <= userio_osd:osd1.host_adr
host_adr[15] <= userio_osd:osd1.host_adr
host_adr[16] <= userio_osd:osd1.host_adr
host_adr[17] <= userio_osd:osd1.host_adr
host_adr[18] <= userio_osd:osd1.host_adr
host_adr[19] <= userio_osd:osd1.host_adr
host_adr[20] <= userio_osd:osd1.host_adr
host_adr[21] <= userio_osd:osd1.host_adr
host_adr[22] <= userio_osd:osd1.host_adr
host_adr[23] <= userio_osd:osd1.host_adr
host_we <= userio_osd:osd1.host_we
host_bs[0] <= userio_osd:osd1.host_bs
host_bs[1] <= userio_osd:osd1.host_bs
host_wdat[0] <= userio_osd:osd1.host_wdat
host_wdat[1] <= userio_osd:osd1.host_wdat
host_wdat[2] <= userio_osd:osd1.host_wdat
host_wdat[3] <= userio_osd:osd1.host_wdat
host_wdat[4] <= userio_osd:osd1.host_wdat
host_wdat[5] <= userio_osd:osd1.host_wdat
host_wdat[6] <= userio_osd:osd1.host_wdat
host_wdat[7] <= userio_osd:osd1.host_wdat
host_wdat[8] <= userio_osd:osd1.host_wdat
host_wdat[9] <= userio_osd:osd1.host_wdat
host_wdat[10] <= userio_osd:osd1.host_wdat
host_wdat[11] <= userio_osd:osd1.host_wdat
host_wdat[12] <= userio_osd:osd1.host_wdat
host_wdat[13] <= userio_osd:osd1.host_wdat
host_wdat[14] <= userio_osd:osd1.host_wdat
host_wdat[15] <= userio_osd:osd1.host_wdat
host_rdat[0] => host_rdat[0].IN1
host_rdat[1] => host_rdat[1].IN1
host_rdat[2] => host_rdat[2].IN1
host_rdat[3] => host_rdat[3].IN1
host_rdat[4] => host_rdat[4].IN1
host_rdat[5] => host_rdat[5].IN1
host_rdat[6] => host_rdat[6].IN1
host_rdat[7] => host_rdat[7].IN1
host_rdat[8] => host_rdat[8].IN1
host_rdat[9] => host_rdat[9].IN1
host_rdat[10] => host_rdat[10].IN1
host_rdat[11] => host_rdat[11].IN1
host_rdat[12] => host_rdat[12].IN1
host_rdat[13] => host_rdat[13].IN1
host_rdat[14] => host_rdat[14].IN1
host_rdat[15] => host_rdat[15].IN1
host_ack => host_ack.IN1


|Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1
clk => intellimouse.CLK
clk => zcount[0]~reg0.CLK
clk => zcount[1]~reg0.CLK
clk => zcount[2]~reg0.CLK
clk => zcount[3]~reg0.CLK
clk => zcount[4]~reg0.CLK
clk => zcount[5]~reg0.CLK
clk => zcount[6]~reg0.CLK
clk => zcount[7]~reg0.CLK
clk => ycount[0]~reg0.CLK
clk => ycount[1]~reg0.CLK
clk => ycount[2]~reg0.CLK
clk => ycount[3]~reg0.CLK
clk => ycount[4]~reg0.CLK
clk => ycount[5]~reg0.CLK
clk => ycount[6]~reg0.CLK
clk => ycount[7]~reg0.CLK
clk => xcount[0]~reg0.CLK
clk => xcount[1]~reg0.CLK
clk => xcount[2]~reg0.CLK
clk => xcount[3]~reg0.CLK
clk => xcount[4]~reg0.CLK
clk => xcount[5]~reg0.CLK
clk => xcount[6]~reg0.CLK
clk => xcount[7]~reg0.CLK
clk => _mleft~reg0.CLK
clk => _mright~reg0.CLK
clk => _mthird~reg0.CLK
clk => mtimer[0].CLK
clk => mtimer[1].CLK
clk => mtimer[2].CLK
clk => mtimer[3].CLK
clk => mtimer[4].CLK
clk => mtimer[5].CLK
clk => mtimer[6].CLK
clk => mtimer[7].CLK
clk => mtimer[8].CLK
clk => mtimer[9].CLK
clk => mtimer[10].CLK
clk => mtimer[11].CLK
clk => mtimer[12].CLK
clk => mtimer[13].CLK
clk => mtimer[14].CLK
clk => mtimer[15].CLK
clk => msend[0].CLK
clk => msend[1].CLK
clk => msend[2].CLK
clk => msend[3].CLK
clk => msend[4].CLK
clk => msend[5].CLK
clk => msend[6].CLK
clk => msend[7].CLK
clk => msend[8].CLK
clk => msend[9].CLK
clk => msend[10].CLK
clk => msend[11].CLK
clk => mcmd_cnt[0].CLK
clk => mcmd_cnt[1].CLK
clk => mcmd_cnt[2].CLK
clk => mcmd_cnt[3].CLK
clk => mreceive[0].CLK
clk => mreceive[1].CLK
clk => mreceive[2].CLK
clk => mreceive[3].CLK
clk => mreceive[4].CLK
clk => mreceive[5].CLK
clk => mreceive[6].CLK
clk => mreceive[7].CLK
clk => mreceive[8].CLK
clk => mreceive[9].CLK
clk => mreceive[10].CLK
clk => mclkr[0].CLK
clk => mclkr[1].CLK
clk => mclkr[2].CLK
clk => mdatr[0].CLK
clk => mdatr[1].CLK
clk => mstate~8.DATAIN
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mstate.OUTPUTSELECT
clk7_en => mclkr[0].ENA
clk7_en => mreceive[0].ENA
clk7_en => mcmd_cnt[0].ENA
clk7_en => msend[0].ENA
clk7_en => mtimer[0].ENA
clk7_en => zcount[0]~reg0.ENA
clk7_en => intellimouse.ENA
clk7_en => zcount[1]~reg0.ENA
clk7_en => zcount[2]~reg0.ENA
clk7_en => zcount[3]~reg0.ENA
clk7_en => zcount[4]~reg0.ENA
clk7_en => zcount[5]~reg0.ENA
clk7_en => zcount[6]~reg0.ENA
clk7_en => zcount[7]~reg0.ENA
clk7_en => ycount[0]~reg0.ENA
clk7_en => ycount[1]~reg0.ENA
clk7_en => ycount[2]~reg0.ENA
clk7_en => ycount[3]~reg0.ENA
clk7_en => ycount[4]~reg0.ENA
clk7_en => ycount[5]~reg0.ENA
clk7_en => ycount[6]~reg0.ENA
clk7_en => ycount[7]~reg0.ENA
clk7_en => xcount[0]~reg0.ENA
clk7_en => xcount[1]~reg0.ENA
clk7_en => xcount[2]~reg0.ENA
clk7_en => xcount[3]~reg0.ENA
clk7_en => xcount[4]~reg0.ENA
clk7_en => xcount[5]~reg0.ENA
clk7_en => xcount[6]~reg0.ENA
clk7_en => xcount[7]~reg0.ENA
clk7_en => _mleft~reg0.ENA
clk7_en => _mright~reg0.ENA
clk7_en => _mthird~reg0.ENA
clk7_en => mtimer[1].ENA
clk7_en => mtimer[2].ENA
clk7_en => mtimer[3].ENA
clk7_en => mtimer[4].ENA
clk7_en => mtimer[5].ENA
clk7_en => mtimer[6].ENA
clk7_en => mtimer[7].ENA
clk7_en => mtimer[8].ENA
clk7_en => mtimer[9].ENA
clk7_en => mtimer[10].ENA
clk7_en => mtimer[11].ENA
clk7_en => mtimer[12].ENA
clk7_en => mtimer[13].ENA
clk7_en => mtimer[14].ENA
clk7_en => mtimer[15].ENA
clk7_en => msend[1].ENA
clk7_en => msend[2].ENA
clk7_en => msend[3].ENA
clk7_en => msend[4].ENA
clk7_en => msend[5].ENA
clk7_en => msend[6].ENA
clk7_en => msend[7].ENA
clk7_en => msend[8].ENA
clk7_en => msend[9].ENA
clk7_en => msend[10].ENA
clk7_en => msend[11].ENA
clk7_en => mcmd_cnt[1].ENA
clk7_en => mcmd_cnt[2].ENA
clk7_en => mcmd_cnt[3].ENA
clk7_en => mreceive[1].ENA
clk7_en => mreceive[2].ENA
clk7_en => mreceive[3].ENA
clk7_en => mreceive[4].ENA
clk7_en => mreceive[5].ENA
clk7_en => mreceive[6].ENA
clk7_en => mreceive[7].ENA
clk7_en => mreceive[8].ENA
clk7_en => mreceive[9].ENA
clk7_en => mreceive[10].ENA
clk7_en => mclkr[1].ENA
clk7_en => mclkr[2].ENA
clk7_en => mdatr[0].ENA
clk7_en => mdatr[1].ENA
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => _mthird.OUTPUTSELECT
reset => _mright.OUTPUTSELECT
reset => _mleft.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => intellimouse.OUTPUTSELECT
reset => always8.IN1
ps2mdat <> ps2mdat
ps2mclk <> ps2mclk
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[0] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[1] => xcount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[2] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[3] => ycount.OUTPUTSELECT
mou_emu[4] => ~NO_FANOUT~
mou_emu[5] => ~NO_FANOUT~
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => ycount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
sof => xcount.OUTPUTSELECT
zcount[0] <= zcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[1] <= zcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[2] <= zcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[3] <= zcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[4] <= zcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[5] <= zcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[6] <= zcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[7] <= zcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[0] <= ycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[1] <= ycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[2] <= ycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[3] <= ycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[4] <= ycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[5] <= ycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[6] <= ycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[7] <= ycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[0] <= xcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[1] <= xcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[2] <= xcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[3] <= xcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[4] <= xcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[5] <= xcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[6] <= xcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[7] <= xcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_mleft <= _mleft~reg0.DB_MAX_OUTPUT_PORT_TYPE
_mthird <= _mthird~reg0.DB_MAX_OUTPUT_PORT_TYPE
_mright <= _mright~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => ycount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => xcount.OUTPUTSELECT
test_load => _mthird.OUTPUTSELECT
test_load => _mright.OUTPUTSELECT
test_load => _mleft.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_load => zcount.OUTPUTSELECT
test_data[0] => ~NO_FANOUT~
test_data[1] => ~NO_FANOUT~
test_data[2] => xcount.DATAB
test_data[3] => xcount.DATAB
test_data[4] => xcount.DATAB
test_data[5] => xcount.DATAB
test_data[6] => xcount.DATAB
test_data[7] => xcount.DATAB
test_data[8] => ~NO_FANOUT~
test_data[9] => ~NO_FANOUT~
test_data[10] => ycount.DATAB
test_data[11] => ycount.DATAB
test_data[12] => ycount.DATAB
test_data[13] => ycount.DATAB
test_data[14] => ycount.DATAB
test_data[15] => ycount.DATAB


|Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1
clk => clk.IN2
clk7_en => clk7_en.IN2
clk7n_en => clk7n_en.IN1
reset => reset.IN1
c1 => always2.IN0
c3 => always2.IN1
sol => always2.IN1
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => verbeam.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vpos.OUTPUTSELECT
sol => vena.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => verbeam.OUTPUTSELECT
sof => osd_enabled.OUTPUTSELECT
varbeamen => ~NO_FANOUT~
osd_ctrl[0] => rddat.DATAA
osd_ctrl[1] => rddat.DATAA
osd_ctrl[2] => rddat.DATAA
osd_ctrl[3] => rddat.DATAA
osd_ctrl[4] => rddat.DATAA
osd_ctrl[5] => rddat.DATAA
osd_ctrl[6] => rddat.DATAA
osd_ctrl[7] => rddat.DATAA
_scs => _scs.IN1
sdi => sdi.IN1
sdo <= userio_osd_spi:spi0.sdo
sck => sck.IN1
osd_blank <= osdframe.DB_MAX_OUTPUT_PORT_TYPE
osd_pixel <= osd_pixel.DB_MAX_OUTPUT_PORT_TYPE
osd_enable <= osd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_disable <= key_disable~reg0.DB_MAX_OUTPUT_PORT_TYPE
lr_filter[0] <= lr_filter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lr_filter[1] <= lr_filter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hr_filter[0] <= hr_filter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hr_filter[1] <= hr_filter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[0] <= memory_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[1] <= memory_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[2] <= memory_config[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[3] <= memory_config[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[4] <= memory_config[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[5] <= memory_config[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_config[6] <= memory_config[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipset_config[0] <= chipset_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipset_config[1] <= chipset_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipset_config[2] <= chipset_config[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipset_config[3] <= chipset_config[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipset_config[4] <= chipset_config[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
floppy_config[0] <= floppy_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
floppy_config[1] <= floppy_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
floppy_config[2] <= floppy_config[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
floppy_config[3] <= floppy_config[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[0] <= scanline[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[1] <= scanline[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dither[0] <= dither[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dither[1] <= dither[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ide_config[0] <= ide_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ide_config[1] <= ide_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ide_config[2] <= ide_config[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_config[0] <= cpu_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_config[1] <= cpu_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_config[2] <= cpu_config[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_config[3] <= cpu_config[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
autofire_config[0] <= autofire_config[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
autofire_config[1] <= autofire_config[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cd32pad <= <GND>
usrrst <= usrrst~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpurst <= cpurst~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpuhlt <= cpuhlt~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= sync_fifo:wr_fifo.fifo_full
host_cs <= host_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_adr[0] <= mem_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
host_adr[1] <= mem_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
host_adr[2] <= mem_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
host_adr[3] <= mem_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
host_adr[4] <= mem_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
host_adr[5] <= mem_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
host_adr[6] <= mem_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
host_adr[7] <= mem_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
host_adr[8] <= mem_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
host_adr[9] <= mem_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
host_adr[10] <= mem_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
host_adr[11] <= mem_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
host_adr[12] <= mem_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
host_adr[13] <= mem_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
host_adr[14] <= mem_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
host_adr[15] <= mem_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
host_adr[16] <= mem_cnt[16].DB_MAX_OUTPUT_PORT_TYPE
host_adr[17] <= mem_cnt[17].DB_MAX_OUTPUT_PORT_TYPE
host_adr[18] <= mem_cnt[18].DB_MAX_OUTPUT_PORT_TYPE
host_adr[19] <= mem_cnt[19].DB_MAX_OUTPUT_PORT_TYPE
host_adr[20] <= mem_cnt[20].DB_MAX_OUTPUT_PORT_TYPE
host_adr[21] <= mem_cnt[21].DB_MAX_OUTPUT_PORT_TYPE
host_adr[22] <= mem_cnt[22].DB_MAX_OUTPUT_PORT_TYPE
host_adr[23] <= mem_cnt[23].DB_MAX_OUTPUT_PORT_TYPE
host_we <= host_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bs[0] <= host_bs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bs[1] <= host_bs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_wdat[0] <= sync_fifo:wr_fifo.fifo_out
host_wdat[1] <= sync_fifo:wr_fifo.fifo_out
host_wdat[2] <= sync_fifo:wr_fifo.fifo_out
host_wdat[3] <= sync_fifo:wr_fifo.fifo_out
host_wdat[4] <= sync_fifo:wr_fifo.fifo_out
host_wdat[5] <= sync_fifo:wr_fifo.fifo_out
host_wdat[6] <= sync_fifo:wr_fifo.fifo_out
host_wdat[7] <= sync_fifo:wr_fifo.fifo_out
host_wdat[8] <= sync_fifo:wr_fifo.fifo_out
host_wdat[9] <= sync_fifo:wr_fifo.fifo_out
host_wdat[10] <= sync_fifo:wr_fifo.fifo_out
host_wdat[11] <= sync_fifo:wr_fifo.fifo_out
host_wdat[12] <= sync_fifo:wr_fifo.fifo_out
host_wdat[13] <= sync_fifo:wr_fifo.fifo_out
host_wdat[14] <= sync_fifo:wr_fifo.fifo_out
host_wdat[15] <= sync_fifo:wr_fifo.fifo_out
host_rdat[0] => ~NO_FANOUT~
host_rdat[1] => ~NO_FANOUT~
host_rdat[2] => ~NO_FANOUT~
host_rdat[3] => ~NO_FANOUT~
host_rdat[4] => ~NO_FANOUT~
host_rdat[5] => ~NO_FANOUT~
host_rdat[6] => ~NO_FANOUT~
host_rdat[7] => ~NO_FANOUT~
host_rdat[8] => ~NO_FANOUT~
host_rdat[9] => ~NO_FANOUT~
host_rdat[10] => ~NO_FANOUT~
host_rdat[11] => ~NO_FANOUT~
host_rdat[12] => ~NO_FANOUT~
host_rdat[13] => ~NO_FANOUT~
host_rdat[14] => ~NO_FANOUT~
host_rdat[15] => ~NO_FANOUT~
host_ack => wr_fifo_rd_en.OUTPUTSELECT
host_ack => wr_state.OUTPUTSELECT
host_ack => wr_state.OUTPUTSELECT
host_ack => wr_state.OUTPUTSELECT


|Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0
clk => rx~reg0.CLK
clk => rx_sync.CLK
clk => spi_valid_sync.CLK
clk => spi_valid.CLK
clk7_en => spi_valid_sync.ENA
clk7_en => rx~reg0.ENA
clk7_en => spi_valid.ENA
clk7n_en => rx_sync.ENA
_scs => first_byte.PRESET
_scs => bit_cnt[0].ACLR
_scs => bit_cnt[1].ACLR
_scs => bit_cnt[2].ACLR
_scs => sdo.IN1
_scs => spi_valid_sync.DATAIN
sdi => sdi_reg[0].DATAIN
sdi => out[0]~reg0.DATAIN
sdo <= sdo.DB_MAX_OUTPUT_PORT_TYPE
sck => cmd~reg0.CLK
sck => first_byte.CLK
sck => new_byte.CLK
sck => bit_cnt[0].CLK
sck => bit_cnt[1].CLK
sck => bit_cnt[2].CLK
sck => out[0]~reg0.CLK
sck => out[1]~reg0.CLK
sck => out[2]~reg0.CLK
sck => out[3]~reg0.CLK
sck => out[4]~reg0.CLK
sck => out[5]~reg0.CLK
sck => out[6]~reg0.CLK
sck => out[7]~reg0.CLK
sck => sdi_reg[0].CLK
sck => sdi_reg[1].CLK
sck => sdi_reg[2].CLK
sck => sdi_reg[3].CLK
sck => sdi_reg[4].CLK
sck => sdi_reg[5].CLK
sck => sdi_reg[6].CLK
sck => sdo_reg[0].CLK
sck => sdo_reg[1].CLK
sck => sdo_reg[2].CLK
sck => sdo_reg[3].CLK
sck => sdo_reg[4].CLK
sck => sdo_reg[5].CLK
sck => sdo_reg[6].CLK
sck => sdo_reg[7].CLK
in[0] => sdo_reg.DATAB
in[1] => sdo_reg.DATAB
in[2] => sdo_reg.DATAB
in[3] => sdo_reg.DATAB
in[4] => sdo_reg.DATAB
in[5] => sdo_reg.DATAB
in[6] => sdo_reg.DATAB
in[7] => sdo_reg.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx <= rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd <= cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
vld <= spi_valid.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo
clk => fifo_mem.we_a.CLK
clk => fifo_mem.waddr_a[1].CLK
clk => fifo_mem.waddr_a[0].CLK
clk => fifo_mem.data_a[15].CLK
clk => fifo_mem.data_a[14].CLK
clk => fifo_mem.data_a[13].CLK
clk => fifo_mem.data_a[12].CLK
clk => fifo_mem.data_a[11].CLK
clk => fifo_mem.data_a[10].CLK
clk => fifo_mem.data_a[9].CLK
clk => fifo_mem.data_a[8].CLK
clk => fifo_mem.data_a[7].CLK
clk => fifo_mem.data_a[6].CLK
clk => fifo_mem.data_a[5].CLK
clk => fifo_mem.data_a[4].CLK
clk => fifo_mem.data_a[3].CLK
clk => fifo_mem.data_a[2].CLK
clk => fifo_mem.data_a[1].CLK
clk => fifo_mem.data_a[0].CLK
clk => fifo_rp[0].CLK
clk => fifo_rp[1].CLK
clk => fifo_cnt[0].CLK
clk => fifo_cnt[1].CLK
clk => fifo_cnt[2].CLK
clk => fifo_wp[0].CLK
clk => fifo_wp[1].CLK
clk => fifo_mem.CLK0
clk7_en => fifo_mem.OUTPUTSELECT
clk7_en => fifo_wp[1].ENA
clk7_en => fifo_rp[0].ENA
clk7_en => fifo_wp[0].ENA
clk7_en => fifo_cnt[2].ENA
clk7_en => fifo_cnt[1].ENA
clk7_en => fifo_cnt[0].ENA
clk7_en => fifo_rp[1].ENA
rst => fifo_rp[0].ACLR
rst => fifo_rp[1].ACLR
rst => fifo_cnt[0].ACLR
rst => fifo_cnt[1].ACLR
rst => fifo_cnt[2].ACLR
rst => fifo_wp[0].ACLR
rst => fifo_wp[1].ACLR
fifo_in[0] => fifo_mem.data_a[0].DATAIN
fifo_in[0] => fifo_mem.DATAIN
fifo_in[1] => fifo_mem.data_a[1].DATAIN
fifo_in[1] => fifo_mem.DATAIN1
fifo_in[2] => fifo_mem.data_a[2].DATAIN
fifo_in[2] => fifo_mem.DATAIN2
fifo_in[3] => fifo_mem.data_a[3].DATAIN
fifo_in[3] => fifo_mem.DATAIN3
fifo_in[4] => fifo_mem.data_a[4].DATAIN
fifo_in[4] => fifo_mem.DATAIN4
fifo_in[5] => fifo_mem.data_a[5].DATAIN
fifo_in[5] => fifo_mem.DATAIN5
fifo_in[6] => fifo_mem.data_a[6].DATAIN
fifo_in[6] => fifo_mem.DATAIN6
fifo_in[7] => fifo_mem.data_a[7].DATAIN
fifo_in[7] => fifo_mem.DATAIN7
fifo_in[8] => fifo_mem.data_a[8].DATAIN
fifo_in[8] => fifo_mem.DATAIN8
fifo_in[9] => fifo_mem.data_a[9].DATAIN
fifo_in[9] => fifo_mem.DATAIN9
fifo_in[10] => fifo_mem.data_a[10].DATAIN
fifo_in[10] => fifo_mem.DATAIN10
fifo_in[11] => fifo_mem.data_a[11].DATAIN
fifo_in[11] => fifo_mem.DATAIN11
fifo_in[12] => fifo_mem.data_a[12].DATAIN
fifo_in[12] => fifo_mem.DATAIN12
fifo_in[13] => fifo_mem.data_a[13].DATAIN
fifo_in[13] => fifo_mem.DATAIN13
fifo_in[14] => fifo_mem.data_a[14].DATAIN
fifo_in[14] => fifo_mem.DATAIN14
fifo_in[15] => fifo_mem.data_a[15].DATAIN
fifo_in[15] => fifo_mem.DATAIN15
fifo_out[0] <= fifo_mem.DATAOUT
fifo_out[1] <= fifo_mem.DATAOUT1
fifo_out[2] <= fifo_mem.DATAOUT2
fifo_out[3] <= fifo_mem.DATAOUT3
fifo_out[4] <= fifo_mem.DATAOUT4
fifo_out[5] <= fifo_mem.DATAOUT5
fifo_out[6] <= fifo_mem.DATAOUT6
fifo_out[7] <= fifo_mem.DATAOUT7
fifo_out[8] <= fifo_mem.DATAOUT8
fifo_out[9] <= fifo_mem.DATAOUT9
fifo_out[10] <= fifo_mem.DATAOUT10
fifo_out[11] <= fifo_mem.DATAOUT11
fifo_out[12] <= fifo_mem.DATAOUT12
fifo_out[13] <= fifo_mem.DATAOUT13
fifo_out[14] <= fifo_mem.DATAOUT14
fifo_out[15] <= fifo_mem.DATAOUT15
fifo_wr_en => always0.IN1
fifo_wr_en => always2.IN0
fifo_wr_en => always2.IN0
fifo_rd_en => always2.IN1
fifo_rd_en => always3.IN1
fifo_rd_en => always2.IN1
fifo_full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
fifo_empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1
clk => clk.IN5
clk7_en => clk7_en.IN5
c1 => c1.IN2
c3 => c3.IN2
cck => ~NO_FANOUT~
reset => reset.IN3
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
strhor => hpos.OUTPUTSELECT
reg_address_in[1] => reg_address_in[1].IN5
reg_address_in[2] => reg_address_in[2].IN5
reg_address_in[3] => reg_address_in[3].IN5
reg_address_in[4] => reg_address_in[4].IN5
reg_address_in[5] => reg_address_in[5].IN5
reg_address_in[6] => reg_address_in[6].IN5
reg_address_in[7] => reg_address_in[7].IN5
reg_address_in[8] => reg_address_in[8].IN5
data_in[0] => data_in[0].IN5
data_in[1] => data_in[1].IN5
data_in[2] => data_in[2].IN5
data_in[3] => data_in[3].IN5
data_in[4] => data_in[4].IN5
data_in[5] => data_in[5].IN5
data_in[6] => data_in[6].IN5
data_in[7] => data_in[7].IN5
data_in[8] => data_in[8].IN5
data_in[9] => data_in[9].IN5
data_in[10] => data_in[10].IN5
data_in[11] => data_in[11].IN5
data_in[12] => data_in[12].IN3
data_in[13] => data_in[13].IN3
data_in[14] => data_in[14].IN3
data_in[15] => data_in[15].IN3
chip48[0] => chip48[0].IN2
chip48[1] => chip48[1].IN2
chip48[2] => chip48[2].IN2
chip48[3] => chip48[3].IN2
chip48[4] => chip48[4].IN2
chip48[5] => chip48[5].IN2
chip48[6] => chip48[6].IN2
chip48[7] => chip48[7].IN2
chip48[8] => chip48[8].IN2
chip48[9] => chip48[9].IN2
chip48[10] => chip48[10].IN2
chip48[11] => chip48[11].IN2
chip48[12] => chip48[12].IN2
chip48[13] => chip48[13].IN2
chip48[14] => chip48[14].IN2
chip48[15] => chip48[15].IN2
chip48[16] => chip48[16].IN2
chip48[17] => chip48[17].IN2
chip48[18] => chip48[18].IN2
chip48[19] => chip48[19].IN2
chip48[20] => chip48[20].IN2
chip48[21] => chip48[21].IN2
chip48[22] => chip48[22].IN2
chip48[23] => chip48[23].IN2
chip48[24] => chip48[24].IN2
chip48[25] => chip48[25].IN2
chip48[26] => chip48[26].IN2
chip48[27] => chip48[27].IN2
chip48[28] => chip48[28].IN2
chip48[29] => chip48[29].IN2
chip48[30] => chip48[30].IN2
chip48[31] => chip48[31].IN2
chip48[32] => chip48[32].IN2
chip48[33] => chip48[33].IN2
chip48[34] => chip48[34].IN2
chip48[35] => chip48[35].IN2
chip48[36] => chip48[36].IN2
chip48[37] => chip48[37].IN2
chip48[38] => chip48[38].IN2
chip48[39] => chip48[39].IN2
chip48[40] => chip48[40].IN2
chip48[41] => chip48[41].IN2
chip48[42] => chip48[42].IN2
chip48[43] => chip48[43].IN2
chip48[44] => chip48[44].IN2
chip48[45] => chip48[45].IN2
chip48[46] => chip48[46].IN2
chip48[47] => chip48[47].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
blank => always1.IN0
blank => t_blank.IN1
red[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
a1k => ehb_en.IN1
ecs => killehb.IN1
ecs => always9.IN1
ecs => comb.IN1
ecs => t_blank.IN1
ecs => deniseid_out.DATAA
aga => aga.IN4
hires <= hires.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0
clk => clk.IN8
clk7_en => clk7_en.IN8
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => bplcon1.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
reset => fmode.OUTPUTSELECT
c1 => c1.IN8
c3 => c3.IN8
aga => aga.IN8
reg_address_in[1] => Equal2.IN1
reg_address_in[1] => Equal3.IN7
reg_address_in[1] => Equal4.IN7
reg_address_in[1] => Equal5.IN2
reg_address_in[1] => Equal6.IN7
reg_address_in[1] => Equal7.IN3
reg_address_in[1] => Equal8.IN7
reg_address_in[1] => Equal9.IN3
reg_address_in[1] => Equal10.IN7
reg_address_in[1] => Equal11.IN4
reg_address_in[2] => Equal2.IN7
reg_address_in[2] => Equal3.IN6
reg_address_in[2] => Equal4.IN6
reg_address_in[2] => Equal5.IN7
reg_address_in[2] => Equal6.IN2
reg_address_in[2] => Equal7.IN2
reg_address_in[2] => Equal8.IN6
reg_address_in[2] => Equal9.IN7
reg_address_in[2] => Equal10.IN3
reg_address_in[2] => Equal11.IN3
reg_address_in[3] => Equal2.IN6
reg_address_in[3] => Equal3.IN5
reg_address_in[3] => Equal4.IN5
reg_address_in[3] => Equal5.IN6
reg_address_in[3] => Equal6.IN6
reg_address_in[3] => Equal7.IN7
reg_address_in[3] => Equal8.IN2
reg_address_in[3] => Equal9.IN2
reg_address_in[3] => Equal10.IN2
reg_address_in[3] => Equal11.IN2
reg_address_in[4] => Equal2.IN5
reg_address_in[4] => Equal3.IN4
reg_address_in[4] => Equal4.IN1
reg_address_in[4] => Equal5.IN1
reg_address_in[4] => Equal6.IN1
reg_address_in[4] => Equal7.IN1
reg_address_in[4] => Equal8.IN1
reg_address_in[4] => Equal9.IN1
reg_address_in[4] => Equal10.IN1
reg_address_in[4] => Equal11.IN1
reg_address_in[5] => Equal2.IN4
reg_address_in[5] => Equal3.IN3
reg_address_in[5] => Equal4.IN4
reg_address_in[5] => Equal5.IN5
reg_address_in[5] => Equal6.IN5
reg_address_in[5] => Equal7.IN6
reg_address_in[5] => Equal8.IN5
reg_address_in[5] => Equal9.IN6
reg_address_in[5] => Equal10.IN6
reg_address_in[5] => Equal11.IN7
reg_address_in[6] => Equal2.IN3
reg_address_in[6] => Equal3.IN2
reg_address_in[6] => Equal4.IN3
reg_address_in[6] => Equal5.IN4
reg_address_in[6] => Equal6.IN4
reg_address_in[6] => Equal7.IN5
reg_address_in[6] => Equal8.IN4
reg_address_in[6] => Equal9.IN5
reg_address_in[6] => Equal10.IN5
reg_address_in[6] => Equal11.IN6
reg_address_in[7] => Equal2.IN2
reg_address_in[7] => Equal3.IN1
reg_address_in[7] => Equal4.IN2
reg_address_in[7] => Equal5.IN3
reg_address_in[7] => Equal6.IN3
reg_address_in[7] => Equal7.IN4
reg_address_in[7] => Equal8.IN3
reg_address_in[7] => Equal9.IN4
reg_address_in[7] => Equal10.IN4
reg_address_in[7] => Equal11.IN5
reg_address_in[8] => Equal2.IN0
reg_address_in[8] => Equal3.IN0
reg_address_in[8] => Equal4.IN0
reg_address_in[8] => Equal5.IN0
reg_address_in[8] => Equal6.IN0
reg_address_in[8] => Equal7.IN0
reg_address_in[8] => Equal8.IN0
reg_address_in[8] => Equal9.IN0
reg_address_in[8] => Equal10.IN0
reg_address_in[8] => Equal11.IN0
data_in[0] => bplcon1.DATAB
data_in[0] => fmode.DATAB
data_in[0] => bpl1dat.DATAB
data_in[0] => bpl2dat.DATAB
data_in[0] => bpl3dat.DATAB
data_in[0] => bpl4dat.DATAB
data_in[0] => bpl5dat.DATAB
data_in[0] => bpl6dat.DATAB
data_in[0] => bpl7dat.DATAB
data_in[0] => bpl8dat.DATAB
data_in[1] => bplcon1.DATAB
data_in[1] => fmode.DATAB
data_in[1] => bpl1dat.DATAB
data_in[1] => bpl2dat.DATAB
data_in[1] => bpl3dat.DATAB
data_in[1] => bpl4dat.DATAB
data_in[1] => bpl5dat.DATAB
data_in[1] => bpl6dat.DATAB
data_in[1] => bpl7dat.DATAB
data_in[1] => bpl8dat.DATAB
data_in[2] => bplcon1.DATAB
data_in[2] => bpl1dat.DATAB
data_in[2] => bpl2dat.DATAB
data_in[2] => bpl3dat.DATAB
data_in[2] => bpl4dat.DATAB
data_in[2] => bpl5dat.DATAB
data_in[2] => bpl6dat.DATAB
data_in[2] => bpl7dat.DATAB
data_in[2] => bpl8dat.DATAB
data_in[3] => bplcon1.DATAB
data_in[3] => bpl1dat.DATAB
data_in[3] => bpl2dat.DATAB
data_in[3] => bpl3dat.DATAB
data_in[3] => bpl4dat.DATAB
data_in[3] => bpl5dat.DATAB
data_in[3] => bpl6dat.DATAB
data_in[3] => bpl7dat.DATAB
data_in[3] => bpl8dat.DATAB
data_in[4] => bplcon1.DATAB
data_in[4] => bpl1dat.DATAB
data_in[4] => bpl2dat.DATAB
data_in[4] => bpl3dat.DATAB
data_in[4] => bpl4dat.DATAB
data_in[4] => bpl5dat.DATAB
data_in[4] => bpl6dat.DATAB
data_in[4] => bpl7dat.DATAB
data_in[4] => bpl8dat.DATAB
data_in[5] => bplcon1.DATAB
data_in[5] => bpl1dat.DATAB
data_in[5] => bpl2dat.DATAB
data_in[5] => bpl3dat.DATAB
data_in[5] => bpl4dat.DATAB
data_in[5] => bpl5dat.DATAB
data_in[5] => bpl6dat.DATAB
data_in[5] => bpl7dat.DATAB
data_in[5] => bpl8dat.DATAB
data_in[6] => bplcon1.DATAB
data_in[6] => bpl1dat.DATAB
data_in[6] => bpl2dat.DATAB
data_in[6] => bpl3dat.DATAB
data_in[6] => bpl4dat.DATAB
data_in[6] => bpl5dat.DATAB
data_in[6] => bpl6dat.DATAB
data_in[6] => bpl7dat.DATAB
data_in[6] => bpl8dat.DATAB
data_in[7] => bplcon1.DATAB
data_in[7] => bpl1dat.DATAB
data_in[7] => bpl2dat.DATAB
data_in[7] => bpl3dat.DATAB
data_in[7] => bpl4dat.DATAB
data_in[7] => bpl5dat.DATAB
data_in[7] => bpl6dat.DATAB
data_in[7] => bpl7dat.DATAB
data_in[7] => bpl8dat.DATAB
data_in[8] => bplcon1.DATAB
data_in[8] => bpl1dat.DATAB
data_in[8] => bpl2dat.DATAB
data_in[8] => bpl3dat.DATAB
data_in[8] => bpl4dat.DATAB
data_in[8] => bpl5dat.DATAB
data_in[8] => bpl6dat.DATAB
data_in[8] => bpl7dat.DATAB
data_in[8] => bpl8dat.DATAB
data_in[9] => bplcon1.DATAB
data_in[9] => bpl1dat.DATAB
data_in[9] => bpl2dat.DATAB
data_in[9] => bpl3dat.DATAB
data_in[9] => bpl4dat.DATAB
data_in[9] => bpl5dat.DATAB
data_in[9] => bpl6dat.DATAB
data_in[9] => bpl7dat.DATAB
data_in[9] => bpl8dat.DATAB
data_in[10] => bplcon1.DATAB
data_in[10] => bpl1dat.DATAB
data_in[10] => bpl2dat.DATAB
data_in[10] => bpl3dat.DATAB
data_in[10] => bpl4dat.DATAB
data_in[10] => bpl5dat.DATAB
data_in[10] => bpl6dat.DATAB
data_in[10] => bpl7dat.DATAB
data_in[10] => bpl8dat.DATAB
data_in[11] => bplcon1.DATAB
data_in[11] => bpl1dat.DATAB
data_in[11] => bpl2dat.DATAB
data_in[11] => bpl3dat.DATAB
data_in[11] => bpl4dat.DATAB
data_in[11] => bpl5dat.DATAB
data_in[11] => bpl6dat.DATAB
data_in[11] => bpl7dat.DATAB
data_in[11] => bpl8dat.DATAB
data_in[12] => bplcon1.DATAB
data_in[12] => bpl1dat.DATAB
data_in[12] => bpl2dat.DATAB
data_in[12] => bpl3dat.DATAB
data_in[12] => bpl4dat.DATAB
data_in[12] => bpl5dat.DATAB
data_in[12] => bpl6dat.DATAB
data_in[12] => bpl7dat.DATAB
data_in[12] => bpl8dat.DATAB
data_in[13] => bplcon1.DATAB
data_in[13] => bpl1dat.DATAB
data_in[13] => bpl2dat.DATAB
data_in[13] => bpl3dat.DATAB
data_in[13] => bpl4dat.DATAB
data_in[13] => bpl5dat.DATAB
data_in[13] => bpl6dat.DATAB
data_in[13] => bpl7dat.DATAB
data_in[13] => bpl8dat.DATAB
data_in[14] => bplcon1.DATAB
data_in[14] => bpl1dat.DATAB
data_in[14] => bpl2dat.DATAB
data_in[14] => bpl3dat.DATAB
data_in[14] => bpl4dat.DATAB
data_in[14] => bpl5dat.DATAB
data_in[14] => bpl6dat.DATAB
data_in[14] => bpl7dat.DATAB
data_in[14] => bpl8dat.DATAB
data_in[15] => bplcon1.DATAB
data_in[15] => bpl1dat.DATAB
data_in[15] => bpl2dat.DATAB
data_in[15] => bpl3dat.DATAB
data_in[15] => bpl4dat.DATAB
data_in[15] => bpl5dat.DATAB
data_in[15] => bpl6dat.DATAB
data_in[15] => bpl7dat.DATAB
data_in[15] => bpl8dat.DATAB
chip48[0] => chip48_fmode[0].DATAB
chip48[1] => chip48_fmode[1].DATAB
chip48[2] => chip48_fmode[2].DATAB
chip48[3] => chip48_fmode[3].DATAB
chip48[4] => chip48_fmode[4].DATAB
chip48[5] => chip48_fmode[5].DATAB
chip48[6] => chip48_fmode[6].DATAB
chip48[7] => chip48_fmode[7].DATAB
chip48[8] => chip48_fmode[8].DATAB
chip48[9] => chip48_fmode[9].DATAB
chip48[10] => chip48_fmode[10].DATAB
chip48[11] => chip48_fmode[11].DATAB
chip48[12] => chip48_fmode[12].DATAB
chip48[13] => chip48_fmode[13].DATAB
chip48[14] => chip48_fmode[14].DATAB
chip48[15] => chip48_fmode[15].DATAB
chip48[16] => chip48_fmode[16].DATAB
chip48[17] => chip48_fmode[17].DATAB
chip48[18] => chip48_fmode[18].DATAB
chip48[19] => chip48_fmode[19].DATAB
chip48[20] => chip48_fmode[20].DATAB
chip48[21] => chip48_fmode[21].DATAB
chip48[22] => chip48_fmode[22].DATAB
chip48[23] => chip48_fmode[23].DATAB
chip48[24] => chip48_fmode[24].DATAB
chip48[25] => chip48_fmode[25].DATAB
chip48[26] => chip48_fmode[26].DATAB
chip48[27] => chip48_fmode[27].DATAB
chip48[28] => chip48_fmode[28].DATAB
chip48[29] => chip48_fmode[29].DATAB
chip48[30] => chip48_fmode[30].DATAB
chip48[31] => chip48_fmode[31].DATAB
chip48[32] => chip48_fmode[32].DATAA
chip48[33] => chip48_fmode[33].DATAA
chip48[34] => chip48_fmode[34].DATAA
chip48[35] => chip48_fmode[35].DATAA
chip48[36] => chip48_fmode[36].DATAA
chip48[37] => chip48_fmode[37].DATAA
chip48[38] => chip48_fmode[38].DATAA
chip48[39] => chip48_fmode[39].DATAA
chip48[40] => chip48_fmode[40].DATAA
chip48[41] => chip48_fmode[41].DATAA
chip48[42] => chip48_fmode[42].DATAA
chip48[43] => chip48_fmode[43].DATAA
chip48[44] => chip48_fmode[44].DATAA
chip48[45] => chip48_fmode[45].DATAA
chip48[46] => chip48_fmode[46].DATAA
chip48[47] => chip48_fmode[47].DATAA
hires => hires.IN8
shres => shres.IN8
hpos[0] => ~NO_FANOUT~
hpos[1] => ~NO_FANOUT~
hpos[2] => Decoder0.IN1
hpos[2] => extra_delay_r.DATAB
hpos[3] => Decoder0.IN0
hpos[3] => Decoder1.IN1
hpos[3] => extra_delay_r.DATAA
hpos[4] => Decoder1.IN0
hpos[4] => Decoder2.IN1
hpos[4] => extra_delay_r.DATAB
hpos[5] => Decoder2.IN0
hpos[6] => ~NO_FANOUT~
hpos[7] => ~NO_FANOUT~
hpos[8] => ~NO_FANOUT~
bpldata[1] <= denise_bitplane_shifter:bplshft1.out
bpldata[2] <= denise_bitplane_shifter:bplshft2.out
bpldata[3] <= denise_bitplane_shifter:bplshft3.out
bpldata[4] <= denise_bitplane_shifter:bplshft4.out
bpldata[5] <= denise_bitplane_shifter:bplshft5.out
bpldata[6] <= denise_bitplane_shifter:bplshft6.out
bpldata[7] <= denise_bitplane_shifter:bplshft7.out
bpldata[8] <= denise_bitplane_shifter:bplshft8.out


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8
clk => sh_scroller[0].CLK
clk => sh_scroller[1].CLK
clk => sh_scroller[2].CLK
clk => sh_scroller[3].CLK
clk => sh_scroller[4].CLK
clk => sh_scroller[5].CLK
clk => sh_scroller[6].CLK
clk => sh_scroller[7].CLK
clk => scroller[0].CLK
clk => scroller[1].CLK
clk => scroller[2].CLK
clk => scroller[3].CLK
clk => scroller[4].CLK
clk => scroller[5].CLK
clk => scroller[6].CLK
clk => scroller[7].CLK
clk => scroller[8].CLK
clk => scroller[9].CLK
clk => scroller[10].CLK
clk => scroller[11].CLK
clk => scroller[12].CLK
clk => scroller[13].CLK
clk => scroller[14].CLK
clk => scroller[15].CLK
clk => scroller[16].CLK
clk => scroller[17].CLK
clk => scroller[18].CLK
clk => scroller[19].CLK
clk => scroller[20].CLK
clk => scroller[21].CLK
clk => scroller[22].CLK
clk => scroller[23].CLK
clk => scroller[24].CLK
clk => scroller[25].CLK
clk => scroller[26].CLK
clk => scroller[27].CLK
clk => scroller[28].CLK
clk => scroller[29].CLK
clk => scroller[30].CLK
clk => scroller[31].CLK
clk => scroller[32].CLK
clk => scroller[33].CLK
clk => scroller[34].CLK
clk => scroller[35].CLK
clk => scroller[36].CLK
clk => scroller[37].CLK
clk => scroller[38].CLK
clk => scroller[39].CLK
clk => scroller[40].CLK
clk => scroller[41].CLK
clk => scroller[42].CLK
clk => scroller[43].CLK
clk => scroller[44].CLK
clk => scroller[45].CLK
clk => scroller[46].CLK
clk => scroller[47].CLK
clk => scroller[48].CLK
clk => scroller[49].CLK
clk => scroller[50].CLK
clk => scroller[51].CLK
clk => scroller[52].CLK
clk => scroller[53].CLK
clk => scroller[54].CLK
clk => scroller[55].CLK
clk => scroller[56].CLK
clk => scroller[57].CLK
clk => scroller[58].CLK
clk => scroller[59].CLK
clk => scroller[60].CLK
clk => scroller[61].CLK
clk => scroller[62].CLK
clk => scroller[63].CLK
clk => shifter[0].CLK
clk => shifter[1].CLK
clk => shifter[2].CLK
clk => shifter[3].CLK
clk => shifter[4].CLK
clk => shifter[5].CLK
clk => shifter[6].CLK
clk => shifter[7].CLK
clk => shifter[8].CLK
clk => shifter[9].CLK
clk => shifter[10].CLK
clk => shifter[11].CLK
clk => shifter[12].CLK
clk => shifter[13].CLK
clk => shifter[14].CLK
clk => shifter[15].CLK
clk => shifter[16].CLK
clk => shifter[17].CLK
clk => shifter[18].CLK
clk => shifter[19].CLK
clk => shifter[20].CLK
clk => shifter[21].CLK
clk => shifter[22].CLK
clk => shifter[23].CLK
clk => shifter[24].CLK
clk => shifter[25].CLK
clk => shifter[26].CLK
clk => shifter[27].CLK
clk => shifter[28].CLK
clk => shifter[29].CLK
clk => shifter[30].CLK
clk => shifter[31].CLK
clk => shifter[32].CLK
clk => shifter[33].CLK
clk => shifter[34].CLK
clk => shifter[35].CLK
clk => shifter[36].CLK
clk => shifter[37].CLK
clk => shifter[38].CLK
clk => shifter[39].CLK
clk => shifter[40].CLK
clk => shifter[41].CLK
clk => shifter[42].CLK
clk => shifter[43].CLK
clk => shifter[44].CLK
clk => shifter[45].CLK
clk => shifter[46].CLK
clk => shifter[47].CLK
clk => shifter[48].CLK
clk => shifter[49].CLK
clk => shifter[50].CLK
clk => shifter[51].CLK
clk => shifter[52].CLK
clk => shifter[53].CLK
clk => shifter[54].CLK
clk => shifter[55].CLK
clk => shifter[56].CLK
clk => shifter[57].CLK
clk => shifter[58].CLK
clk => shifter[59].CLK
clk => shifter[60].CLK
clk => shifter[61].CLK
clk => shifter[62].CLK
clk => shifter[63].CLK
clk7_en => ~NO_FANOUT~
c1 => shift.IN0
c1 => shift.IN0
c1 => always2.IN0
c3 => shift.IN1
c3 => shift.IN1
c3 => always2.IN1
load => always2.IN1
hires => shift.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
hires => sh_select.OUTPUTSELECT
shres => shift.OUTPUTSELECT
shres => select[5].OUTPUTSELECT
shres => select[4].OUTPUTSELECT
shres => select[3].OUTPUTSELECT
shres => select[2].OUTPUTSELECT
shres => select[1].OUTPUTSELECT
shres => select[0].OUTPUTSELECT
shres => sh_select[1].OUTPUTSELECT
shres => sh_select[0].OUTPUTSELECT
fmode[0] => Decoder0.IN1
fmode[1] => Decoder0.IN0
aga => sh_select[0].DATAB
aga => Mux1.IN8
data_in[0] => shifter.DATAB
data_in[1] => shifter.DATAB
data_in[2] => shifter.DATAB
data_in[3] => shifter.DATAB
data_in[4] => shifter.DATAB
data_in[5] => shifter.DATAB
data_in[6] => shifter.DATAB
data_in[7] => shifter.DATAB
data_in[8] => shifter.DATAB
data_in[9] => shifter.DATAB
data_in[10] => shifter.DATAB
data_in[11] => shifter.DATAB
data_in[12] => shifter.DATAB
data_in[13] => shifter.DATAB
data_in[14] => shifter.DATAB
data_in[15] => shifter.DATAB
data_in[16] => shifter.DATAB
data_in[17] => shifter.DATAB
data_in[18] => shifter.DATAB
data_in[19] => shifter.DATAB
data_in[20] => shifter.DATAB
data_in[21] => shifter.DATAB
data_in[22] => shifter.DATAB
data_in[23] => shifter.DATAB
data_in[24] => shifter.DATAB
data_in[25] => shifter.DATAB
data_in[26] => shifter.DATAB
data_in[27] => shifter.DATAB
data_in[28] => shifter.DATAB
data_in[29] => shifter.DATAB
data_in[30] => shifter.DATAB
data_in[31] => shifter.DATAB
data_in[32] => shifter.DATAB
data_in[33] => shifter.DATAB
data_in[34] => shifter.DATAB
data_in[35] => shifter.DATAB
data_in[36] => shifter.DATAB
data_in[37] => shifter.DATAB
data_in[38] => shifter.DATAB
data_in[39] => shifter.DATAB
data_in[40] => shifter.DATAB
data_in[41] => shifter.DATAB
data_in[42] => shifter.DATAB
data_in[43] => shifter.DATAB
data_in[44] => shifter.DATAB
data_in[45] => shifter.DATAB
data_in[46] => shifter.DATAB
data_in[47] => shifter.DATAB
data_in[48] => shifter.DATAB
data_in[49] => shifter.DATAB
data_in[50] => shifter.DATAB
data_in[51] => shifter.DATAB
data_in[52] => shifter.DATAB
data_in[53] => shifter.DATAB
data_in[54] => shifter.DATAB
data_in[55] => shifter.DATAB
data_in[56] => shifter.DATAB
data_in[57] => shifter.DATAB
data_in[58] => shifter.DATAB
data_in[59] => shifter.DATAB
data_in[60] => shifter.DATAB
data_in[61] => shifter.DATAB
data_in[62] => shifter.DATAB
data_in[63] => shifter.DATAB
scroll[0] => sh_select.DATAB
scroll[0] => sh_select.DATAA
scroll[0] => select[0].DATAB
scroll[1] => sh_select.DATAA
scroll[1] => select[1].DATAB
scroll[1] => select.DATAB
scroll[2] => select[2].DATAB
scroll[2] => select.DATAB
scroll[2] => select.DATAA
scroll[3] => select[3].DATAB
scroll[3] => select.DATAB
scroll[3] => select.DATAA
scroll[4] => select.IN1
scroll[4] => select.DATAB
scroll[4] => select.DATAA
scroll[5] => select.IN1
scroll[5] => select.IN1
scroll[5] => select.DATAA
scroll[6] => select.IN1
scroll[6] => select.IN1
scroll[7] => select.IN1
out <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_playfields:plfm0
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => plfdata.OUTPUTSELECT
aga => always2.IN1
bpldata[1] => always1.IN1
bpldata[1] => plfdata.DATAB
bpldata[1] => plfdata.DATAB
bpldata[1] => plfdata.DATAA
bpldata[1] => Equal0.IN7
bpldata[2] => always1.IN1
bpldata[2] => Add0.IN9
bpldata[2] => plfdata.DATAA
bpldata[2] => plfdata.DATAA
bpldata[2] => Equal0.IN6
bpldata[3] => always1.IN1
bpldata[3] => plfdata.DATAB
bpldata[3] => plfdata.DATAB
bpldata[3] => plfdata.DATAA
bpldata[3] => Equal0.IN5
bpldata[4] => always1.IN1
bpldata[4] => Add0.IN8
bpldata[4] => plfdata.DATAA
bpldata[4] => plfdata.DATAA
bpldata[4] => Equal0.IN4
bpldata[5] => always1.IN0
bpldata[5] => plfdata.DATAB
bpldata[5] => plfdata.DATAB
bpldata[5] => always2.IN1
bpldata[5] => plfdata.DATAA
bpldata[5] => Equal0.IN3
bpldata[6] => always1.IN0
bpldata[6] => Add0.IN7
bpldata[6] => plfdata.DATAA
bpldata[6] => plfdata.DATAA
bpldata[6] => Equal0.IN2
bpldata[7] => always1.IN1
bpldata[7] => plfdata.DATAB
bpldata[7] => plfdata.DATAB
bpldata[7] => plfdata.DATAA
bpldata[7] => Equal0.IN1
bpldata[8] => always1.IN1
bpldata[8] => Add0.IN6
bpldata[8] => plfdata.DATAA
bpldata[8] => Equal0.IN0
dblpf => nplayfield.OUTPUTSELECT
dblpf => nplayfield.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
dblpf => plfdata.OUTPUTSELECT
pf2of[0] => Decoder0.IN2
pf2of[1] => Decoder0.IN1
pf2of[2] => Decoder0.IN0
bplcon2[0] => ~NO_FANOUT~
bplcon2[1] => ~NO_FANOUT~
bplcon2[2] => ~NO_FANOUT~
bplcon2[3] => LessThan0.IN6
bplcon2[4] => LessThan0.IN5
bplcon2[5] => LessThan0.IN4
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
bplcon2[6] => plfdata.OUTPUTSELECT
nplayfield[1] <= nplayfield.DB_MAX_OUTPUT_PORT_TYPE
nplayfield[2] <= nplayfield.DB_MAX_OUTPUT_PORT_TYPE
plfdata[0] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[1] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[2] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[3] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[4] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[5] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[6] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE
plfdata[7] <= plfdata.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0
clk => clk.IN8
clk7_en => clk7_en.IN8
reset => reset.IN8
c1 => shift.IN0
c1 => shift.IN0
c3 => shift.IN1
c3 => shift.IN1
aga => always0.IN1
aga => always2.IN1
aga => always2.IN1
aga => always2.IN1
aga => always2.IN1
reg_address_in[1] => reg_address_in[1].IN8
reg_address_in[2] => reg_address_in[2].IN8
reg_address_in[3] => Equal1.IN2
reg_address_in[3] => Equal2.IN0
reg_address_in[3] => Equal3.IN2
reg_address_in[3] => Equal4.IN1
reg_address_in[3] => Equal5.IN2
reg_address_in[3] => Equal6.IN1
reg_address_in[3] => Equal7.IN2
reg_address_in[3] => Equal8.IN2
reg_address_in[3] => Equal9.IN5
reg_address_in[4] => Equal1.IN1
reg_address_in[4] => Equal2.IN2
reg_address_in[4] => Equal3.IN0
reg_address_in[4] => Equal4.IN0
reg_address_in[4] => Equal5.IN1
reg_address_in[4] => Equal6.IN2
reg_address_in[4] => Equal7.IN1
reg_address_in[4] => Equal8.IN1
reg_address_in[4] => Equal9.IN4
reg_address_in[5] => Equal1.IN0
reg_address_in[5] => Equal2.IN1
reg_address_in[5] => Equal3.IN1
reg_address_in[5] => Equal4.IN2
reg_address_in[5] => Equal5.IN0
reg_address_in[5] => Equal6.IN0
reg_address_in[5] => Equal7.IN0
reg_address_in[5] => Equal8.IN0
reg_address_in[5] => Equal9.IN3
reg_address_in[6] => Equal0.IN5
reg_address_in[6] => Equal9.IN2
reg_address_in[7] => Equal0.IN4
reg_address_in[7] => Equal9.IN1
reg_address_in[8] => Equal0.IN3
reg_address_in[8] => Equal9.IN0
hpos[0] => hpos[0].IN8
hpos[1] => hpos[1].IN8
hpos[2] => hpos[2].IN8
hpos[3] => hpos[3].IN8
hpos[4] => hpos[4].IN8
hpos[5] => hpos[5].IN8
hpos[6] => hpos[6].IN8
hpos[7] => hpos[7].IN8
hpos[8] => hpos[8].IN8
data_in[0] => data_in[0].IN8
data_in[1] => data_in[1].IN8
data_in[2] => data_in[2].IN8
data_in[3] => data_in[3].IN8
data_in[4] => data_in[4].IN8
data_in[5] => data_in[5].IN8
data_in[6] => data_in[6].IN8
data_in[7] => data_in[7].IN8
data_in[8] => data_in[8].IN8
data_in[9] => data_in[9].IN8
data_in[10] => data_in[10].IN8
data_in[11] => data_in[11].IN8
data_in[12] => data_in[12].IN8
data_in[13] => data_in[13].IN8
data_in[14] => data_in[14].IN8
data_in[15] => data_in[15].IN8
chip48[0] => chip48[0].IN8
chip48[1] => chip48[1].IN8
chip48[2] => chip48[2].IN8
chip48[3] => chip48[3].IN8
chip48[4] => chip48[4].IN8
chip48[5] => chip48[5].IN8
chip48[6] => chip48[6].IN8
chip48[7] => chip48[7].IN8
chip48[8] => chip48[8].IN8
chip48[9] => chip48[9].IN8
chip48[10] => chip48[10].IN8
chip48[11] => chip48[11].IN8
chip48[12] => chip48[12].IN8
chip48[13] => chip48[13].IN8
chip48[14] => chip48[14].IN8
chip48[15] => chip48[15].IN8
chip48[16] => chip48[16].IN8
chip48[17] => chip48[17].IN8
chip48[18] => chip48[18].IN8
chip48[19] => chip48[19].IN8
chip48[20] => chip48[20].IN8
chip48[21] => chip48[21].IN8
chip48[22] => chip48[22].IN8
chip48[23] => chip48[23].IN8
chip48[24] => chip48[24].IN8
chip48[25] => chip48[25].IN8
chip48[26] => chip48[26].IN8
chip48[27] => chip48[27].IN8
chip48[28] => chip48[28].IN8
chip48[29] => chip48[29].IN8
chip48[30] => chip48[30].IN8
chip48[31] => chip48[31].IN8
chip48[32] => chip48[32].IN8
chip48[33] => chip48[33].IN8
chip48[34] => chip48[34].IN8
chip48[35] => chip48[35].IN8
chip48[36] => chip48[36].IN8
chip48[37] => chip48[37].IN8
chip48[38] => chip48[38].IN8
chip48[39] => chip48[39].IN8
chip48[40] => chip48[40].IN8
chip48[41] => chip48[41].IN8
chip48[42] => chip48[42].IN8
chip48[43] => chip48[43].IN8
chip48[44] => chip48[44].IN8
chip48[45] => chip48[45].IN8
chip48[46] => chip48[46].IN8
chip48[47] => chip48[47].IN8
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
sprena => nsprite.IN1
esprm[0] => sprdata.DATAB
esprm[0] => sprdata.DATAB
esprm[0] => sprdata.DATAB
esprm[0] => sprdata.DATAB
esprm[1] => sprdata.DATAB
esprm[1] => sprdata.DATAB
esprm[1] => sprdata.DATAB
esprm[1] => sprdata.DATAB
esprm[2] => sprdata.DATAB
esprm[2] => sprdata.DATAB
esprm[2] => sprdata.DATAB
esprm[2] => sprdata.DATAB
esprm[3] => sprdata.DATAB
esprm[3] => sprdata.DATAB
esprm[3] => sprdata.DATAB
esprm[3] => sprdata.DATAB
osprm[0] => sprdata.DATAA
osprm[0] => sprdata.DATAB
osprm[0] => sprdata.DATAA
osprm[0] => sprdata.DATAB
osprm[0] => sprdata.DATAA
osprm[0] => sprdata.DATAB
osprm[0] => sprdata.DATAA
osprm[0] => sprdata.DATAB
osprm[1] => sprdata.DATAA
osprm[1] => sprdata.DATAB
osprm[1] => sprdata.DATAA
osprm[1] => sprdata.DATAB
osprm[1] => sprdata.DATAA
osprm[1] => sprdata.DATAB
osprm[1] => sprdata.DATAA
osprm[1] => sprdata.DATAB
osprm[2] => sprdata.DATAA
osprm[2] => sprdata.DATAB
osprm[2] => sprdata.DATAA
osprm[2] => sprdata.DATAB
osprm[2] => sprdata.DATAA
osprm[2] => sprdata.DATAB
osprm[2] => sprdata.DATAA
osprm[2] => sprdata.DATAB
osprm[3] => sprdata.DATAA
osprm[3] => sprdata.DATAB
osprm[3] => sprdata.DATAA
osprm[3] => sprdata.DATAB
osprm[3] => sprdata.DATAA
osprm[3] => sprdata.DATAB
osprm[3] => sprdata.DATAA
osprm[3] => sprdata.DATAB
spres[0] => Equal10.IN3
spres[0] => Equal11.IN3
spres[1] => Equal10.IN2
spres[1] => Equal11.IN2
nsprite[0] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[1] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[2] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[3] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[4] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[5] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[6] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
nsprite[7] <= nsprite.DB_MAX_OUTPUT_PORT_TYPE
sprdata[0] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[2] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[3] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[4] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[5] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[6] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE
sprdata[7] <= sprdata.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7
clk => shiftb[0].CLK
clk => shiftb[1].CLK
clk => shiftb[2].CLK
clk => shiftb[3].CLK
clk => shiftb[4].CLK
clk => shiftb[5].CLK
clk => shiftb[6].CLK
clk => shiftb[7].CLK
clk => shiftb[8].CLK
clk => shiftb[9].CLK
clk => shiftb[10].CLK
clk => shiftb[11].CLK
clk => shiftb[12].CLK
clk => shiftb[13].CLK
clk => shiftb[14].CLK
clk => shiftb[15].CLK
clk => shiftb[16].CLK
clk => shiftb[17].CLK
clk => shiftb[18].CLK
clk => shiftb[19].CLK
clk => shiftb[20].CLK
clk => shiftb[21].CLK
clk => shiftb[22].CLK
clk => shiftb[23].CLK
clk => shiftb[24].CLK
clk => shiftb[25].CLK
clk => shiftb[26].CLK
clk => shiftb[27].CLK
clk => shiftb[28].CLK
clk => shiftb[29].CLK
clk => shiftb[30].CLK
clk => shiftb[31].CLK
clk => shiftb[32].CLK
clk => shiftb[33].CLK
clk => shiftb[34].CLK
clk => shiftb[35].CLK
clk => shiftb[36].CLK
clk => shiftb[37].CLK
clk => shiftb[38].CLK
clk => shiftb[39].CLK
clk => shiftb[40].CLK
clk => shiftb[41].CLK
clk => shiftb[42].CLK
clk => shiftb[43].CLK
clk => shiftb[44].CLK
clk => shiftb[45].CLK
clk => shiftb[46].CLK
clk => shiftb[47].CLK
clk => shiftb[48].CLK
clk => shiftb[49].CLK
clk => shiftb[50].CLK
clk => shiftb[51].CLK
clk => shiftb[52].CLK
clk => shiftb[53].CLK
clk => shiftb[54].CLK
clk => shiftb[55].CLK
clk => shiftb[56].CLK
clk => shiftb[57].CLK
clk => shiftb[58].CLK
clk => shiftb[59].CLK
clk => shiftb[60].CLK
clk => shiftb[61].CLK
clk => shiftb[62].CLK
clk => shiftb[63].CLK
clk => shifta[0].CLK
clk => shifta[1].CLK
clk => shifta[2].CLK
clk => shifta[3].CLK
clk => shifta[4].CLK
clk => shifta[5].CLK
clk => shifta[6].CLK
clk => shifta[7].CLK
clk => shifta[8].CLK
clk => shifta[9].CLK
clk => shifta[10].CLK
clk => shifta[11].CLK
clk => shifta[12].CLK
clk => shifta[13].CLK
clk => shifta[14].CLK
clk => shifta[15].CLK
clk => shifta[16].CLK
clk => shifta[17].CLK
clk => shifta[18].CLK
clk => shifta[19].CLK
clk => shifta[20].CLK
clk => shifta[21].CLK
clk => shifta[22].CLK
clk => shifta[23].CLK
clk => shifta[24].CLK
clk => shifta[25].CLK
clk => shifta[26].CLK
clk => shifta[27].CLK
clk => shifta[28].CLK
clk => shifta[29].CLK
clk => shifta[30].CLK
clk => shifta[31].CLK
clk => shifta[32].CLK
clk => shifta[33].CLK
clk => shifta[34].CLK
clk => shifta[35].CLK
clk => shifta[36].CLK
clk => shifta[37].CLK
clk => shifta[38].CLK
clk => shifta[39].CLK
clk => shifta[40].CLK
clk => shifta[41].CLK
clk => shifta[42].CLK
clk => shifta[43].CLK
clk => shifta[44].CLK
clk => shifta[45].CLK
clk => shifta[46].CLK
clk => shifta[47].CLK
clk => shifta[48].CLK
clk => shifta[49].CLK
clk => shifta[50].CLK
clk => shifta[51].CLK
clk => shifta[52].CLK
clk => shifta[53].CLK
clk => shifta[54].CLK
clk => shifta[55].CLK
clk => shifta[56].CLK
clk => shifta[57].CLK
clk => shifta[58].CLK
clk => shifta[59].CLK
clk => shifta[60].CLK
clk => shifta[61].CLK
clk => shifta[62].CLK
clk => shifta[63].CLK
clk => datlb[0].CLK
clk => datlb[1].CLK
clk => datlb[2].CLK
clk => datlb[3].CLK
clk => datlb[4].CLK
clk => datlb[5].CLK
clk => datlb[6].CLK
clk => datlb[7].CLK
clk => datlb[8].CLK
clk => datlb[9].CLK
clk => datlb[10].CLK
clk => datlb[11].CLK
clk => datlb[12].CLK
clk => datlb[13].CLK
clk => datlb[14].CLK
clk => datlb[15].CLK
clk => datlb[16].CLK
clk => datlb[17].CLK
clk => datlb[18].CLK
clk => datlb[19].CLK
clk => datlb[20].CLK
clk => datlb[21].CLK
clk => datlb[22].CLK
clk => datlb[23].CLK
clk => datlb[24].CLK
clk => datlb[25].CLK
clk => datlb[26].CLK
clk => datlb[27].CLK
clk => datlb[28].CLK
clk => datlb[29].CLK
clk => datlb[30].CLK
clk => datlb[31].CLK
clk => datlb[32].CLK
clk => datlb[33].CLK
clk => datlb[34].CLK
clk => datlb[35].CLK
clk => datlb[36].CLK
clk => datlb[37].CLK
clk => datlb[38].CLK
clk => datlb[39].CLK
clk => datlb[40].CLK
clk => datlb[41].CLK
clk => datlb[42].CLK
clk => datlb[43].CLK
clk => datlb[44].CLK
clk => datlb[45].CLK
clk => datlb[46].CLK
clk => datlb[47].CLK
clk => datlb[48].CLK
clk => datlb[49].CLK
clk => datlb[50].CLK
clk => datlb[51].CLK
clk => datlb[52].CLK
clk => datlb[53].CLK
clk => datlb[54].CLK
clk => datlb[55].CLK
clk => datlb[56].CLK
clk => datlb[57].CLK
clk => datlb[58].CLK
clk => datlb[59].CLK
clk => datlb[60].CLK
clk => datlb[61].CLK
clk => datlb[62].CLK
clk => datlb[63].CLK
clk => datla[0].CLK
clk => datla[1].CLK
clk => datla[2].CLK
clk => datla[3].CLK
clk => datla[4].CLK
clk => datla[5].CLK
clk => datla[6].CLK
clk => datla[7].CLK
clk => datla[8].CLK
clk => datla[9].CLK
clk => datla[10].CLK
clk => datla[11].CLK
clk => datla[12].CLK
clk => datla[13].CLK
clk => datla[14].CLK
clk => datla[15].CLK
clk => datla[16].CLK
clk => datla[17].CLK
clk => datla[18].CLK
clk => datla[19].CLK
clk => datla[20].CLK
clk => datla[21].CLK
clk => datla[22].CLK
clk => datla[23].CLK
clk => datla[24].CLK
clk => datla[25].CLK
clk => datla[26].CLK
clk => datla[27].CLK
clk => datla[28].CLK
clk => datla[29].CLK
clk => datla[30].CLK
clk => datla[31].CLK
clk => datla[32].CLK
clk => datla[33].CLK
clk => datla[34].CLK
clk => datla[35].CLK
clk => datla[36].CLK
clk => datla[37].CLK
clk => datla[38].CLK
clk => datla[39].CLK
clk => datla[40].CLK
clk => datla[41].CLK
clk => datla[42].CLK
clk => datla[43].CLK
clk => datla[44].CLK
clk => datla[45].CLK
clk => datla[46].CLK
clk => datla[47].CLK
clk => datla[48].CLK
clk => datla[49].CLK
clk => datla[50].CLK
clk => datla[51].CLK
clk => datla[52].CLK
clk => datla[53].CLK
clk => datla[54].CLK
clk => datla[55].CLK
clk => datla[56].CLK
clk => datla[57].CLK
clk => datla[58].CLK
clk => datla[59].CLK
clk => datla[60].CLK
clk => datla[61].CLK
clk => datla[62].CLK
clk => datla[63].CLK
clk => hstart[0].CLK
clk => attach~reg0.CLK
clk => hstart[1].CLK
clk => hstart[2].CLK
clk => hstart[3].CLK
clk => hstart[4].CLK
clk => hstart[5].CLK
clk => hstart[6].CLK
clk => hstart[7].CLK
clk => hstart[8].CLK
clk => load_del.CLK
clk => load.CLK
clk => armed.CLK
clk7_en => always8.IN1
clk7_en => armed.ENA
clk7_en => load.ENA
clk7_en => load_del.ENA
clk7_en => hstart[1].ENA
clk7_en => hstart[0].ENA
clk7_en => datla[0].ENA
clk7_en => datlb[0].ENA
clk7_en => datlb[1].ENA
clk7_en => datlb[2].ENA
clk7_en => datlb[3].ENA
clk7_en => datlb[4].ENA
clk7_en => datlb[5].ENA
clk7_en => datlb[6].ENA
clk7_en => datlb[7].ENA
clk7_en => datlb[8].ENA
clk7_en => datlb[9].ENA
clk7_en => datlb[10].ENA
clk7_en => datlb[11].ENA
clk7_en => datlb[12].ENA
clk7_en => datlb[13].ENA
clk7_en => datlb[14].ENA
clk7_en => datlb[15].ENA
clk7_en => datlb[16].ENA
clk7_en => datlb[17].ENA
clk7_en => datlb[18].ENA
clk7_en => datlb[19].ENA
clk7_en => datlb[20].ENA
clk7_en => datlb[21].ENA
clk7_en => datlb[22].ENA
clk7_en => datlb[23].ENA
clk7_en => datlb[24].ENA
clk7_en => datlb[25].ENA
clk7_en => datlb[26].ENA
clk7_en => datlb[27].ENA
clk7_en => datlb[28].ENA
clk7_en => datlb[29].ENA
clk7_en => datlb[30].ENA
clk7_en => datlb[31].ENA
clk7_en => datlb[32].ENA
clk7_en => datlb[33].ENA
clk7_en => datlb[34].ENA
clk7_en => datlb[35].ENA
clk7_en => datlb[36].ENA
clk7_en => datlb[37].ENA
clk7_en => datlb[38].ENA
clk7_en => datlb[39].ENA
clk7_en => datlb[40].ENA
clk7_en => datlb[41].ENA
clk7_en => datlb[42].ENA
clk7_en => datlb[43].ENA
clk7_en => datlb[44].ENA
clk7_en => datlb[45].ENA
clk7_en => datlb[46].ENA
clk7_en => datlb[47].ENA
clk7_en => datlb[48].ENA
clk7_en => datlb[49].ENA
clk7_en => datlb[50].ENA
clk7_en => datlb[51].ENA
clk7_en => datlb[52].ENA
clk7_en => datlb[53].ENA
clk7_en => datlb[54].ENA
clk7_en => datlb[55].ENA
clk7_en => datlb[56].ENA
clk7_en => datlb[57].ENA
clk7_en => datlb[58].ENA
clk7_en => datlb[59].ENA
clk7_en => datlb[60].ENA
clk7_en => datlb[61].ENA
clk7_en => datlb[62].ENA
clk7_en => datlb[63].ENA
clk7_en => datla[1].ENA
clk7_en => datla[2].ENA
clk7_en => datla[3].ENA
clk7_en => datla[4].ENA
clk7_en => datla[5].ENA
clk7_en => datla[6].ENA
clk7_en => datla[7].ENA
clk7_en => datla[8].ENA
clk7_en => datla[9].ENA
clk7_en => datla[10].ENA
clk7_en => datla[11].ENA
clk7_en => datla[12].ENA
clk7_en => datla[13].ENA
clk7_en => datla[14].ENA
clk7_en => datla[15].ENA
clk7_en => datla[16].ENA
clk7_en => datla[17].ENA
clk7_en => datla[18].ENA
clk7_en => datla[19].ENA
clk7_en => datla[20].ENA
clk7_en => datla[21].ENA
clk7_en => datla[22].ENA
clk7_en => datla[23].ENA
clk7_en => datla[24].ENA
clk7_en => datla[25].ENA
clk7_en => datla[26].ENA
clk7_en => datla[27].ENA
clk7_en => datla[28].ENA
clk7_en => datla[29].ENA
clk7_en => datla[30].ENA
clk7_en => datla[31].ENA
clk7_en => datla[32].ENA
clk7_en => datla[33].ENA
clk7_en => datla[34].ENA
clk7_en => datla[35].ENA
clk7_en => datla[36].ENA
clk7_en => datla[37].ENA
clk7_en => datla[38].ENA
clk7_en => datla[39].ENA
clk7_en => datla[40].ENA
clk7_en => datla[41].ENA
clk7_en => datla[42].ENA
clk7_en => datla[43].ENA
clk7_en => datla[44].ENA
clk7_en => datla[45].ENA
clk7_en => datla[46].ENA
clk7_en => datla[47].ENA
clk7_en => datla[48].ENA
clk7_en => datla[49].ENA
clk7_en => datla[50].ENA
clk7_en => datla[51].ENA
clk7_en => datla[52].ENA
clk7_en => datla[53].ENA
clk7_en => datla[54].ENA
clk7_en => datla[55].ENA
clk7_en => datla[56].ENA
clk7_en => datla[57].ENA
clk7_en => datla[58].ENA
clk7_en => datla[59].ENA
clk7_en => datla[60].ENA
clk7_en => datla[61].ENA
clk7_en => datla[62].ENA
clk7_en => datla[63].ENA
clk7_en => attach~reg0.ENA
clk7_en => hstart[2].ENA
clk7_en => hstart[3].ENA
clk7_en => hstart[4].ENA
clk7_en => hstart[5].ENA
clk7_en => hstart[6].ENA
clk7_en => hstart[7].ENA
clk7_en => hstart[8].ENA
reset => armed.OUTPUTSELECT
aen => always1.IN1
aen => always4.IN1
aen => always5.IN1
aen => always7.IN1
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN0
address[0] => Equal6.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN1
address[1] => Equal6.IN0
hpos[0] => Equal3.IN7
hpos[1] => Equal3.IN6
hpos[2] => Equal3.IN5
hpos[3] => Equal3.IN4
hpos[4] => Equal3.IN3
hpos[5] => Equal3.IN2
hpos[6] => Equal3.IN1
hpos[7] => Equal3.IN0
hpos[8] => load.IN1
fmode[0] => ~NO_FANOUT~
fmode[1] => ~NO_FANOUT~
fmode[2] => Equal0.IN3
fmode[2] => Equal1.IN3
fmode[3] => Equal0.IN2
fmode[3] => Equal1.IN2
fmode[4] => ~NO_FANOUT~
fmode[5] => ~NO_FANOUT~
fmode[6] => ~NO_FANOUT~
fmode[7] => ~NO_FANOUT~
fmode[8] => ~NO_FANOUT~
fmode[9] => ~NO_FANOUT~
fmode[10] => ~NO_FANOUT~
fmode[11] => ~NO_FANOUT~
fmode[12] => ~NO_FANOUT~
fmode[13] => ~NO_FANOUT~
fmode[14] => ~NO_FANOUT~
fmode[15] => load.IN1
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shifta.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
shift => shiftb.OUTPUTSELECT
chip48[0] => spr_fmode_dat[0].DATAB
chip48[1] => spr_fmode_dat[1].DATAB
chip48[2] => spr_fmode_dat[2].DATAB
chip48[3] => spr_fmode_dat[3].DATAB
chip48[4] => spr_fmode_dat[4].DATAB
chip48[5] => spr_fmode_dat[5].DATAB
chip48[6] => spr_fmode_dat[6].DATAB
chip48[7] => spr_fmode_dat[7].DATAB
chip48[8] => spr_fmode_dat[8].DATAB
chip48[9] => spr_fmode_dat[9].DATAB
chip48[10] => spr_fmode_dat[10].DATAB
chip48[11] => spr_fmode_dat[11].DATAB
chip48[12] => spr_fmode_dat[12].DATAB
chip48[13] => spr_fmode_dat[13].DATAB
chip48[14] => spr_fmode_dat[14].DATAB
chip48[15] => spr_fmode_dat[15].DATAB
chip48[16] => spr_fmode_dat[16].DATAB
chip48[17] => spr_fmode_dat[17].DATAB
chip48[18] => spr_fmode_dat[18].DATAB
chip48[19] => spr_fmode_dat[19].DATAB
chip48[20] => spr_fmode_dat[20].DATAB
chip48[21] => spr_fmode_dat[21].DATAB
chip48[22] => spr_fmode_dat[22].DATAB
chip48[23] => spr_fmode_dat[23].DATAB
chip48[24] => spr_fmode_dat[24].DATAB
chip48[25] => spr_fmode_dat[25].DATAB
chip48[26] => spr_fmode_dat[26].DATAB
chip48[27] => spr_fmode_dat[27].DATAB
chip48[28] => spr_fmode_dat[28].DATAB
chip48[29] => spr_fmode_dat[29].DATAB
chip48[30] => spr_fmode_dat[30].DATAB
chip48[31] => spr_fmode_dat[31].DATAB
chip48[32] => spr_fmode_dat[32].DATAA
chip48[33] => spr_fmode_dat[33].DATAA
chip48[34] => spr_fmode_dat[34].DATAA
chip48[35] => spr_fmode_dat[35].DATAA
chip48[36] => spr_fmode_dat[36].DATAA
chip48[37] => spr_fmode_dat[37].DATAA
chip48[38] => spr_fmode_dat[38].DATAA
chip48[39] => spr_fmode_dat[39].DATAA
chip48[40] => spr_fmode_dat[40].DATAA
chip48[41] => spr_fmode_dat[41].DATAA
chip48[42] => spr_fmode_dat[42].DATAA
chip48[43] => spr_fmode_dat[43].DATAA
chip48[44] => spr_fmode_dat[44].DATAA
chip48[45] => spr_fmode_dat[45].DATAA
chip48[46] => spr_fmode_dat[46].DATAA
chip48[47] => spr_fmode_dat[47].DATAA
data_in[0] => datla.DATAB
data_in[0] => datlb.DATAB
data_in[0] => hstart.DATAB
data_in[0] => hstart.DATAB
data_in[1] => datla.DATAB
data_in[1] => datlb.DATAB
data_in[1] => hstart.DATAB
data_in[2] => datla.DATAB
data_in[2] => datlb.DATAB
data_in[2] => hstart.DATAB
data_in[3] => datla.DATAB
data_in[3] => datlb.DATAB
data_in[3] => hstart.DATAB
data_in[4] => datla.DATAB
data_in[4] => datlb.DATAB
data_in[4] => hstart.DATAB
data_in[5] => datla.DATAB
data_in[5] => datlb.DATAB
data_in[5] => hstart.DATAB
data_in[6] => datla.DATAB
data_in[6] => datlb.DATAB
data_in[6] => hstart.DATAB
data_in[7] => datla.DATAB
data_in[7] => datlb.DATAB
data_in[7] => hstart.DATAB
data_in[7] => attach.DATAB
data_in[8] => datla.DATAB
data_in[8] => datlb.DATAB
data_in[9] => datla.DATAB
data_in[9] => datlb.DATAB
data_in[10] => datla.DATAB
data_in[10] => datlb.DATAB
data_in[11] => datla.DATAB
data_in[11] => datlb.DATAB
data_in[12] => datla.DATAB
data_in[12] => datlb.DATAB
data_in[13] => datla.DATAB
data_in[13] => datlb.DATAB
data_in[14] => datla.DATAB
data_in[14] => datlb.DATAB
data_in[15] => datla.DATAB
data_in[15] => datlb.DATAB
sprdata[0] <= shifta[63].DB_MAX_OUTPUT_PORT_TYPE
sprdata[1] <= shiftb[63].DB_MAX_OUTPUT_PORT_TYPE
attach <= attach~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0
bplcon2[0] => LessThan0.IN3
bplcon2[1] => LessThan0.IN2
bplcon2[2] => LessThan0.IN1
bplcon2[3] => LessThan1.IN3
bplcon2[4] => LessThan1.IN2
bplcon2[5] => LessThan1.IN1
nplayfield[1] => always1.IN1
nplayfield[2] => always1.IN1
nsprite[0] => Equal0.IN1
nsprite[1] => Equal0.IN0
nsprite[2] => Equal1.IN1
nsprite[3] => Equal1.IN0
nsprite[4] => Equal2.IN1
nsprite[5] => Equal2.IN0
nsprite[6] => Equal3.IN1
nsprite[7] => Equal3.IN0
sprsel <= sprsel.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0
clk => clk.IN1
clk7_en => comb.IN1
reg_address_in[1] => wr_adr[0].IN1
reg_address_in[2] => wr_adr[1].IN1
reg_address_in[3] => wr_adr[2].IN1
reg_address_in[4] => wr_adr[3].IN1
reg_address_in[5] => wr_adr[4].IN1
reg_address_in[6] => Equal0.IN2
reg_address_in[7] => Equal0.IN1
reg_address_in[8] => Equal0.IN0
data_in[0] => wr_dat[0].IN2
data_in[1] => wr_dat[1].IN2
data_in[2] => wr_dat[2].IN2
data_in[3] => wr_dat[3].IN2
data_in[4] => wr_dat[4].IN2
data_in[5] => wr_dat[5].IN2
data_in[6] => wr_dat[6].IN2
data_in[7] => wr_dat[7].IN2
data_in[8] => wr_dat[8].IN2
data_in[9] => wr_dat[9].IN2
data_in[10] => wr_dat[10].IN2
data_in[11] => wr_dat[11].IN2
select[0] => rd_adr[0].IN1
select[1] => rd_adr[1].IN1
select[2] => rd_adr[2].IN1
select[3] => rd_adr[3].IN1
select[4] => rd_adr[4].IN1
select[5] => comb.DATAA
select[5] => ehb_sel.DATAIN
select[6] => comb.DATAA
select[7] => comb.DATAA
bplxor[0] => ~NO_FANOUT~
bplxor[1] => ~NO_FANOUT~
bplxor[2] => ~NO_FANOUT~
bplxor[3] => ~NO_FANOUT~
bplxor[4] => ~NO_FANOUT~
bplxor[5] => ~NO_FANOUT~
bplxor[6] => ~NO_FANOUT~
bplxor[7] => ~NO_FANOUT~
bank[0] => wr_adr[5].IN1
bank[1] => wr_adr[6].IN1
bank[2] => wr_adr[7].IN1
loct => wr_bs[3].IN1
loct => wr_bs[2].IN1
ehb_en => comb.OUTPUTSELECT
ehb_en => comb.OUTPUTSELECT
ehb_en => comb.OUTPUTSELECT
ehb_en => always1.IN1
rgb[0] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[16] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[17] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[18] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[19] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[20] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[21] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[22] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[23] <= rgb.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
enable => enable.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
wren_a => altsyncram_h612:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h612:auto_generated.data_a[0]
data_a[1] => altsyncram_h612:auto_generated.data_a[1]
data_a[2] => altsyncram_h612:auto_generated.data_a[2]
data_a[3] => altsyncram_h612:auto_generated.data_a[3]
data_a[4] => altsyncram_h612:auto_generated.data_a[4]
data_a[5] => altsyncram_h612:auto_generated.data_a[5]
data_a[6] => altsyncram_h612:auto_generated.data_a[6]
data_a[7] => altsyncram_h612:auto_generated.data_a[7]
data_a[8] => altsyncram_h612:auto_generated.data_a[8]
data_a[9] => altsyncram_h612:auto_generated.data_a[9]
data_a[10] => altsyncram_h612:auto_generated.data_a[10]
data_a[11] => altsyncram_h612:auto_generated.data_a[11]
data_a[12] => altsyncram_h612:auto_generated.data_a[12]
data_a[13] => altsyncram_h612:auto_generated.data_a[13]
data_a[14] => altsyncram_h612:auto_generated.data_a[14]
data_a[15] => altsyncram_h612:auto_generated.data_a[15]
data_a[16] => altsyncram_h612:auto_generated.data_a[16]
data_a[17] => altsyncram_h612:auto_generated.data_a[17]
data_a[18] => altsyncram_h612:auto_generated.data_a[18]
data_a[19] => altsyncram_h612:auto_generated.data_a[19]
data_a[20] => altsyncram_h612:auto_generated.data_a[20]
data_a[21] => altsyncram_h612:auto_generated.data_a[21]
data_a[22] => altsyncram_h612:auto_generated.data_a[22]
data_a[23] => altsyncram_h612:auto_generated.data_a[23]
data_a[24] => altsyncram_h612:auto_generated.data_a[24]
data_a[25] => altsyncram_h612:auto_generated.data_a[25]
data_a[26] => altsyncram_h612:auto_generated.data_a[26]
data_a[27] => altsyncram_h612:auto_generated.data_a[27]
data_a[28] => altsyncram_h612:auto_generated.data_a[28]
data_a[29] => altsyncram_h612:auto_generated.data_a[29]
data_a[30] => altsyncram_h612:auto_generated.data_a[30]
data_a[31] => altsyncram_h612:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_h612:auto_generated.address_a[0]
address_a[1] => altsyncram_h612:auto_generated.address_a[1]
address_a[2] => altsyncram_h612:auto_generated.address_a[2]
address_a[3] => altsyncram_h612:auto_generated.address_a[3]
address_a[4] => altsyncram_h612:auto_generated.address_a[4]
address_a[5] => altsyncram_h612:auto_generated.address_a[5]
address_a[6] => altsyncram_h612:auto_generated.address_a[6]
address_a[7] => altsyncram_h612:auto_generated.address_a[7]
address_b[0] => altsyncram_h612:auto_generated.address_b[0]
address_b[1] => altsyncram_h612:auto_generated.address_b[1]
address_b[2] => altsyncram_h612:auto_generated.address_b[2]
address_b[3] => altsyncram_h612:auto_generated.address_b[3]
address_b[4] => altsyncram_h612:auto_generated.address_b[4]
address_b[5] => altsyncram_h612:auto_generated.address_b[5]
address_b[6] => altsyncram_h612:auto_generated.address_b[6]
address_b[7] => altsyncram_h612:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h612:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_h612:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_h612:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_h612:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_h612:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_h612:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_h612:auto_generated.q_b[0]
q_b[1] <= altsyncram_h612:auto_generated.q_b[1]
q_b[2] <= altsyncram_h612:auto_generated.q_b[2]
q_b[3] <= altsyncram_h612:auto_generated.q_b[3]
q_b[4] <= altsyncram_h612:auto_generated.q_b[4]
q_b[5] <= altsyncram_h612:auto_generated.q_b[5]
q_b[6] <= altsyncram_h612:auto_generated.q_b[6]
q_b[7] <= altsyncram_h612:auto_generated.q_b[7]
q_b[8] <= altsyncram_h612:auto_generated.q_b[8]
q_b[9] <= altsyncram_h612:auto_generated.q_b[9]
q_b[10] <= altsyncram_h612:auto_generated.q_b[10]
q_b[11] <= altsyncram_h612:auto_generated.q_b[11]
q_b[12] <= altsyncram_h612:auto_generated.q_b[12]
q_b[13] <= altsyncram_h612:auto_generated.q_b[13]
q_b[14] <= altsyncram_h612:auto_generated.q_b[14]
q_b[15] <= altsyncram_h612:auto_generated.q_b[15]
q_b[16] <= altsyncram_h612:auto_generated.q_b[16]
q_b[17] <= altsyncram_h612:auto_generated.q_b[17]
q_b[18] <= altsyncram_h612:auto_generated.q_b[18]
q_b[19] <= altsyncram_h612:auto_generated.q_b[19]
q_b[20] <= altsyncram_h612:auto_generated.q_b[20]
q_b[21] <= altsyncram_h612:auto_generated.q_b[21]
q_b[22] <= altsyncram_h612:auto_generated.q_b[22]
q_b[23] <= altsyncram_h612:auto_generated.q_b[23]
q_b[24] <= altsyncram_h612:auto_generated.q_b[24]
q_b[25] <= altsyncram_h612:auto_generated.q_b[25]
q_b[26] <= altsyncram_h612:auto_generated.q_b[26]
q_b[27] <= altsyncram_h612:auto_generated.q_b[27]
q_b[28] <= altsyncram_h612:auto_generated.q_b[28]
q_b[29] <= altsyncram_h612:auto_generated.q_b[29]
q_b[30] <= altsyncram_h612:auto_generated.q_b[30]
q_b[31] <= altsyncram_h612:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0
clk => clk.IN1
clk7_en => comb.IN1
reg_address_in[1] => wr_adr[0].IN1
reg_address_in[2] => wr_adr[1].IN1
reg_address_in[3] => wr_adr[2].IN1
reg_address_in[4] => wr_adr[3].IN1
reg_address_in[5] => wr_adr[4].IN1
reg_address_in[6] => Equal0.IN2
reg_address_in[7] => Equal0.IN1
reg_address_in[8] => Equal0.IN0
data_in[0] => wr_dat[0].IN2
data_in[1] => wr_dat[1].IN2
data_in[2] => wr_dat[2].IN2
data_in[3] => wr_dat[3].IN2
data_in[4] => wr_dat[4].IN2
data_in[5] => wr_dat[5].IN2
data_in[6] => wr_dat[6].IN2
data_in[7] => wr_dat[7].IN2
data_in[8] => wr_dat[8].IN2
data_in[9] => wr_dat[9].IN2
data_in[10] => wr_dat[10].IN2
data_in[11] => wr_dat[11].IN2
select[0] => select_xored[0].IN0
select[1] => select_xored[1].IN0
select[2] => select_xored[2].IN0
select[3] => select_xored[3].IN0
select[4] => select_xored[4].IN0
select[5] => select_xored[5].IN0
select[6] => select_xored[6].IN0
select[7] => select_xored[7].IN0
bplxor[0] => select_xored[0].IN1
bplxor[1] => select_xored[1].IN1
bplxor[2] => select_xored[2].IN1
bplxor[3] => select_xored[3].IN1
bplxor[4] => select_xored[4].IN1
bplxor[5] => select_xored[5].IN1
bplxor[6] => select_xored[6].IN1
bplxor[7] => select_xored[7].IN1
bank[0] => wr_adr[5].IN1
bank[1] => wr_adr[6].IN1
bank[2] => wr_adr[7].IN1
loct => wr_bs[3].IN1
loct => wr_bs[2].IN1
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => comb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
ham8 => rgb.OUTPUTSELECT
rgb[0] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[1] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[2] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[3] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[4] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[5] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[6] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[7] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[8] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[9] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[10] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[11] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[12] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[13] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[14] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[15] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[16] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[17] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[18] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[19] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[20] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[21] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[22] <= rgb.DB_MAX_OUTPUT_PORT_TYPE
rgb[23] <= rgb.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
enable => enable.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
wren_a => altsyncram_h612:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h612:auto_generated.data_a[0]
data_a[1] => altsyncram_h612:auto_generated.data_a[1]
data_a[2] => altsyncram_h612:auto_generated.data_a[2]
data_a[3] => altsyncram_h612:auto_generated.data_a[3]
data_a[4] => altsyncram_h612:auto_generated.data_a[4]
data_a[5] => altsyncram_h612:auto_generated.data_a[5]
data_a[6] => altsyncram_h612:auto_generated.data_a[6]
data_a[7] => altsyncram_h612:auto_generated.data_a[7]
data_a[8] => altsyncram_h612:auto_generated.data_a[8]
data_a[9] => altsyncram_h612:auto_generated.data_a[9]
data_a[10] => altsyncram_h612:auto_generated.data_a[10]
data_a[11] => altsyncram_h612:auto_generated.data_a[11]
data_a[12] => altsyncram_h612:auto_generated.data_a[12]
data_a[13] => altsyncram_h612:auto_generated.data_a[13]
data_a[14] => altsyncram_h612:auto_generated.data_a[14]
data_a[15] => altsyncram_h612:auto_generated.data_a[15]
data_a[16] => altsyncram_h612:auto_generated.data_a[16]
data_a[17] => altsyncram_h612:auto_generated.data_a[17]
data_a[18] => altsyncram_h612:auto_generated.data_a[18]
data_a[19] => altsyncram_h612:auto_generated.data_a[19]
data_a[20] => altsyncram_h612:auto_generated.data_a[20]
data_a[21] => altsyncram_h612:auto_generated.data_a[21]
data_a[22] => altsyncram_h612:auto_generated.data_a[22]
data_a[23] => altsyncram_h612:auto_generated.data_a[23]
data_a[24] => altsyncram_h612:auto_generated.data_a[24]
data_a[25] => altsyncram_h612:auto_generated.data_a[25]
data_a[26] => altsyncram_h612:auto_generated.data_a[26]
data_a[27] => altsyncram_h612:auto_generated.data_a[27]
data_a[28] => altsyncram_h612:auto_generated.data_a[28]
data_a[29] => altsyncram_h612:auto_generated.data_a[29]
data_a[30] => altsyncram_h612:auto_generated.data_a[30]
data_a[31] => altsyncram_h612:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_h612:auto_generated.address_a[0]
address_a[1] => altsyncram_h612:auto_generated.address_a[1]
address_a[2] => altsyncram_h612:auto_generated.address_a[2]
address_a[3] => altsyncram_h612:auto_generated.address_a[3]
address_a[4] => altsyncram_h612:auto_generated.address_a[4]
address_a[5] => altsyncram_h612:auto_generated.address_a[5]
address_a[6] => altsyncram_h612:auto_generated.address_a[6]
address_a[7] => altsyncram_h612:auto_generated.address_a[7]
address_b[0] => altsyncram_h612:auto_generated.address_b[0]
address_b[1] => altsyncram_h612:auto_generated.address_b[1]
address_b[2] => altsyncram_h612:auto_generated.address_b[2]
address_b[3] => altsyncram_h612:auto_generated.address_b[3]
address_b[4] => altsyncram_h612:auto_generated.address_b[4]
address_b[5] => altsyncram_h612:auto_generated.address_b[5]
address_b[6] => altsyncram_h612:auto_generated.address_b[6]
address_b[7] => altsyncram_h612:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h612:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_h612:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_h612:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_h612:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_h612:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_h612:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_h612:auto_generated.q_b[0]
q_b[1] <= altsyncram_h612:auto_generated.q_b[1]
q_b[2] <= altsyncram_h612:auto_generated.q_b[2]
q_b[3] <= altsyncram_h612:auto_generated.q_b[3]
q_b[4] <= altsyncram_h612:auto_generated.q_b[4]
q_b[5] <= altsyncram_h612:auto_generated.q_b[5]
q_b[6] <= altsyncram_h612:auto_generated.q_b[6]
q_b[7] <= altsyncram_h612:auto_generated.q_b[7]
q_b[8] <= altsyncram_h612:auto_generated.q_b[8]
q_b[9] <= altsyncram_h612:auto_generated.q_b[9]
q_b[10] <= altsyncram_h612:auto_generated.q_b[10]
q_b[11] <= altsyncram_h612:auto_generated.q_b[11]
q_b[12] <= altsyncram_h612:auto_generated.q_b[12]
q_b[13] <= altsyncram_h612:auto_generated.q_b[13]
q_b[14] <= altsyncram_h612:auto_generated.q_b[14]
q_b[15] <= altsyncram_h612:auto_generated.q_b[15]
q_b[16] <= altsyncram_h612:auto_generated.q_b[16]
q_b[17] <= altsyncram_h612:auto_generated.q_b[17]
q_b[18] <= altsyncram_h612:auto_generated.q_b[18]
q_b[19] <= altsyncram_h612:auto_generated.q_b[19]
q_b[20] <= altsyncram_h612:auto_generated.q_b[20]
q_b[21] <= altsyncram_h612:auto_generated.q_b[21]
q_b[22] <= altsyncram_h612:auto_generated.q_b[22]
q_b[23] <= altsyncram_h612:auto_generated.q_b[23]
q_b[24] <= altsyncram_h612:auto_generated.q_b[24]
q_b[25] <= altsyncram_h612:auto_generated.q_b[25]
q_b[26] <= altsyncram_h612:auto_generated.q_b[26]
q_b[27] <= altsyncram_h612:auto_generated.q_b[27]
q_b[28] <= altsyncram_h612:auto_generated.q_b[28]
q_b[29] <= altsyncram_h612:auto_generated.q_b[29]
q_b[30] <= altsyncram_h612:auto_generated.q_b[30]
q_b[31] <= altsyncram_h612:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_collision:col0
clk => clxdat[0].CLK
clk => clxdat[1].CLK
clk => clxdat[2].CLK
clk => clxdat[3].CLK
clk => clxdat[4].CLK
clk => clxdat[5].CLK
clk => clxdat[6].CLK
clk => clxdat[7].CLK
clk => clxdat[8].CLK
clk => clxdat[9].CLK
clk => clxdat[10].CLK
clk => clxdat[11].CLK
clk => clxdat[12].CLK
clk => clxdat[13].CLK
clk => clxdat[14].CLK
clk => clxdat_read_del.CLK
clk => clxcon2[0].CLK
clk => clxcon2[1].CLK
clk => clxcon2[6].CLK
clk => clxcon2[7].CLK
clk => clxcon[0].CLK
clk => clxcon[1].CLK
clk => clxcon[2].CLK
clk => clxcon[3].CLK
clk => clxcon[4].CLK
clk => clxcon[5].CLK
clk => clxcon[6].CLK
clk => clxcon[7].CLK
clk => clxcon[8].CLK
clk => clxcon[9].CLK
clk => clxcon[10].CLK
clk => clxcon[11].CLK
clk => clxcon[12].CLK
clk => clxcon[13].CLK
clk => clxcon[14].CLK
clk => clxcon[15].CLK
clk7_en => clxcon2[1].ENA
clk7_en => clxdat[14].ENA
clk7_en => clxdat[13].ENA
clk7_en => clxdat[12].ENA
clk7_en => clxdat[11].ENA
clk7_en => clxdat[10].ENA
clk7_en => clxdat[9].ENA
clk7_en => clxdat[8].ENA
clk7_en => clxdat[7].ENA
clk7_en => clxdat[6].ENA
clk7_en => clxdat[5].ENA
clk7_en => clxdat[4].ENA
clk7_en => clxdat[3].ENA
clk7_en => clxdat[2].ENA
clk7_en => clxcon[0].ENA
clk7_en => clxdat[1].ENA
clk7_en => clxcon2[0].ENA
clk7_en => clxdat_read_del.ENA
clk7_en => clxdat[0].ENA
clk7_en => clxcon2[6].ENA
clk7_en => clxcon2[7].ENA
clk7_en => clxcon[1].ENA
clk7_en => clxcon[2].ENA
clk7_en => clxcon[3].ENA
clk7_en => clxcon[4].ENA
clk7_en => clxcon[5].ENA
clk7_en => clxcon[6].ENA
clk7_en => clxcon[7].ENA
clk7_en => clxcon[8].ENA
clk7_en => clxcon[9].ENA
clk7_en => clxcon[10].ENA
clk7_en => clxcon[11].ENA
clk7_en => clxcon[12].ENA
clk7_en => clxcon[13].ENA
clk7_en => clxcon[14].ENA
clk7_en => clxcon[15].ENA
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => clxcon.OUTPUTSELECT
reset => always1.IN1
aga => always1.IN1
reg_address_in[1] => Equal0.IN7
reg_address_in[1] => Equal1.IN3
reg_address_in[1] => Equal2.IN2
reg_address_in[2] => Equal0.IN6
reg_address_in[2] => Equal1.IN2
reg_address_in[2] => Equal2.IN1
reg_address_in[3] => Equal0.IN2
reg_address_in[3] => Equal1.IN1
reg_address_in[3] => Equal2.IN0
reg_address_in[4] => Equal0.IN1
reg_address_in[4] => Equal1.IN7
reg_address_in[4] => Equal2.IN7
reg_address_in[5] => Equal0.IN5
reg_address_in[5] => Equal1.IN6
reg_address_in[5] => Equal2.IN6
reg_address_in[6] => Equal0.IN4
reg_address_in[6] => Equal1.IN5
reg_address_in[6] => Equal2.IN5
reg_address_in[7] => Equal0.IN0
reg_address_in[7] => Equal1.IN4
reg_address_in[7] => Equal2.IN4
reg_address_in[8] => Equal0.IN3
reg_address_in[8] => Equal1.IN0
reg_address_in[8] => Equal2.IN3
data_in[0] => clxcon.DATAB
data_in[0] => clxcon2.DATAB
data_in[1] => clxcon.DATAB
data_in[1] => clxcon2.DATAB
data_in[2] => clxcon.DATAB
data_in[3] => clxcon.DATAB
data_in[4] => clxcon.DATAB
data_in[5] => clxcon.DATAB
data_in[6] => clxcon.DATAB
data_in[6] => clxcon2.DATAB
data_in[7] => clxcon.DATAB
data_in[7] => clxcon2.DATAB
data_in[8] => clxcon.DATAB
data_in[9] => clxcon.DATAB
data_in[10] => clxcon.DATAB
data_in[11] => clxcon.DATAB
data_in[12] => clxcon.DATAB
data_in[13] => clxcon.DATAB
data_in[14] => clxcon.DATAB
data_in[15] => clxcon.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
dblpf => oddmatch.IN1
bpldata[0] => bm.IN1
bpldata[1] => bm.IN1
bpldata[2] => bm.IN1
bpldata[3] => bm.IN1
bpldata[4] => bm.IN1
bpldata[5] => bm.IN1
bpldata[6] => bm.IN1
bpldata[7] => bm.IN1
nsprite[0] => sprmatch[0].IN1
nsprite[1] => sprmatch.IN1
nsprite[2] => sprmatch[1].IN1
nsprite[3] => sprmatch.IN1
nsprite[4] => sprmatch[2].IN1
nsprite[5] => sprmatch.IN1
nsprite[6] => sprmatch[3].IN1
nsprite[7] => sprmatch.IN1


|Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1
clk => sd_lbuf.we_a.CLK
clk => sd_lbuf.waddr_a[9].CLK
clk => sd_lbuf.waddr_a[8].CLK
clk => sd_lbuf.waddr_a[7].CLK
clk => sd_lbuf.waddr_a[6].CLK
clk => sd_lbuf.waddr_a[5].CLK
clk => sd_lbuf.waddr_a[4].CLK
clk => sd_lbuf.waddr_a[3].CLK
clk => sd_lbuf.waddr_a[2].CLK
clk => sd_lbuf.waddr_a[1].CLK
clk => sd_lbuf.waddr_a[0].CLK
clk => sd_lbuf.data_a[29].CLK
clk => sd_lbuf.data_a[28].CLK
clk => sd_lbuf.data_a[27].CLK
clk => sd_lbuf.data_a[26].CLK
clk => sd_lbuf.data_a[25].CLK
clk => sd_lbuf.data_a[24].CLK
clk => sd_lbuf.data_a[23].CLK
clk => sd_lbuf.data_a[22].CLK
clk => sd_lbuf.data_a[21].CLK
clk => sd_lbuf.data_a[20].CLK
clk => sd_lbuf.data_a[19].CLK
clk => sd_lbuf.data_a[18].CLK
clk => sd_lbuf.data_a[17].CLK
clk => sd_lbuf.data_a[16].CLK
clk => sd_lbuf.data_a[15].CLK
clk => sd_lbuf.data_a[14].CLK
clk => sd_lbuf.data_a[13].CLK
clk => sd_lbuf.data_a[12].CLK
clk => sd_lbuf.data_a[11].CLK
clk => sd_lbuf.data_a[10].CLK
clk => sd_lbuf.data_a[9].CLK
clk => sd_lbuf.data_a[8].CLK
clk => sd_lbuf.data_a[7].CLK
clk => sd_lbuf.data_a[6].CLK
clk => sd_lbuf.data_a[5].CLK
clk => sd_lbuf.data_a[4].CLK
clk => sd_lbuf.data_a[3].CLK
clk => sd_lbuf.data_a[2].CLK
clk => sd_lbuf.data_a[1].CLK
clk => sd_lbuf.data_a[0].CLK
clk => vi_lbuf.we_a.CLK
clk => vi_lbuf.waddr_a[9].CLK
clk => vi_lbuf.waddr_a[8].CLK
clk => vi_lbuf.waddr_a[7].CLK
clk => vi_lbuf.waddr_a[6].CLK
clk => vi_lbuf.waddr_a[5].CLK
clk => vi_lbuf.waddr_a[4].CLK
clk => vi_lbuf.waddr_a[3].CLK
clk => vi_lbuf.waddr_a[2].CLK
clk => vi_lbuf.waddr_a[1].CLK
clk => vi_lbuf.waddr_a[0].CLK
clk => vi_lbuf.data_a[29].CLK
clk => vi_lbuf.data_a[28].CLK
clk => vi_lbuf.data_a[27].CLK
clk => vi_lbuf.data_a[26].CLK
clk => vi_lbuf.data_a[25].CLK
clk => vi_lbuf.data_a[24].CLK
clk => vi_lbuf.data_a[23].CLK
clk => vi_lbuf.data_a[22].CLK
clk => vi_lbuf.data_a[21].CLK
clk => vi_lbuf.data_a[20].CLK
clk => vi_lbuf.data_a[19].CLK
clk => vi_lbuf.data_a[18].CLK
clk => vi_lbuf.data_a[17].CLK
clk => vi_lbuf.data_a[16].CLK
clk => vi_lbuf.data_a[15].CLK
clk => vi_lbuf.data_a[14].CLK
clk => vi_lbuf.data_a[13].CLK
clk => vi_lbuf.data_a[12].CLK
clk => vi_lbuf.data_a[11].CLK
clk => vi_lbuf.data_a[10].CLK
clk => vi_lbuf.data_a[9].CLK
clk => vi_lbuf.data_a[8].CLK
clk => vi_lbuf.data_a[7].CLK
clk => vi_lbuf.data_a[6].CLK
clk => vi_lbuf.data_a[5].CLK
clk => vi_lbuf.data_a[4].CLK
clk => vi_lbuf.data_a[3].CLK
clk => vi_lbuf.data_a[2].CLK
clk => vi_lbuf.data_a[1].CLK
clk => vi_lbuf.data_a[0].CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => blue_out[6]~reg0.CLK
clk => blue_out[7]~reg0.CLK
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => green_out[6]~reg0.CLK
clk => green_out[7]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => red_out[6]~reg0.CLK
clk => red_out[7]~reg0.CLK
clk => _vsync_out~reg0.CLK
clk => _hsync_out~reg0.CLK
clk => ns_osd_pixel.CLK
clk => ns_osd_blank.CLK
clk => ns_csync.CLK
clk => ns_b[0].CLK
clk => ns_b[1].CLK
clk => ns_b[2].CLK
clk => ns_b[3].CLK
clk => ns_b[4].CLK
clk => ns_b[5].CLK
clk => ns_b[6].CLK
clk => ns_b[7].CLK
clk => ns_g[0].CLK
clk => ns_g[1].CLK
clk => ns_g[2].CLK
clk => ns_g[3].CLK
clk => ns_g[4].CLK
clk => ns_g[5].CLK
clk => ns_g[6].CLK
clk => ns_g[7].CLK
clk => ns_r[0].CLK
clk => ns_r[1].CLK
clk => ns_r[2].CLK
clk => ns_r[3].CLK
clk => ns_r[4].CLK
clk => ns_r[5].CLK
clk => ns_r[6].CLK
clk => ns_r[7].CLK
clk => sl_b[0].CLK
clk => sl_b[1].CLK
clk => sl_b[2].CLK
clk => sl_b[3].CLK
clk => sl_b[4].CLK
clk => sl_b[5].CLK
clk => sl_b[6].CLK
clk => sl_b[7].CLK
clk => sl_g[0].CLK
clk => sl_g[1].CLK
clk => sl_g[2].CLK
clk => sl_g[3].CLK
clk => sl_g[4].CLK
clk => sl_g[5].CLK
clk => sl_g[6].CLK
clk => sl_g[7].CLK
clk => sl_r[0].CLK
clk => sl_r[1].CLK
clk => sl_r[2].CLK
clk => sl_r[3].CLK
clk => sl_r[4].CLK
clk => sl_r[5].CLK
clk => sl_r[6].CLK
clk => sl_r[7].CLK
clk => sl_en.CLK
clk => b_err[0].CLK
clk => b_err[1].CLK
clk => g_err[0].CLK
clk => g_err[1].CLK
clk => r_err[0].CLK
clk => r_err[1].CLK
clk => h_cnt.CLK
clk => v_cnt.CLK
clk => f_cnt.CLK
clk => randval[0].CLK
clk => randval[1].CLK
clk => randval[2].CLK
clk => randval[3].CLK
clk => randval[4].CLK
clk => randval[5].CLK
clk => randval[6].CLK
clk => randval[7].CLK
clk => randval[8].CLK
clk => randval[9].CLK
clk => randval[10].CLK
clk => randval[11].CLK
clk => randval[12].CLK
clk => randval[13].CLK
clk => randval[14].CLK
clk => randval[15].CLK
clk => randval[16].CLK
clk => randval[17].CLK
clk => randval[18].CLK
clk => randval[19].CLK
clk => randval[20].CLK
clk => randval[21].CLK
clk => randval[22].CLK
clk => randval[23].CLK
clk => seed_old[0].CLK
clk => seed_old[1].CLK
clk => seed_old[2].CLK
clk => seed_old[3].CLK
clk => seed_old[4].CLK
clk => seed_old[5].CLK
clk => seed_old[6].CLK
clk => seed_old[7].CLK
clk => seed_old[8].CLK
clk => seed_old[9].CLK
clk => seed_old[10].CLK
clk => seed_old[11].CLK
clk => seed_old[12].CLK
clk => seed_old[13].CLK
clk => seed_old[14].CLK
clk => seed_old[15].CLK
clk => seed_old[16].CLK
clk => seed_old[17].CLK
clk => seed_old[18].CLK
clk => seed_old[19].CLK
clk => seed_old[20].CLK
clk => seed_old[21].CLK
clk => seed_old[22].CLK
clk => seed_old[23].CLK
clk => seed[0].CLK
clk => seed[1].CLK
clk => seed[2].CLK
clk => seed[3].CLK
clk => seed[4].CLK
clk => seed[5].CLK
clk => seed[6].CLK
clk => seed[7].CLK
clk => seed[8].CLK
clk => seed[9].CLK
clk => seed[10].CLK
clk => seed[11].CLK
clk => seed[12].CLK
clk => seed[13].CLK
clk => seed[14].CLK
clk => seed[15].CLK
clk => seed[16].CLK
clk => seed[17].CLK
clk => seed[18].CLK
clk => seed[19].CLK
clk => seed[20].CLK
clk => seed[21].CLK
clk => seed[22].CLK
clk => seed[23].CLK
clk => vi_lbuf_o[0].CLK
clk => vi_lbuf_o[1].CLK
clk => vi_lbuf_o[2].CLK
clk => vi_lbuf_o[3].CLK
clk => vi_lbuf_o[4].CLK
clk => vi_lbuf_o[5].CLK
clk => vi_lbuf_o[6].CLK
clk => vi_lbuf_o[7].CLK
clk => vi_lbuf_o[8].CLK
clk => vi_lbuf_o[9].CLK
clk => vi_lbuf_o[10].CLK
clk => vi_lbuf_o[11].CLK
clk => vi_lbuf_o[12].CLK
clk => vi_lbuf_o[13].CLK
clk => vi_lbuf_o[14].CLK
clk => vi_lbuf_o[15].CLK
clk => vi_lbuf_o[16].CLK
clk => vi_lbuf_o[17].CLK
clk => vi_lbuf_o[18].CLK
clk => vi_lbuf_o[19].CLK
clk => vi_lbuf_o[20].CLK
clk => vi_lbuf_o[21].CLK
clk => vi_lbuf_o[22].CLK
clk => vi_lbuf_o[23].CLK
clk => vi_lbuf_o[24].CLK
clk => vi_lbuf_o[25].CLK
clk => vi_lbuf_o[26].CLK
clk => vi_en.CLK
clk => sd_lbuf_o_d[0].CLK
clk => sd_lbuf_o_d[1].CLK
clk => sd_lbuf_o_d[2].CLK
clk => sd_lbuf_o_d[3].CLK
clk => sd_lbuf_o_d[4].CLK
clk => sd_lbuf_o_d[5].CLK
clk => sd_lbuf_o_d[6].CLK
clk => sd_lbuf_o_d[7].CLK
clk => sd_lbuf_o_d[8].CLK
clk => sd_lbuf_o_d[9].CLK
clk => sd_lbuf_o_d[10].CLK
clk => sd_lbuf_o_d[11].CLK
clk => sd_lbuf_o_d[12].CLK
clk => sd_lbuf_o_d[13].CLK
clk => sd_lbuf_o_d[14].CLK
clk => sd_lbuf_o_d[15].CLK
clk => sd_lbuf_o_d[16].CLK
clk => sd_lbuf_o_d[17].CLK
clk => sd_lbuf_o_d[18].CLK
clk => sd_lbuf_o_d[19].CLK
clk => sd_lbuf_o_d[20].CLK
clk => sd_lbuf_o_d[21].CLK
clk => sd_lbuf_o_d[22].CLK
clk => sd_lbuf_o_d[23].CLK
clk => sd_lbuf_o_d[24].CLK
clk => sd_lbuf_o_d[25].CLK
clk => sd_lbuf_o_d[26].CLK
clk => sd_lbuf_o_d[27].CLK
clk => sd_lbuf_o_d[28].CLK
clk => sd_lbuf_o_d[29].CLK
clk => sd_lbuf_o[0].CLK
clk => sd_lbuf_o[1].CLK
clk => sd_lbuf_o[2].CLK
clk => sd_lbuf_o[3].CLK
clk => sd_lbuf_o[4].CLK
clk => sd_lbuf_o[5].CLK
clk => sd_lbuf_o[6].CLK
clk => sd_lbuf_o[7].CLK
clk => sd_lbuf_o[8].CLK
clk => sd_lbuf_o[9].CLK
clk => sd_lbuf_o[10].CLK
clk => sd_lbuf_o[11].CLK
clk => sd_lbuf_o[12].CLK
clk => sd_lbuf_o[13].CLK
clk => sd_lbuf_o[14].CLK
clk => sd_lbuf_o[15].CLK
clk => sd_lbuf_o[16].CLK
clk => sd_lbuf_o[17].CLK
clk => sd_lbuf_o[18].CLK
clk => sd_lbuf_o[19].CLK
clk => sd_lbuf_o[20].CLK
clk => sd_lbuf_o[21].CLK
clk => sd_lbuf_o[22].CLK
clk => sd_lbuf_o[23].CLK
clk => sd_lbuf_o[24].CLK
clk => sd_lbuf_o[25].CLK
clk => sd_lbuf_o[26].CLK
clk => sd_lbuf_o[27].CLK
clk => sd_lbuf_o[28].CLK
clk => sd_lbuf_o[29].CLK
clk => sd_lbuf_rd[0].CLK
clk => sd_lbuf_rd[1].CLK
clk => sd_lbuf_rd[2].CLK
clk => sd_lbuf_rd[3].CLK
clk => sd_lbuf_rd[4].CLK
clk => sd_lbuf_rd[5].CLK
clk => sd_lbuf_rd[6].CLK
clk => sd_lbuf_rd[7].CLK
clk => sd_lbuf_rd[8].CLK
clk => sd_lbuf_rd[9].CLK
clk => sd_lbuf_rd[10].CLK
clk => sd_lbuf_wr[0].CLK
clk => sd_lbuf_wr[1].CLK
clk => sd_lbuf_wr[2].CLK
clk => sd_lbuf_wr[3].CLK
clk => sd_lbuf_wr[4].CLK
clk => sd_lbuf_wr[5].CLK
clk => sd_lbuf_wr[6].CLK
clk => sd_lbuf_wr[7].CLK
clk => sd_lbuf_wr[8].CLK
clk => sd_lbuf_wr[9].CLK
clk => sd_lbuf_wr[10].CLK
clk => b_in_d[0].CLK
clk => b_in_d[1].CLK
clk => b_in_d[2].CLK
clk => b_in_d[3].CLK
clk => b_in_d[4].CLK
clk => b_in_d[5].CLK
clk => b_in_d[6].CLK
clk => b_in_d[7].CLK
clk => g_in_d[0].CLK
clk => g_in_d[1].CLK
clk => g_in_d[2].CLK
clk => g_in_d[3].CLK
clk => g_in_d[4].CLK
clk => g_in_d[5].CLK
clk => g_in_d[6].CLK
clk => g_in_d[7].CLK
clk => r_in_d[0].CLK
clk => r_in_d[1].CLK
clk => r_in_d[2].CLK
clk => r_in_d[3].CLK
clk => r_in_d[4].CLK
clk => r_in_d[5].CLK
clk => r_in_d[6].CLK
clk => r_in_d[7].CLK
clk => hi_en.CLK
clk => vss.CLK
clk => _vsync_in_del.CLK
clk => hss.CLK
clk => _hsync_in_del.CLK
clk => sd_lbuf.CLK0
clk => vi_lbuf.CLK0
dblscan => bm_hsync.OUTPUTSELECT
dblscan => bm_vsync.OUTPUTSELECT
dblscan => bm_r[7].OUTPUTSELECT
dblscan => bm_r[6].OUTPUTSELECT
dblscan => bm_r[5].OUTPUTSELECT
dblscan => bm_r[4].OUTPUTSELECT
dblscan => bm_r[3].OUTPUTSELECT
dblscan => bm_r[2].OUTPUTSELECT
dblscan => bm_r[1].OUTPUTSELECT
dblscan => bm_r[0].OUTPUTSELECT
dblscan => bm_g[7].OUTPUTSELECT
dblscan => bm_g[6].OUTPUTSELECT
dblscan => bm_g[5].OUTPUTSELECT
dblscan => bm_g[4].OUTPUTSELECT
dblscan => bm_g[3].OUTPUTSELECT
dblscan => bm_g[2].OUTPUTSELECT
dblscan => bm_g[1].OUTPUTSELECT
dblscan => bm_g[0].OUTPUTSELECT
dblscan => bm_b[7].OUTPUTSELECT
dblscan => bm_b[6].OUTPUTSELECT
dblscan => bm_b[5].OUTPUTSELECT
dblscan => bm_b[4].OUTPUTSELECT
dblscan => bm_b[3].OUTPUTSELECT
dblscan => bm_b[2].OUTPUTSELECT
dblscan => bm_b[1].OUTPUTSELECT
dblscan => bm_b[0].OUTPUTSELECT
dblscan => bm_osd_blank.OUTPUTSELECT
dblscan => bm_osd_pixel.OUTPUTSELECT
dblscan => sd_lbuf.we_a.DATAIN
dblscan => always3.IN1
dblscan => ns_r.IN1
dblscan => sd_lbuf_o_d[0].ENA
dblscan => sd_lbuf_o_d[1].ENA
dblscan => sd_lbuf_o_d[2].ENA
dblscan => sd_lbuf_o_d[3].ENA
dblscan => sd_lbuf_o_d[4].ENA
dblscan => sd_lbuf_o_d[5].ENA
dblscan => sd_lbuf_o_d[6].ENA
dblscan => sd_lbuf_o_d[7].ENA
dblscan => sd_lbuf_o_d[8].ENA
dblscan => sd_lbuf_o_d[9].ENA
dblscan => sd_lbuf_o_d[10].ENA
dblscan => sd_lbuf_o_d[11].ENA
dblscan => sd_lbuf_o_d[12].ENA
dblscan => sd_lbuf_o_d[13].ENA
dblscan => sd_lbuf_o_d[14].ENA
dblscan => sd_lbuf_o_d[15].ENA
dblscan => sd_lbuf_o_d[16].ENA
dblscan => sd_lbuf_o_d[17].ENA
dblscan => sd_lbuf_o_d[18].ENA
dblscan => sd_lbuf_o_d[19].ENA
dblscan => sd_lbuf_o_d[20].ENA
dblscan => sd_lbuf_o_d[21].ENA
dblscan => sd_lbuf_o_d[22].ENA
dblscan => sd_lbuf_o_d[23].ENA
dblscan => sd_lbuf_o_d[24].ENA
dblscan => sd_lbuf_o_d[25].ENA
dblscan => sd_lbuf_o_d[26].ENA
dblscan => sd_lbuf_o_d[27].ENA
dblscan => sd_lbuf_o_d[28].ENA
dblscan => sd_lbuf_o_d[29].ENA
dblscan => sd_lbuf_o[0].ENA
dblscan => sd_lbuf_o[1].ENA
dblscan => sd_lbuf_o[2].ENA
dblscan => sd_lbuf_o[3].ENA
dblscan => sd_lbuf_o[4].ENA
dblscan => sd_lbuf_o[5].ENA
dblscan => sd_lbuf_o[6].ENA
dblscan => sd_lbuf_o[7].ENA
dblscan => sd_lbuf_o[8].ENA
dblscan => sd_lbuf_o[9].ENA
dblscan => sd_lbuf_o[10].ENA
dblscan => sd_lbuf_o[11].ENA
dblscan => sd_lbuf_o[12].ENA
dblscan => sd_lbuf_o[13].ENA
dblscan => sd_lbuf_o[14].ENA
dblscan => sd_lbuf_o[15].ENA
dblscan => sd_lbuf_o[16].ENA
dblscan => sd_lbuf_o[17].ENA
dblscan => sd_lbuf_o[18].ENA
dblscan => sd_lbuf_o[19].ENA
dblscan => sd_lbuf_o[20].ENA
dblscan => sd_lbuf_o[21].ENA
dblscan => sd_lbuf_o[22].ENA
dblscan => sd_lbuf_o[23].ENA
dblscan => sd_lbuf_o[24].ENA
dblscan => sd_lbuf_o[25].ENA
dblscan => sd_lbuf_o[26].ENA
dblscan => sd_lbuf_o[27].ENA
dblscan => sd_lbuf_o[28].ENA
dblscan => sd_lbuf_o[29].ENA
dblscan => sd_lbuf.WE
varbeamen => bm_hsync.OUTPUTSELECT
varbeamen => bm_vsync.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_r.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_g.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_b.OUTPUTSELECT
varbeamen => bm_osd_blank.OUTPUTSELECT
varbeamen => bm_osd_pixel.OUTPUTSELECT
lr_filter[0] => hi_en.DATAA
lr_filter[1] => vi_en.DATAA
hr_filter[0] => hi_en.DATAB
hr_filter[1] => vi_en.DATAB
scanline[0] => sl_r.IN1
scanline[0] => ns_r.IN1
scanline[1] => sl_r.IN1
scanline[1] => ns_r.IN1
dither[0] => r_dither_tsp.IN1
dither[0] => WideOr0.IN0
dither[1] => r_dither_rnd.IN1
dither[1] => WideOr0.IN1
htotal[0] => ~NO_FANOUT~
htotal[1] => Equal0.IN10
htotal[2] => Equal0.IN9
htotal[3] => Equal0.IN8
htotal[4] => Equal0.IN7
htotal[5] => Equal0.IN6
htotal[6] => Equal0.IN5
htotal[7] => Equal0.IN4
htotal[8] => Equal0.IN3
hires => hi_en.OUTPUTSELECT
hires => vi_en.OUTPUTSELECT
osd_blank => bm_osd_blank.DATAB
osd_blank => sd_lbuf.data_a[28].DATAIN
osd_blank => ns_osd_blank.DATAIN
osd_blank => sd_lbuf.DATAIN28
osd_pixel => bm_osd_pixel.DATAB
osd_pixel => sd_lbuf.data_a[27].DATAIN
osd_pixel => ns_osd_pixel.DATAIN
osd_pixel => sd_lbuf.DATAIN27
red_in[0] => Add0.IN8
red_in[0] => hi_r[1].DATAA
red_in[0] => ns_r.DATAA
red_in[0] => bm_r.DATAB
red_in[0] => r_in_d[0].DATAIN
red_in[1] => Add0.IN7
red_in[1] => hi_r[2].DATAA
red_in[1] => ns_r.DATAA
red_in[1] => ns_r.DATAB
red_in[1] => bm_r.DATAB
red_in[1] => r_in_d[1].DATAIN
red_in[2] => Add0.IN6
red_in[2] => hi_r[3].DATAA
red_in[2] => ns_r.DATAA
red_in[2] => ns_r.DATAB
red_in[2] => bm_r.DATAB
red_in[2] => r_in_d[2].DATAIN
red_in[3] => Add0.IN5
red_in[3] => hi_r[4].DATAA
red_in[3] => ns_r.DATAA
red_in[3] => ns_r.DATAB
red_in[3] => bm_r.DATAB
red_in[3] => r_in_d[3].DATAIN
red_in[4] => Add0.IN4
red_in[4] => hi_r[5].DATAA
red_in[4] => ns_r.DATAA
red_in[4] => ns_r.DATAB
red_in[4] => bm_r.DATAB
red_in[4] => r_in_d[4].DATAIN
red_in[5] => Add0.IN3
red_in[5] => hi_r[6].DATAA
red_in[5] => ns_r.DATAA
red_in[5] => ns_r.DATAB
red_in[5] => bm_r.DATAB
red_in[5] => r_in_d[5].DATAIN
red_in[6] => Add0.IN2
red_in[6] => hi_r[7].DATAA
red_in[6] => ns_r.DATAA
red_in[6] => ns_r.DATAB
red_in[6] => bm_r.DATAB
red_in[6] => r_in_d[6].DATAIN
red_in[7] => Add0.IN1
red_in[7] => hi_r[8].DATAA
red_in[7] => ns_r.DATAA
red_in[7] => ns_r.DATAB
red_in[7] => bm_r.DATAB
red_in[7] => r_in_d[7].DATAIN
green_in[0] => Add1.IN8
green_in[0] => hi_g[1].DATAA
green_in[0] => ns_g.DATAA
green_in[0] => bm_g.DATAB
green_in[0] => g_in_d[0].DATAIN
green_in[1] => Add1.IN7
green_in[1] => hi_g[2].DATAA
green_in[1] => ns_g.DATAA
green_in[1] => ns_g.DATAB
green_in[1] => bm_g.DATAB
green_in[1] => g_in_d[1].DATAIN
green_in[2] => Add1.IN6
green_in[2] => hi_g[3].DATAA
green_in[2] => ns_g.DATAA
green_in[2] => ns_g.DATAB
green_in[2] => bm_g.DATAB
green_in[2] => g_in_d[2].DATAIN
green_in[3] => Add1.IN5
green_in[3] => hi_g[4].DATAA
green_in[3] => ns_g.DATAA
green_in[3] => ns_g.DATAB
green_in[3] => bm_g.DATAB
green_in[3] => g_in_d[3].DATAIN
green_in[4] => Add1.IN4
green_in[4] => hi_g[5].DATAA
green_in[4] => ns_g.DATAA
green_in[4] => ns_g.DATAB
green_in[4] => bm_g.DATAB
green_in[4] => g_in_d[4].DATAIN
green_in[5] => Add1.IN3
green_in[5] => hi_g[6].DATAA
green_in[5] => ns_g.DATAA
green_in[5] => ns_g.DATAB
green_in[5] => bm_g.DATAB
green_in[5] => g_in_d[5].DATAIN
green_in[6] => Add1.IN2
green_in[6] => hi_g[7].DATAA
green_in[6] => ns_g.DATAA
green_in[6] => ns_g.DATAB
green_in[6] => bm_g.DATAB
green_in[6] => g_in_d[6].DATAIN
green_in[7] => Add1.IN1
green_in[7] => hi_g[8].DATAA
green_in[7] => ns_g.DATAA
green_in[7] => ns_g.DATAB
green_in[7] => bm_g.DATAB
green_in[7] => g_in_d[7].DATAIN
blue_in[0] => Add2.IN8
blue_in[0] => hi_b[1].DATAA
blue_in[0] => ns_b.DATAA
blue_in[0] => bm_b.DATAB
blue_in[0] => b_in_d[0].DATAIN
blue_in[1] => Add2.IN7
blue_in[1] => hi_b[2].DATAA
blue_in[1] => ns_b.DATAA
blue_in[1] => ns_b.DATAB
blue_in[1] => bm_b.DATAB
blue_in[1] => b_in_d[1].DATAIN
blue_in[2] => Add2.IN6
blue_in[2] => hi_b[3].DATAA
blue_in[2] => ns_b.DATAA
blue_in[2] => ns_b.DATAB
blue_in[2] => bm_b.DATAB
blue_in[2] => b_in_d[2].DATAIN
blue_in[3] => Add2.IN5
blue_in[3] => hi_b[4].DATAA
blue_in[3] => ns_b.DATAA
blue_in[3] => ns_b.DATAB
blue_in[3] => bm_b.DATAB
blue_in[3] => b_in_d[3].DATAIN
blue_in[4] => Add2.IN4
blue_in[4] => hi_b[5].DATAA
blue_in[4] => ns_b.DATAA
blue_in[4] => ns_b.DATAB
blue_in[4] => bm_b.DATAB
blue_in[4] => b_in_d[4].DATAIN
blue_in[5] => Add2.IN3
blue_in[5] => hi_b[6].DATAA
blue_in[5] => ns_b.DATAA
blue_in[5] => ns_b.DATAB
blue_in[5] => bm_b.DATAB
blue_in[5] => b_in_d[5].DATAIN
blue_in[6] => Add2.IN2
blue_in[6] => hi_b[7].DATAA
blue_in[6] => ns_b.DATAA
blue_in[6] => ns_b.DATAB
blue_in[6] => bm_b.DATAB
blue_in[6] => b_in_d[6].DATAIN
blue_in[7] => Add2.IN1
blue_in[7] => hi_b[8].DATAA
blue_in[7] => ns_b.DATAA
blue_in[7] => ns_b.DATAB
blue_in[7] => bm_b.DATAB
blue_in[7] => b_in_d[7].DATAIN
_hsync_in => bm_hsync.DATAB
_hsync_in => sd_lbuf.data_a[29].DATAIN
_hsync_in => _hsync_in_del.DATAIN
_hsync_in => hss.IN1
_hsync_in => sd_lbuf.DATAIN29
_vsync_in => bm_vsync.DATAB
_vsync_in => bm_vsync.DATAB
_vsync_in => _vsync_in_del.DATAIN
_vsync_in => vss.IN1
_csync_in => ns_csync.DATAIN
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[6] <= red_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[7] <= red_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[6] <= green_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[7] <= green_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[6] <= blue_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[7] <= blue_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_hsync_out <= _hsync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
_vsync_out <= _vsync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1
clk => clk.IN5
clk7_en => clk7_en.IN5
clk7n_en => ~NO_FANOUT~
aen => enable.IN1
rd => enable.IN0
wr => wr.IN4
reset => reset.IN5
rs[0] => Equal0.IN3
rs[0] => Equal1.IN0
rs[0] => Equal2.IN3
rs[0] => Equal3.IN1
rs[0] => Equal4.IN3
rs[0] => Equal5.IN1
rs[0] => Equal6.IN3
rs[0] => Equal7.IN2
rs[0] => Equal8.IN3
rs[0] => Equal9.IN1
rs[0] => Equal10.IN3
rs[0] => Equal11.IN3
rs[0] => Equal12.IN2
rs[0] => Equal13.IN3
rs[0] => Equal14.IN3
rs[1] => Equal0.IN2
rs[1] => Equal1.IN3
rs[1] => Equal2.IN0
rs[1] => Equal3.IN0
rs[1] => Equal4.IN2
rs[1] => Equal5.IN3
rs[1] => Equal6.IN1
rs[1] => Equal7.IN1
rs[1] => Equal8.IN2
rs[1] => Equal9.IN3
rs[1] => Equal10.IN1
rs[1] => Equal11.IN2
rs[1] => Equal12.IN3
rs[1] => Equal13.IN2
rs[1] => Equal14.IN2
rs[2] => Equal0.IN1
rs[2] => Equal1.IN2
rs[2] => Equal2.IN2
rs[2] => Equal3.IN3
rs[2] => Equal4.IN0
rs[2] => Equal5.IN0
rs[2] => Equal6.IN0
rs[2] => Equal7.IN0
rs[2] => Equal8.IN1
rs[2] => Equal9.IN2
rs[2] => Equal10.IN2
rs[2] => Equal11.IN1
rs[2] => Equal12.IN1
rs[2] => Equal13.IN1
rs[2] => Equal14.IN1
rs[3] => Equal0.IN0
rs[3] => Equal1.IN1
rs[3] => Equal2.IN1
rs[3] => Equal3.IN2
rs[3] => Equal4.IN1
rs[3] => Equal5.IN2
rs[3] => Equal6.IN2
rs[3] => Equal7.IN3
rs[3] => Equal8.IN0
rs[3] => Equal9.IN0
rs[3] => Equal10.IN0
rs[3] => Equal11.IN0
rs[3] => Equal12.IN0
rs[3] => Equal13.IN0
rs[3] => Equal14.IN0
data_in[0] => data_in[0].IN4
data_in[1] => data_in[1].IN4
data_in[2] => data_in[2].IN4
data_in[3] => data_in[3].IN4
data_in[4] => data_in[4].IN4
data_in[5] => data_in[5].IN4
data_in[6] => data_in[6].IN4
data_in[7] => data_in[7].IN4
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
tick => comb.IN1
tick => tick_del.DATAIN
eclk => eclk.IN2
irq <= cia_int:cnt.irq
porta_in[2] => porta_in2[2].DATAIN
porta_in[3] => porta_in2[3].DATAIN
porta_in[4] => porta_in2[4].DATAIN
porta_in[5] => porta_in2[5].DATAIN
porta_in[6] => porta_in2[6].DATAIN
porta_in[7] => porta_in2[7].DATAIN
porta_out[0] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
porta_out[1] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
porta_out[2] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
porta_out[3] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
kbdrst <= ciaa_ps2keyboard:kbd1.kbdrst
kbddat <> ciaa_ps2keyboard:kbd1.ps2kdat
kbdclk <> ciaa_ps2keyboard:kbd1.ps2kclk
keyboard_disabled => always0.IN1
keyboard_disabled => comb.IN1
kbd_mouse_strobe => ~NO_FANOUT~
kms_level => ~NO_FANOUT~
kbd_mouse_type[0] => ~NO_FANOUT~
kbd_mouse_type[1] => ~NO_FANOUT~
kbd_mouse_data[0] => ~NO_FANOUT~
kbd_mouse_data[1] => ~NO_FANOUT~
kbd_mouse_data[2] => ~NO_FANOUT~
kbd_mouse_data[3] => ~NO_FANOUT~
kbd_mouse_data[4] => ~NO_FANOUT~
kbd_mouse_data[5] => ~NO_FANOUT~
kbd_mouse_data[6] => ~NO_FANOUT~
kbd_mouse_data[7] => ~NO_FANOUT~
osd_ctrl[0] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[1] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[2] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[3] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[4] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[5] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[6] <= ciaa_ps2keyboard:kbd1.osd_ctrl
osd_ctrl[7] <= ciaa_ps2keyboard:kbd1.osd_ctrl
_lmb <= ciaa_ps2keyboard:kbd1._lmb
_rmb <= ciaa_ps2keyboard:kbd1._rmb
_joy2[0] <= ciaa_ps2keyboard:kbd1._joy2
_joy2[1] <= ciaa_ps2keyboard:kbd1._joy2
_joy2[2] <= ciaa_ps2keyboard:kbd1._joy2
_joy2[3] <= ciaa_ps2keyboard:kbd1._joy2
_joy2[4] <= ciaa_ps2keyboard:kbd1._joy2
_joy2[5] <= ciaa_ps2keyboard:kbd1._joy2
aflock <= ciaa_ps2keyboard:kbd1.aflock
freeze <= freeze.DB_MAX_OUTPUT_PORT_TYPE
vgaswich <= ciaa_ps2keyboard:kbd1.vgaswich
disk_led => disk_led.IN1
mou_emu[0] <= ciaa_ps2keyboard:kbd1.mou_emu
mou_emu[1] <= ciaa_ps2keyboard:kbd1.mou_emu
mou_emu[2] <= ciaa_ps2keyboard:kbd1.mou_emu
mou_emu[3] <= ciaa_ps2keyboard:kbd1.mou_emu
mou_emu[4] <= ciaa_ps2keyboard:kbd1.mou_emu
mou_emu[5] <= ciaa_ps2keyboard:kbd1.mou_emu
joy_emu[0] <= ciaa_ps2keyboard:kbd1.joy_emu
joy_emu[1] <= ciaa_ps2keyboard:kbd1.joy_emu
joy_emu[2] <= ciaa_ps2keyboard:kbd1.joy_emu
joy_emu[3] <= ciaa_ps2keyboard:kbd1.joy_emu
joy_emu[4] <= ciaa_ps2keyboard:kbd1.joy_emu
joy_emu[5] <= ciaa_ps2keyboard:kbd1.joy_emu
hrtmon_en => freeze.IN1


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1
clk => clk.IN1
clk7_en => clk7_en.IN1
reset => reset.IN1
ps2kdat <> ps2kdat
ps2kclk <> ps2kclk
leda => ~NO_FANOUT~
ledb => psend.IN1
ledb => psend.DATAB
aflock <= capslock.DB_MAX_OUTPUT_PORT_TYPE
kbdrst <= kbdrst.DB_MAX_OUTPUT_PORT_TYPE
keydat[0] <= ps2keyboardmap:km1.akey
keydat[1] <= ps2keyboardmap:km1.akey
keydat[2] <= ps2keyboardmap:km1.akey
keydat[3] <= ps2keyboardmap:km1.akey
keydat[4] <= ps2keyboardmap:km1.akey
keydat[5] <= ps2keyboardmap:km1.akey
keydat[6] <= ps2keyboardmap:km1.akey
keydat[7] <= ps2keyboardmap:km1.akey
keystrobe <= keystrobe.DB_MAX_OUTPUT_PORT_TYPE
keyack => always5.IN1
keyack => Selector1.IN5
osd_ctrl[0] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[1] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[2] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[3] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[4] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[5] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[6] <= ps2keyboardmap:km1.osd_ctrl
osd_ctrl[7] <= ps2keyboardmap:km1.osd_ctrl
_lmb <= ps2keyboardmap:km1._lmb
_rmb <= ps2keyboardmap:km1._rmb
_joy2[0] <= ps2keyboardmap:km1._joy2
_joy2[1] <= ps2keyboardmap:km1._joy2
_joy2[2] <= ps2keyboardmap:km1._joy2
_joy2[3] <= ps2keyboardmap:km1._joy2
_joy2[4] <= ps2keyboardmap:km1._joy2
_joy2[5] <= ps2keyboardmap:km1._joy2
freeze <= ps2keyboardmap:km1.freeze
vgaswich <= ps2keyboardmap:km1.vgaswich
mou_emu[0] <= ps2keyboardmap:km1.mou_emu
mou_emu[1] <= ps2keyboardmap:km1.mou_emu
mou_emu[2] <= ps2keyboardmap:km1.mou_emu
mou_emu[3] <= ps2keyboardmap:km1.mou_emu
mou_emu[4] <= ps2keyboardmap:km1.mou_emu
mou_emu[5] <= ps2keyboardmap:km1.mou_emu
joy_emu[0] <= ps2keyboardmap:km1.joy_emu
joy_emu[1] <= ps2keyboardmap:km1.joy_emu
joy_emu[2] <= ps2keyboardmap:km1.joy_emu
joy_emu[3] <= ps2keyboardmap:km1.joy_emu
joy_emu[4] <= ps2keyboardmap:km1.joy_emu
joy_emu[5] <= ps2keyboardmap:km1.joy_emu


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1
clk => keyrom[0].CLK
clk => keyrom[1].CLK
clk => keyrom[2].CLK
clk => keyrom[3].CLK
clk => keyrom[4].CLK
clk => keyrom[5].CLK
clk => keyrom[6].CLK
clk => keyrom[7].CLK
clk => keyrom[8].CLK
clk => keyrom[9].CLK
clk => keyrom[10].CLK
clk => keyrom[11].CLK
clk => keyrom[12].CLK
clk => keyrom[13].CLK
clk => keyrom[14].CLK
clk => keyrom[15].CLK
clk => mouse_emu_right.CLK
clk => mouse_emu_left.CLK
clk => mouse_emu_down.CLK
clk => mouse_emu_up.CLK
clk => _rmb~reg0.CLK
clk => _lmb~reg0.CLK
clk => _joy2[5]~reg0.CLK
clk => _joy2[4]~reg0.CLK
clk => _joy2[3]~reg0.CLK
clk => _joy2[2]~reg0.CLK
clk => _joy2[1]~reg0.CLK
clk => _joy2[0]~reg0.CLK
clk => numlock~reg0.CLK
clk => vgaswich~reg0.CLK
clk => freeze~reg0.CLK
clk => osd_ctrl[0]~reg0.CLK
clk => osd_ctrl[1]~reg0.CLK
clk => osd_ctrl[2]~reg0.CLK
clk => osd_ctrl[3]~reg0.CLK
clk => osd_ctrl[4]~reg0.CLK
clk => osd_ctrl[5]~reg0.CLK
clk => osd_ctrl[6]~reg0.CLK
clk => osd_ctrl[7]~reg0.CLK
clk => extended.CLK
clk => upstroke.CLK
clk => enable2.CLK
clk7_en => enable2.ENA
clk7_en => keyrom[11].ENA
clk7_en => keyrom[10].ENA
clk7_en => extended.ENA
clk7_en => keyrom[9].ENA
clk7_en => osd_ctrl[0]~reg0.ENA
clk7_en => keyrom[8].ENA
clk7_en => freeze~reg0.ENA
clk7_en => vgaswich~reg0.ENA
clk7_en => keyrom[7].ENA
clk7_en => numlock~reg0.ENA
clk7_en => keyrom[6].ENA
clk7_en => keyrom[5].ENA
clk7_en => _joy2[0]~reg0.ENA
clk7_en => keyrom[4].ENA
clk7_en => _joy2[1]~reg0.ENA
clk7_en => keyrom[3].ENA
clk7_en => _joy2[2]~reg0.ENA
clk7_en => _joy2[3]~reg0.ENA
clk7_en => _joy2[4]~reg0.ENA
clk7_en => keyrom[2].ENA
clk7_en => _joy2[5]~reg0.ENA
clk7_en => keyrom[1].ENA
clk7_en => _lmb~reg0.ENA
clk7_en => keyrom[0].ENA
clk7_en => _rmb~reg0.ENA
clk7_en => mouse_emu_right.ENA
clk7_en => keyrom[12].ENA
clk7_en => keyrom[13].ENA
clk7_en => keyrom[14].ENA
clk7_en => keyrom[15].ENA
clk7_en => mouse_emu_left.ENA
clk7_en => mouse_emu_down.ENA
clk7_en => mouse_emu_up.ENA
clk7_en => osd_ctrl[1]~reg0.ENA
clk7_en => osd_ctrl[2]~reg0.ENA
clk7_en => osd_ctrl[3]~reg0.ENA
clk7_en => osd_ctrl[4]~reg0.ENA
clk7_en => osd_ctrl[5]~reg0.ENA
clk7_en => osd_ctrl[6]~reg0.ENA
clk7_en => osd_ctrl[7]~reg0.ENA
clk7_en => upstroke.ENA
reset => upstroke.OUTPUTSELECT
reset => extended.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => osd_ctrl.OUTPUTSELECT
reset => freeze.OUTPUTSELECT
reset => always12.IN1
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => keyrom.OUTPUTSELECT
enable => enable2.DATAIN
ps2key[0] => Ram0.RADDR
ps2key[1] => Ram0.RADDR1
ps2key[2] => Ram0.RADDR2
ps2key[3] => Ram0.RADDR3
ps2key[4] => Ram0.RADDR4
ps2key[5] => Ram0.RADDR5
ps2key[6] => Ram0.RADDR6
ps2key[7] => Ram0.RADDR7
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
akey[0] <= keyrom[0].DB_MAX_OUTPUT_PORT_TYPE
akey[1] <= keyrom[1].DB_MAX_OUTPUT_PORT_TYPE
akey[2] <= keyrom[2].DB_MAX_OUTPUT_PORT_TYPE
akey[3] <= keyrom[3].DB_MAX_OUTPUT_PORT_TYPE
akey[4] <= keyrom[4].DB_MAX_OUTPUT_PORT_TYPE
akey[5] <= keyrom[5].DB_MAX_OUTPUT_PORT_TYPE
akey[6] <= keyrom[6].DB_MAX_OUTPUT_PORT_TYPE
akey[7] <= upstroke.DB_MAX_OUTPUT_PORT_TYPE
ctrl <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
aleft <= aleft.DB_MAX_OUTPUT_PORT_TYPE
aright <= keyrom[12].DB_MAX_OUTPUT_PORT_TYPE
caps <= keyrom[11].DB_MAX_OUTPUT_PORT_TYPE
numlock <= numlock~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[0] <= osd_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[1] <= osd_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[2] <= osd_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[3] <= osd_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[4] <= osd_ctrl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[5] <= osd_ctrl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[6] <= osd_ctrl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_ctrl[7] <= osd_ctrl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_lmb <= _lmb~reg0.DB_MAX_OUTPUT_PORT_TYPE
_rmb <= _rmb~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[0] <= _joy2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[1] <= _joy2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[2] <= _joy2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[3] <= _joy2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[4] <= _joy2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
_joy2[5] <= _joy2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freeze <= freeze~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgaswich <= vgaswich~reg0.DB_MAX_OUTPUT_PORT_TYPE
mou_emu[0] <= mouse_emu_right.DB_MAX_OUTPUT_PORT_TYPE
mou_emu[1] <= mouse_emu_left.DB_MAX_OUTPUT_PORT_TYPE
mou_emu[2] <= mouse_emu_down.DB_MAX_OUTPUT_PORT_TYPE
mou_emu[3] <= mouse_emu_up.DB_MAX_OUTPUT_PORT_TYPE
mou_emu[4] <= <VCC>
mou_emu[5] <= <VCC>
joy_emu[0] <= <GND>
joy_emu[1] <= <GND>
joy_emu[2] <= <GND>
joy_emu[3] <= <GND>
joy_emu[4] <= <GND>
joy_emu[5] <= <GND>


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_int:cnt
clk => icr[0].CLK
clk => icr[1].CLK
clk => icr[2].CLK
clk => icr[3].CLK
clk => icr[4].CLK
clk => icrmask[0].CLK
clk => icrmask[1].CLK
clk => icrmask[2].CLK
clk => icrmask[3].CLK
clk => icrmask[4].CLK
clk7_en => icrmask[0].ENA
clk7_en => icr[0].ENA
clk7_en => icr[1].ENA
clk7_en => icr[2].ENA
clk7_en => icr[3].ENA
clk7_en => icr[4].ENA
clk7_en => icrmask[1].ENA
clk7_en => icrmask[2].ENA
clk7_en => icrmask[3].ENA
clk7_en => icrmask[4].ENA
wr => always0.IN0
wr => data_out.IN0
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
icrs => data_out.IN1
icrs => always0.IN1
ta => icr.IN1
ta => icr.DATAB
tb => icr.IN1
tb => icr.DATAB
alrm => icr.IN1
alrm => icr.DATAB
flag => icr.IN1
flag => icr.DATAB
ser => icr.IN1
ser => icr.DATAB
data_in[0] => icrmask.IN1
data_in[0] => icrmask.IN1
data_in[1] => icrmask.IN1
data_in[1] => icrmask.IN1
data_in[2] => icrmask.IN1
data_in[2] => icrmask.IN1
data_in[3] => icrmask.IN1
data_in[3] => icrmask.IN1
data_in[4] => icrmask.IN1
data_in[4] => icrmask.IN1
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra
clk => tmr[0].CLK
clk => tmr[1].CLK
clk => tmr[2].CLK
clk => tmr[3].CLK
clk => tmr[4].CLK
clk => tmr[5].CLK
clk => tmr[6].CLK
clk => tmr[7].CLK
clk => tmr[8].CLK
clk => tmr[9].CLK
clk => tmr[10].CLK
clk => tmr[11].CLK
clk => tmr[12].CLK
clk => tmr[13].CLK
clk => tmr[14].CLK
clk => tmr[15].CLK
clk => thi_load.CLK
clk => tmlh[0].CLK
clk => tmlh[1].CLK
clk => tmlh[2].CLK
clk => tmlh[3].CLK
clk => tmlh[4].CLK
clk => tmlh[5].CLK
clk => tmlh[6].CLK
clk => tmlh[7].CLK
clk => tmll[0].CLK
clk => tmll[1].CLK
clk => tmll[2].CLK
clk => tmll[3].CLK
clk => tmll[4].CLK
clk => tmll[5].CLK
clk => tmll[6].CLK
clk => tmll[7].CLK
clk => forceload.CLK
clk => tmcr[0].CLK
clk => tmcr[1].CLK
clk => tmcr[2].CLK
clk => tmcr[3].CLK
clk => tmcr[4].CLK
clk => tmcr[5].CLK
clk => tmcr[6].CLK
clk7_en => tmcr[0].ENA
clk7_en => forceload.ENA
clk7_en => tmll[0].ENA
clk7_en => tmlh[0].ENA
clk7_en => thi_load.ENA
clk7_en => tmr[0].ENA
clk7_en => tmr[1].ENA
clk7_en => tmr[2].ENA
clk7_en => tmr[3].ENA
clk7_en => tmr[4].ENA
clk7_en => tmr[5].ENA
clk7_en => tmr[6].ENA
clk7_en => tmr[7].ENA
clk7_en => tmr[8].ENA
clk7_en => tmr[9].ENA
clk7_en => tmr[10].ENA
clk7_en => tmr[11].ENA
clk7_en => tmr[12].ENA
clk7_en => tmr[13].ENA
clk7_en => tmr[14].ENA
clk7_en => tmr[15].ENA
clk7_en => tmlh[1].ENA
clk7_en => tmlh[2].ENA
clk7_en => tmlh[3].ENA
clk7_en => tmlh[4].ENA
clk7_en => tmlh[5].ENA
clk7_en => tmlh[6].ENA
clk7_en => tmlh[7].ENA
clk7_en => tmll[1].ENA
clk7_en => tmll[2].ENA
clk7_en => tmll[3].ENA
clk7_en => tmll[4].ENA
clk7_en => tmll[5].ENA
clk7_en => tmll[6].ENA
clk7_en => tmll[7].ENA
clk7_en => tmcr[1].ENA
clk7_en => tmcr[2].ENA
clk7_en => tmcr[3].ENA
clk7_en => tmcr[4].ENA
clk7_en => tmcr[5].ENA
clk7_en => tmcr[6].ENA
wr => always0.IN0
wr => always2.IN0
wr => always3.IN0
wr => data_out.IN0
wr => data_out.IN0
wr => data_out.IN0
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
tlo => always2.IN1
tlo => data_out.IN1
thi => always3.IN1
thi => data_out.IN1
tcr => always0.IN1
tcr => data_out.IN1
data_in[0] => tmcr.DATAB
data_in[0] => tmll.DATAB
data_in[0] => tmlh.DATAB
data_in[1] => tmcr.DATAB
data_in[1] => tmll.DATAB
data_in[1] => tmlh.DATAB
data_in[2] => tmcr.DATAB
data_in[2] => tmll.DATAB
data_in[2] => tmlh.DATAB
data_in[3] => tmcr.DATAB
data_in[3] => tmll.DATAB
data_in[3] => tmlh.DATAB
data_in[4] => forceload.IN1
data_in[4] => tmll.DATAB
data_in[4] => tmlh.DATAB
data_in[5] => tmcr.DATAB
data_in[5] => tmll.DATAB
data_in[5] => tmlh.DATAB
data_in[6] => tmcr.DATAB
data_in[6] => tmll.DATAB
data_in[6] => tmlh.DATAB
data_in[7] => tmll.DATAB
data_in[7] => tmlh.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
eclk => always5.IN1
eclk => underflow.IN1
tmra_ovf <= underflow.DB_MAX_OUTPUT_PORT_TYPE
spmode <= tmcr[6].DB_MAX_OUTPUT_PORT_TYPE
irq <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb
clk => tmr[0].CLK
clk => tmr[1].CLK
clk => tmr[2].CLK
clk => tmr[3].CLK
clk => tmr[4].CLK
clk => tmr[5].CLK
clk => tmr[6].CLK
clk => tmr[7].CLK
clk => tmr[8].CLK
clk => tmr[9].CLK
clk => tmr[10].CLK
clk => tmr[11].CLK
clk => tmr[12].CLK
clk => tmr[13].CLK
clk => tmr[14].CLK
clk => tmr[15].CLK
clk => thi_load.CLK
clk => tmlh[0].CLK
clk => tmlh[1].CLK
clk => tmlh[2].CLK
clk => tmlh[3].CLK
clk => tmlh[4].CLK
clk => tmlh[5].CLK
clk => tmlh[6].CLK
clk => tmlh[7].CLK
clk => tmll[0].CLK
clk => tmll[1].CLK
clk => tmll[2].CLK
clk => tmll[3].CLK
clk => tmll[4].CLK
clk => tmll[5].CLK
clk => tmll[6].CLK
clk => tmll[7].CLK
clk => forceload.CLK
clk => tmcr[0].CLK
clk => tmcr[1].CLK
clk => tmcr[2].CLK
clk => tmcr[3].CLK
clk => tmcr[4].CLK
clk => tmcr[5].CLK
clk => tmcr[6].CLK
clk7_en => tmcr[0].ENA
clk7_en => forceload.ENA
clk7_en => tmll[0].ENA
clk7_en => tmlh[0].ENA
clk7_en => thi_load.ENA
clk7_en => tmr[0].ENA
clk7_en => tmr[1].ENA
clk7_en => tmr[2].ENA
clk7_en => tmr[3].ENA
clk7_en => tmr[4].ENA
clk7_en => tmr[5].ENA
clk7_en => tmr[6].ENA
clk7_en => tmr[7].ENA
clk7_en => tmr[8].ENA
clk7_en => tmr[9].ENA
clk7_en => tmr[10].ENA
clk7_en => tmr[11].ENA
clk7_en => tmr[12].ENA
clk7_en => tmr[13].ENA
clk7_en => tmr[14].ENA
clk7_en => tmr[15].ENA
clk7_en => tmlh[1].ENA
clk7_en => tmlh[2].ENA
clk7_en => tmlh[3].ENA
clk7_en => tmlh[4].ENA
clk7_en => tmlh[5].ENA
clk7_en => tmlh[6].ENA
clk7_en => tmlh[7].ENA
clk7_en => tmll[1].ENA
clk7_en => tmll[2].ENA
clk7_en => tmll[3].ENA
clk7_en => tmll[4].ENA
clk7_en => tmll[5].ENA
clk7_en => tmll[6].ENA
clk7_en => tmll[7].ENA
clk7_en => tmcr[1].ENA
clk7_en => tmcr[2].ENA
clk7_en => tmcr[3].ENA
clk7_en => tmcr[4].ENA
clk7_en => tmcr[5].ENA
clk7_en => tmcr[6].ENA
wr => always0.IN0
wr => always2.IN0
wr => always3.IN0
wr => data_out.IN0
wr => data_out.IN0
wr => data_out.IN0
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
tlo => always2.IN1
tlo => data_out.IN1
thi => always3.IN1
thi => data_out.IN1
tcr => always0.IN1
tcr => data_out.IN1
data_in[0] => tmcr.DATAB
data_in[0] => tmll.DATAB
data_in[0] => tmlh.DATAB
data_in[1] => tmcr.DATAB
data_in[1] => tmll.DATAB
data_in[1] => tmlh.DATAB
data_in[2] => tmcr.DATAB
data_in[2] => tmll.DATAB
data_in[2] => tmlh.DATAB
data_in[3] => tmcr.DATAB
data_in[3] => tmll.DATAB
data_in[3] => tmlh.DATAB
data_in[4] => forceload.IN1
data_in[4] => tmll.DATAB
data_in[4] => tmlh.DATAB
data_in[5] => tmcr.DATAB
data_in[5] => tmll.DATAB
data_in[5] => tmlh.DATAB
data_in[6] => tmcr.DATAB
data_in[6] => tmll.DATAB
data_in[6] => tmlh.DATAB
data_in[7] => tmll.DATAB
data_in[7] => tmlh.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
eclk => count.DATAA
tmra_ovf => count.DATAB
irq <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd
clk => count_del.CLK
clk => crb7.CLK
clk => alarm[0].CLK
clk => alarm[1].CLK
clk => alarm[2].CLK
clk => alarm[3].CLK
clk => alarm[4].CLK
clk => alarm[5].CLK
clk => alarm[6].CLK
clk => alarm[7].CLK
clk => alarm[8].CLK
clk => alarm[9].CLK
clk => alarm[10].CLK
clk => alarm[11].CLK
clk => alarm[12].CLK
clk => alarm[13].CLK
clk => alarm[14].CLK
clk => alarm[15].CLK
clk => alarm[16].CLK
clk => alarm[17].CLK
clk => alarm[18].CLK
clk => alarm[19].CLK
clk => alarm[20].CLK
clk => alarm[21].CLK
clk => alarm[22].CLK
clk => alarm[23].CLK
clk => tod[0].CLK
clk => tod[1].CLK
clk => tod[2].CLK
clk => tod[3].CLK
clk => tod[4].CLK
clk => tod[5].CLK
clk => tod[6].CLK
clk => tod[7].CLK
clk => tod[8].CLK
clk => tod[9].CLK
clk => tod[10].CLK
clk => tod[11].CLK
clk => tod[12].CLK
clk => tod[13].CLK
clk => tod[14].CLK
clk => tod[15].CLK
clk => tod[16].CLK
clk => tod[17].CLK
clk => tod[18].CLK
clk => tod[19].CLK
clk => tod[20].CLK
clk => tod[21].CLK
clk => tod[22].CLK
clk => tod[23].CLK
clk => count_ena.CLK
clk => tod_latch[0].CLK
clk => tod_latch[1].CLK
clk => tod_latch[2].CLK
clk => tod_latch[3].CLK
clk => tod_latch[4].CLK
clk => tod_latch[5].CLK
clk => tod_latch[6].CLK
clk => tod_latch[7].CLK
clk => tod_latch[8].CLK
clk => tod_latch[9].CLK
clk => tod_latch[10].CLK
clk => tod_latch[11].CLK
clk => tod_latch[12].CLK
clk => tod_latch[13].CLK
clk => tod_latch[14].CLK
clk => tod_latch[15].CLK
clk => tod_latch[16].CLK
clk => tod_latch[17].CLK
clk => tod_latch[18].CLK
clk => tod_latch[19].CLK
clk => tod_latch[20].CLK
clk => tod_latch[21].CLK
clk => tod_latch[22].CLK
clk => tod_latch[23].CLK
clk => latch_ena.CLK
clk7_en => latch_ena.ENA
clk7_en => tod_latch[0].ENA
clk7_en => count_ena.ENA
clk7_en => tod[0].ENA
clk7_en => alarm[0].ENA
clk7_en => crb7.ENA
clk7_en => alarm[1].ENA
clk7_en => count_del.ENA
clk7_en => alarm[2].ENA
clk7_en => alarm[3].ENA
clk7_en => alarm[4].ENA
clk7_en => alarm[5].ENA
clk7_en => alarm[6].ENA
clk7_en => alarm[7].ENA
clk7_en => alarm[8].ENA
clk7_en => alarm[9].ENA
clk7_en => alarm[10].ENA
clk7_en => alarm[11].ENA
clk7_en => alarm[12].ENA
clk7_en => alarm[13].ENA
clk7_en => alarm[14].ENA
clk7_en => alarm[15].ENA
clk7_en => alarm[16].ENA
clk7_en => alarm[17].ENA
clk7_en => alarm[18].ENA
clk7_en => alarm[19].ENA
clk7_en => alarm[20].ENA
clk7_en => alarm[21].ENA
clk7_en => alarm[22].ENA
clk7_en => alarm[23].ENA
clk7_en => tod[1].ENA
clk7_en => tod[2].ENA
clk7_en => tod[3].ENA
clk7_en => tod[4].ENA
clk7_en => tod[5].ENA
clk7_en => tod[6].ENA
clk7_en => tod[7].ENA
clk7_en => tod[8].ENA
clk7_en => tod[9].ENA
clk7_en => tod[10].ENA
clk7_en => tod[11].ENA
clk7_en => tod[12].ENA
clk7_en => tod[13].ENA
clk7_en => tod[14].ENA
clk7_en => tod[15].ENA
clk7_en => tod[16].ENA
clk7_en => tod[17].ENA
clk7_en => tod[18].ENA
clk7_en => tod[19].ENA
clk7_en => tod[20].ENA
clk7_en => tod[21].ENA
clk7_en => tod[22].ENA
clk7_en => tod[23].ENA
clk7_en => tod_latch[1].ENA
clk7_en => tod_latch[2].ENA
clk7_en => tod_latch[3].ENA
clk7_en => tod_latch[4].ENA
clk7_en => tod_latch[5].ENA
clk7_en => tod_latch[6].ENA
clk7_en => tod_latch[7].ENA
clk7_en => tod_latch[8].ENA
clk7_en => tod_latch[9].ENA
clk7_en => tod_latch[10].ENA
clk7_en => tod_latch[11].ENA
clk7_en => tod_latch[12].ENA
clk7_en => tod_latch[13].ENA
clk7_en => tod_latch[14].ENA
clk7_en => tod_latch[15].ENA
clk7_en => tod_latch[16].ENA
clk7_en => tod_latch[17].ENA
clk7_en => tod_latch[18].ENA
clk7_en => tod_latch[19].ENA
clk7_en => tod_latch[20].ENA
clk7_en => tod_latch[21].ENA
clk7_en => tod_latch[22].ENA
clk7_en => tod_latch[23].ENA
wr => always3.IN1
wr => always5.IN1
wr => always6.IN0
wr => latch_ena.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
reset => latch_ena.OUTPUTSELECT
reset => count_ena.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => crb7.OUTPUTSELECT
tlo => latch_ena.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => count_ena.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
thi => always0.IN1
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => count_ena.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
tcr => data_out.OUTPUTSELECT
tcr => always6.IN1
data_in[0] => tod.DATAB
data_in[0] => tod.DATAB
data_in[0] => tod.DATAB
data_in[0] => alarm.DATAB
data_in[0] => alarm.DATAB
data_in[0] => alarm.DATAB
data_in[1] => tod.DATAB
data_in[1] => tod.DATAB
data_in[1] => tod.DATAB
data_in[1] => alarm.DATAB
data_in[1] => alarm.DATAB
data_in[1] => alarm.DATAB
data_in[2] => tod.DATAB
data_in[2] => tod.DATAB
data_in[2] => tod.DATAB
data_in[2] => alarm.DATAB
data_in[2] => alarm.DATAB
data_in[2] => alarm.DATAB
data_in[3] => tod.DATAB
data_in[3] => tod.DATAB
data_in[3] => tod.DATAB
data_in[3] => alarm.DATAB
data_in[3] => alarm.DATAB
data_in[3] => alarm.DATAB
data_in[4] => tod.DATAB
data_in[4] => tod.DATAB
data_in[4] => tod.DATAB
data_in[4] => alarm.DATAB
data_in[4] => alarm.DATAB
data_in[4] => alarm.DATAB
data_in[5] => tod.DATAB
data_in[5] => tod.DATAB
data_in[5] => tod.DATAB
data_in[5] => alarm.DATAB
data_in[5] => alarm.DATAB
data_in[5] => alarm.DATAB
data_in[6] => tod.DATAB
data_in[6] => tod.DATAB
data_in[6] => tod.DATAB
data_in[6] => alarm.DATAB
data_in[6] => alarm.DATAB
data_in[6] => alarm.DATAB
data_in[7] => tod.DATAB
data_in[7] => tod.DATAB
data_in[7] => tod.DATAB
data_in[7] => alarm.DATAB
data_in[7] => alarm.DATAB
data_in[7] => alarm.DATAB
data_in[7] => crb7.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
count => always4.IN1
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1
clk => clk.IN4
clk7_en => clk7_en.IN4
aen => enable.IN1
rd => enable.IN0
wr => wr.IN4
reset => reset.IN4
rs[0] => Equal0.IN3
rs[0] => Equal1.IN0
rs[0] => Equal2.IN3
rs[0] => Equal3.IN1
rs[0] => Equal4.IN3
rs[0] => Equal5.IN1
rs[0] => Equal6.IN3
rs[0] => Equal7.IN2
rs[0] => Equal8.IN3
rs[0] => Equal9.IN1
rs[0] => Equal10.IN3
rs[0] => Equal11.IN3
rs[0] => Equal12.IN2
rs[0] => Equal13.IN3
rs[0] => Equal14.IN3
rs[1] => Equal0.IN2
rs[1] => Equal1.IN3
rs[1] => Equal2.IN0
rs[1] => Equal3.IN0
rs[1] => Equal4.IN2
rs[1] => Equal5.IN3
rs[1] => Equal6.IN1
rs[1] => Equal7.IN1
rs[1] => Equal8.IN2
rs[1] => Equal9.IN3
rs[1] => Equal10.IN1
rs[1] => Equal11.IN2
rs[1] => Equal12.IN3
rs[1] => Equal13.IN2
rs[1] => Equal14.IN2
rs[2] => Equal0.IN1
rs[2] => Equal1.IN2
rs[2] => Equal2.IN2
rs[2] => Equal3.IN3
rs[2] => Equal4.IN0
rs[2] => Equal5.IN0
rs[2] => Equal6.IN0
rs[2] => Equal7.IN0
rs[2] => Equal8.IN1
rs[2] => Equal9.IN2
rs[2] => Equal10.IN2
rs[2] => Equal11.IN1
rs[2] => Equal12.IN1
rs[2] => Equal13.IN1
rs[2] => Equal14.IN1
rs[3] => Equal0.IN0
rs[3] => Equal1.IN1
rs[3] => Equal2.IN1
rs[3] => Equal3.IN2
rs[3] => Equal4.IN1
rs[3] => Equal5.IN2
rs[3] => Equal6.IN2
rs[3] => Equal7.IN3
rs[3] => Equal8.IN0
rs[3] => Equal9.IN0
rs[3] => Equal10.IN0
rs[3] => Equal11.IN0
rs[3] => Equal12.IN0
rs[3] => Equal13.IN0
rs[3] => Equal14.IN0
data_in[0] => data_in[0].IN4
data_in[1] => data_in[1].IN4
data_in[2] => data_in[2].IN4
data_in[3] => data_in[3].IN4
data_in[4] => data_in[4].IN4
data_in[5] => data_in[5].IN4
data_in[6] => data_in[6].IN4
data_in[7] => data_in[7].IN4
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
tick => comb.IN1
tick => tick_del.DATAIN
eclk => eclk.IN2
flag => flag.IN1
irq <= cia_int:cnt.irq
porta_in[3] => porta_in2[3].DATAIN
porta_in[4] => porta_in2[4].DATAIN
porta_in[5] => porta_in2[5].DATAIN
porta_out[6] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
porta_out[7] <= porta_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[0] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[1] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[2] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[3] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[4] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[5] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[6] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE
portb_out[7] <= portb_out.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_int:cnt
clk => icr[0].CLK
clk => icr[1].CLK
clk => icr[2].CLK
clk => icr[3].CLK
clk => icr[4].CLK
clk => icrmask[0].CLK
clk => icrmask[1].CLK
clk => icrmask[2].CLK
clk => icrmask[3].CLK
clk => icrmask[4].CLK
clk7_en => icrmask[0].ENA
clk7_en => icr[0].ENA
clk7_en => icr[1].ENA
clk7_en => icr[2].ENA
clk7_en => icr[3].ENA
clk7_en => icr[4].ENA
clk7_en => icrmask[1].ENA
clk7_en => icrmask[2].ENA
clk7_en => icrmask[3].ENA
clk7_en => icrmask[4].ENA
wr => always0.IN0
wr => data_out.IN0
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icrmask.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
reset => icr.OUTPUTSELECT
icrs => data_out.IN1
icrs => always0.IN1
ta => icr.IN1
ta => icr.DATAB
tb => icr.IN1
tb => icr.DATAB
alrm => icr.IN1
alrm => icr.DATAB
flag => icr.IN1
flag => icr.DATAB
ser => icr.IN1
ser => icr.DATAB
data_in[0] => icrmask.IN1
data_in[0] => icrmask.IN1
data_in[1] => icrmask.IN1
data_in[1] => icrmask.IN1
data_in[2] => icrmask.IN1
data_in[2] => icrmask.IN1
data_in[3] => icrmask.IN1
data_in[3] => icrmask.IN1
data_in[4] => icrmask.IN1
data_in[4] => icrmask.IN1
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_in[7] => icrmask.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra
clk => tmr[0].CLK
clk => tmr[1].CLK
clk => tmr[2].CLK
clk => tmr[3].CLK
clk => tmr[4].CLK
clk => tmr[5].CLK
clk => tmr[6].CLK
clk => tmr[7].CLK
clk => tmr[8].CLK
clk => tmr[9].CLK
clk => tmr[10].CLK
clk => tmr[11].CLK
clk => tmr[12].CLK
clk => tmr[13].CLK
clk => tmr[14].CLK
clk => tmr[15].CLK
clk => thi_load.CLK
clk => tmlh[0].CLK
clk => tmlh[1].CLK
clk => tmlh[2].CLK
clk => tmlh[3].CLK
clk => tmlh[4].CLK
clk => tmlh[5].CLK
clk => tmlh[6].CLK
clk => tmlh[7].CLK
clk => tmll[0].CLK
clk => tmll[1].CLK
clk => tmll[2].CLK
clk => tmll[3].CLK
clk => tmll[4].CLK
clk => tmll[5].CLK
clk => tmll[6].CLK
clk => tmll[7].CLK
clk => forceload.CLK
clk => tmcr[0].CLK
clk => tmcr[1].CLK
clk => tmcr[2].CLK
clk => tmcr[3].CLK
clk => tmcr[4].CLK
clk => tmcr[5].CLK
clk => tmcr[6].CLK
clk7_en => tmcr[0].ENA
clk7_en => forceload.ENA
clk7_en => tmll[0].ENA
clk7_en => tmlh[0].ENA
clk7_en => thi_load.ENA
clk7_en => tmr[0].ENA
clk7_en => tmr[1].ENA
clk7_en => tmr[2].ENA
clk7_en => tmr[3].ENA
clk7_en => tmr[4].ENA
clk7_en => tmr[5].ENA
clk7_en => tmr[6].ENA
clk7_en => tmr[7].ENA
clk7_en => tmr[8].ENA
clk7_en => tmr[9].ENA
clk7_en => tmr[10].ENA
clk7_en => tmr[11].ENA
clk7_en => tmr[12].ENA
clk7_en => tmr[13].ENA
clk7_en => tmr[14].ENA
clk7_en => tmr[15].ENA
clk7_en => tmlh[1].ENA
clk7_en => tmlh[2].ENA
clk7_en => tmlh[3].ENA
clk7_en => tmlh[4].ENA
clk7_en => tmlh[5].ENA
clk7_en => tmlh[6].ENA
clk7_en => tmlh[7].ENA
clk7_en => tmll[1].ENA
clk7_en => tmll[2].ENA
clk7_en => tmll[3].ENA
clk7_en => tmll[4].ENA
clk7_en => tmll[5].ENA
clk7_en => tmll[6].ENA
clk7_en => tmll[7].ENA
clk7_en => tmcr[1].ENA
clk7_en => tmcr[2].ENA
clk7_en => tmcr[3].ENA
clk7_en => tmcr[4].ENA
clk7_en => tmcr[5].ENA
clk7_en => tmcr[6].ENA
wr => always0.IN0
wr => always2.IN0
wr => always3.IN0
wr => data_out.IN0
wr => data_out.IN0
wr => data_out.IN0
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
tlo => always2.IN1
tlo => data_out.IN1
thi => always3.IN1
thi => data_out.IN1
tcr => always0.IN1
tcr => data_out.IN1
data_in[0] => tmcr.DATAB
data_in[0] => tmll.DATAB
data_in[0] => tmlh.DATAB
data_in[1] => tmcr.DATAB
data_in[1] => tmll.DATAB
data_in[1] => tmlh.DATAB
data_in[2] => tmcr.DATAB
data_in[2] => tmll.DATAB
data_in[2] => tmlh.DATAB
data_in[3] => tmcr.DATAB
data_in[3] => tmll.DATAB
data_in[3] => tmlh.DATAB
data_in[4] => forceload.IN1
data_in[4] => tmll.DATAB
data_in[4] => tmlh.DATAB
data_in[5] => tmcr.DATAB
data_in[5] => tmll.DATAB
data_in[5] => tmlh.DATAB
data_in[6] => tmcr.DATAB
data_in[6] => tmll.DATAB
data_in[6] => tmlh.DATAB
data_in[7] => tmll.DATAB
data_in[7] => tmlh.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
eclk => always5.IN1
eclk => underflow.IN1
tmra_ovf <= underflow.DB_MAX_OUTPUT_PORT_TYPE
spmode <= tmcr[6].DB_MAX_OUTPUT_PORT_TYPE
irq <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb
clk => tmr[0].CLK
clk => tmr[1].CLK
clk => tmr[2].CLK
clk => tmr[3].CLK
clk => tmr[4].CLK
clk => tmr[5].CLK
clk => tmr[6].CLK
clk => tmr[7].CLK
clk => tmr[8].CLK
clk => tmr[9].CLK
clk => tmr[10].CLK
clk => tmr[11].CLK
clk => tmr[12].CLK
clk => tmr[13].CLK
clk => tmr[14].CLK
clk => tmr[15].CLK
clk => thi_load.CLK
clk => tmlh[0].CLK
clk => tmlh[1].CLK
clk => tmlh[2].CLK
clk => tmlh[3].CLK
clk => tmlh[4].CLK
clk => tmlh[5].CLK
clk => tmlh[6].CLK
clk => tmlh[7].CLK
clk => tmll[0].CLK
clk => tmll[1].CLK
clk => tmll[2].CLK
clk => tmll[3].CLK
clk => tmll[4].CLK
clk => tmll[5].CLK
clk => tmll[6].CLK
clk => tmll[7].CLK
clk => forceload.CLK
clk => tmcr[0].CLK
clk => tmcr[1].CLK
clk => tmcr[2].CLK
clk => tmcr[3].CLK
clk => tmcr[4].CLK
clk => tmcr[5].CLK
clk => tmcr[6].CLK
clk7_en => tmcr[0].ENA
clk7_en => forceload.ENA
clk7_en => tmll[0].ENA
clk7_en => tmlh[0].ENA
clk7_en => thi_load.ENA
clk7_en => tmr[0].ENA
clk7_en => tmr[1].ENA
clk7_en => tmr[2].ENA
clk7_en => tmr[3].ENA
clk7_en => tmr[4].ENA
clk7_en => tmr[5].ENA
clk7_en => tmr[6].ENA
clk7_en => tmr[7].ENA
clk7_en => tmr[8].ENA
clk7_en => tmr[9].ENA
clk7_en => tmr[10].ENA
clk7_en => tmr[11].ENA
clk7_en => tmr[12].ENA
clk7_en => tmr[13].ENA
clk7_en => tmr[14].ENA
clk7_en => tmr[15].ENA
clk7_en => tmlh[1].ENA
clk7_en => tmlh[2].ENA
clk7_en => tmlh[3].ENA
clk7_en => tmlh[4].ENA
clk7_en => tmlh[5].ENA
clk7_en => tmlh[6].ENA
clk7_en => tmlh[7].ENA
clk7_en => tmll[1].ENA
clk7_en => tmll[2].ENA
clk7_en => tmll[3].ENA
clk7_en => tmll[4].ENA
clk7_en => tmll[5].ENA
clk7_en => tmll[6].ENA
clk7_en => tmll[7].ENA
clk7_en => tmcr[1].ENA
clk7_en => tmcr[2].ENA
clk7_en => tmcr[3].ENA
clk7_en => tmcr[4].ENA
clk7_en => tmcr[5].ENA
clk7_en => tmcr[6].ENA
wr => always0.IN0
wr => always2.IN0
wr => always3.IN0
wr => data_out.IN0
wr => data_out.IN0
wr => data_out.IN0
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmcr.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmll.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmlh.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
reset => tmr.OUTPUTSELECT
tlo => always2.IN1
tlo => data_out.IN1
thi => always3.IN1
thi => data_out.IN1
tcr => always0.IN1
tcr => data_out.IN1
data_in[0] => tmcr.DATAB
data_in[0] => tmll.DATAB
data_in[0] => tmlh.DATAB
data_in[1] => tmcr.DATAB
data_in[1] => tmll.DATAB
data_in[1] => tmlh.DATAB
data_in[2] => tmcr.DATAB
data_in[2] => tmll.DATAB
data_in[2] => tmlh.DATAB
data_in[3] => tmcr.DATAB
data_in[3] => tmll.DATAB
data_in[3] => tmlh.DATAB
data_in[4] => forceload.IN1
data_in[4] => tmll.DATAB
data_in[4] => tmlh.DATAB
data_in[5] => tmcr.DATAB
data_in[5] => tmll.DATAB
data_in[5] => tmlh.DATAB
data_in[6] => tmcr.DATAB
data_in[6] => tmll.DATAB
data_in[6] => tmlh.DATAB
data_in[7] => tmll.DATAB
data_in[7] => tmlh.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
eclk => count.DATAA
tmra_ovf => count.DATAB
irq <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd
clk => count_del.CLK
clk => crb7.CLK
clk => alarm[0].CLK
clk => alarm[1].CLK
clk => alarm[2].CLK
clk => alarm[3].CLK
clk => alarm[4].CLK
clk => alarm[5].CLK
clk => alarm[6].CLK
clk => alarm[7].CLK
clk => alarm[8].CLK
clk => alarm[9].CLK
clk => alarm[10].CLK
clk => alarm[11].CLK
clk => alarm[12].CLK
clk => alarm[13].CLK
clk => alarm[14].CLK
clk => alarm[15].CLK
clk => alarm[16].CLK
clk => alarm[17].CLK
clk => alarm[18].CLK
clk => alarm[19].CLK
clk => alarm[20].CLK
clk => alarm[21].CLK
clk => alarm[22].CLK
clk => alarm[23].CLK
clk => tod[0].CLK
clk => tod[1].CLK
clk => tod[2].CLK
clk => tod[3].CLK
clk => tod[4].CLK
clk => tod[5].CLK
clk => tod[6].CLK
clk => tod[7].CLK
clk => tod[8].CLK
clk => tod[9].CLK
clk => tod[10].CLK
clk => tod[11].CLK
clk => tod[12].CLK
clk => tod[13].CLK
clk => tod[14].CLK
clk => tod[15].CLK
clk => tod[16].CLK
clk => tod[17].CLK
clk => tod[18].CLK
clk => tod[19].CLK
clk => tod[20].CLK
clk => tod[21].CLK
clk => tod[22].CLK
clk => tod[23].CLK
clk => count_ena.CLK
clk => tod_latch[0].CLK
clk => tod_latch[1].CLK
clk => tod_latch[2].CLK
clk => tod_latch[3].CLK
clk => tod_latch[4].CLK
clk => tod_latch[5].CLK
clk => tod_latch[6].CLK
clk => tod_latch[7].CLK
clk => tod_latch[8].CLK
clk => tod_latch[9].CLK
clk => tod_latch[10].CLK
clk => tod_latch[11].CLK
clk => tod_latch[12].CLK
clk => tod_latch[13].CLK
clk => tod_latch[14].CLK
clk => tod_latch[15].CLK
clk => tod_latch[16].CLK
clk => tod_latch[17].CLK
clk => tod_latch[18].CLK
clk => tod_latch[19].CLK
clk => tod_latch[20].CLK
clk => tod_latch[21].CLK
clk => tod_latch[22].CLK
clk => tod_latch[23].CLK
clk => latch_ena.CLK
clk7_en => latch_ena.ENA
clk7_en => tod_latch[0].ENA
clk7_en => count_ena.ENA
clk7_en => tod[0].ENA
clk7_en => alarm[0].ENA
clk7_en => crb7.ENA
clk7_en => alarm[1].ENA
clk7_en => count_del.ENA
clk7_en => alarm[2].ENA
clk7_en => alarm[3].ENA
clk7_en => alarm[4].ENA
clk7_en => alarm[5].ENA
clk7_en => alarm[6].ENA
clk7_en => alarm[7].ENA
clk7_en => alarm[8].ENA
clk7_en => alarm[9].ENA
clk7_en => alarm[10].ENA
clk7_en => alarm[11].ENA
clk7_en => alarm[12].ENA
clk7_en => alarm[13].ENA
clk7_en => alarm[14].ENA
clk7_en => alarm[15].ENA
clk7_en => alarm[16].ENA
clk7_en => alarm[17].ENA
clk7_en => alarm[18].ENA
clk7_en => alarm[19].ENA
clk7_en => alarm[20].ENA
clk7_en => alarm[21].ENA
clk7_en => alarm[22].ENA
clk7_en => alarm[23].ENA
clk7_en => tod[1].ENA
clk7_en => tod[2].ENA
clk7_en => tod[3].ENA
clk7_en => tod[4].ENA
clk7_en => tod[5].ENA
clk7_en => tod[6].ENA
clk7_en => tod[7].ENA
clk7_en => tod[8].ENA
clk7_en => tod[9].ENA
clk7_en => tod[10].ENA
clk7_en => tod[11].ENA
clk7_en => tod[12].ENA
clk7_en => tod[13].ENA
clk7_en => tod[14].ENA
clk7_en => tod[15].ENA
clk7_en => tod[16].ENA
clk7_en => tod[17].ENA
clk7_en => tod[18].ENA
clk7_en => tod[19].ENA
clk7_en => tod[20].ENA
clk7_en => tod[21].ENA
clk7_en => tod[22].ENA
clk7_en => tod[23].ENA
clk7_en => tod_latch[1].ENA
clk7_en => tod_latch[2].ENA
clk7_en => tod_latch[3].ENA
clk7_en => tod_latch[4].ENA
clk7_en => tod_latch[5].ENA
clk7_en => tod_latch[6].ENA
clk7_en => tod_latch[7].ENA
clk7_en => tod_latch[8].ENA
clk7_en => tod_latch[9].ENA
clk7_en => tod_latch[10].ENA
clk7_en => tod_latch[11].ENA
clk7_en => tod_latch[12].ENA
clk7_en => tod_latch[13].ENA
clk7_en => tod_latch[14].ENA
clk7_en => tod_latch[15].ENA
clk7_en => tod_latch[16].ENA
clk7_en => tod_latch[17].ENA
clk7_en => tod_latch[18].ENA
clk7_en => tod_latch[19].ENA
clk7_en => tod_latch[20].ENA
clk7_en => tod_latch[21].ENA
clk7_en => tod_latch[22].ENA
clk7_en => tod_latch[23].ENA
wr => always3.IN1
wr => always5.IN1
wr => always6.IN0
wr => latch_ena.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
wr => data_out.OUTPUTSELECT
reset => latch_ena.OUTPUTSELECT
reset => count_ena.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => tod.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => alarm.OUTPUTSELECT
reset => crb7.OUTPUTSELECT
tlo => latch_ena.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => data_out.OUTPUTSELECT
tlo => count_ena.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => tod.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tlo => alarm.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => data_out.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => tod.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
tme => alarm.OUTPUTSELECT
thi => always0.IN1
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => data_out.OUTPUTSELECT
thi => count_ena.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => tod.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
thi => alarm.OUTPUTSELECT
tcr => data_out.OUTPUTSELECT
tcr => always6.IN1
data_in[0] => tod.DATAB
data_in[0] => tod.DATAB
data_in[0] => tod.DATAB
data_in[0] => alarm.DATAB
data_in[0] => alarm.DATAB
data_in[0] => alarm.DATAB
data_in[1] => tod.DATAB
data_in[1] => tod.DATAB
data_in[1] => tod.DATAB
data_in[1] => alarm.DATAB
data_in[1] => alarm.DATAB
data_in[1] => alarm.DATAB
data_in[2] => tod.DATAB
data_in[2] => tod.DATAB
data_in[2] => tod.DATAB
data_in[2] => alarm.DATAB
data_in[2] => alarm.DATAB
data_in[2] => alarm.DATAB
data_in[3] => tod.DATAB
data_in[3] => tod.DATAB
data_in[3] => tod.DATAB
data_in[3] => alarm.DATAB
data_in[3] => alarm.DATAB
data_in[3] => alarm.DATAB
data_in[4] => tod.DATAB
data_in[4] => tod.DATAB
data_in[4] => tod.DATAB
data_in[4] => alarm.DATAB
data_in[4] => alarm.DATAB
data_in[4] => alarm.DATAB
data_in[5] => tod.DATAB
data_in[5] => tod.DATAB
data_in[5] => tod.DATAB
data_in[5] => alarm.DATAB
data_in[5] => alarm.DATAB
data_in[5] => alarm.DATAB
data_in[6] => tod.DATAB
data_in[6] => tod.DATAB
data_in[6] => tod.DATAB
data_in[6] => alarm.DATAB
data_in[6] => alarm.DATAB
data_in[6] => alarm.DATAB
data_in[7] => tod.DATAB
data_in[7] => tod.DATAB
data_in[7] => tod.DATAB
data_in[7] => alarm.DATAB
data_in[7] => alarm.DATAB
data_in[7] => alarm.DATAB
data_in[7] => crb7.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
count => always4.IN1
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1
clk => ldata_in[0].CLK
clk => ldata_in[1].CLK
clk => ldata_in[2].CLK
clk => ldata_in[3].CLK
clk => ldata_in[4].CLK
clk => ldata_in[5].CLK
clk => ldata_in[6].CLK
clk => ldata_in[7].CLK
clk => ldata_in[8].CLK
clk => ldata_in[9].CLK
clk => ldata_in[10].CLK
clk => ldata_in[11].CLK
clk => ldata_in[12].CLK
clk => ldata_in[13].CLK
clk => ldata_in[14].CLK
clk => ldata_in[15].CLK
clk => _ta_n.CLK
clk => l_as28m.CLK
clk => _as28m.CLK
clk => l_lds.CLK
clk => l_uds.CLK
clk => l_dtack.CLK
clk => l_as.CLK
clk => lr_w.CLK
clk => vma.CLK
clk => lvpa.CLK
clk => turbo~reg0.CLK
clk => halt.CLK
clk7_en => halt.ENA
clk7_en => turbo~reg0.ENA
clk7_en => lvpa.ENA
clk7_en => vma.ENA
clk7_en => l_dtack.ENA
clk7_en => l_as28m.ENA
clk7_en => l_as.ENA
clk7_en => lr_w.ENA
clk7n_en => _ta_n.ENA
blk => ~NO_FANOUT~
c1 => always9.IN0
c3 => always9.IN1
eclk[0] => ~NO_FANOUT~
eclk[1] => ~NO_FANOUT~
eclk[2] => ~NO_FANOUT~
eclk[3] => always3.IN1
eclk[4] => ~NO_FANOUT~
eclk[5] => ~NO_FANOUT~
eclk[6] => ~NO_FANOUT~
eclk[7] => ~NO_FANOUT~
eclk[8] => always8.IN1
eclk[9] => vma.OUTPUTSELECT
vpa => always8.IN1
vpa => always8.IN1
vpa => lvpa.DATAIN
dbr => always8.IN0
dbr => enable.IN0
dbs => always8.IN1
dbs => bls.IN1
xbs => enable.IN1
nrdy => always8.IN1
nrdy => enable.IN1
bls <= bls.DB_MAX_OUTPUT_PORT_TYPE
cck => always8.IN1
cck => enable.IN1
cpu_speed => turbo.DATAB
memory_config[0] => ~NO_FANOUT~
memory_config[1] => ~NO_FANOUT~
memory_config[2] => ~NO_FANOUT~
memory_config[3] => ~NO_FANOUT~
turbo <= turbo~reg0.DB_MAX_OUTPUT_PORT_TYPE
_as => always0.IN0
_as => always0.IN0
_as => turbo.OUTPUTSELECT
_as => _as_and_cs.DATAB
_as => _as28m.DATAA
_lds => l_lds.DATAA
_uds => l_uds.DATAA
r_w => lr_w.DATAA
_dtack <= _ta_n.DB_MAX_OUTPUT_PORT_TYPE
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
hwr <= hwr.DB_MAX_OUTPUT_PORT_TYPE
lwr <= lwr.DB_MAX_OUTPUT_PORT_TYPE
address[1] => address_out.DATAB
address[2] => address_out.DATAB
address[3] => address_out.DATAB
address[4] => address_out.DATAB
address[5] => address_out.DATAB
address[6] => address_out.DATAB
address[7] => address_out.DATAB
address[8] => address_out.DATAB
address[9] => address_out.DATAB
address[10] => address_out.DATAB
address[11] => address_out.DATAB
address[12] => address_out.DATAB
address[13] => address_out.DATAB
address[14] => address_out.DATAB
address[15] => address_out.DATAB
address[16] => address_out.DATAB
address[17] => address_out.DATAB
address[18] => address_out.DATAB
address[19] => address_out.DATAB
address[20] => address_out.DATAB
address[21] => address_out.DATAB
address[22] => address_out.DATAB
address[23] => address_out.DATAB
address_out[1] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= ldata_in[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= ldata_in[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= ldata_in[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= ldata_in[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= ldata_in[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= ldata_in[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= ldata_in[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= ldata_in[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= ldata_in[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= ldata_in[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= ldata_in[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= ldata_in[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= ldata_in[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= ldata_in[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= ldata_in[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= ldata_in[15].DB_MAX_OUTPUT_PORT_TYPE
cpudatain[0] => data_out.DATAB
cpudatain[1] => data_out.DATAB
cpudatain[2] => data_out.DATAB
cpudatain[3] => data_out.DATAB
cpudatain[4] => data_out.DATAB
cpudatain[5] => data_out.DATAB
cpudatain[6] => data_out.DATAB
cpudatain[7] => data_out.DATAB
cpudatain[8] => data_out.DATAB
cpudatain[9] => data_out.DATAB
cpudatain[10] => data_out.DATAB
cpudatain[11] => data_out.DATAB
cpudatain[12] => data_out.DATAB
cpudatain[13] => data_out.DATAB
cpudatain[14] => data_out.DATAB
cpudatain[15] => data_out.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => ldata_in[0].DATAIN
data_in[1] => ldata_in[1].DATAIN
data_in[2] => ldata_in[2].DATAIN
data_in[3] => ldata_in[3].DATAIN
data_in[4] => ldata_in[4].DATAIN
data_in[5] => ldata_in[5].DATAIN
data_in[6] => ldata_in[6].DATAIN
data_in[7] => ldata_in[7].DATAIN
data_in[8] => ldata_in[8].DATAIN
data_in[9] => ldata_in[9].DATAIN
data_in[10] => ldata_in[10].DATAIN
data_in[11] => ldata_in[11].DATAIN
data_in[12] => ldata_in[12].DATAIN
data_in[13] => ldata_in[13].DATAIN
data_in[14] => ldata_in[14].DATAIN
data_in[15] => ldata_in[15].DATAIN
_cpu_reset => ~NO_FANOUT~
cpu_halt => always0.IN1
cpu_halt => always0.IN1
host_cs => _as_and_cs.DATAA
host_cs => _as28m.DATAB
host_adr[1] => address_out.DATAA
host_adr[2] => address_out.DATAA
host_adr[3] => address_out.DATAA
host_adr[4] => address_out.DATAA
host_adr[5] => address_out.DATAA
host_adr[6] => address_out.DATAA
host_adr[7] => address_out.DATAA
host_adr[8] => address_out.DATAA
host_adr[9] => address_out.DATAA
host_adr[10] => address_out.DATAA
host_adr[11] => address_out.DATAA
host_adr[12] => address_out.DATAA
host_adr[13] => address_out.DATAA
host_adr[14] => address_out.DATAA
host_adr[15] => address_out.DATAA
host_adr[16] => address_out.DATAA
host_adr[17] => address_out.DATAA
host_adr[18] => address_out.DATAA
host_adr[19] => address_out.DATAA
host_adr[20] => address_out.DATAA
host_adr[21] => address_out.DATAA
host_adr[22] => address_out.DATAA
host_adr[23] => address_out.DATAA
host_we => lr_w.DATAB
host_bs[0] => l_lds.DATAB
host_bs[1] => l_uds.DATAB
host_wdat[0] => data_out.DATAA
host_wdat[1] => data_out.DATAA
host_wdat[2] => data_out.DATAA
host_wdat[3] => data_out.DATAA
host_wdat[4] => data_out.DATAA
host_wdat[5] => data_out.DATAA
host_wdat[6] => data_out.DATAA
host_wdat[7] => data_out.DATAA
host_wdat[8] => data_out.DATAA
host_wdat[9] => data_out.DATAA
host_wdat[10] => data_out.DATAA
host_wdat[11] => data_out.DATAA
host_wdat[12] => data_out.DATAA
host_wdat[13] => data_out.DATAA
host_wdat[14] => data_out.DATAA
host_wdat[15] => data_out.DATAA
host_rdat[0] <= ldata_in[0].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[1] <= ldata_in[1].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[2] <= ldata_in[2].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[3] <= ldata_in[3].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[4] <= ldata_in[4].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[5] <= ldata_in[5].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[6] <= ldata_in[6].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[7] <= ldata_in[7].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[8] <= ldata_in[8].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[9] <= ldata_in[9].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[10] <= ldata_in[10].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[11] <= ldata_in[11].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[12] <= ldata_in[12].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[13] <= ldata_in[13].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[14] <= ldata_in[14].DB_MAX_OUTPUT_PORT_TYPE
host_rdat[15] <= ldata_in[15].DB_MAX_OUTPUT_PORT_TYPE
host_ack <= _ta_n.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|minimig_bankmapper:BMAP1
chip0 => bank.IN1
chip0 => bank.IN1
chip0 => bank.IN0
chip0 => bank.IN0
chip0 => Mux2.IN16
chip0 => Mux2.IN17
chip0 => Mux2.IN18
chip0 => Mux2.IN19
chip0 => Mux2.IN20
chip0 => Mux2.IN21
chip0 => Mux2.IN22
chip0 => Mux2.IN23
chip0 => Mux2.IN24
chip0 => Mux2.IN25
chip0 => Mux2.IN26
chip0 => Mux2.IN27
chip0 => Mux2.IN28
chip0 => Mux2.IN29
chip0 => Mux2.IN30
chip0 => Mux2.IN31
chip1 => bank.IN1
chip1 => bank.IN0
chip1 => bank.IN1
chip1 => bank.IN0
chip1 => Mux1.IN16
chip1 => Mux1.IN17
chip1 => Mux1.IN18
chip1 => Mux1.IN19
chip1 => Mux1.IN20
chip1 => Mux1.IN21
chip1 => Mux1.IN22
chip1 => Mux1.IN23
chip1 => Mux1.IN24
chip1 => Mux1.IN25
chip1 => Mux1.IN26
chip1 => Mux1.IN27
chip1 => Mux1.IN28
chip1 => Mux1.IN29
chip1 => Mux1.IN30
chip1 => Mux1.IN31
chip2 => bank.IN0
chip2 => bank.IN1
chip2 => bank.IN1
chip2 => bank.IN1
chip2 => bank.DATAB
chip3 => bank.IN1
chip3 => bank.IN0
chip3 => bank.IN1
chip3 => bank.IN1
chip3 => bank.DATAB
slow0 => bank.DATAA
slow1 => Mux0.IN1
slow2 => ~NO_FANOUT~
kick => bank[7].DATAIN
kick1mb => bank[6].DATAIN
cart => Mux0.IN2
cart => Mux0.IN3
aron => Mux0.IN4
aron => Mux1.IN32
aron => Mux2.IN32
ecs => bank.IN1
ecs => bank.IN1
memory_config[0] => Decoder1.IN1
memory_config[0] => Mux1.IN36
memory_config[0] => Mux2.IN36
memory_config[1] => Decoder1.IN0
memory_config[1] => bank.OUTPUTSELECT
memory_config[1] => Mux1.IN35
memory_config[1] => Mux2.IN35
memory_config[2] => Decoder0.IN1
memory_config[2] => Mux1.IN34
memory_config[2] => Mux2.IN34
memory_config[3] => Mux0.IN5
memory_config[3] => Decoder0.IN0
memory_config[3] => Mux1.IN33
memory_config[3] => Mux2.IN33
bank[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bank[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bank[2] <= bank.DB_MAX_OUTPUT_PORT_TYPE
bank[3] <= bank.DB_MAX_OUTPUT_PORT_TYPE
bank[4] <= bank.DB_MAX_OUTPUT_PORT_TYPE
bank[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
bank[6] <= kick1mb.DB_MAX_OUTPUT_PORT_TYPE
bank[7] <= kick.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|minimig_sram_bridge:RAM1
clk => ~NO_FANOUT~
c1 => ~NO_FANOUT~
c3 => ~NO_FANOUT~
bank[0] => Equal0.IN7
bank[1] => address.IN1
bank[1] => Equal0.IN6
bank[2] => address.IN1
bank[2] => Equal0.IN5
bank[3] => address.IN1
bank[3] => address.IN1
bank[3] => Equal0.IN4
bank[4] => address.IN1
bank[4] => Equal0.IN3
bank[5] => address.IN1
bank[5] => address.IN0
bank[5] => Equal0.IN2
bank[6] => address.IN0
bank[6] => Equal0.IN1
bank[7] => address.IN1
bank[7] => address.IN1
bank[7] => Equal0.IN0
address_in[1] => address[1].DATAIN
address_in[2] => address[2].DATAIN
address_in[3] => address[3].DATAIN
address_in[4] => address[4].DATAIN
address_in[5] => address[5].DATAIN
address_in[6] => address[6].DATAIN
address_in[7] => address[7].DATAIN
address_in[8] => address[8].DATAIN
address_in[9] => address[9].DATAIN
address_in[10] => address[10].DATAIN
address_in[11] => address[11].DATAIN
address_in[12] => address[12].DATAIN
address_in[13] => address[13].DATAIN
address_in[14] => address[14].DATAIN
address_in[15] => address[15].DATAIN
address_in[16] => address[16].DATAIN
address_in[17] => address[17].DATAIN
address_in[18] => address[18].DATAIN
data_in[0] => data[0].DATAIN
data_in[1] => data[1].DATAIN
data_in[2] => data[2].DATAIN
data_in[3] => data[3].DATAIN
data_in[4] => data[4].DATAIN
data_in[5] => data[5].DATAIN
data_in[6] => data[6].DATAIN
data_in[7] => data[7].DATAIN
data_in[8] => data[8].DATAIN
data_in[9] => data[9].DATAIN
data_in[10] => data[10].DATAIN
data_in[11] => data[11].DATAIN
data_in[12] => data[12].DATAIN
data_in[13] => data[13].DATAIN
data_in[14] => data[14].DATAIN
data_in[15] => data[15].DATAIN
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
rd => data_out.IN1
rd => _oe.IN1
hwr => _bhe.IN1
hwr => _we.IN0
lwr => _ble.IN1
lwr => _we.IN1
_bhe <= _bhe.DB_MAX_OUTPUT_PORT_TYPE
_ble <= _ble.DB_MAX_OUTPUT_PORT_TYPE
_we <= _we.DB_MAX_OUTPUT_PORT_TYPE
_oe <= _oe.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address_in[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address_in[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address_in[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address_in[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address_in[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address_in[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address_in[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address_in[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address_in[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address_in[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address_in[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address_in[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address_in[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address_in[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address_in[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address_in[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address_in[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address_in[18].DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
ramdata_in[0] => data_out.DATAB
ramdata_in[1] => data_out.DATAB
ramdata_in[2] => data_out.DATAB
ramdata_in[3] => data_out.DATAB
ramdata_in[4] => data_out.DATAB
ramdata_in[5] => data_out.DATAB
ramdata_in[6] => data_out.DATAB
ramdata_in[7] => data_out.DATAB
ramdata_in[8] => data_out.DATAB
ramdata_in[9] => data_out.DATAB
ramdata_in[10] => data_out.DATAB
ramdata_in[11] => data_out.DATAB
ramdata_in[12] => data_out.DATAB
ramdata_in[13] => data_out.DATAB
ramdata_in[14] => data_out.DATAB
ramdata_in[15] => data_out.DATAB


|Cyclone5_MIST_AGA_top|minimig:minimig|cart:CART1
clk => custom_mirror.we_a.CLK
clk => custom_mirror.waddr_a[7].CLK
clk => custom_mirror.waddr_a[6].CLK
clk => custom_mirror.waddr_a[5].CLK
clk => custom_mirror.waddr_a[4].CLK
clk => custom_mirror.waddr_a[3].CLK
clk => custom_mirror.waddr_a[2].CLK
clk => custom_mirror.waddr_a[1].CLK
clk => custom_mirror.waddr_a[0].CLK
clk => custom_mirror.data_a[15].CLK
clk => custom_mirror.data_a[14].CLK
clk => custom_mirror.data_a[13].CLK
clk => custom_mirror.data_a[12].CLK
clk => custom_mirror.data_a[11].CLK
clk => custom_mirror.data_a[10].CLK
clk => custom_mirror.data_a[9].CLK
clk => custom_mirror.data_a[8].CLK
clk => custom_mirror.data_a[7].CLK
clk => custom_mirror.data_a[6].CLK
clk => custom_mirror.data_a[5].CLK
clk => custom_mirror.data_a[4].CLK
clk => custom_mirror.data_a[3].CLK
clk => custom_mirror.data_a[2].CLK
clk => custom_mirror.data_a[1].CLK
clk => custom_mirror.data_a[0].CLK
clk => custom_mirror_q[0].CLK
clk => custom_mirror_q[1].CLK
clk => custom_mirror_q[2].CLK
clk => custom_mirror_q[3].CLK
clk => custom_mirror_q[4].CLK
clk => custom_mirror_q[5].CLK
clk => custom_mirror_q[6].CLK
clk => custom_mirror_q[7].CLK
clk => custom_mirror_q[8].CLK
clk => custom_mirror_q[9].CLK
clk => custom_mirror_q[10].CLK
clk => custom_mirror_q[11].CLK
clk => custom_mirror_q[12].CLK
clk => custom_mirror_q[13].CLK
clk => custom_mirror_q[14].CLK
clk => custom_mirror_q[15].CLK
clk => active.CLK
clk => l_int7.CLK
clk => l_int7_ack.CLK
clk => l_int7_req.CLK
clk => int7~reg0.CLK
clk => freeze_d.CLK
clk => nmi_vec_adr[2].CLK
clk => nmi_vec_adr[3].CLK
clk => nmi_vec_adr[4].CLK
clk => nmi_vec_adr[5].CLK
clk => nmi_vec_adr[6].CLK
clk => nmi_vec_adr[7].CLK
clk => nmi_vec_adr[8].CLK
clk => nmi_vec_adr[9].CLK
clk => nmi_vec_adr[10].CLK
clk => nmi_vec_adr[11].CLK
clk => nmi_vec_adr[12].CLK
clk => nmi_vec_adr[13].CLK
clk => nmi_vec_adr[14].CLK
clk => nmi_vec_adr[15].CLK
clk => nmi_vec_adr[16].CLK
clk => nmi_vec_adr[17].CLK
clk => nmi_vec_adr[18].CLK
clk => nmi_vec_adr[19].CLK
clk => nmi_vec_adr[20].CLK
clk => nmi_vec_adr[21].CLK
clk => nmi_vec_adr[22].CLK
clk => nmi_vec_adr[23].CLK
clk => custom_mirror.CLK0
clk7_en => custom_mirror.we_a.DATAIN
clk7_en => nmi_vec_adr[4].ENA
clk7_en => nmi_vec_adr[3].ENA
clk7_en => l_int7_req.ENA
clk7_en => nmi_vec_adr[2].ENA
clk7_en => freeze_d.ENA
clk7_en => int7~reg0.ENA
clk7_en => l_int7_ack.ENA
clk7_en => l_int7.ENA
clk7_en => active.ENA
clk7_en => nmi_vec_adr[5].ENA
clk7_en => nmi_vec_adr[6].ENA
clk7_en => nmi_vec_adr[7].ENA
clk7_en => nmi_vec_adr[8].ENA
clk7_en => nmi_vec_adr[9].ENA
clk7_en => nmi_vec_adr[10].ENA
clk7_en => nmi_vec_adr[11].ENA
clk7_en => nmi_vec_adr[12].ENA
clk7_en => nmi_vec_adr[13].ENA
clk7_en => nmi_vec_adr[14].ENA
clk7_en => nmi_vec_adr[15].ENA
clk7_en => nmi_vec_adr[16].ENA
clk7_en => nmi_vec_adr[17].ENA
clk7_en => nmi_vec_adr[18].ENA
clk7_en => nmi_vec_adr[19].ENA
clk7_en => nmi_vec_adr[20].ENA
clk7_en => nmi_vec_adr[21].ENA
clk7_en => nmi_vec_adr[22].ENA
clk7_en => nmi_vec_adr[23].ENA
clk7_en => custom_mirror.WE
clk7n_en => ~NO_FANOUT~
cpu_rst => int7.OUTPUTSELECT
cpu_rst => l_int7.OUTPUTSELECT
cpu_rst => active.OUTPUTSELECT
cpu_address[1] => ~NO_FANOUT~
cpu_address[2] => ~NO_FANOUT~
cpu_address[3] => ~NO_FANOUT~
cpu_address[4] => ~NO_FANOUT~
cpu_address[5] => ~NO_FANOUT~
cpu_address[6] => ~NO_FANOUT~
cpu_address[7] => ~NO_FANOUT~
cpu_address[8] => ~NO_FANOUT~
cpu_address[9] => ~NO_FANOUT~
cpu_address[10] => ~NO_FANOUT~
cpu_address[11] => ~NO_FANOUT~
cpu_address[12] => ~NO_FANOUT~
cpu_address[13] => ~NO_FANOUT~
cpu_address[14] => ~NO_FANOUT~
cpu_address[15] => ~NO_FANOUT~
cpu_address[16] => ~NO_FANOUT~
cpu_address[17] => ~NO_FANOUT~
cpu_address[18] => ~NO_FANOUT~
cpu_address[19] => ~NO_FANOUT~
cpu_address[20] => ~NO_FANOUT~
cpu_address[21] => ~NO_FANOUT~
cpu_address[22] => ~NO_FANOUT~
cpu_address[23] => ~NO_FANOUT~
cpu_address_in[1] => WideAnd0.IN0
cpu_address_in[1] => nmi_adr_out[3].DATAB
cpu_address_in[1] => nmi_adr_out[2].DATAB
cpu_address_in[1] => nmi_adr_out[7].DATAB
cpu_address_in[1] => nmi_adr_out[5].DATAB
cpu_address_in[1] => nmi_adr_out[0].DATAB
cpu_address_in[1] => custom_mirror.RADDR
cpu_address_in[2] => Equal1.IN21
cpu_address_in[2] => WideAnd0.IN1
cpu_address_in[2] => custom_mirror.RADDR1
cpu_address_in[3] => Equal1.IN20
cpu_address_in[3] => WideAnd0.IN2
cpu_address_in[3] => custom_mirror.RADDR2
cpu_address_in[4] => Equal1.IN19
cpu_address_in[4] => WideAnd0.IN3
cpu_address_in[4] => custom_mirror.RADDR3
cpu_address_in[5] => Equal1.IN18
cpu_address_in[5] => WideAnd0.IN4
cpu_address_in[5] => custom_mirror.RADDR4
cpu_address_in[6] => Equal1.IN17
cpu_address_in[6] => WideAnd0.IN5
cpu_address_in[6] => custom_mirror.RADDR5
cpu_address_in[7] => Equal1.IN16
cpu_address_in[7] => WideAnd0.IN6
cpu_address_in[7] => custom_mirror.RADDR6
cpu_address_in[8] => Equal1.IN15
cpu_address_in[8] => WideAnd0.IN7
cpu_address_in[8] => custom_mirror.RADDR7
cpu_address_in[9] => Equal1.IN14
cpu_address_in[9] => WideAnd0.IN8
cpu_address_in[10] => Equal1.IN13
cpu_address_in[10] => WideAnd0.IN9
cpu_address_in[11] => Equal1.IN12
cpu_address_in[11] => WideAnd0.IN10
cpu_address_in[12] => Equal1.IN11
cpu_address_in[12] => WideAnd0.IN11
cpu_address_in[12] => Equal2.IN7
cpu_address_in[13] => Equal1.IN10
cpu_address_in[13] => WideAnd0.IN12
cpu_address_in[13] => Equal2.IN6
cpu_address_in[14] => Equal1.IN9
cpu_address_in[14] => WideAnd0.IN13
cpu_address_in[14] => Equal2.IN5
cpu_address_in[15] => Equal1.IN8
cpu_address_in[15] => WideAnd0.IN14
cpu_address_in[15] => Equal2.IN4
cpu_address_in[16] => Equal1.IN7
cpu_address_in[16] => WideAnd0.IN15
cpu_address_in[16] => Equal2.IN3
cpu_address_in[17] => Equal1.IN6
cpu_address_in[17] => WideAnd0.IN16
cpu_address_in[17] => Equal2.IN11
cpu_address_in[18] => Equal1.IN5
cpu_address_in[18] => WideAnd0.IN17
cpu_address_in[18] => Equal2.IN10
cpu_address_in[19] => Equal1.IN4
cpu_address_in[19] => WideAnd0.IN18
cpu_address_in[19] => Equal0.IN4
cpu_address_in[19] => Equal2.IN2
cpu_address_in[20] => Equal1.IN3
cpu_address_in[20] => WideAnd0.IN19
cpu_address_in[20] => Equal0.IN3
cpu_address_in[20] => Equal2.IN9
cpu_address_in[21] => Equal1.IN2
cpu_address_in[21] => WideAnd0.IN20
cpu_address_in[21] => Equal0.IN1
cpu_address_in[21] => Equal2.IN1
cpu_address_in[22] => Equal1.IN1
cpu_address_in[22] => WideAnd0.IN21
cpu_address_in[22] => Equal0.IN2
cpu_address_in[22] => Equal2.IN8
cpu_address_in[23] => Equal1.IN0
cpu_address_in[23] => WideAnd0.IN22
cpu_address_in[23] => Equal0.IN0
cpu_address_in[23] => Equal2.IN0
_cpu_as => int7_ack.IN1
cpu_rd => ovr.IN1
cpu_rd => always4.IN1
cpu_rd => always5.IN1
cpu_rd => always5.IN1
cpu_rd => sel_custom_mirror.IN0
cpu_hwr => ~NO_FANOUT~
cpu_lwr => ~NO_FANOUT~
cpu_vbr[0] => ~NO_FANOUT~
cpu_vbr[1] => ~NO_FANOUT~
cpu_vbr[2] => Add0.IN60
cpu_vbr[3] => Add0.IN59
cpu_vbr[4] => Add0.IN58
cpu_vbr[5] => Add0.IN57
cpu_vbr[6] => Add0.IN56
cpu_vbr[7] => Add0.IN55
cpu_vbr[8] => Add0.IN54
cpu_vbr[9] => Add0.IN53
cpu_vbr[10] => Add0.IN52
cpu_vbr[11] => Add0.IN51
cpu_vbr[12] => Add0.IN50
cpu_vbr[13] => Add0.IN49
cpu_vbr[14] => Add0.IN48
cpu_vbr[15] => Add0.IN47
cpu_vbr[16] => Add0.IN46
cpu_vbr[17] => Add0.IN45
cpu_vbr[18] => Add0.IN44
cpu_vbr[19] => Add0.IN43
cpu_vbr[20] => Add0.IN42
cpu_vbr[21] => Add0.IN41
cpu_vbr[22] => Add0.IN40
cpu_vbr[23] => Add0.IN39
cpu_vbr[24] => Add0.IN38
cpu_vbr[25] => Add0.IN37
cpu_vbr[26] => Add0.IN36
cpu_vbr[27] => Add0.IN35
cpu_vbr[28] => Add0.IN34
cpu_vbr[29] => Add0.IN33
cpu_vbr[30] => Add0.IN32
cpu_vbr[31] => Add0.IN31
reg_address_in[1] => custom_mirror.waddr_a[0].DATAIN
reg_address_in[1] => custom_mirror.WADDR
reg_address_in[2] => custom_mirror.waddr_a[1].DATAIN
reg_address_in[2] => custom_mirror.WADDR1
reg_address_in[3] => custom_mirror.waddr_a[2].DATAIN
reg_address_in[3] => custom_mirror.WADDR2
reg_address_in[4] => custom_mirror.waddr_a[3].DATAIN
reg_address_in[4] => custom_mirror.WADDR3
reg_address_in[5] => custom_mirror.waddr_a[4].DATAIN
reg_address_in[5] => custom_mirror.WADDR4
reg_address_in[6] => custom_mirror.waddr_a[5].DATAIN
reg_address_in[6] => custom_mirror.WADDR5
reg_address_in[7] => custom_mirror.waddr_a[6].DATAIN
reg_address_in[7] => custom_mirror.WADDR6
reg_address_in[8] => custom_mirror.waddr_a[7].DATAIN
reg_address_in[8] => custom_mirror.WADDR7
reg_data_in[0] => custom_mirror.data_a[0].DATAIN
reg_data_in[0] => custom_mirror.DATAIN
reg_data_in[1] => custom_mirror.data_a[1].DATAIN
reg_data_in[1] => custom_mirror.DATAIN1
reg_data_in[2] => custom_mirror.data_a[2].DATAIN
reg_data_in[2] => custom_mirror.DATAIN2
reg_data_in[3] => custom_mirror.data_a[3].DATAIN
reg_data_in[3] => custom_mirror.DATAIN3
reg_data_in[4] => custom_mirror.data_a[4].DATAIN
reg_data_in[4] => custom_mirror.DATAIN4
reg_data_in[5] => custom_mirror.data_a[5].DATAIN
reg_data_in[5] => custom_mirror.DATAIN5
reg_data_in[6] => custom_mirror.data_a[6].DATAIN
reg_data_in[6] => custom_mirror.DATAIN6
reg_data_in[7] => custom_mirror.data_a[7].DATAIN
reg_data_in[7] => custom_mirror.DATAIN7
reg_data_in[8] => custom_mirror.data_a[8].DATAIN
reg_data_in[8] => custom_mirror.DATAIN8
reg_data_in[9] => custom_mirror.data_a[9].DATAIN
reg_data_in[9] => custom_mirror.DATAIN9
reg_data_in[10] => custom_mirror.data_a[10].DATAIN
reg_data_in[10] => custom_mirror.DATAIN10
reg_data_in[11] => custom_mirror.data_a[11].DATAIN
reg_data_in[11] => custom_mirror.DATAIN11
reg_data_in[12] => custom_mirror.data_a[12].DATAIN
reg_data_in[12] => custom_mirror.DATAIN12
reg_data_in[13] => custom_mirror.data_a[13].DATAIN
reg_data_in[13] => custom_mirror.DATAIN13
reg_data_in[14] => custom_mirror.data_a[14].DATAIN
reg_data_in[14] => custom_mirror.DATAIN14
reg_data_in[15] => custom_mirror.data_a[15].DATAIN
reg_data_in[15] => custom_mirror.DATAIN15
dbr => sel_custom_mirror.IN1
dbr => ovr.IN1
dbr => sel_cart.IN1
ovl => ovr.IN1
freeze => freeze_req.IN1
freeze => freeze_d.DATAIN
cart_data_out[0] <= cart_data_out.DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[1] <= custom_mirror_out[1].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[2] <= cart_data_out.DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[3] <= cart_data_out.DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[4] <= custom_mirror_out[4].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[5] <= cart_data_out.DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[6] <= custom_mirror_out[6].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[7] <= cart_data_out.DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[8] <= custom_mirror_out[8].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[9] <= custom_mirror_out[9].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[10] <= custom_mirror_out[10].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[11] <= custom_mirror_out[11].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[12] <= custom_mirror_out[12].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[13] <= custom_mirror_out[13].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[14] <= custom_mirror_out[14].DB_MAX_OUTPUT_PORT_TYPE
cart_data_out[15] <= custom_mirror_out[15].DB_MAX_OUTPUT_PORT_TYPE
int7 <= int7~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_cart <= sel_cart.DB_MAX_OUTPUT_PORT_TYPE
ovr <= ovr.DB_MAX_OUTPUT_PORT_TYPE
aron <= <VCC>


|Cyclone5_MIST_AGA_top|minimig:minimig|gary:GARY1
cpu_address_in[1] => ram_address_out.DATAA
cpu_address_in[2] => ram_address_out.DATAA
cpu_address_in[3] => ram_address_out.DATAA
cpu_address_in[4] => ram_address_out.DATAA
cpu_address_in[5] => ram_address_out.DATAA
cpu_address_in[6] => ram_address_out.DATAA
cpu_address_in[7] => ram_address_out.DATAA
cpu_address_in[8] => ram_address_out.DATAA
cpu_address_in[9] => ram_address_out.DATAA
cpu_address_in[10] => ram_address_out.DATAA
cpu_address_in[11] => ram_address_out.DATAA
cpu_address_in[12] => ram_address_out.DATAA
cpu_address_in[12] => Equal11.IN6
cpu_address_in[12] => sel_cia_a.IN1
cpu_address_in[13] => ram_address_out.DATAA
cpu_address_in[13] => Equal11.IN11
cpu_address_in[13] => sel_cia_b.IN1
cpu_address_in[14] => ram_address_out.DATAA
cpu_address_in[14] => Equal11.IN10
cpu_address_in[15] => ram_address_out.DATAA
cpu_address_in[15] => Equal11.IN9
cpu_address_in[16] => ram_address_out.DATAA
cpu_address_in[16] => Equal10.IN7
cpu_address_in[16] => Equal11.IN8
cpu_address_in[16] => Equal12.IN7
cpu_address_in[16] => Equal19.IN6
cpu_address_in[17] => ram_address_out.DATAA
cpu_address_in[17] => Equal10.IN4
cpu_address_in[17] => Equal11.IN5
cpu_address_in[17] => Equal12.IN6
cpu_address_in[17] => Equal19.IN5
cpu_address_in[18] => ram_address_out.DATAA
cpu_address_in[18] => Equal10.IN6
cpu_address_in[18] => Equal11.IN4
cpu_address_in[18] => Equal12.IN4
cpu_address_in[18] => Equal19.IN4
cpu_address_in[19] => Equal2.IN4
cpu_address_in[19] => Equal3.IN0
cpu_address_in[19] => Equal4.IN4
cpu_address_in[19] => Equal5.IN1
cpu_address_in[19] => Equal6.IN4
cpu_address_in[19] => Equal7.IN4
cpu_address_in[19] => Equal8.IN4
cpu_address_in[19] => Equal9.IN2
cpu_address_in[19] => Equal10.IN3
cpu_address_in[19] => Equal11.IN3
cpu_address_in[19] => Equal12.IN3
cpu_address_in[19] => Equal18.IN4
cpu_address_in[19] => Equal19.IN3
cpu_address_in[20] => Equal2.IN3
cpu_address_in[20] => Equal3.IN4
cpu_address_in[20] => Equal4.IN0
cpu_address_in[20] => Equal5.IN0
cpu_address_in[20] => Equal6.IN3
cpu_address_in[20] => Equal7.IN3
cpu_address_in[20] => Equal8.IN3
cpu_address_in[20] => Equal9.IN4
cpu_address_in[20] => Equal10.IN2
cpu_address_in[20] => Equal11.IN2
cpu_address_in[20] => Equal12.IN2
cpu_address_in[20] => Equal14.IN2
cpu_address_in[20] => Equal17.IN3
cpu_address_in[20] => Equal18.IN2
cpu_address_in[20] => Equal19.IN2
cpu_address_in[21] => Equal2.IN2
cpu_address_in[21] => Equal3.IN3
cpu_address_in[21] => Equal4.IN3
cpu_address_in[21] => Equal5.IN4
cpu_address_in[21] => Equal6.IN2
cpu_address_in[21] => Equal7.IN2
cpu_address_in[21] => Equal8.IN2
cpu_address_in[21] => Equal9.IN3
cpu_address_in[21] => Equal10.IN5
cpu_address_in[21] => Equal11.IN7
cpu_address_in[21] => Equal12.IN5
cpu_address_in[21] => Equal13.IN2
cpu_address_in[21] => Equal14.IN1
cpu_address_in[21] => Equal15.IN0
cpu_address_in[21] => Equal16.IN2
cpu_address_in[21] => Equal17.IN2
cpu_address_in[21] => Equal18.IN3
cpu_address_in[21] => Equal19.IN7
cpu_address_in[22] => Equal2.IN1
cpu_address_in[22] => Equal3.IN2
cpu_address_in[22] => Equal4.IN2
cpu_address_in[22] => Equal5.IN3
cpu_address_in[22] => Equal6.IN1
cpu_address_in[22] => Equal7.IN1
cpu_address_in[22] => Equal8.IN1
cpu_address_in[22] => Equal9.IN1
cpu_address_in[22] => Equal10.IN1
cpu_address_in[22] => Equal11.IN1
cpu_address_in[22] => Equal12.IN1
cpu_address_in[22] => Equal13.IN1
cpu_address_in[22] => Equal14.IN3
cpu_address_in[22] => Equal15.IN2
cpu_address_in[22] => Equal16.IN1
cpu_address_in[22] => Equal17.IN1
cpu_address_in[22] => Equal18.IN1
cpu_address_in[22] => Equal19.IN1
cpu_address_in[23] => Equal2.IN0
cpu_address_in[23] => Equal3.IN1
cpu_address_in[23] => Equal4.IN1
cpu_address_in[23] => Equal5.IN2
cpu_address_in[23] => Equal6.IN0
cpu_address_in[23] => Equal7.IN0
cpu_address_in[23] => Equal8.IN0
cpu_address_in[23] => Equal9.IN0
cpu_address_in[23] => Equal10.IN0
cpu_address_in[23] => Equal11.IN0
cpu_address_in[23] => Equal12.IN0
cpu_address_in[23] => Equal13.IN0
cpu_address_in[23] => Equal14.IN0
cpu_address_in[23] => Equal15.IN1
cpu_address_in[23] => Equal16.IN0
cpu_address_in[23] => Equal17.IN0
cpu_address_in[23] => Equal18.IN0
cpu_address_in[23] => Equal19.IN0
dma_address_in[1] => ram_address_out.DATAB
dma_address_in[2] => ram_address_out.DATAB
dma_address_in[3] => ram_address_out.DATAB
dma_address_in[4] => ram_address_out.DATAB
dma_address_in[5] => ram_address_out.DATAB
dma_address_in[6] => ram_address_out.DATAB
dma_address_in[7] => ram_address_out.DATAB
dma_address_in[8] => ram_address_out.DATAB
dma_address_in[9] => ram_address_out.DATAB
dma_address_in[10] => ram_address_out.DATAB
dma_address_in[11] => ram_address_out.DATAB
dma_address_in[12] => ram_address_out.DATAB
dma_address_in[13] => ram_address_out.DATAB
dma_address_in[14] => ram_address_out.DATAB
dma_address_in[15] => ram_address_out.DATAB
dma_address_in[16] => ram_address_out.DATAB
dma_address_in[17] => ram_address_out.DATAB
dma_address_in[18] => ram_address_out.DATAB
dma_address_in[19] => sel_chip.IN0
dma_address_in[19] => sel_chip.IN0
dma_address_in[19] => sel_chip.IN0
dma_address_in[19] => sel_chip.IN0
dma_address_in[19] => Equal1.IN0
dma_address_in[20] => sel_chip.IN1
dma_address_in[20] => sel_chip.IN1
dma_address_in[20] => sel_chip.IN1
dma_address_in[20] => sel_chip.IN1
dma_address_in[20] => Equal1.IN1
ram_address_out[1] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[2] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[3] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[4] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[5] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[6] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[7] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[8] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[9] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[10] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[11] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[12] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[13] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[14] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[15] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[16] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[17] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
ram_address_out[18] <= ram_address_out.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_out[0] => ram_data_in.DATAA
cpu_data_out[0] => custom_data_in.DATAA
cpu_data_out[1] => ram_data_in.DATAA
cpu_data_out[1] => custom_data_in.DATAA
cpu_data_out[2] => ram_data_in.DATAA
cpu_data_out[2] => custom_data_in.DATAA
cpu_data_out[3] => ram_data_in.DATAA
cpu_data_out[3] => custom_data_in.DATAA
cpu_data_out[4] => ram_data_in.DATAA
cpu_data_out[4] => custom_data_in.DATAA
cpu_data_out[5] => ram_data_in.DATAA
cpu_data_out[5] => custom_data_in.DATAA
cpu_data_out[6] => ram_data_in.DATAA
cpu_data_out[6] => custom_data_in.DATAA
cpu_data_out[7] => ram_data_in.DATAA
cpu_data_out[7] => custom_data_in.DATAA
cpu_data_out[8] => ram_data_in.DATAA
cpu_data_out[8] => custom_data_in.DATAA
cpu_data_out[9] => ram_data_in.DATAA
cpu_data_out[9] => custom_data_in.DATAA
cpu_data_out[10] => ram_data_in.DATAA
cpu_data_out[10] => custom_data_in.DATAA
cpu_data_out[11] => ram_data_in.DATAA
cpu_data_out[11] => custom_data_in.DATAA
cpu_data_out[12] => ram_data_in.DATAA
cpu_data_out[12] => custom_data_in.DATAA
cpu_data_out[13] => ram_data_in.DATAA
cpu_data_out[13] => custom_data_in.DATAA
cpu_data_out[14] => ram_data_in.DATAA
cpu_data_out[14] => custom_data_in.DATAA
cpu_data_out[15] => ram_data_in.DATAA
cpu_data_out[15] => custom_data_in.DATAA
cpu_data_in[0] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[1] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[2] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[3] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[4] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[5] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[6] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[7] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[8] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[9] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[10] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[11] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[12] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[13] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[14] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_in[15] <= cpu_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_out[0] => ram_data_in.DATAB
custom_data_out[0] => cpu_data_in.IN0
custom_data_out[1] => ram_data_in.DATAB
custom_data_out[1] => cpu_data_in.IN0
custom_data_out[2] => ram_data_in.DATAB
custom_data_out[2] => cpu_data_in.IN0
custom_data_out[3] => ram_data_in.DATAB
custom_data_out[3] => cpu_data_in.IN0
custom_data_out[4] => ram_data_in.DATAB
custom_data_out[4] => cpu_data_in.IN0
custom_data_out[5] => ram_data_in.DATAB
custom_data_out[5] => cpu_data_in.IN0
custom_data_out[6] => ram_data_in.DATAB
custom_data_out[6] => cpu_data_in.IN0
custom_data_out[7] => ram_data_in.DATAB
custom_data_out[7] => cpu_data_in.IN0
custom_data_out[8] => ram_data_in.DATAB
custom_data_out[8] => cpu_data_in.IN0
custom_data_out[9] => ram_data_in.DATAB
custom_data_out[9] => cpu_data_in.IN0
custom_data_out[10] => ram_data_in.DATAB
custom_data_out[10] => cpu_data_in.IN0
custom_data_out[11] => ram_data_in.DATAB
custom_data_out[11] => cpu_data_in.IN0
custom_data_out[12] => ram_data_in.DATAB
custom_data_out[12] => cpu_data_in.IN0
custom_data_out[13] => ram_data_in.DATAB
custom_data_out[13] => cpu_data_in.IN0
custom_data_out[14] => ram_data_in.DATAB
custom_data_out[14] => cpu_data_in.IN0
custom_data_out[15] => ram_data_in.DATAB
custom_data_out[15] => cpu_data_in.IN0
custom_data_in[0] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[1] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[2] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[3] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[4] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[5] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[6] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[7] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[8] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[9] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[10] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[11] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[12] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[13] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[14] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
custom_data_in[15] <= custom_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] => custom_data_in.DATAB
ram_data_out[0] => cpu_data_in.IN1
ram_data_out[1] => custom_data_in.DATAB
ram_data_out[1] => cpu_data_in.IN1
ram_data_out[2] => custom_data_in.DATAB
ram_data_out[2] => cpu_data_in.IN1
ram_data_out[3] => custom_data_in.DATAB
ram_data_out[3] => cpu_data_in.IN1
ram_data_out[4] => custom_data_in.DATAB
ram_data_out[4] => cpu_data_in.IN1
ram_data_out[5] => custom_data_in.DATAB
ram_data_out[5] => cpu_data_in.IN1
ram_data_out[6] => custom_data_in.DATAB
ram_data_out[6] => cpu_data_in.IN1
ram_data_out[7] => custom_data_in.DATAB
ram_data_out[7] => cpu_data_in.IN1
ram_data_out[8] => custom_data_in.DATAB
ram_data_out[8] => cpu_data_in.IN1
ram_data_out[9] => custom_data_in.DATAB
ram_data_out[9] => cpu_data_in.IN1
ram_data_out[10] => custom_data_in.DATAB
ram_data_out[10] => cpu_data_in.IN1
ram_data_out[11] => custom_data_in.DATAB
ram_data_out[11] => cpu_data_in.IN1
ram_data_out[12] => custom_data_in.DATAB
ram_data_out[12] => cpu_data_in.IN1
ram_data_out[13] => custom_data_in.DATAB
ram_data_out[13] => cpu_data_in.IN1
ram_data_out[14] => custom_data_in.DATAB
ram_data_out[14] => cpu_data_in.IN1
ram_data_out[15] => custom_data_in.DATAB
ram_data_out[15] => cpu_data_in.IN1
ram_data_in[0] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[8] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[9] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[10] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[11] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[12] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[13] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[14] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[15] <= ram_data_in.DB_MAX_OUTPUT_PORT_TYPE
a1k => ~NO_FANOUT~
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => custom_data_in.OUTPUTSELECT
cpu_rd => ram_rd.DATAA
cpu_rd => sel_kick.IN0
cpu_rd => sel_kick.IN0
cpu_hwr => ram_hwr.DATAA
cpu_lwr => ram_lwr.DATAA
cpu_hlt => sel_kick.IN1
ovl => sel_kick.IN1
ovl => sel_chip.IN1
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => ram_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => custom_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => cpu_data_in.OUTPUTSELECT
dbr => ram_rd.OUTPUTSELECT
dbr => ram_hwr.OUTPUTSELECT
dbr => ram_lwr.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => ram_address_out.OUTPUTSELECT
dbr => sel_chip.OUTPUTSELECT
dbr => sel_chip.OUTPUTSELECT
dbr => sel_chip.OUTPUTSELECT
dbr => sel_chip.OUTPUTSELECT
dbr => sel_slow.OUTPUTSELECT
dbr => sel_slow.OUTPUTSELECT
dbr => sel_slow.OUTPUTSELECT
dbr => sel_kick.OUTPUTSELECT
dbr => sel_kick1mb.OUTPUTSELECT
dbwe => ram_hwr.DATAB
dbwe => ram_lwr.DATAB
dbwe => ram_rd.DATAB
dbs <= dbs.DB_MAX_OUTPUT_PORT_TYPE
xbs <= xbs.DB_MAX_OUTPUT_PORT_TYPE
memory_config[0] => Equal0.IN3
memory_config[1] => Equal0.IN2
memory_config[2] => sel_xram.IN0
memory_config[2] => sel_xram.IN1
memory_config[2] => Equal0.IN0
memory_config[3] => sel_xram.IN1
memory_config[3] => sel_xram.IN1
memory_config[3] => sel_xram.IN1
memory_config[3] => Equal0.IN1
ecs => sel_slow.IN1
hdc_ena => sel_ide.IN1
hdc_ena => sel_gayle.IN1
ram_rd <= ram_rd.DB_MAX_OUTPUT_PORT_TYPE
ram_hwr <= ram_hwr.DB_MAX_OUTPUT_PORT_TYPE
ram_lwr <= ram_lwr.DB_MAX_OUTPUT_PORT_TYPE
sel_reg <= sel_reg.DB_MAX_OUTPUT_PORT_TYPE
sel_chip[0] <= sel_chip.DB_MAX_OUTPUT_PORT_TYPE
sel_chip[1] <= sel_chip.DB_MAX_OUTPUT_PORT_TYPE
sel_chip[2] <= sel_chip.DB_MAX_OUTPUT_PORT_TYPE
sel_chip[3] <= sel_chip.DB_MAX_OUTPUT_PORT_TYPE
sel_slow[0] <= sel_slow.DB_MAX_OUTPUT_PORT_TYPE
sel_slow[1] <= sel_slow.DB_MAX_OUTPUT_PORT_TYPE
sel_slow[2] <= sel_slow.DB_MAX_OUTPUT_PORT_TYPE
sel_kick <= sel_kick.DB_MAX_OUTPUT_PORT_TYPE
sel_kick1mb <= sel_kick1mb.DB_MAX_OUTPUT_PORT_TYPE
sel_cia <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
sel_cia_a <= sel_cia_a.DB_MAX_OUTPUT_PORT_TYPE
sel_cia_b <= sel_cia_b.DB_MAX_OUTPUT_PORT_TYPE
sel_rtc <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
sel_ide <= sel_ide.DB_MAX_OUTPUT_PORT_TYPE
sel_gayle <= sel_gayle.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1
clk => clk.IN1
clk7_en => clk7_en.IN1
reset => cs_mask.OUTPUTSELECT
reset => cs_mask.OUTPUTSELECT
reset => cs_mask.OUTPUTSELECT
reset => cs_mask.OUTPUTSELECT
reset => cs_mask.OUTPUTSELECT
reset => cs_mask.OUTPUTSELECT
reset => cs.OUTPUTSELECT
reset => cs.OUTPUTSELECT
reset => cfg.OUTPUTSELECT
reset => cfg.OUTPUTSELECT
reset => cfg.OUTPUTSELECT
reset => cfg.OUTPUTSELECT
reset => dev.OUTPUTSELECT
reset => intena.OUTPUTSELECT
reset => busy.OUTPUTSELECT
reset => intreq.OUTPUTSELECT
reset => pio_in.OUTPUTSELECT
reset => pio_out.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => fifo_reset.IN1
address_in[1] => ~NO_FANOUT~
address_in[2] => tfr.raddr_a[0].DATAA
address_in[2] => Equal2.IN2
address_in[2] => Equal3.IN2
address_in[2] => Equal8.IN2
address_in[2] => Equal10.IN31
address_in[3] => tfr.raddr_a[1].DATAA
address_in[3] => Equal2.IN1
address_in[3] => Equal3.IN1
address_in[3] => Equal8.IN0
address_in[3] => Equal10.IN1
address_in[4] => tfr.raddr_a[2].DATAA
address_in[4] => Equal2.IN0
address_in[4] => Equal3.IN0
address_in[4] => Equal8.IN1
address_in[4] => Equal10.IN0
address_in[5] => ~NO_FANOUT~
address_in[6] => ~NO_FANOUT~
address_in[7] => ~NO_FANOUT~
address_in[8] => ~NO_FANOUT~
address_in[9] => ~NO_FANOUT~
address_in[10] => ~NO_FANOUT~
address_in[11] => ~NO_FANOUT~
address_in[12] => Equal0.IN0
address_in[12] => sel_tfr.IN1
address_in[12] => Equal4.IN3
address_in[12] => Equal5.IN1
address_in[12] => Equal6.IN3
address_in[12] => Equal7.IN2
address_in[13] => Equal0.IN3
address_in[13] => Equal4.IN2
address_in[13] => Equal5.IN3
address_in[13] => Equal6.IN1
address_in[13] => Equal7.IN1
address_in[14] => Equal0.IN2
address_in[14] => Equal1.IN1
address_in[14] => Equal4.IN1
address_in[14] => Equal5.IN2
address_in[14] => Equal6.IN2
address_in[14] => Equal7.IN3
address_in[15] => Equal0.IN1
address_in[15] => Equal1.IN0
address_in[15] => Equal4.IN0
address_in[15] => Equal5.IN0
address_in[15] => Equal6.IN0
address_in[15] => Equal7.IN0
address_in[16] => ~NO_FANOUT~
address_in[17] => ~NO_FANOUT~
address_in[18] => ~NO_FANOUT~
address_in[19] => ~NO_FANOUT~
address_in[20] => ~NO_FANOUT~
address_in[21] => ~NO_FANOUT~
address_in[22] => ~NO_FANOUT~
address_in[23] => ~NO_FANOUT~
data_in[0] => fifo_data_in.DATAA
data_in[1] => fifo_data_in.DATAA
data_in[2] => fifo_data_in.DATAA
data_in[3] => fifo_data_in.DATAA
data_in[4] => fifo_data_in.DATAA
data_in[5] => fifo_data_in.DATAA
data_in[6] => fifo_data_in.DATAA
data_in[7] => fifo_data_in.DATAA
data_in[8] => cs.DATAB
data_in[8] => sector_count.DATAB
data_in[8] => tfr_in[0].DATAA
data_in[8] => fifo_data_in.DATAA
data_in[9] => cs.DATAB
data_in[9] => sector_count.DATAB
data_in[9] => tfr_in[1].DATAA
data_in[9] => fifo_data_in.DATAA
data_in[10] => cs_mask.DATAB
data_in[10] => sector_count.DATAB
data_in[10] => tfr_in[2].DATAA
data_in[10] => fifo_data_in.DATAA
data_in[11] => cs_mask.DATAB
data_in[11] => sector_count.DATAB
data_in[11] => tfr_in[3].DATAA
data_in[11] => fifo_data_in.DATAA
data_in[12] => cs_mask.DATAB
data_in[12] => cfg.DATAB
data_in[12] => sector_count.DATAB
data_in[12] => tfr_in[4].DATAA
data_in[12] => dev.DATAB
data_in[12] => fifo_data_in.DATAA
data_in[13] => cs_mask.DATAB
data_in[13] => cfg.DATAB
data_in[13] => sector_count.DATAB
data_in[13] => tfr_in[5].DATAA
data_in[13] => fifo_data_in.DATAA
data_in[14] => cs_mask.DATAB
data_in[14] => cfg.DATAB
data_in[14] => sector_count.DATAB
data_in[14] => tfr_in[6].DATAA
data_in[14] => fifo_data_in.DATAA
data_in[15] => cs_mask.DATAB
data_in[15] => cfg.DATAB
data_in[15] => sector_count.DATAB
data_in[15] => tfr_in[7].DATAA
data_in[15] => intena.DATAB
data_in[15] => fifo_data_in.DATAA
data_in[15] => always9.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
rd => sector_count_dec.IN1
rd => gayleid_cnt.OUTPUTSELECT
rd => gayleid_cnt.OUTPUTSELECT
rd => data_out.IN1
rd => data_out.IN1
rd => data_out.IN1
rd => data_out.IN1
rd => data_out.IN1
rd => data_out.IN1
rd => data_out.IN1
hwr => sel_command.IN1
hwr => always1.IN1
hwr => always2.IN1
hwr => always5.IN1
hwr => always6.IN1
hwr => gayleid_cnt.OUTPUTSELECT
hwr => gayleid_cnt.OUTPUTSELECT
hwr => always9.IN1
hwr => fifo_wr.IN1
lwr => fifo_wr.IN1
sel_ide => sel_tfr.IN1
sel_ide => sel_cs.IN1
sel_ide => sel_intreq.IN1
sel_ide => sel_intena.IN1
sel_ide => sel_cfg.IN1
sel_gayle => sel_gayleid.IN1
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
nrdy <= nrdy.DB_MAX_OUTPUT_PORT_TYPE
hdd_ena[0] => data_out.IN1
hdd_ena[1] => data_out.IN1
hdd_cmd_req <= bsy.DB_MAX_OUTPUT_PORT_TYPE
hdd_dat_req <= hdd_dat_req.DB_MAX_OUTPUT_PORT_TYPE
hdd_addr[0] => tfr.raddr_a[0].DATAB
hdd_addr[1] => tfr.raddr_a[1].DATAB
hdd_addr[2] => tfr.raddr_a[2].DATAB
hdd_data_out[0] => tfr_in[0].DATAB
hdd_data_out[0] => always12.IN1
hdd_data_out[0] => fifo_data_in.DATAB
hdd_data_out[1] => tfr_in[1].DATAB
hdd_data_out[1] => fifo_data_in.DATAB
hdd_data_out[2] => tfr_in[2].DATAB
hdd_data_out[2] => always11.IN1
hdd_data_out[2] => fifo_data_in.DATAB
hdd_data_out[3] => tfr_in[3].DATAB
hdd_data_out[3] => always10.IN1
hdd_data_out[3] => fifo_data_in.DATAB
hdd_data_out[4] => tfr_in[4].DATAB
hdd_data_out[4] => always9.IN1
hdd_data_out[4] => fifo_data_in.DATAB
hdd_data_out[5] => tfr_in[5].DATAB
hdd_data_out[5] => fifo_data_in.DATAB
hdd_data_out[6] => tfr_in[6].DATAB
hdd_data_out[6] => fifo_data_in.DATAB
hdd_data_out[7] => tfr_in[7].DATAB
hdd_data_out[7] => always8.IN0
hdd_data_out[7] => always11.IN1
hdd_data_out[7] => fifo_data_in.DATAB
hdd_data_out[8] => fifo_data_in.DATAB
hdd_data_out[9] => fifo_data_in.DATAB
hdd_data_out[10] => fifo_data_in.DATAB
hdd_data_out[11] => fifo_data_in.DATAB
hdd_data_out[12] => fifo_data_in.DATAB
hdd_data_out[13] => fifo_data_in.DATAB
hdd_data_out[14] => fifo_data_in.DATAB
hdd_data_out[15] => fifo_data_in.DATAB
hdd_data_in[0] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[1] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[2] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[3] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[4] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[5] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[6] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[7] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[8] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[9] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[10] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[11] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[12] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[13] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[14] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_data_in[15] <= hdd_data_in.DB_MAX_OUTPUT_PORT_TYPE
hdd_wr => tfr_we.DATAB
hdd_status_wr => always8.IN1
hdd_status_wr => always12.IN1
hdd_data_wr => fifo_wr.DATAB
hdd_data_rd => fifo_rd.DATAB
hd_fwr <= fifo_wr.DB_MAX_OUTPUT_PORT_TYPE
hd_frd <= fifo_rd.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1
clk => mem.we_a.CLK
clk => mem.waddr_a[11].CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => empty_wr.CLK
clk => outptr[0].CLK
clk => outptr[1].CLK
clk => outptr[2].CLK
clk => outptr[3].CLK
clk => outptr[4].CLK
clk => outptr[5].CLK
clk => outptr[6].CLK
clk => outptr[7].CLK
clk => outptr[8].CLK
clk => outptr[9].CLK
clk => outptr[10].CLK
clk => outptr[11].CLK
clk => outptr[12].CLK
clk => inptr[0].CLK
clk => inptr[1].CLK
clk => inptr[2].CLK
clk => inptr[3].CLK
clk => inptr[4].CLK
clk => inptr[5].CLK
clk => inptr[6].CLK
clk => inptr[7].CLK
clk => inptr[8].CLK
clk => inptr[9].CLK
clk => inptr[10].CLK
clk => inptr[11].CLK
clk => inptr[12].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => mem.CLK0
clk7_en => mem.OUTPUTSELECT
clk7_en => outptr[3].ENA
clk7_en => data_out[0]~reg0.ENA
clk7_en => inptr[0].ENA
clk7_en => outptr[2].ENA
clk7_en => outptr[1].ENA
clk7_en => outptr[0].ENA
clk7_en => empty_wr.ENA
clk7_en => outptr[4].ENA
clk7_en => outptr[5].ENA
clk7_en => outptr[6].ENA
clk7_en => outptr[7].ENA
clk7_en => outptr[8].ENA
clk7_en => outptr[9].ENA
clk7_en => outptr[10].ENA
clk7_en => outptr[11].ENA
clk7_en => outptr[12].ENA
clk7_en => inptr[1].ENA
clk7_en => inptr[2].ENA
clk7_en => inptr[3].ENA
clk7_en => inptr[4].ENA
clk7_en => inptr[5].ENA
clk7_en => inptr[6].ENA
clk7_en => inptr[7].ENA
clk7_en => inptr[8].ENA
clk7_en => inptr[9].ENA
clk7_en => inptr[10].ENA
clk7_en => inptr[11].ENA
clk7_en => inptr[12].ENA
clk7_en => data_out[1]~reg0.ENA
clk7_en => data_out[2]~reg0.ENA
clk7_en => data_out[3]~reg0.ENA
clk7_en => data_out[4]~reg0.ENA
clk7_en => data_out[5]~reg0.ENA
clk7_en => data_out[6]~reg0.ENA
clk7_en => data_out[7]~reg0.ENA
clk7_en => data_out[8]~reg0.ENA
clk7_en => data_out[9]~reg0.ENA
clk7_en => data_out[10]~reg0.ENA
clk7_en => data_out[11]~reg0.ENA
clk7_en => data_out[12]~reg0.ENA
clk7_en => data_out[13]~reg0.ENA
clk7_en => data_out[14]~reg0.ENA
clk7_en => data_out[15]~reg0.ENA
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => inptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
reset => outptr.OUTPUTSELECT
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
rd => outptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => inptr.OUTPUTSELECT
wr => mem.DATAB
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
last <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|Cyclone5_MIST_AGA_top|minimig:minimig|minimig_syscontrol:CONTROL1
clk => rst_cnt[0].CLK
clk => rst_cnt[1].CLK
clk => rst_cnt[2].CLK
clk => smrst1.CLK
clk => smrst0.CLK
clk7_en => smrst1.ENA
clk7_en => rst_cnt[0].ENA
clk7_en => rst_cnt[1].ENA
clk7_en => rst_cnt[2].ENA
clk7_en => smrst0.ENA
cnt => always1.IN1
mrst => smrst0.DATAIN
reset <= rst_cnt[2].DB_MAX_OUTPUT_PORT_TYPE


