{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1642500240642 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "my_cpu EP4CGX50DF27C6 " "Automatically selected device EP4CGX50DF27C6 for design my_cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1642500241422 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1642500241423 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1642500241469 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1642500241469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642500241816 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642500241925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C6 " "Device EP4CGX75DF27C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642500242405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642500242405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2759 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642500242461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ D6 " "Pin ~ALTERA_DATA0~ is reserved at location D6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642500242461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ E6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location E6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2763 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642500242461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ D5 " "Pin ~ALTERA_NCSO~ is reserved at location D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2765 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642500242461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2767 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642500242461 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642500242461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642500242481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642500242537 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[0\] " "Pin port_out_00\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[1\] " "Pin port_out_00\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[2\] " "Pin port_out_00\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[3\] " "Pin port_out_00\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[4\] " "Pin port_out_00\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[5\] " "Pin port_out_00\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[6\] " "Pin port_out_00\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[7\] " "Pin port_out_00\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_00[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[0\] " "Pin port_out_01\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[1\] " "Pin port_out_01\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[2\] " "Pin port_out_01\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[3\] " "Pin port_out_01\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[4\] " "Pin port_out_01\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[5\] " "Pin port_out_01\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[6\] " "Pin port_out_01\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[7\] " "Pin port_out_01\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_01[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[0\] " "Pin port_out_02\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[1\] " "Pin port_out_02\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[2\] " "Pin port_out_02\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[3\] " "Pin port_out_02\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[4\] " "Pin port_out_02\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[5\] " "Pin port_out_02\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[6\] " "Pin port_out_02\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[7\] " "Pin port_out_02\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_02[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[0\] " "Pin port_out_03\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[1\] " "Pin port_out_03\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[2\] " "Pin port_out_03\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[3\] " "Pin port_out_03\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[4\] " "Pin port_out_03\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[5\] " "Pin port_out_03\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[6\] " "Pin port_out_03\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_03\[7\] " "Pin port_out_03\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_03[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_03[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[0\] " "Pin port_out_04\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[1\] " "Pin port_out_04\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[2\] " "Pin port_out_04\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[3\] " "Pin port_out_04\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[4\] " "Pin port_out_04\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[5\] " "Pin port_out_04\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[6\] " "Pin port_out_04\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_04\[7\] " "Pin port_out_04\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_04[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_04[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[0\] " "Pin port_out_05\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[1\] " "Pin port_out_05\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[2\] " "Pin port_out_05\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[3\] " "Pin port_out_05\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[4\] " "Pin port_out_05\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[5\] " "Pin port_out_05\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[6\] " "Pin port_out_05\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_05\[7\] " "Pin port_out_05\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_05[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_05[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[0\] " "Pin port_out_06\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[1\] " "Pin port_out_06\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[2\] " "Pin port_out_06\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[3\] " "Pin port_out_06\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[4\] " "Pin port_out_06\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[5\] " "Pin port_out_06\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[6\] " "Pin port_out_06\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_06\[7\] " "Pin port_out_06\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_06[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_06[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[0\] " "Pin port_out_07\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[1\] " "Pin port_out_07\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[2\] " "Pin port_out_07\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[3\] " "Pin port_out_07\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[4\] " "Pin port_out_07\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[5\] " "Pin port_out_07\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[6\] " "Pin port_out_07\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_07\[7\] " "Pin port_out_07\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_07[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_07[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[0\] " "Pin port_out_08\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[1\] " "Pin port_out_08\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[2\] " "Pin port_out_08\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[3\] " "Pin port_out_08\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[4\] " "Pin port_out_08\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[5\] " "Pin port_out_08\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[6\] " "Pin port_out_08\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_08\[7\] " "Pin port_out_08\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_08[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_08[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[0\] " "Pin port_out_09\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[1\] " "Pin port_out_09\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[2\] " "Pin port_out_09\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[3\] " "Pin port_out_09\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[4\] " "Pin port_out_09\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[5\] " "Pin port_out_09\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[6\] " "Pin port_out_09\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_09\[7\] " "Pin port_out_09\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_09[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_09[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[0\] " "Pin port_out_10\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[1\] " "Pin port_out_10\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[2\] " "Pin port_out_10\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[3\] " "Pin port_out_10\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[4\] " "Pin port_out_10\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[5\] " "Pin port_out_10\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[6\] " "Pin port_out_10\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_10\[7\] " "Pin port_out_10\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_10[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[0\] " "Pin port_out_11\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[1\] " "Pin port_out_11\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[2\] " "Pin port_out_11\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[3\] " "Pin port_out_11\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[4\] " "Pin port_out_11\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[5\] " "Pin port_out_11\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[6\] " "Pin port_out_11\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_11\[7\] " "Pin port_out_11\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_11[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[0\] " "Pin port_out_12\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[1\] " "Pin port_out_12\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[2\] " "Pin port_out_12\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[3\] " "Pin port_out_12\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[4\] " "Pin port_out_12\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[5\] " "Pin port_out_12\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[6\] " "Pin port_out_12\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_12\[7\] " "Pin port_out_12\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_12[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_12[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[0\] " "Pin port_out_13\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[1\] " "Pin port_out_13\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[2\] " "Pin port_out_13\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[3\] " "Pin port_out_13\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[4\] " "Pin port_out_13\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[5\] " "Pin port_out_13\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[6\] " "Pin port_out_13\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_13\[7\] " "Pin port_out_13\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_13[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_13[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[0\] " "Pin port_out_14\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[1\] " "Pin port_out_14\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[2\] " "Pin port_out_14\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[3\] " "Pin port_out_14\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[4\] " "Pin port_out_14\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[5\] " "Pin port_out_14\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[6\] " "Pin port_out_14\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_14\[7\] " "Pin port_out_14\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_14[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_14[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[0\] " "Pin port_out_15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[1\] " "Pin port_out_15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[2\] " "Pin port_out_15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[3\] " "Pin port_out_15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[4\] " "Pin port_out_15\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[5\] " "Pin port_out_15\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[6\] " "Pin port_out_15\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_15\[7\] " "Pin port_out_15\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_out_15[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[0\] " "Pin port_in_05\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[0\] " "Pin port_in_09\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[0\] " "Pin port_in_01\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[0\] " "Pin port_in_13\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[0\] " "Pin port_in_10\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[0\] " "Pin port_in_06\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[0\] " "Pin port_in_02\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[0\] " "Pin port_in_14\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[0\] " "Pin port_in_04\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[0\] " "Pin port_in_08\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[0\] " "Pin port_in_00\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[0\] " "Pin port_in_12\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[0\] " "Pin port_in_11\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[0\] " "Pin port_in_07\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[0\] " "Pin port_in_03\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[0\] " "Pin port_in_15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[0] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[2\] " "Pin port_in_10\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[2\] " "Pin port_in_09\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[2\] " "Pin port_in_08\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[2\] " "Pin port_in_11\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[2\] " "Pin port_in_05\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[2\] " "Pin port_in_06\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[2\] " "Pin port_in_04\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[2\] " "Pin port_in_07\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[2\] " "Pin port_in_01\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[2\] " "Pin port_in_02\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[2\] " "Pin port_in_00\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[2\] " "Pin port_in_03\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[2\] " "Pin port_in_14\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[2\] " "Pin port_in_13\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[2\] " "Pin port_in_12\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[2\] " "Pin port_in_15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[2] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[1\] " "Pin port_in_06\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[1\] " "Pin port_in_10\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[1\] " "Pin port_in_02\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[1\] " "Pin port_in_14\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[1\] " "Pin port_in_09\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[1\] " "Pin port_in_05\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[1\] " "Pin port_in_01\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[1\] " "Pin port_in_13\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[1\] " "Pin port_in_08\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[1\] " "Pin port_in_04\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[1\] " "Pin port_in_00\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[1\] " "Pin port_in_12\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[1\] " "Pin port_in_07\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[1\] " "Pin port_in_11\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[1\] " "Pin port_in_03\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[1\] " "Pin port_in_15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[1] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[7\] " "Pin port_in_06\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[7\] " "Pin port_in_05\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[7\] " "Pin port_in_04\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[7\] " "Pin port_in_07\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[7\] " "Pin port_in_09\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[7\] " "Pin port_in_10\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[7\] " "Pin port_in_08\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[7\] " "Pin port_in_11\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[7\] " "Pin port_in_02\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[7\] " "Pin port_in_01\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[7\] " "Pin port_in_00\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[7\] " "Pin port_in_03\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[7\] " "Pin port_in_13\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[7\] " "Pin port_in_14\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[7\] " "Pin port_in_12\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[7\] " "Pin port_in_15\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[7] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[3\] " "Pin port_in_05\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[3\] " "Pin port_in_09\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[3\] " "Pin port_in_01\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[3\] " "Pin port_in_13\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[3\] " "Pin port_in_10\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[3\] " "Pin port_in_06\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[3\] " "Pin port_in_02\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[3\] " "Pin port_in_14\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[3\] " "Pin port_in_04\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[3\] " "Pin port_in_08\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[3\] " "Pin port_in_00\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[3\] " "Pin port_in_12\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[3\] " "Pin port_in_11\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[3\] " "Pin port_in_07\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[3\] " "Pin port_in_03\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[3\] " "Pin port_in_15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[3] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[6\] " "Pin port_in_10\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[6\] " "Pin port_in_09\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[6\] " "Pin port_in_08\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[6\] " "Pin port_in_11\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[6\] " "Pin port_in_05\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[6\] " "Pin port_in_06\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[6\] " "Pin port_in_04\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[6\] " "Pin port_in_07\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[6\] " "Pin port_in_01\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[6\] " "Pin port_in_02\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[6\] " "Pin port_in_00\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[6\] " "Pin port_in_03\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[6\] " "Pin port_in_14\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[6\] " "Pin port_in_13\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[6\] " "Pin port_in_12\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[6\] " "Pin port_in_15\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[6] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[5\] " "Pin port_in_06\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[5\] " "Pin port_in_10\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[5\] " "Pin port_in_02\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[5\] " "Pin port_in_14\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[5\] " "Pin port_in_09\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[5\] " "Pin port_in_05\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[5\] " "Pin port_in_01\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[5\] " "Pin port_in_13\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[5\] " "Pin port_in_08\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[5\] " "Pin port_in_04\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[5\] " "Pin port_in_00\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[5\] " "Pin port_in_12\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[5\] " "Pin port_in_07\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[5\] " "Pin port_in_11\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[5\] " "Pin port_in_03\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[5\] " "Pin port_in_15\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[5] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_06\[4\] " "Pin port_in_06\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_06[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_06[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_05\[4\] " "Pin port_in_05\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_05[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_05[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_04\[4\] " "Pin port_in_04\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_04[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_04[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_07\[4\] " "Pin port_in_07\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_07[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_07[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_09\[4\] " "Pin port_in_09\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_09[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_09[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_10\[4\] " "Pin port_in_10\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_10[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_08\[4\] " "Pin port_in_08\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_08[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_08[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_11\[4\] " "Pin port_in_11\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_11[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[4\] " "Pin port_in_02\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_02[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[4\] " "Pin port_in_01\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_01[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[4\] " "Pin port_in_00\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_00[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_03\[4\] " "Pin port_in_03\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_03[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_03[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_13\[4\] " "Pin port_in_13\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_13[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_13[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_14\[4\] " "Pin port_in_14\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_14[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_14[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_12\[4\] " "Pin port_in_12\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_12[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_12[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_15\[4\] " "Pin port_in_15\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_in_15[4] } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642500243918 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1642500243918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1642500244869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my_cpu.sdc " "Synopsys Design Constraints File file not found: 'my_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642500244871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642500244871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642500244889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642500244889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642500244910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clock~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[0\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[0\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[1\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[1\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[2\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[2\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[3\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[3\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[4\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[4\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[5\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[5\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[6\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[6\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[7\] " "Destination node cpu:cpu_u\|data_path:data_path_u\|IR_Reg\[7\]" {  } { { "data_path.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/data_path.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|data_path:data_path_u|IR_Reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_7 " "Destination node cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_7" {  } { { "control_unit.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/control_unit.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|control_unit:control_unit_module|current_state.S_LOAD_AND_STORE_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_6 " "Destination node cpu:cpu_u\|control_unit:control_unit_module\|current_state.S_LOAD_AND_STORE_6" {  } { { "control_unit.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/control_unit.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|control_unit:control_unit_module|current_state.S_LOAD_AND_STORE_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642500245006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642500245006 ""}  } { { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2625 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642500245006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_u\|control_unit:control_unit_module\|Selector1~2  " "Automatically promoted node cpu:cpu_u\|control_unit:control_unit_module\|Selector1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642500245008 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/control_unit.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:cpu_u|control_unit:control_unit_module|Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2387 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642500245008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T14 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN T14 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642500245008 ""}  } { { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 2626 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642500245008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642500245741 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642500245745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642500245746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642500245750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642500245755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642500245758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642500245758 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642500245761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642500245840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642500245843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642500245843 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "256 unused 2.5V 128 128 0 " "Number of I/O pins in group: 256 (unused VREF, 2.5V VCCIO, 128 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1642500245876 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1642500245876 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1642500245876 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 48 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642500245878 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1642500245878 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1642500245878 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642500246124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642500250581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642500251257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642500251362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642500260043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642500260043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642500260825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X46_Y45 X57_Y55 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y45 to location X57_Y55" {  } { { "loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y45 to location X57_Y55"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y45 to location X57_Y55"} 46 45 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642500263978 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642500263978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642500269142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642500269144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642500269144 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1642500269196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642500269273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642500269840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642500269923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642500270452 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642500271122 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V T15 " "Pin clock uses I/O standard 2.5 V at T15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1642500272247 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V T14 " "Pin reset uses I/O standard 2.5 V at T14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "my_cpu.vhd" "" { Text "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/my_cpu.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1642500272247 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1642500272247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/output_files/my_cpu.fit.smsg " "Generated suppressed messages file C:/Users/Melissay/Desktop/cpu_8bit_vhdl_projet/output_files/my_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642500272526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5100 " "Peak virtual memory: 5100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642500273134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 11:04:33 2022 " "Processing ended: Tue Jan 18 11:04:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642500273134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642500273134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642500273134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642500273134 ""}
