v 20130925 2
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 9000 14300 9000 5500 4
N 9200 14300 9200 5500 4
N 9400 14300 9400 5500 4
N 9600 14300 9600 5500 4
N 9800 14300 9800 5500 4
N 10000 14300 10000 5500 4
N 10200 14300 10200 5500 4
N 10400 14300 10400 5500 4
N 10600 14300 10600 5500 4
N 10800 14300 10800 5500 4
N 10600 14100 11700 14100 4
N 10000 13900 11700 13900 4
N 9600 13700 11700 13700 4
N 9200 13500 11700 13500 4
C 11700 13300 1 0 0 nor4.sym
{
T 12100 13800 5 10 1 1 0 4 1
refdes=S3
}
C 12500 13700 1 0 0 out-1.sym
{
T 12500 14000 5 10 0 0 0 0 1
device=OUTPUT
T 13100 13800 5 10 1 1 0 1 1
refdes=AND
T 12500 14200 5 10 0 0 0 0 1
footprint=anchor
}
N 10600 14100 7100 14100 4
N 10000 13900 7100 13900 4
N 9400 13700 7100 13700 4
N 9200 13500 7100 13500 4
C 7100 13300 1 0 1 nor4.sym
{
T 6700 13800 5 10 1 1 0 4 1
refdes=S1
}
C 6300 13700 1 0 1 out-1.sym
{
T 6300 14000 5 10 0 0 0 6 1
device=OUTPUT
T 6300 14200 5 10 0 0 0 6 1
footprint=anchor
T 5700 13800 5 10 1 1 0 7 1
refdes=OR
}
C 11900 13000 1 0 0 gnd-1.sym
C 6900 13000 1 0 1 gnd-1.sym
C 7000 14300 1 0 1 vdd-1.sym
C 11800 14300 1 0 0 vdd-1.sym
C 12500 12300 1 0 0 out-1.sym
{
T 12500 12600 5 10 0 0 0 0 1
device=OUTPUT
T 12500 12800 5 10 0 0 0 0 1
footprint=anchor
T 13100 12400 5 10 1 1 0 1 1
refdes=AS
}
N 10800 12200 11700 12200 4
N 11700 12400 10400 12400 4
N 6300 12200 10800 12200 4
C 11900 11600 1 0 0 gnd-1.sym
C 11800 12900 1 0 0 vdd-1.sym
C 6300 12100 1 0 1 out-1.sym
{
T 6300 12400 5 10 0 0 0 6 1
device=OUTPUT
T 6300 12600 5 10 0 0 0 6 1
footprint=anchor
T 5700 12200 5 10 1 1 0 7 1
refdes=AR#
}
C 6300 14100 1 0 1 not.sym
{
T 5950 14400 5 10 1 1 0 4 1
refdes=I8
}
N 6300 13800 6300 14400 4
C 5500 14300 1 0 1 out-1.sym
{
T 5500 14600 5 10 0 0 0 6 1
device=OUTPUT
T 4900 14400 5 10 1 1 0 7 1
refdes=CS#
T 5500 14800 5 10 0 0 0 6 1
footprint=anchor
}
C 6000 13800 1 0 1 gnd-1.sym
C 6100 14700 1 0 1 vdd-1.sym
C 6800 7300 1 0 0 gnd-1.sym
C 5500 8800 1 0 1 vdd-1.sym
C 6200 8500 1 0 1 out-1.sym
{
T 6200 8800 5 10 0 0 0 6 1
device=OUTPUT
T 6200 9000 5 10 0 0 0 6 1
footprint=anchor
T 5600 8600 5 10 1 1 0 7 1
refdes=CR
}
C 11100 9800 1 0 0 2n7002.sym
{
T 11325 10100 5 10 0 1 0 1 1
refdes=M7
T 11200 10600 5 10 0 1 0 0 1
value=2N7002P
T 11600 10400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12600 10400 5 10 0 1 0 0 1
device=NMOS
}
C 12500 10900 1 0 0 2n7002.sym
{
T 12725 11200 5 10 0 1 0 1 1
refdes=M9
T 12600 11700 5 10 0 1 0 0 1
value=2N7002P
T 13000 11500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 11500 5 10 0 1 0 0 1
device=NMOS
}
C 12500 9800 1 0 0 2n7002.sym
{
T 12725 10100 5 10 0 1 0 1 1
refdes=M12
T 12600 10600 5 10 0 1 0 0 1
value=2N7002P
T 13000 10400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 10400 5 10 0 1 0 0 1
device=NMOS
}
C 13300 9200 1 0 1 2n7002.sym
{
T 13075 9500 5 10 0 1 0 7 1
refdes=M13
T 13200 10000 5 10 0 1 0 6 1
value=2N7002P
T 12800 9800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 11800 9800 5 10 0 1 0 6 1
device=NMOS
}
C 11800 10400 1 0 0 2n7002.sym
{
T 12025 10700 5 10 0 1 0 1 1
refdes=M8
T 11900 11200 5 10 0 1 0 0 1
value=2N7002P
T 12300 11000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13300 11000 5 10 0 1 0 0 1
device=NMOS
}
C 11400 9000 1 0 0 gnd-1.sym
C 13200 11400 1 0 0 out-1.sym
{
T 13200 11700 5 10 0 0 0 0 1
device=OUTPUT
T 13200 11900 5 10 0 0 0 0 1
footprint=anchor
T 13800 11500 5 10 1 1 0 1 1
refdes=CinS#
}
N 7100 10300 10800 10300 4
N 9200 10500 7100 10500 4
N 10000 10100 7100 10100 4
C 6700 9500 1 0 0 gnd-1.sym
C 6300 10200 1 0 1 out-1.sym
{
T 6300 10500 5 10 0 0 0 6 1
device=OUTPUT
T 6300 10700 5 10 0 0 0 6 1
footprint=anchor
T 5700 10300 5 10 1 1 0 7 1
refdes=CinR
}
C 11300 7600 1 0 0 2n7002.sym
{
T 11525 7900 5 10 0 1 0 1 1
refdes=M14
T 11400 8400 5 10 0 1 0 0 1
value=2N7002P
T 11800 8200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12800 8200 5 10 0 1 0 0 1
device=NMOS
}
C 11900 7900 1 0 0 2n7002.sym
{
T 12125 8200 5 10 0 1 0 1 1
refdes=M15
T 12000 8700 5 10 0 1 0 0 1
value=2N7002P
T 12400 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 8500 5 10 0 1 0 0 1
device=NMOS
}
C 12500 7900 1 0 0 2n7002.sym
{
T 12725 8200 5 10 0 1 0 1 1
refdes=M16
T 12600 8700 5 10 0 1 0 0 1
value=2N7002P
T 13000 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 8500 5 10 0 1 0 0 1
device=NMOS
}
C 13100 7900 1 0 0 2n7002.sym
{
T 13325 8200 5 10 0 1 0 1 1
refdes=M18
T 13200 8700 5 10 0 1 0 0 1
value=2N7002P
T 13600 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14600 8500 5 10 0 1 0 0 1
device=NMOS
}
C 11900 7300 1 0 0 2n7002.sym
{
T 12000 8100 5 10 0 1 0 0 1
value=2N7002P
T 12400 7900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13400 7900 5 10 0 1 0 0 1
device=NMOS
T 12125 7600 5 10 0 1 0 1 1
refdes=M17
}
C 12500 7300 1 0 0 2n7002.sym
{
T 12600 8100 5 10 0 1 0 0 1
value=2N7002P
T 13000 7900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 14000 7900 5 10 0 1 0 0 1
device=NMOS
T 12725 7600 5 10 0 1 0 1 1
refdes=M19
}
N 11300 7900 10600 7900 4
N 11700 8100 11700 8500 4
N 11700 8500 13500 8500 4
N 13500 8400 13500 8700 4
N 12300 8400 12300 8500 4
N 12900 8400 12900 8500 4
N 12300 8000 12300 7800 4
N 12300 7900 12900 7900 4
N 13500 7900 13500 8000 4
N 12900 8000 12900 7800 4
N 11700 7700 11700 7300 4
N 11700 7300 12900 7300 4
N 12900 7300 12900 7400 4
N 12300 7400 12300 7300 4
N 11900 8200 9000 8200 4
N 12500 8200 12500 8600 4
N 12500 8600 10000 8600 4
N 13100 8200 13100 8700 4
N 13100 8700 9600 8700 4
N 11900 7600 9400 7600 4
N 12500 7600 12500 7200 4
N 12500 7200 9800 7200 4
C 12800 7000 1 0 0 gnd-1.sym
C 14000 8400 1 0 0 out-1.sym
{
T 14000 8700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 8900 5 10 0 0 0 0 1
footprint=anchor
T 14600 8500 5 10 1 1 0 1 1
refdes=N
}
C 12900 11600 1 0 0 resistor-load.sym
{
T 13200 12000 5 10 0 0 0 0 1
device=RESISTOR
T 13100 11800 5 10 1 1 0 0 1
refdes=R2
T 13300 11700 5 10 0 1 0 0 1
footprint=0603-boxed
T 13300 11700 5 10 0 1 0 0 1
value=3.3k
}
C 13500 8600 1 0 0 resistor-load.sym
{
T 13800 9000 5 10 0 0 0 0 1
device=RESISTOR
T 13700 8900 5 10 1 1 0 0 1
refdes=R3
T 13900 8700 5 10 0 1 0 0 1
footprint=0603-boxed
T 13900 8700 5 10 0 1 0 0 1
value=3.3k
}
C 14200 8700 1 0 0 vdd-1.sym
C 13600 11700 1 0 0 vdd-1.sym
C 6600 10800 1 0 0 vdd-1.sym
N 11500 11500 13200 11500 4
N 13500 8500 14000 8500 4
C 11100 11000 1 0 0 2n7002.sym
{
T 11325 11300 5 10 0 1 0 1 1
refdes=M6
T 11200 11800 5 10 0 1 0 0 1
value=2N7002P
T 11600 11600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12600 11600 5 10 0 1 0 0 1
device=NMOS
}
N 12900 7900 13500 7900 4
N 6200 8600 7100 8600 4
C 7500 6900 1 0 1 2n7002.sym
{
T 7275 7200 5 10 0 1 0 7 1
refdes=M5
T 7400 7700 5 10 0 1 0 6 1
value=2N7002P
T 7000 7500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6000 7500 5 10 0 1 0 6 1
device=NMOS
}
C 7500 7500 1 0 1 2n7002.sym
{
T 7275 7800 5 10 0 1 0 7 1
refdes=M4
T 7400 8300 5 10 0 1 0 6 1
value=2N7002P
T 7000 8100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6000 8100 5 10 0 1 0 6 1
device=NMOS
}
C 7000 6700 1 0 0 gnd-1.sym
C 7900 14500 1 0 0 in-1.sym
{
T 7900 14800 5 10 0 0 0 0 1
device=INPUT
T 7900 14600 5 10 1 1 0 7 1
refdes=Vdd
T 7900 15000 5 10 0 0 0 0 1
footprint=anchor
}
C 7900 14300 1 0 0 in-1.sym
{
T 7900 14600 5 10 0 0 0 0 1
device=INPUT
T 7900 14400 5 10 1 1 0 7 1
refdes=GND
T 7900 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 8300 14600 1 0 0 vdd-1.sym
C 8400 14100 1 0 0 gnd-1.sym
C 7100 9800 1 0 1 nand3.sym
{
T 6700 10300 5 10 1 1 0 4 1
refdes=S2
}
C 11100 9200 1 0 0 2n7002.sym
{
T 11325 9500 5 10 0 1 0 1 1
refdes=M10
T 11200 10000 5 10 0 1 0 0 1
value=2N7002P
T 11600 9800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12600 9800 5 10 0 1 0 0 1
device=NMOS
}
C 11800 9800 1 0 0 2n7002.sym
{
T 12025 10100 5 10 0 1 0 1 1
refdes=M11
T 11900 10600 5 10 0 1 0 0 1
value=2N7002P
T 12300 10400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13300 10400 5 10 0 1 0 0 1
device=NMOS
}
N 11500 9700 11500 9900 4
N 12200 9900 12200 9800 4
N 12200 9800 11500 9800 4
N 12200 10900 12900 10900 4
N 12900 10300 12900 11000 4
N 11500 10300 11500 11100 4
N 12200 10300 12200 10500 4
N 11100 10100 10800 10100 4
N 12500 11200 11600 11200 4
N 11600 11200 11600 11000 4
N 11600 11000 9800 11000 4
C 12800 9000 1 0 0 gnd-1.sym
N 12900 9700 12900 9900 4
N 12900 11400 12900 11500 4
N 12900 11500 12900 11700 4
N 11800 10700 9400 10700 4
N 11800 10100 11800 10500 4
N 11800 10500 9200 10500 4
N 11100 11300 9000 11300 4
N 11100 9500 9600 9500 4
N 12500 10100 12500 9100 4
N 12500 9100 10600 9100 4
N 13300 9500 13300 9000 4
N 13300 9000 10200 9000 4
C 5900 7800 1 0 0 2n7002.sym
{
T 6125 8100 5 10 0 1 0 1 1
refdes=M3
T 6000 8600 5 10 0 1 0 0 1
value=2N7002P
T 6400 8400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7400 8400 5 10 0 1 0 0 1
device=NMOS
}
C 7500 8100 1 0 1 2n7002.sym
{
T 7275 8400 5 10 0 1 0 7 1
refdes=M1
T 7400 8900 5 10 0 1 0 6 1
value=2N7002P
T 7000 8700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6000 8700 5 10 0 1 0 6 1
device=NMOS
}
C 6500 7500 1 0 0 2n7002.sym
{
T 6725 7800 5 10 0 1 0 1 1
refdes=M2
T 6600 8300 5 10 0 1 0 0 1
value=2N7002P
T 7000 8100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8000 8100 5 10 0 1 0 0 1
device=NMOS
}
N 7100 7600 7100 7400 4
C 6400 7600 1 0 1 gnd-1.sym
N 5900 6700 10000 6700 4
N 7500 7200 9400 7200 4
N 6500 6800 10600 6800 4
N 7500 7800 9200 7800 4
N 7500 8400 10200 8400 4
C 5300 8700 1 0 0 resistor-load.sym
{
T 5950 8850 5 10 1 1 0 0 1
refdes=R1
T 5600 9100 5 10 0 0 0 0 1
device=RESISTOR
T 5700 8800 5 10 0 1 0 0 1
footprint=0603-boxed
T 5700 8800 5 10 0 1 0 0 1
value=3.3k
}
N 6200 8600 6200 8800 4
N 5900 6700 5900 8100 4
N 6900 8000 7100 8000 4
N 7100 8000 7100 8200 4
N 6300 8300 6300 8600 4
N 6500 6800 6500 7800 4
C 11700 11900 1 0 0 nor3.sym
{
T 12100 12400 5 10 1 1 0 4 1
refdes=S4
}
N 11700 12600 9800 12600 4
