#Build: Synplify Pro (R) T-2022.09M-SP2, Build 096R, Mar  8 2023
#install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
#OS: Windows 10 or later
#Hostname: IRD-LT-M52413

# Thu May 25 13:12:54 2023

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:13:24, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:13:24, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4253:13:4253:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4437:13:4437:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4478:13:4478:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4504:13:4504:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4521:13:4521:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":4598:13:4598:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":5362:13:5362:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":6172:13:6172:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":6281:13:6281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":6319:13:6319:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":6392:13:6392:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":7281:13:7281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":8338:13:8338:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":9297:13:9297:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10033:13:10033:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10748:13:10748:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10782:13:10782:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10818:13:10818:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10865:13:10865:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":10899:13:10899:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":11765:13:11765:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":12808:13:12808:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":12820:15:12820:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":12831:13:12831:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\polarfire_syn_comps.v":12844:13:12844:25|User defined pragma syn_black_box detected

@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\COREAHBTOAPB3_C0\COREAHBTOAPB3_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreJTAGDebug_TRST_C0\CoreJTAGDebug_TRST_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C0\CoreTimer_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C1\CoreTimer_C1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc_en.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init_mux.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_128x21_ecc_g5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_128x20_ecc_g5.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v" (library work)
@W: CG1337 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":849:9:849:34|Net debug_1_io_ctrl_pb_haltreq is not declared.
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v" (library work)
@N: CG334 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":610:19:610:31|Read directive translate_off.
@N: CG333 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":613:19:613:30|Read directive translate_on.
@N: CG334 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":616:16:616:28|Read directive translate_off.
@N: CG333 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v":625:16:625:27|Read directive translate_on.
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v" (library work)
@N: CG334 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":472:19:472:31|Read directive translate_off.
@N: CG333 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":475:19:475:30|Read directive translate_on.
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\PF_SRAM_AHB_C0.v" (library work)
@I::"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\BaseDesign\BaseDesign.v" (library work)
Verilog syntax check successful!
Selecting top level module BaseDesign
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":23:7:23:43|Component CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 150MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
Finished optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Finished optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":23:7:23:43|Synthesizing module CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 .......
Finished optimization stage 1 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0.v":128:7:128:17|Synthesizing module CoreAHBL_C0 in library work.
Running optimization stage 1 on CoreAHBL_C0 .......
Finished optimization stage 1 on CoreAHBL_C0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
Finished optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
Finished optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_26s_0s
Running optimization stage 1 on COREAHBTOAPB3_26s_0s .......
Finished optimization stage 1 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\COREAHBTOAPB3_C0\COREAHBTOAPB3_C0.v":21:7:21:22|Synthesizing module COREAHBTOAPB3_C0 in library work.
Running optimization stage 1 on COREAHBTOAPB3_C0 .......
Finished optimization stage 1 on COREAHBTOAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z6 .......
Finished optimization stage 1 on CoreAPB3_Z6 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAPB3_C0\CoreAPB3_C0.v":57:7:57:17|Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
Finished optimization stage 1 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":23:7:23:46|Synthesizing module CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0.v":153:7:153:20|Synthesizing module CoreGPIO_IN_C0 in library work.
Running optimization stage 1 on CoreGPIO_IN_C0 .......
Finished optimization stage 1 on CoreGPIO_IN_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":23:7:23:48|Synthesizing module CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0.v":153:7:153:21|Synthesizing module CoreGPIO_OUT_C0 in library work.
Running optimization stage 1 on CoreGPIO_OUT_C0 .......
Finished optimization stage 1 on CoreGPIO_OUT_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z9
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z9 .......
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREJTAGDEBUG_Z9 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreJTAGDebug_TRST_C0\CoreJTAGDebug_TRST_C0.v":56:7:56:27|Synthesizing module CoreJTAGDebug_TRST_C0 in library work.
Running optimization stage 1 on CoreJTAGDebug_TRST_C0 .......
Finished optimization stage 1 on CoreJTAGDebug_TRST_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0.v":21:7:21:21|Synthesizing module CoreRESET_PF_C0 in library work.
Running optimization stage 1 on CoreRESET_PF_C0 .......
Finished optimization stage 1 on CoreRESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C0\CoreTimer_C0.v":23:7:23:18|Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C1\CoreTimer_C1.v":23:7:23:18|Synthesizing module CoreTimer_C1 in library work.
Running optimization stage 1 on CoreTimer_C1 .......
Finished optimization stage 1 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v":38:7:38:47|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":31:7:31:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":30:7:30:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":31:7:31:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:49|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v":31:7:31:20|Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":64:7:64:88|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":161:13:161:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":163:13:163:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Ignoring initial value on _T_2295_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Ignoring initial value on _T_2295_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Ignoring initial value on _T_2295_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Ignoring initial value on _T_2295_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":64:7:64:76|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":107:13:107:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":105:13:105:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":103:13:103:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":216:2:216:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":137:13:137:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":135:13:135:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":133:13:133:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:105|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:117|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Ignoring initial value on _T_346_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Ignoring initial value on _T_346_2 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":64:7:64:94|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":157:13:157:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":746:10:746:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Ignoring initial value on _T_707_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Ignoring initial value on _T_707_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Ignoring initial value on _T_707_0 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Ignoring initial value on _T_518_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Ignoring initial value on _T_518_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":64:7:64:93|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":103:13:103:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":105:13:105:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":111:13:111:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":302:10:302:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Ignoring initial value on _T_372_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Ignoring initial value on _T_372_2 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":131:13:131:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":133:13:133:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":512:10:512:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Ignoring initial value on _T_1852_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Ignoring initial value on _T_1852_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Ignoring initial value on _T_1852_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:108|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":64:7:64:81|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:116|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":156:13:156:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":158:13:158:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":160:13:160:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":182:13:182:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":244:13:244:20|Ignoring initial value on _T_1232 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":222:13:222:20|Ignoring initial value on _T_1136 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":220:13:220:20|Ignoring initial value on _T_1060 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":214:13:214:20|Ignoring initial value on _T_1008 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":192:13:192:19|Ignoring initial value on _T_912 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":190:13:190:19|Ignoring initial value on _T_836 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Ignoring initial value on _T_784 - expecting simple constant expression

Only the first 100 messages of id 'CG1138' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG1138' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1138} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:121|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:112|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v":64:7:64:85|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":64:7:64:88|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":64:7:64:93|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":64:7:64:84|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":64:7:64:82|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2014:81:2014:112|Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":64:7:64:103|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v":64:7:64:97|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v":64:7:64:96|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v":64:7:64:95|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v":64:7:64:87|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":64:7:64:87|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v":64:7:64:103|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v":64:7:64:106|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":184:93:184:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":138:8:138:30|Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Pruning unused bits 8 to 0 of RADDR_reg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2652:2:2652:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1431:12:1431:35|Removing wire dcache_tag_init_mask_out, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_meta_uncorrectable_errors is always 0.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":433:2:433:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":364:2:364:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1412:2:1412:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2506:2:2506:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":1494:128:1494:160|Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":253:2:253:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":460:2:460:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":459:2:459:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v":141:2:141:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":131:2:131:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":375:2:375:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1869:2:1869:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	RESET_VECTOR_ADDR_1=32'b00000000000000001000000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	EXT_HALT=32'b00000000000000000000000000000000
	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Removing wire DRV_TDO, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s .......
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000100000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000010001
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010001
	PIPE=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000100000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":189:31:189:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":190:31:190:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":191:31:191:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":192:31:192:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":193:31:193:42|Removing wire l_BUSY_all_0, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":194:31:194:42|Removing wire l_BUSY_all_1, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":195:31:195:42|Removing wire l_BUSY_all_2, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":196:31:196:42|Removing wire l_BUSY_all_3, as it has the load but no drivers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":200:31:200:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":207:31:207:41|Removing wire hready_ctrl, as there is no assignment to it.
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":607:8:607:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":590:9:590:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":491:3:491:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":480:3:480:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":420:0:420:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":411:0:411:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":396:0:396:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":351:0:351:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 207MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 207MB)
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG2 .......
Finished optimization stage 1 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG3 .......
Finished optimization stage 1 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on PF_SRAM_AHB_C0 .......
Finished optimization stage 1 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on BaseDesign .......
Finished optimization stage 1 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 2 on BaseDesign .......
Finished optimization stage 2 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0 .......
Finished optimization stage 2 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG3 .......
Finished optimization stage 2 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG2 .......
Finished optimization stage 2 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":386:0:386:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":258:3:258:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":109:28:109:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":66:10:66:14|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":70:10:70:26|Input io_chainIn_update is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":66:15:66:19|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":70:16:70:32|Input io_chainIn_update is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":66:16:66:20|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":66:15:66:19|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":65:15:65:19|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":66:15:66:19|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":67:15:67:26|Input io_deq_ready is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":70:16:70:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET (CPU Time 0h:00m:01s, Memory Used current: 224MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v":65:16:65:20|Input clock is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":67:16:67:27|Input io_deq_ready is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s .......
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v":65:16:65:20|Input clock is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s (CPU Time 0h:00m:01s, Memory Used current: 233MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":66:16:66:27|Input io_req_valid is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v":64:6:64:8|Input CLK is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v":65:6:65:10|Input RESET is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER (CPU Time 0h:00m:01s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":85:16:85:39|Input auto_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":95:16:95:39|Input auto_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":96:16:96:38|Input auto_out_0_d_bits_param is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":97:16:97:37|Input auto_out_0_d_bits_size is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":99:16:99:37|Input auto_out_0_d_bits_sink is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":66:16:66:20|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":97:16:97:37|Input auto_out_3_d_bits_sink is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":128:16:128:37|Input auto_out_1_d_bits_sink is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":146:16:146:37|Input auto_out_0_d_bits_sink is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_C1 .......
Finished optimization stage 2 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreRESET_PF_C0 .......
Finished optimization stage 2 on CoreRESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreJTAGDebug_TRST_C0 .......
Finished optimization stage 2 on CoreJTAGDebug_TRST_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREJTAGDEBUG_Z9 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":28:8:28:17|Input UTRSTB_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":29:8:29:13|Input EN_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":30:8:30:14|Input TDI_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":50:8:50:16|Input TGT_TDO_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":58:8:58:16|Input TGT_TDO_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":66:8:66:16|Input TGT_TDO_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":74:8:74:16|Input TGT_TDO_4 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":82:8:82:16|Input TGT_TDO_5 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":90:8:90:16|Input TGT_TDO_6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":98:8:98:16|Input TGT_TDO_7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":106:8:106:16|Input TGT_TDO_8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":114:8:114:16|Input TGT_TDO_9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":122:8:122:17|Input TGT_TDO_10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":130:8:130:17|Input TGT_TDO_11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":138:8:138:17|Input TGT_TDO_12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":146:8:146:17|Input TGT_TDO_13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":154:8:154:17|Input TGT_TDO_14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":162:8:162:17|Input TGT_TDO_15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":164:8:164:52|Input UJTAG_BYPASS_TCK_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":165:8:165:52|Input UJTAG_BYPASS_TMS_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":166:8:166:52|Input UJTAG_BYPASS_TDI_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":167:8:167:54|Input UJTAG_BYPASS_TRSTB_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":171:8:171:52|Input UJTAG_BYPASS_TCK_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":172:8:172:52|Input UJTAG_BYPASS_TMS_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":173:8:173:52|Input UJTAG_BYPASS_TDI_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":174:8:174:54|Input UJTAG_BYPASS_TRSTB_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":178:8:178:52|Input UJTAG_BYPASS_TCK_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":179:8:179:52|Input UJTAG_BYPASS_TMS_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":180:8:180:52|Input UJTAG_BYPASS_TDI_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":181:8:181:54|Input UJTAG_BYPASS_TRSTB_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":185:8:185:52|Input UJTAG_BYPASS_TCK_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":186:8:186:52|Input UJTAG_BYPASS_TMS_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":187:8:187:52|Input UJTAG_BYPASS_TDI_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":188:8:188:54|Input UJTAG_BYPASS_TRSTB_3 is unused.
Finished optimization stage 2 on COREJTAGDEBUG_Z9 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_OUT_C0 .......
Finished optimization stage 2 on CoreGPIO_OUT_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
Finished optimization stage 2 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_IN_C0 .......
Finished optimization stage 2 on CoreGPIO_IN_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreAPB3_C0 .......
Finished optimization stage 2 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreAPB3_Z6 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on CoreAPB3_Z6 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBTOAPB3_C0 .......
Finished optimization stage 2 on COREAHBTOAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBTOAPB3_26s_0s .......
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Finished optimization stage 2 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBL_C0 .......
Finished optimization stage 2 on CoreAHBL_C0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 .......
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Finished optimization stage 2 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Finished optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:13s; Memory used current: 249MB peak: 285MB)

Process took 0h:01m:13s realtime, 0h:01m:13s cputime

Process completed successfully.
# Thu May 25 13:14:08 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:13:24, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 25 13:14:09 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synwork\BaseDesign_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 25MB peak: 25MB)

Process took 0h:01m:14s realtime, 0h:01m:14s cputime

Process completed successfully.
# Thu May 25 13:14:09 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 096R, Built Mar  8 2023 09:13:24, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 25 13:14:11 2023

###########################################################]
Premap Report

# Thu May 25 13:14:12 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 067R, Built Mar  9 2023 04:11:46, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 153MB)

Reading constraint file: C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\designer\BaseDesign\synthesis.fdc
@L: C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_scck.rpt 
See clock summary report "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 200MB peak: 201MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 204MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 204MB peak: 206MB)

NConnInternalConnection caching is on
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3892:2:3892:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3841:2:3841:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3790:2:3790:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3739:2:3739:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3688:2:3688:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3637:2:3637:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3535:2:3535:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3382:2:3382:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3331:2:3331:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3280:2:3280:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3229:2:3229:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3178:2:3178:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3586:2:3586:14|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3127:2:3127:13|Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1183 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance CORERESET_PF_C0_0.CoreRESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":168:93:168:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":183:93:183:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":151:93:151:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":183:93:183:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":168:93:168:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":161:93:161:101|Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_ext_ecc.v":97:0:97:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_write_address[6:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v":124:0:124:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_write_address[10:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v":97:0:97:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_write_address[6:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v":100:0:100:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_write_address[10:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 250MB peak: 250MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 250MB peak: 251MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 250MB peak: 251MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_framing_error_en (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":190:8:190:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":183:8:183:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":176:8:176:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":169:8:169:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1201:2:1201:7|Removing sequential instance dcache_sb_correct (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1201:2:1201:7|Removing sequential instance dcache_db_detect (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1201:2:1201:7|Removing sequential instance icache_sb_correct (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1201:2:1201:7|Removing sequential instance icache_db_detect (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[28] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2094:81:2094:95|Removing instance LevelGateway_10 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2102:81:2102:95|Removing instance LevelGateway_11 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2110:81:2110:95|Removing instance LevelGateway_12 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2118:81:2118:95|Removing instance LevelGateway_13 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2126:81:2126:95|Removing instance LevelGateway_14 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2134:81:2134:95|Removing instance LevelGateway_15 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2142:81:2142:95|Removing instance LevelGateway_16 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2150:81:2150:95|Removing instance LevelGateway_17 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2158:81:2158:95|Removing instance LevelGateway_18 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2166:81:2166:95|Removing instance LevelGateway_19 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2030:81:2030:94|Removing instance LevelGateway_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2174:81:2174:95|Removing instance LevelGateway_20 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2182:81:2182:95|Removing instance LevelGateway_21 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2190:81:2190:95|Removing instance LevelGateway_22 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2198:81:2198:95|Removing instance LevelGateway_23 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2206:81:2206:95|Removing instance LevelGateway_24 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2214:81:2214:95|Removing instance LevelGateway_25 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2222:81:2222:95|Removing instance LevelGateway_26 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2230:81:2230:95|Removing instance LevelGateway_27 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2238:81:2238:95|Removing instance LevelGateway_28 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2246:81:2246:95|Removing instance LevelGateway_29 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2038:81:2038:94|Removing instance LevelGateway_3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2046:81:2046:94|Removing instance LevelGateway_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2054:81:2054:94|Removing instance LevelGateway_5 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2062:81:2062:94|Removing instance LevelGateway_6 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2070:81:2070:94|Removing instance LevelGateway_7 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2078:81:2078:94|Removing instance LevelGateway_8 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2086:81:2086:94|Removing instance LevelGateway_9 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2022:81:2022:94|Removing instance LevelGateway_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v":512:105:512:131|Removing instance PeripheryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_239_0_error (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v":123:87:123:93|Removing instance tdoeReg (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v":341:92:341:105|Removing instance crossingsource (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1463:59:1463:72|Removing instance TAG_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1435:20:1435:27|Removing instance RAM_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1443:59:1443:73|Removing instance DATA_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ibuf.v":145:79:145:108|Removing instance MIV_RV32IMA_L1_AHB_RVCEXPANDER (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":253:59:253:74|Removing instance DATA_ARRAYS_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":274:59:274:72|Removing instance TAG_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":245:20:245:27|Removing instance RAM_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Removing sequential instance value_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Removing sequential instance value (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":298:76:298:101|Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":270:76:270:82|Removing instance Queue_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":735:92:735:134|Removing instance MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":557:85:557:91|Removing instance intXbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":743:87:743:95|Removing instance dcacheArb (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance grantInProgress (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing sequential instance ram_sink (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":235:76:235:76|Removing instance c (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":268:82:268:105|Removing instance MemoryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":198:85:198:93|Removing instance MemoryBus (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":234:82:234:106|Removing instance MemoryBus_master_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":404:83:404:116|Removing instance MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v":708:114:708:142|Removing instance SystemBus_slave_TLWidthWidget (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v":778:107:778:133|Removing instance SystemBus_master_TLSplitter (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1437:82:1437:89|Removing instance tlwidget (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1471:90:1471:99|Removing instance memBuses_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1507:76:1507:83|Removing instance tlfilter (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1217:76:1217:79|Removing instance xbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":196:31:196:42|Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) has its enable tied to GND.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":2949:2:2949:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3015:2:3015:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":3076:1:3076:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance regHSIZE[1:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":322:4:322:9|Sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.errorRespState is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hsize[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 253MB peak: 253MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 253MB peak: 253MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 253MB peak: 253MB)

@N: FP130 |Promoting Net SYS_CLK on CLKINT  I_1 
@N: FP130 |Promoting Net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iUDRCK on CLKINT  I_1 
@N: FX1185 |Applying syn_allowed_resources blockrams=4,dsps=6 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s 
@N: FX1185 |Applying syn_allowed_resources blockrams=4 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s 
@N: FX1184 |Applying syn_allowed_resources blockrams=952,dsps=918 on top level netlist BaseDesign 

Finished netlist restructuring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 259MB peak: 259MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                   Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       SYS_CLK                                 50.0 MHz      20.000        declared     async1_1                  5234 
                                                                                                                          
0 -       System                                  100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                          
0 -       TCK                                     6.0 MHz       166.670       declared     async1_2                  0    
                                                                                                                          
0 -       COREJTAGDEBUG_Z9|N_2_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     360  
==========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                                                                                                 Clock Pin                                                                                                                                                    Non-clock Pin     Non-clock Pin                                                                                                        
Clock                                   Load      Pin                                                                                                    Seq Example                                                                                                                                                  Seq Example       Comb Example                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SYS_CLK                                 5234      SYS_CLK(port)                                                                                          PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.B_CLK                                                                -                 I_1.A(CLKINT)                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
System                                  0         -                                                                                                      -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
TCK                                     0         TCK(port)                                                                                              -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
COREJTAGDEBUG_Z9|N_2_inferred_clock     360       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v":215:0:215:5|Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock which controls 360 sequential elements including CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: MF670 |Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32
@N: MF670 |Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c
@N: MF670 |Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0
@N: MF670 |Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign.sap.

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 250MB peak: 260MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 253MB peak: 260MB)


Finished constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 259MB peak: 261MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 150MB peak: 261MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Thu May 25 13:14:20 2023

###########################################################]
Map & Optimize Report

# Thu May 25 13:14:20 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 067R, Built Mar  9 2023 04:11:46, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)


@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Found compile point of type hard on View view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Thu May 25 13:14:22 2023
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 186MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 204MB peak: 204MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 206MB peak: 206MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 213MB peak: 256MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 214MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 256MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 256MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 216MB peak: 256MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 255MB peak: 256MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		     0.94ns		2145 /      1025

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 255MB peak: 256MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 255MB peak: 256MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1
Mapping BaseDesign as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\basedesign\basedesign.v":9:7:9:16|Mapping Top level view:work.BaseDesign(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 218MB peak: 232MB)

@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":196:31:196:42|Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":190:8:190:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":183:8:183:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":176:8:176:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":169:8:169:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 221MB peak: 232MB)

Encoding state machine slavestage_7.slave_arbiter.arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine slavestage_8.slave_arbiter.arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":567:25:567:81|Found 11 by 11 bit equality operator ('==') genblk1\.un1_genblk1\.wrap_cond_2 (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[5] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HSIZE_d[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance Count[31:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 223MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[6] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 230MB peak: 232MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 231MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 231MB peak: 232MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 232MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.wrap_cond[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 232MB peak: 232MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 232MB peak: 232MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 260MB peak: 260MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		   -32.02ns		1528 /      1043
   2		0h:00m:18s		   -32.02ns		1520 /      1043

   3		0h:00m:19s		   -32.02ns		1520 /      1043


   4		0h:00m:19s		   -32.02ns		1520 /      1043

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 261MB peak: 261MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 262MB peak: 262MB)


Finished mapping BaseDesign
Mapping COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 183MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)

Encoding state machine MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[6:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state_i[0].
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1583 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1527 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.lrscAddrMatch (in view: work.BaseDesign(verilog))
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance state_i[0].
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 197MB peak: 197MB)


Finished factoring (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 220MB peak: 220MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: FF150 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 236MB peak: 272MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[26] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[30] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[11] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[12] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[13] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[14] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[15] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[20] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[21] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[22] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[23] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[24] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[25] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[5] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[9] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[10] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 236MB peak: 272MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 236MB peak: 272MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 236MB peak: 272MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance csr.reg_mcause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 237MB peak: 272MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 246MB peak: 307MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:41s		     4.19ns		3592 /      1573

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 252MB peak: 307MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 253MB peak: 307MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0
MCP Status: 3 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 212MB)

@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 213MB peak: 213MB)

Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[4:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[0] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param[15:0] is 2 words by 16 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[15].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[8].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[21:0] is 2 words by 22 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[21].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[38:0] is 2 words by 39 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[9:0] is 2 words by 10 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] is 2 words by 31 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] is 2 words by 5 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] is 2 words by 2 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
Encoding state machine dmInner.dmInner.ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 237MB peak: 237MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 251MB peak: 251MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Removing sequential instance ChiselTop0.error._T_387_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 256MB peak: 291MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 259MB peak: 291MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 262MB peak: 291MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 262MB peak: 291MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Removing sequential instance ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.ram_extra\[0\][6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1232 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1008 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_784 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 262MB peak: 291MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 288MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:40s		   -32.02ns		4677 /      2787
   2		0h:00m:41s		   -32.02ns		4662 /      2787

   3		0h:00m:42s		   -32.02ns		4662 /      2787


   4		0h:00m:43s		   -32.02ns		4662 /      2787

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32
MCP Status: 2 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Mapping Compile point view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 191MB)

@W: BN114 :|Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 192MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 193MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 195MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 195MB peak: 195MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 196MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 197MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 197MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 197MB peak: 197MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 205MB peak: 205MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		     2.52ns		 696 /       327

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 205MB peak: 205MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 205MB peak: 205MB)


Finished mapping COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
MCP Status: 1 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 198MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 201MB)

@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[14:0] is 2 words by 15 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode[29:0] is 2 words by 30 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[29].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[29].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] is 2 words by 32 bits.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] 
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1929:18:1929:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":329:18:329:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))
Encoding state machine div.state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001

Starting factoring (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 211MB peak: 211MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v":100:0:100:5|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.s1_valid because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 226MB peak: 226MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 226MB peak: 238MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 228MB peak: 238MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:45s; Memory used current: 229MB peak: 238MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 229MB peak: 238MB)


Finished preparing to map (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 230MB peak: 238MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[3] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 261MB peak: 302MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:51s		     3.78ns		4164 /      2321

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 264MB peak: 302MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 265MB peak: 302MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c
Multiprocessing finished at : Thu May 25 13:15:20 2023
Multiprocessing took 0h:00m:57s realtime, 0h:00m:03s cputime

Summary of Compile Points :
*************************** 
Name                                                          Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1     Mapped     No database     Thu May 25 13:14:23 2023     Thu May 25 13:14:38 2023     0h:00m:14s     0h:00m:15s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c       Mapped     No database     Thu May 25 13:14:24 2023     Thu May 25 13:15:19 2023     0h:00m:55s     0h:00m:54s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0     Mapped     No database     Thu May 25 13:14:22 2023     Thu May 25 13:15:09 2023     0h:00m:46s     0h:00m:45s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32        Mapped     No database     Thu May 25 13:14:23 2023     Thu May 25 13:15:11 2023     0h:00m:48s     0h:00m:47s     No            
COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s                   Mapped     No database     Thu May 25 13:15:04 2023     Thu May 25 13:15:15 2023     0h:00m:10s     0h:00m:10s     No            
BaseDesign                                                    Mapped     No database     Thu May 25 13:14:40 2023     Thu May 25 13:15:02 2023     0h:00m:22s     0h:00m:22s     No            
===============================================================================================================================================================================================
Total number of compile points: 6
===================================

Links to Compile point Reports:
******************************
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign\BaseDesign.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:05s; Memory used current: 223MB peak: 224MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 255MB peak: 255MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 5496 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 313 clock pin(s) of sequential element(s)
0 instances converted, 313 sequential instances remain driven by gated/generated clocks

=================================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                                           Drive Element Type           Fanout     Sample Instance                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.count[0]
@K:CKID0004       SYS_CLK                                                                                   clock definition on port     5479       CoreTimer_C0_0.CoreTimer_C0_0.iPRDATA[22]                                         
======================================================================================================================================================================================================================================
========================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Fanout     Sample Instance                                                                                         Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.TCK                                    port                   171        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]                        No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.io_dmi_dmiClock     port                   142        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]     No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 257MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 258MB)


Start Writing Netlists (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:00m:07s; Memory used current: 150MB peak: 258MB)

Writing Analyst data base C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:00m:10s; Memory used current: 233MB peak: 258MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"c:/esip_projects/fpga_bu_esip/gh-libsd-pf-eval/libero_projects/miv_legacy_cfg2_bd/designer/basedesign/synthesis.fdc":15:0:15:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:15s; Memory used current: 229MB peak: 258MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:15s; Memory used current: 229MB peak: 258MB)


Start final timing analysis (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:00m:16s; Memory used current: 226MB peak: 258MB)

@W: MT246 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock SYS_CLK with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Thu May 25 13:15:31 2023
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -32.101

                                        Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z9|N_2_inferred_clock     100.0 MHz     13.5 MHz      10.000        74.203        -32.101     inferred     Inferred_clkgroup_0_2
SYS_CLK                                 50.0 MHz      40.7 MHz      20.000        24.556        -4.556      declared     async1_1             
TCK                                     6.0 MHz       NA            166.670       NA            NA          declared     async1_2             
System                                  100.0 MHz     26.3 MHz      10.000        38.033        -28.033     system       system_clkgroup      
==============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               SYS_CLK                              |  20.000      18.761   |  No paths    -      |  No paths    -      |  No paths    -      
System                               COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      -28.033  |  No paths    -      |  10.000      7.847  |  No paths    -      
SYS_CLK                              SYS_CLK                              |  20.000      -4.556   |  No paths    -      |  No paths    -      |  No paths    -      
SYS_CLK                              COREJTAGDEBUG_Z9|N_2_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  System                               |  10.000      8.633    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  SYS_CLK                              |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      5.388    |  10.000      7.490  |  5.000       2.003  |  5.000       -32.101
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting             User           Arrival     Required           
Name     Reference            Constraint     Time        Time         Slack 
         Clock                                                              
----------------------------------------------------------------------------
RX       SYS_CLK (rising)     20.000         20.000      18.192       -1.808
SW_7     SYS_CLK (rising)     20.000         20.000      18.192       -1.808
SW_8     SYS_CLK (rising)     20.000         20.000      18.192       -1.808
============================================================================


Output Ports: 

Port      Starting             User                       Arrival     Required           
Name      Reference            Constraint                 Time        Time         Slack 
          Clock                                                                          
-----------------------------------------------------------------------------------------
LED_4     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_5     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_6     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_7     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
TX        SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
=========================================================================================



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z9|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                         Starting                                                                                                Arrival            
Instance                                                                                                                 Reference                               Type     Pin     Net                                            Time        Slack  
                                                                                                                         Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                         COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       tmsenb                                         0.218       -32.101
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       endofshift                                     0.218       -32.004
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.218       1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.201       1.498  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.201       1.514  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.218       1.581  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.218       1.678  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[0]                                       0.218       2.003  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[1]                                       0.218       2.068  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[3]                                       0.201       2.105  
====================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                                                            Required            
Instance                                                                                                                                    Reference                               Type     Pin     Net                        Time         Slack  
                                                                                                                                            Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       nextState_1_iv[2]          5.000        -32.101
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_445_i                    5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_442_i                    5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_441_i                    5.000        -31.977
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       DMCONTROLNxt_N_3_mux_1     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_45_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_31_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_47_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_37_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_49_i                     5.000        1.457  
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.101

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                  SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                            Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                       Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                                 Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.983 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.101 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.101 is 4.070(11.0%) logic and 33.031(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_445_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_442_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.004
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.004

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                              SLE      Q        Out     0.218     0.218 r      -         
endofshift                                                                                                                                        Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     A        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.051     0.387 r      -         
dut_tms_int                                                                                                                                       Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.335 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.438 r      -         
delay_sel[1]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.386 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.488 r      -         
delay_sel[2]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.436 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.539 r      -         
delay_sel[3]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.487 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.590 r      -         
delay_sel[4]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.538 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.640 r      -         
delay_sel[5]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.588 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.691 r      -         
delay_sel[6]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.639 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.742 r      -         
delay_sel[7]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.690 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.793 r      -         
delay_sel[8]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.741 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.843 r      -         
delay_sel[9]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.791 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.894 r     -         
delay_sel[10]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.842 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     11.945 r     -         
delay_sel[11]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.893 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     12.995 r     -         
delay_sel[12]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         13.943 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.046 r     -         
delay_sel[13]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         14.994 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.097 r     -         
delay_sel[14]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.045 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.147 r     -         
delay_sel[15]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.095 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.198 r     -         
delay_sel[16]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.146 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.249 r     -         
delay_sel[17]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.197 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.299 r     -         
delay_sel[18]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.247 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.350 r     -         
delay_sel[19]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.298 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.401 r     -         
delay_sel[20]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.452 r     -         
delay_sel[21]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.400 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.502 r     -         
delay_sel[22]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.553 r     -         
delay_sel[23]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.604 r     -         
delay_sel[24]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.552 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.654 r     -         
delay_sel[25]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.705 r     -         
delay_sel[26]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.756 r     -         
delay_sel[27]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.704 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.806 r     -         
delay_sel[28]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.755 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.857 r     -         
delay_sel[29]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     31.908 r     -         
delay_sel[30]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.959 r     -         
delay_sel[31]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         33.907 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.009 r     -         
delay_sel[32]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         34.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.060 r     -         
delay_sel[33]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.111 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                                 Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.674 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.886 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.004 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.004 is 3.973(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.977

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     B        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.088     36.859 r     -         
N_441_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.977 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.977 is 3.946(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SYS_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                    Arrival           
Instance                                                                                                                Reference     Type     Pin      Net         Time        Slack 
                                                                                                                        Clock                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx                                                                      SYS_CLK       SLE      Q        TX_c        0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0]                                          SYS_CLK       SLE      Q        LED_4_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1]                                          SYS_CLK       SLE      Q        LED_5_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2]                                          SYS_CLK       SLE      Q        LED_6_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3]                                          SYS_CLK       SLE      Q        LED_7_c     0.218       -4.556
RX                                                                                                                      SYS_CLK       Port     RX       RX          20.000      -1.808
SW_7                                                                                                                    SYS_CLK       Port     SW_7     SW_7        20.000      -1.808
SW_8                                                                                                                    SYS_CLK       Port     SW_8     SW_8        20.000      -1.808
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1     SYS_CLK       SLE      Q        value_1     0.218       6.826 
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                      SYS_CLK       SLE      Q        value_1     0.218       6.828 
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                           Starting                                          Required           
Instance                                                                                   Reference     Type        Pin          Net        Time         Slack 
                                                                                           Clock                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_4                                                                                      SYS_CLK       Port        LED_4        LED_4      0.000        -4.556
LED_5                                                                                      SYS_CLK       Port        LED_5        LED_5      0.000        -4.556
LED_6                                                                                      SYS_CLK       Port        LED_6        LED_6      0.000        -4.556
LED_7                                                                                      SYS_CLK       Port        LED_7        LED_7      0.000        -4.556
TX                                                                                         SYS_CLK       Port        TX           TX         0.000        -4.556
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.samples[2]                                 SYS_CLK       SLE         D            RX_c       20.000       -1.808
CoreGPIO_IN_C0_0.CoreGPIO_IN_C0_0.xhdl1\.GEN_BITS_0_\.gpin1                                SYS_CLK       SLE         D            SW_7_c     20.000       -1.808
CoreGPIO_IN_C0_0.CoreGPIO_IN_C0_0.xhdl1\.GEN_BITS_1_\.gpin1                                SYS_CLK       SLE         D            SW_8_c     20.000       -1.808
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     A_WEN[0]     N_22_i     19.091       6.826 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     A_WEN[1]     N_21_i     19.091       6.826 
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx / Q
    Ending point:                            TX / TX
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx     SLE        Q        Out     0.218     0.218 r     -         
TX_c                                                   Net        -        -       0.948     -           1         
TX_obuf                                                OUTBUF     D        In      -         1.166 r     -         
TX_obuf                                                OUTBUF     PAD      Out     3.390     4.556 r     -         
TX                                                     Net        -        -       0.000     -           1         
TX                                                     Port       TX       Out     -         4.556 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0] / Q
    Ending point:                            LED_4 / LED_4
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0]     SLE        Q         Out     0.218     0.218 r     -         
LED_4_c                                                                            Net        -         -       0.948     -           2         
LED_4_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_4_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_4                                                                              Net        -         -       0.000     -           1         
LED_4                                                                              Port       LED_4     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1] / Q
    Ending point:                            LED_5 / LED_5
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1]     SLE        Q         Out     0.218     0.218 r     -         
LED_5_c                                                                            Net        -         -       0.948     -           2         
LED_5_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_5_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_5                                                                              Net        -         -       0.000     -           1         
LED_5                                                                              Port       LED_5     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2] / Q
    Ending point:                            LED_6 / LED_6
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2]     SLE        Q         Out     0.218     0.218 r     -         
LED_6_c                                                                            Net        -         -       0.948     -           2         
LED_6_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_6_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_6                                                                              Net        -         -       0.000     -           1         
LED_6                                                                              Port       LED_6     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3] / Q
    Ending point:                            LED_7 / LED_7
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3]     SLE        Q         Out     0.218     0.218 r     -         
LED_7_c                                                                            Net        -         -       0.948     -           2         
LED_7_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_7_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_7                                                                              Net        -         -       0.000     -           1         
LED_7                                                                              Port       LED_7     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                             Arrival            
Instance                                                                                  Reference     Type      Pin          Net             Time        Slack  
                                                                                          Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -28.033
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.648
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.653  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.699  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.711  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.752  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.766  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       6.771  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.797  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       7.021  
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                           Starting                                              Required            
Instance                                                                                                                                                   Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                           Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      D       nextState_1_iv[2]      10.000       -27.648
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      D       N_445_i                10.000       -27.584
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      D       N_442_i                10.000       -27.584
=====================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 258MB)


Finished timing report (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 258MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BUFD            102 uses
CLKINT          3 uses
INIT            1 use
OR4             672 uses
UJTAG           1 use
CFG1           45 uses
CFG2           1320 uses
CFG3           3735 uses
CFG4           4433 uses

Carry cells:
ARI1            934 uses - used for arithmetic functions
ARI1            520 uses - used for Wide-Mux implementation
Total ARI1      1454 uses


Sequential Cells: 
SLE            5631 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 15
I/O primitives: 10
INBUF          5 uses
OUTBUF         5 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 86 of 952 (9%)
Total Block RAMs (RAM64x12) : 6 of 2772 (0%)

Total LUTs:    10987

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 3096; LUTs = 3096;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5631 + 72 + 3096 + 72 = 8871;
Total number of LUTs after P&R:  10987 + 72 + 3096 + 72 = 14227;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 77MB peak: 258MB)

Process took 0h:01m:12s realtime, 0h:00m:17s cputime
# Thu May 25 13:15:32 2023

###########################################################]
