
=== Cut #1 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #1
; Algebraic assertion #18: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 (mod 2 ** 30) /\ VEC_v3_1_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_2_0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_ad4620
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun VEC_v3_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_v16_0_10 () Int)
(declare-fun VEC_v16_0_11 () Int)
(declare-fun VEC_v16_0_12 () Int)
(declare-fun VEC_v16_0_13 () Int)
(declare-fun tmp156605424_8 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_v16_1_10 () Int)
(declare-fun VEC_v16_1_11 () Int)
(declare-fun VEC_v16_1_12 () Int)
(declare-fun VEC_v16_1_13 () Int)
(declare-fun tmp156605424_2 () Int)
(declare-fun VEC_tmp3_1_6 () Int)
(declare-fun VEC_tmp3_1_7 () Int)
(declare-fun VEC_tmp3_1_8 () Int)
(declare-fun VEC_tmp3_1_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun tmp156605424_6 () Int)
(declare-fun tmp156605424_11 () Int)
(declare-fun tmp156605424_10 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun VEC_v3_0_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun tmp156605424_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp156605424_7 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun tmp156605424_1 () Int)
(declare-fun VEC_tmp3_0_6 () Int)
(declare-fun VEC_tmp3_0_7 () Int)
(declare-fun VEC_tmp3_0_8 () Int)
(declare-fun VEC_tmp3_0_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun tmp156605424_3 () Int)
(declare-fun tmp156605424_13 () Int)
(declare-fun tmp156605424_5 () Int)
(declare-fun tmp156605424_9 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun tmp156605424_12 () Int)
(declare-fun tmp156605424_4 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= 0 tmp156605424_4) (<= tmp156605424_4 1)))
(assert (and (<= 0 tmp156605424_12) (<= tmp156605424_12 1)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= 0 tmp156605424_9) (<= tmp156605424_9 1)))
(assert (and (<= 0 tmp156605424_5) (<= tmp156605424_5 1)))
(assert (and (<= 0 tmp156605424_13) (<= tmp156605424_13 1)))
(assert (and (<= 0 tmp156605424_3) (<= tmp156605424_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_9) (<= VEC_tmp3_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_8) (<= VEC_tmp3_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_7) (<= VEC_tmp3_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_6) (<= VEC_tmp3_0_6 9223372036854775807)))
(assert (and (<= 0 tmp156605424_1) (<= tmp156605424_1 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp156605424_7) (<= tmp156605424_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= 0 tmp156605424_0) (<= tmp156605424_0 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v3_0_2) (<= VEC_v3_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= 0 tmp156605424_10) (<= tmp156605424_10 1)))
(assert (and (<= 0 tmp156605424_11) (<= tmp156605424_11 1)))
(assert (and (<= 0 tmp156605424_6) (<= tmp156605424_6 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_9) (<= VEC_tmp3_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_8) (<= VEC_tmp3_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_7) (<= VEC_tmp3_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_6) (<= VEC_tmp3_1_6 9223372036854775807)))
(assert (and (<= 0 tmp156605424_2) (<= tmp156605424_2 1)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_13) (<= VEC_v16_1_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_12) (<= VEC_v16_1_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_11) (<= VEC_v16_1_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_10) (<= VEC_v16_1_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 tmp156605424_8) (<= tmp156605424_8 1)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_13) (<= VEC_v16_0_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_12) (<= VEC_v16_0_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_11) (<= VEC_v16_0_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_10) (<= VEC_v16_0_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v3_1_2) (<= VEC_v3_1_2 9223372036854775807)))
(assert (and (= (* VEC_v16_0_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (= (* VEC_v16_1_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(assert (= VEC_tmp3_0_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_10 (* tmp156605424_0 (expn 2 64))) (+ VEC_v16_0_9 VEC_tmp3_0_6)))
(assert (= (+ VEC_v16_1_10 (* tmp156605424_1 (expn 2 64))) (+ VEC_v16_1_9 VEC_tmp3_1_6)))
(assert (= VEC_tmp3_0_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_11 (* tmp156605424_2 (expn 2 64))) (+ VEC_v16_0_10 VEC_tmp3_0_7)))
(assert (= (+ VEC_v16_1_11 (* tmp156605424_3 (expn 2 64))) (+ VEC_v16_1_10 VEC_tmp3_1_7)))
(assert (= VEC_tmp3_0_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_12 (* tmp156605424_4 (expn 2 64))) (+ VEC_v16_0_11 VEC_tmp3_0_8)))
(assert (= (+ VEC_v16_1_12 (* tmp156605424_5 (expn 2 64))) (+ VEC_v16_1_11 VEC_tmp3_1_8)))
(assert (= VEC_tmp3_0_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_13 (* tmp156605424_6 (expn 2 64))) (+ VEC_v16_0_12 VEC_tmp3_0_9)))
(assert (= (+ VEC_v16_1_13 (* tmp156605424_7 (expn 2 64))) (+ VEC_v16_1_12 VEC_tmp3_1_9)))
(assert (= (- (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp156605424_8 (expn 2 124))))
(assert (= (- (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp156605424_9 (expn 2 124))))
(assert (= (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))))
(assert (= (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))))
(assert (= (- VEC_v3_1_2 VEC_v16_1_13) (* tmp156605424_10 (expn 2 30))))
(assert (= (- VEC_v3_0_2 VEC_v16_0_13) (* tmp156605424_11 (expn 2 30))))
(assert (<= VEC_v3_1_2 (- (expn 2 30) 1)))
(assert (<= 0 VEC_v3_1_2))
(assert (<= VEC_v3_0_2 (- (expn 2 30) 1)))
(assert (<= 0 VEC_v3_0_2))
(assert (= (- (* VEC_v3_0_2 (expn 2 60)) (* (* (- 1) VEC_vec_F0_F1_G0_G1_expected_0_0) (expn 2 60))) (* tmp156605424_12 (expn 2 90))))
(assert (= (- (* VEC_v3_1_2 (expn 2 60)) (* (* (- 1) VEC_vec_F0_F1_G0_G1_expected_2_0) (expn 2 60))) (* tmp156605424_13 (expn 2 90))))
(assert (not (exists ((tmp156605424_14 Int)) (= (- VEC_v3_0_2 (* (- 1) VEC_vec_F0_F1_G0_G1_expected_0_0)) (* tmp156605424_14 (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 0.0110 seconds
OUTPUT FROM SMT SOLVER:
unsat


=== Cut #1 ===
INPUT TO SMT Solver:
; Verify: algebraic assertions
; Track: default
; Cut: #1
; Algebraic assertion #18: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 (mod 2 ** 30) /\ VEC_v3_1_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_2_0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Algebraic condition: VEC_v3_0_2 = (-1) * VEC_vec_F0_F1_G0_G1_expected_0_0 (mod 2 ** 30) prove with [algebra solver smt::"z3":nia]
; Output file: /tmp/outputfgb_638dde
(set-logic NIA)
(define-fun-rec expn ((x Int) (n Int)) Int (ite (= n 0) 1 (* x (expn x (- n 1)))))
(declare-fun tmp775214043_12 () Int)
(declare-fun VEC_v3_1_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_3_0 () Int)
(declare-fun VEC_v16_0_9 () Int)
(declare-fun VEC_v16_0_10 () Int)
(declare-fun VEC_v16_0_11 () Int)
(declare-fun VEC_v16_0_12 () Int)
(declare-fun VEC_v16_0_13 () Int)
(declare-fun tmp775214043_6 () Int)
(declare-fun tmp775214043_4 () Int)
(declare-fun tmp775214043_0 () Int)
(declare-fun tmp775214043_11 () Int)
(declare-fun tmp775214043_2 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_1_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_0_0 () Int)
(declare-fun VEC_v16_1_9 () Int)
(declare-fun VEC_v16_1_10 () Int)
(declare-fun VEC_v16_1_11 () Int)
(declare-fun VEC_v16_1_12 () Int)
(declare-fun VEC_v16_1_13 () Int)
(declare-fun VEC_tmp3_1_6 () Int)
(declare-fun VEC_tmp3_1_7 () Int)
(declare-fun VEC_tmp3_1_8 () Int)
(declare-fun VEC_tmp3_1_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_0_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_3_0 () Int)
(declare-fun VEC_v3_0_2 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_2_0 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_2_0 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_2_0 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_0_0 () Int)
(declare-fun tmp775214043_3 () Int)
(declare-fun VEC_vec_uu0_rr0_vv0_ss0_1_0 () Int)
(declare-fun tmp775214043_10 () Int)
(declare-fun VEC_vec_uu1_rr1_vv1_ss1_0_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_3_0 () Int)
(declare-fun VEC_tmp3_0_6 () Int)
(declare-fun VEC_tmp3_0_7 () Int)
(declare-fun VEC_tmp3_0_8 () Int)
(declare-fun VEC_tmp3_0_9 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_1_0 () Int)
(declare-fun tmp775214043_7 () Int)
(declare-fun tmp775214043_8 () Int)
(declare-fun tmp775214043_5 () Int)
(declare-fun tmp775214043_13 () Int)
(declare-fun VEC_vec_F2_F3_G2_G3_2_0 () Int)
(declare-fun VEC_vec_F0_F1_G0_G1_expected_2_0 () Int)
(declare-fun tmp775214043_9 () Int)
(declare-fun tmp775214043_1 () Int)
(assert (and (<= 0 tmp775214043_1) (<= tmp775214043_1 1)))
(assert (and (<= 0 tmp775214043_9) (<= tmp775214043_9 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_2_0) (<= VEC_vec_F0_F1_G0_G1_expected_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_2_0) (<= VEC_vec_F2_F3_G2_G3_2_0 2147483647)))
(assert (and (<= 0 tmp775214043_13) (<= tmp775214043_13 1)))
(assert (and (<= 0 tmp775214043_5) (<= tmp775214043_5 1)))
(assert (and (<= 0 tmp775214043_8) (<= tmp775214043_8 1)))
(assert (and (<= 0 tmp775214043_7) (<= tmp775214043_7 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_1_0) (<= VEC_vec_F0_F1_G0_G1_1_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_9) (<= VEC_tmp3_0_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_8) (<= VEC_tmp3_0_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_7) (<= VEC_tmp3_0_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_0_6) (<= VEC_tmp3_0_6 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_3_0) (<= VEC_vec_F0_F1_G0_G1_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_0_0) (<= VEC_vec_uu1_rr1_vv1_ss1_0_0 2147483647)))
(assert (and (<= 0 tmp775214043_10) (<= tmp775214043_10 1)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_1_0) (<= VEC_vec_uu0_rr0_vv0_ss0_1_0 2147483647)))
(assert (and (<= 0 tmp775214043_3) (<= tmp775214043_3 1)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_expected_0_0) (<= VEC_vec_F0_F1_G0_G1_expected_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F2_F3_G2_G3_0_0) (<= VEC_vec_F2_F3_G2_G3_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_2_0) (<= VEC_vec_uu1_rr1_vv1_ss1_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_2_0) (<= VEC_vec_uu0_rr0_vv0_ss0_2_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_2_0) (<= VEC_vec_F0_F1_G0_G1_2_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v3_0_2) (<= VEC_v3_0_2 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_3_0) (<= VEC_vec_uu0_rr0_vv0_ss0_3_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_F0_F1_G0_G1_0_0) (<= VEC_vec_F0_F1_G0_G1_0_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_9) (<= VEC_tmp3_1_9 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_8) (<= VEC_tmp3_1_8 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_7) (<= VEC_tmp3_1_7 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_tmp3_1_6) (<= VEC_tmp3_1_6 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_13) (<= VEC_v16_1_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_12) (<= VEC_v16_1_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_11) (<= VEC_v16_1_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_10) (<= VEC_v16_1_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_1_9) (<= VEC_v16_1_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu0_rr0_vv0_ss0_0_0) (<= VEC_vec_uu0_rr0_vv0_ss0_0_0 2147483647)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_1_0) (<= VEC_vec_uu1_rr1_vv1_ss1_1_0 2147483647)))
(assert (and (<= 0 tmp775214043_2) (<= tmp775214043_2 1)))
(assert (and (<= 0 tmp775214043_11) (<= tmp775214043_11 1)))
(assert (and (<= 0 tmp775214043_0) (<= tmp775214043_0 1)))
(assert (and (<= 0 tmp775214043_4) (<= tmp775214043_4 1)))
(assert (and (<= 0 tmp775214043_6) (<= tmp775214043_6 1)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_13) (<= VEC_v16_0_13 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_12) (<= VEC_v16_0_12 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_11) (<= VEC_v16_0_11 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_10) (<= VEC_v16_0_10 9223372036854775807)))
(assert (and (<= (- 9223372036854775808) VEC_v16_0_9) (<= VEC_v16_0_9 9223372036854775807)))
(assert (and (<= (- 2147483648) VEC_vec_uu1_rr1_vv1_ss1_3_0) (<= VEC_vec_uu1_rr1_vv1_ss1_3_0 2147483647)))
(assert (and (<= (- 9223372036854775808) VEC_v3_1_2) (<= VEC_v3_1_2 9223372036854775807)))
(assert (and (<= 0 tmp775214043_12) (<= tmp775214043_12 1)))
(assert (and (= (* VEC_v16_0_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30)))) (= (* VEC_v16_1_9 (expn 2 60)) (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))))))
(assert (= VEC_tmp3_0_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_0_0)))
(assert (= VEC_tmp3_1_6 (* VEC_vec_F0_F1_G0_G1_1_0 VEC_vec_uu1_rr1_vv1_ss1_1_0)))
(assert (= (+ VEC_v16_0_10 (* tmp775214043_0 (expn 2 64))) (+ VEC_v16_0_9 VEC_tmp3_0_6)))
(assert (= (+ VEC_v16_1_10 (* tmp775214043_1 (expn 2 64))) (+ VEC_v16_1_9 VEC_tmp3_1_6)))
(assert (= VEC_tmp3_0_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_2_0)))
(assert (= VEC_tmp3_1_7 (* VEC_vec_F0_F1_G0_G1_3_0 VEC_vec_uu1_rr1_vv1_ss1_3_0)))
(assert (= (+ VEC_v16_0_11 (* tmp775214043_2 (expn 2 64))) (+ VEC_v16_0_10 VEC_tmp3_0_7)))
(assert (= (+ VEC_v16_1_11 (* tmp775214043_3 (expn 2 64))) (+ VEC_v16_1_10 VEC_tmp3_1_7)))
(assert (= VEC_tmp3_0_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_0_0)))
(assert (= VEC_tmp3_1_8 (* VEC_vec_F2_F3_G2_G3_0_0 VEC_vec_uu0_rr0_vv0_ss0_1_0)))
(assert (= (+ VEC_v16_0_12 (* tmp775214043_4 (expn 2 64))) (+ VEC_v16_0_11 VEC_tmp3_0_8)))
(assert (= (+ VEC_v16_1_12 (* tmp775214043_5 (expn 2 64))) (+ VEC_v16_1_11 VEC_tmp3_1_8)))
(assert (= VEC_tmp3_0_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_2_0)))
(assert (= VEC_tmp3_1_9 (* VEC_vec_F2_F3_G2_G3_2_0 VEC_vec_uu0_rr0_vv0_ss0_3_0)))
(assert (= (+ VEC_v16_0_13 (* tmp775214043_6 (expn 2 64))) (+ VEC_v16_0_12 VEC_tmp3_0_9)))
(assert (= (+ VEC_v16_1_13 (* tmp775214043_7 (expn 2 64))) (+ VEC_v16_1_12 VEC_tmp3_1_9)))
(assert (= (- (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp775214043_8 (expn 2 124))))
(assert (= (- (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))) (* tmp775214043_9 (expn 2 124))))
(assert (= (* VEC_v16_0_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_0_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_2_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_0_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_2_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))))
(assert (= (* VEC_v16_1_13 (expn 2 60)) (+ (+ (+ (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_0_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_2_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F0_F1_G0_G1_1_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (expn 2 30))) (* (+ (+ (+ (* VEC_vec_uu1_rr1_vv1_ss1_1_0 VEC_vec_F0_F1_G0_G1_1_0) (* VEC_vec_uu1_rr1_vv1_ss1_3_0 VEC_vec_F0_F1_G0_G1_3_0)) (* VEC_vec_uu0_rr0_vv0_ss0_1_0 VEC_vec_F2_F3_G2_G3_0_0)) (* VEC_vec_uu0_rr0_vv0_ss0_3_0 VEC_vec_F2_F3_G2_G3_2_0)) (expn 2 60)))))
(assert (= (- VEC_v3_1_2 VEC_v16_1_13) (* tmp775214043_10 (expn 2 30))))
(assert (= (- VEC_v3_0_2 VEC_v16_0_13) (* tmp775214043_11 (expn 2 30))))
(assert (<= VEC_v3_1_2 (- (expn 2 30) 1)))
(assert (<= 0 VEC_v3_1_2))
(assert (<= VEC_v3_0_2 (- (expn 2 30) 1)))
(assert (<= 0 VEC_v3_0_2))
(assert (= (- (* VEC_v3_0_2 (expn 2 60)) (* (* (- 1) VEC_vec_F0_F1_G0_G1_expected_0_0) (expn 2 60))) (* tmp775214043_12 (expn 2 90))))
(assert (= (- (* VEC_v3_1_2 (expn 2 60)) (* (* (- 1) VEC_vec_F0_F1_G0_G1_expected_2_0) (expn 2 60))) (* tmp775214043_13 (expn 2 90))))
(assert (not (exists ((tmp775214043_14 Int)) (= (- VEC_v3_0_2 (* (- 1) VEC_vec_F0_F1_G0_G1_expected_0_0)) (* tmp775214043_14 (expn 2 30))))))
(check-sat)
Execution time of SMT Solver z3: 2.1459 seconds
OUTPUT FROM SMT SOLVER:
unknown

