$date
	Wed Oct 01 20:10:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module async_up_counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module async_up_counter_ins $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 4 $ Q [3:0] $end
$scope module TFF0 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module TFF1 $end
$var wire 1 ' T $end
$var wire 1 ( clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module TFF2 $end
$var wire 1 * T $end
$var wire 1 + clk $end
$var wire 1 # reset $end
$var reg 1 , Q $end
$upscope $end
$scope module TFF3 $end
$var wire 1 - T $end
$var wire 1 . clk $end
$var wire 1 # reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
1-
0,
0+
1*
0)
0(
1'
0&
1%
b0 $
1#
0"
b0 !
$end
#2
1"
#4
1(
b1 !
b1 $
1&
0"
0#
#6
1"
#8
1+
1)
0(
b10 !
b10 $
0&
0"
#10
1"
#12
1(
b11 !
b11 $
1&
0"
#14
1"
#16
1.
1,
0+
0)
0(
b100 !
b100 $
0&
0"
#18
1"
#20
1(
b101 !
b101 $
1&
0"
#22
1"
#24
1+
1)
0(
b110 !
b110 $
0&
0"
#26
1"
#28
1(
b111 !
b111 $
1&
0"
#30
1"
#32
1/
0.
0,
0+
0)
0(
b1000 !
b1000 $
0&
0"
#34
1"
#36
1(
b1001 !
b1001 $
1&
0"
#38
1"
#40
1+
1)
0(
b1010 !
b1010 $
0&
0"
#42
1"
#44
1(
b1011 !
b1011 $
1&
0"
#46
1"
#48
1.
1,
0+
0)
0(
b1100 !
b1100 $
0&
0"
#50
1"
#52
1(
b1101 !
b1101 $
1&
0"
#54
1"
#56
1+
1)
0(
b1110 !
b1110 $
0&
0"
#58
1"
#60
1(
b1111 !
b1111 $
1&
0"
#62
1"
#64
0/
0.
0,
0+
0)
0(
b0 !
b0 $
0&
0"
