\doxysubsubsubsection{AHB1 Peripheral Clock Enable Disable}
\hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}{}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}


Enable or disable the AHB1 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga733bf236faf16c9ac6658dad7d746a42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00798}{798}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+CRC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00790}{790}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMA2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00791}{791}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga733bf236faf16c9ac6658dad7d746a42}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga733bf236faf16c9ac6658dad7d746a42} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00797}{797}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga8b493ec5db2507bf6ab72e60b1fbf8a8} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMAMUX1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+AHB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DMAMUX1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

