
---------- Begin Simulation Statistics ----------
final_tick                               270776015206000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805788                       # Number of bytes of host memory used
host_op_rate                                    83332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   200.40                       # Real time elapsed on the host
host_tick_rate                               43588915                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008735                       # Number of seconds simulated
sim_ticks                                  8735152250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       145618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        299991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1220671                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60202                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1247719                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       939764                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1220671                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       280907                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1318606                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35454                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12552                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6134567                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4074483                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60271                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1372986                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2147729                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17139532                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.974334                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.338105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13652283     79.65%     79.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       950584      5.55%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118811      0.69%     85.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       192284      1.12%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480413      2.80%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253980      1.48%     91.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68207      0.40%     91.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49984      0.29%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1372986      8.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17139532                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.747028                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.747028                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13604409                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19573800                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1013584                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1893245                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60454                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        871190                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3013956                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10900                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287473                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   607                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1318606                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1488479                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15847792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12352554                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1687                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          120908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.075477                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1532885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975218                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.707061                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17442883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.187086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.602993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13920145     79.80%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312003      1.79%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           186488      1.07%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215213      1.23%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327051      1.87%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           276762      1.59%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           428854      2.46%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100495      0.58%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1675872      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17442883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16021787                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9303289                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        66904                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1086169                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.035788                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3326049                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287462                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7208957                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3065218                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       322901                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18845327                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3038587                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109513                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18095505                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        651447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60454                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        777873                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        19889                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        37989                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       414107                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        64379                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          197                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23607555                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17873051                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589850                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13924921                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.023054                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17898114                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15353775                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7164615                       # number of integer regfile writes
system.switch_cpus.ipc                       0.572401                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.572401                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35348      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7970498     43.78%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899193      4.94%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537113      8.44%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41280      0.23%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395154      7.66%     65.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20121      0.11%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499113      8.23%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436279      7.89%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1068796      5.87%     87.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227910      1.25%     88.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2009991     11.04%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64110      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18205024                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747274                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19312662                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9416172                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10139366                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              306453                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016833                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           98601     32.17%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          53204     17.36%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71287     23.26%     72.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19356      6.32%     79.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4151      1.35%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20218      6.60%     87.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3794      1.24%     88.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35779     11.68%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           63      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8728855                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34877167                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8456879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10851724                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18845327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18205024                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2145567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        30451                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3224283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17442883                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.043694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.899477                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11834119     67.84%     67.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1431567      8.21%     76.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1066930      6.12%     82.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875486      5.02%     87.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       771905      4.43%     91.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       524827      3.01%     94.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       447404      2.56%     97.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308200      1.77%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182445      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17442883                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.042057                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1488745                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   302                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        41697                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        15203                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3065218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       322901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5583958                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17470284                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10885280                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1502871                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1367054                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         373522                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        127697                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46827400                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19292437                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22225283                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2355876                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         621054                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60454                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2774218                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3098186                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16839580                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     16943941                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4532137                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34613903                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37998701                       # The number of ROB writes
system.switch_cpus.timesIdled                     348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        90338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          90338                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             145822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11849                       # Transaction distribution
system.membus.trans_dist::CleanEvict           133769                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8550                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        145823                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       454363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       454363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 454363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10638144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10638144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10638144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              154373                       # Request fanout histogram
system.membus.reqLayer2.occupancy           380348500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          824263750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8735152250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          289177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14265152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14304576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          156045                       # Total snoops (count)
system.tol2bus.snoopTraffic                    758336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           340947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.264962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.441314                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 250609     73.50%     73.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90338     26.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             340947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          222852500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276669000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           15                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30513                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30528                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           15                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30513                       # number of overall hits
system.l2.overall_hits::total                   30528                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          434                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       153934                       # number of demand (read+write) misses
system.l2.demand_misses::total                 154373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          434                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       153934                       # number of overall misses
system.l2.overall_misses::total                154373                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     37907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12456959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12494867000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     37907500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12456959500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12494867000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184901                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184901                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.966592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.834570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.834895                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.966592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.834570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.834895                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87344.470046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80924.029129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80939.458325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87344.470046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80924.029129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80939.458325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11849                       # number of writebacks
system.l2.writebacks::total                     11849                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       153934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            154368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       153934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           154368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     33567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10917629500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10951197000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     33567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10917629500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10951197000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.966592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.834570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.966592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.834570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.834868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77344.470046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70924.094092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70942.144745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77344.470046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70924.094092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70942.144745                       # average overall mshr miss latency
system.l2.replacements                         156045                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38444                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38444                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        79912                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         79912                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3816                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         8549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8550                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    667812500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     667812500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.691387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.691412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78115.861504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78106.725146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    582322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    582322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.691387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.691331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68115.861504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68115.861504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     37907500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37907500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.966592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87344.470046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86943.807339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     33567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.966592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77344.470046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77344.470046                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       145385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11789147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11789147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.844859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81089.156378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81088.040884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       145385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10335307000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10335307000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.844859                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.844849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71089.225161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71089.225161                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7954.354561                       # Cycle average of tags in use
system.l2.tags.total_refs                      224489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    156045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.438617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     383.087122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.121667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.575332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.225512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7562.344928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.923138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3112165                       # Number of tag accesses
system.l2.tags.data_accesses                  3112165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9851776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9879872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       758336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          758336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       153934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              154373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3179796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1127831058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1131047487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3179796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3194449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86814285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86814285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86814285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3179796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1127831058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1217861772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    153795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000530296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              314530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      154368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11849                       # Number of write requests accepted
system.mem_ctrls.readBursts                    154368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              617                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1697327250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  771145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4589121000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11005.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29755.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                154368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.350689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.264773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.628430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15625     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7958     21.67%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3316      9.03%     73.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2283      6.22%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1209      3.29%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1051      2.86%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          717      1.95%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          580      1.58%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3983     10.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     214.797768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.846423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    379.173612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           495     69.04%     69.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          147     20.50%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           45      6.28%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      2.09%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.28%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      1.12%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.14%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.28%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.493724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.469058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              609     84.94%     84.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.67%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40      5.58%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      3.77%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      1.53%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.84%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.42%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.28%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.28%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.42%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9870656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  756864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9879552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               758336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1129.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1131.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8735031500                       # Total gap between requests
system.mem_ctrls.avgGap                      52551.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9842880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       756864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3179795.749982492067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1126812643.706353425980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86645770.827863946557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       153934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15679500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4573441500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 204222966750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36127.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29710.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17235460.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            127206240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67607925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           530566260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30114180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     689011440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3781736250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        169412640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5395654935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.694435                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    406763750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    291460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8036918250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            135031680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71752065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           570628800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           31617540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     689011440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3625913640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        300869280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5424824445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.033760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    743864750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    291460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7699817250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8735142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1487872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1487879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1487872                       # number of overall hits
system.cpu.icache.overall_hits::total         1487879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          607                       # number of overall misses
system.cpu.icache.overall_misses::total           609                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47898000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47898000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47898000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47898000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1488479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1488488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1488479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1488488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000409                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78909.390445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78650.246305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78909.390445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78650.246305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          165                       # number of writebacks
system.cpu.icache.writebacks::total               165                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     38752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     38752000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38752000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86307.349666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86307.349666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86307.349666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86307.349666                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1487872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1487879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           609                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47898000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47898000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1488479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1488488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78909.390445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78650.246305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     38752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86307.349666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86307.349666                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              427495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2590.878788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2977427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2977427                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2461079                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2461082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2461079                       # number of overall hits
system.cpu.dcache.overall_hits::total         2461082                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       766523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         766526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       766523                       # number of overall misses
system.cpu.dcache.overall_misses::total        766526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  50770101437                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50770101437                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  50770101437                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50770101437                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3227602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3227608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3227602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3227608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.237490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.237490                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.237490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.237490                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66234.283168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66234.023943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66234.283168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66234.023943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       662938                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21091                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.432270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38444                       # number of writebacks
system.cpu.dcache.writebacks::total             38444                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       582074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       582074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       582074                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       582074                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184449                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13074012437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13074012437                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13074012437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13074012437                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70881.449273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70881.449273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70881.449273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70881.449273                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2214952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2214955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       754126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        754128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50029521500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50029521500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2969078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2969083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.253993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.253994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66341.064358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66340.888417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       582042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       582042                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12347187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12347187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71750.929778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71750.929778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    740579937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    740579937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59738.641365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59733.822955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    726825437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    726825437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 58780.868338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58780.868338                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776015206000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2566181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.990356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6639665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6639665                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802204778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816392                       # Number of bytes of host memory used
host_op_rate                                   112362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   596.29                       # Real time elapsed on the host
host_tick_rate                               43920929                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026190                       # Number of seconds simulated
sim_ticks                                 26189572000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       460983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        922172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3765944                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       195844                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3862711                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2874574                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3765944                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       891370                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4103742                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118087                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        45664                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18569442                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12693879                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       195880                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4185245                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7283062                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51237899                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.981703                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.353569                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40845036     79.72%     79.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2728732      5.33%     85.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       434176      0.85%     85.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       638829      1.25%     87.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1302982      2.54%     89.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698254      1.36%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       230833      0.45%     91.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173812      0.34%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4185245      8.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51237899                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.745972                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.745972                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40208454                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60014790                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3302881                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6071570                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         199309                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2480809                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9261321                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35334                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1180870                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1920                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4103742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4767095                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47122035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37752947                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          291                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          398618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078347                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4941285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2992661                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720763                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52263023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.218586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.626169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41453500     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           870506      1.67%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           597613      1.14%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           677988      1.30%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           968377      1.85%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           959090      1.84%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1328671      2.54%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           311890      0.60%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5095388      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52263023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46286266                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27194712                       # number of floating regfile writes
system.switch_cpus.idleCycles                  116121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       218248                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3320587                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054742                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10588545                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1180812                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21474347                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9439724                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1313762                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57637217                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9407733                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       358103                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55246463                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         235170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1760605                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199309                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2131741                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        68976                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       135003                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          715                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          172                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1391783                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       322732                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70467968                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54466877                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594705                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41907680                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.039858                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54577836                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48640011                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22667562                       # number of integer regfile writes
system.switch_cpus.ipc                       0.572747                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.572747                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142114      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24863461     44.71%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          221      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           340      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829501      5.09%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384366      7.88%     57.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1134      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127969      0.23%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085570      7.35%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52376      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234038      7.61%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8464      0.02%     73.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148685      7.46%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3490331      6.28%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       846444      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6038558     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       350957      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55604567                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28750838                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56905378                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27696454                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30014799                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              995023                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017895                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          291671     29.31%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         167740     16.86%     46.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227932     22.91%     69.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63823      6.41%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11963      1.20%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          78618      7.90%     84.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20909      2.10%     86.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127049     12.77%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3397      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27706638                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107671758                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26770423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34959910                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57636699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55604567                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7336794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       109957                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          473                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10245765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52263023                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.063937                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.925243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35297910     67.54%     67.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4312447      8.25%     75.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3160651      6.05%     81.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2625692      5.02%     86.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2323699      4.45%     91.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1634062      3.13%     94.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1354319      2.59%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       931222      1.78%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623021      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52263023                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.061578                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4767140                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    70                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157738                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66988                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9439724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1313762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17564523                       # number of misc regfile reads
system.switch_cpus.numCycles                 52379144                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32535466                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4222017                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4326807                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1174793                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        384745                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     142882299                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59081009                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68011868                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7362025                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1623709                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         199309                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7838571                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10394123                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48687004                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53806095                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          845                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           79                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13031954                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           79                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104599987                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116193584                       # The number of ROB writes
system.switch_cpus.timesIdled                    1817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       276830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         276831                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             438974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38140                       # Transaction distribution
system.membus.trans_dist::CleanEvict           422842                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22217                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        438973                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1383363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1383363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1383363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31957184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31957184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31957184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            461190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  461190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              461190                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1175994000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2464872750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26189572000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          886274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535761                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       377216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45267456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45644672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          492234                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2440960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1065009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.259935                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.438601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 788177     74.01%     74.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 276831     25.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1065009                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          713110500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4552996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1373                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       110212                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111585                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1373                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       110212                       # number of overall hits
system.l2.overall_hits::total                  111585                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1661                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       459529                       # number of demand (read+write) misses
system.l2.demand_misses::total                 461190                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1661                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       459529                       # number of overall misses
system.l2.overall_misses::total                461190                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    141640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37521567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37663208000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    141640500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37521567500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37663208000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.547462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.806558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.547462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.806558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85274.232390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81652.229783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81665.274616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85274.232390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81652.229783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81665.274616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38140                       # number of writebacks
system.l2.writebacks::total                     38140                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       459529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            461190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       459529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           461190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    125030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  32926267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33051298000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    125030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  32926267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33051298000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.547462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.806558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.805185                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.547462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.806558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.805185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75274.232390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71652.208022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71665.252933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75274.232390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71652.208022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71665.252933                       # average overall mshr miss latency
system.l2.replacements                         492234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       137562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           137562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       137562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       137562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2860                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2860                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       245580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        245580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11763                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22217                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1757349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1757349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.653826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.653826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79099.293334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79099.293334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1535179000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1535179000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.653826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.653826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69099.293334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69099.293334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    141640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.547462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85274.232390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85274.232390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    125030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.547462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.547462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75274.232390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75274.232390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        98449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             98449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       437312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          437312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35764218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35764218500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.816245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.816245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81781.928006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81781.928006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       437312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       437312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31391088500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31391088500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.816245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.816245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71781.905139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71781.905139                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      963886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    500426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.926131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     467.013867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.538160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7712.447973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.941461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9655242                       # Number of tag accesses
system.l2.tags.data_accesses                  9655242                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26189572000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       106304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29409856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29516160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       106304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2440960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2440960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       459529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              461190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4059020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1122960543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1127019563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4059020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4059020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93203509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93203509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93203509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4059020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1122960543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1220223072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     38108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    459024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000704552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              939172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35811                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      461190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38140                       # Number of write requests accepted
system.mem_ctrls.readBursts                    461190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5393272500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2303425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14031116250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11707.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30457.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   357599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22382                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                461190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.688708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.527552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.828900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51594     43.43%     43.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26474     22.28%     65.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11560      9.73%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7796      6.56%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4088      3.44%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3282      2.76%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2037      1.71%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1611      1.36%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10366      8.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.303212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.327401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.411356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1284     54.99%     54.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          346     14.82%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          324     13.88%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          156      6.68%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           99      4.24%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           52      2.23%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           29      1.24%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           15      0.64%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.30%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.26%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.09%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2335                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2038     87.28%     87.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.58%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159      6.81%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      2.70%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.73%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.34%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.34%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2335                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29483840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2438592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29516160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2440960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1125.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1127.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26189551000                       # Total gap between requests
system.mem_ctrls.avgGap                      52449.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       106304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29377536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2438592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4059020.132135034539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1121726464.258369684219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93113090.966129571199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       459529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        38140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     56627500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13974488750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 641527656250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34092.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30410.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16820337.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            419953380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            223206720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1602194580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           99895140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2067648960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11437634820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        425103360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16275636960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.454866                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1004046750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    874640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24310885250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            428328600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            227669640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1687096320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           99002520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2067648960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10957152180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        829720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16296618540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.256009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2047306750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    874640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23267625250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34924714000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6251293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6251300                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6251293                       # number of overall hits
system.cpu.icache.overall_hits::total         6251300                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4280                       # number of overall misses
system.cpu.icache.overall_misses::total          4282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    246014000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    246014000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    246014000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    246014000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6255573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6255582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6255573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6255582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57479.906542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57453.059318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57479.906542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57453.059318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3025                       # number of writebacks
system.cpu.icache.writebacks::total              3025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          797                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          797                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          797                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          797                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3483                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3483                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3483                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3483                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    199456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    199456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    199456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    199456000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000557                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57265.575653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57265.575653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57265.575653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57265.575653                       # average overall mshr miss latency
system.cpu.icache.replacements                   3025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6251293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6251300                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    246014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    246014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6255573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6255582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57479.906542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57453.059318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          797                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          797                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    199456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    199456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57265.575653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57265.575653                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6254785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1794.773314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12514649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12514649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10251421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10251424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10267489                       # number of overall hits
system.cpu.dcache.overall_hits::total        10267492                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3050949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3050952                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3051275                       # number of overall misses
system.cpu.dcache.overall_misses::total       3051278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 202442547513                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 202442547513                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 202442547513                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 202442547513                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13302370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13302376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13318764                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13318770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229354                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66353.959871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66353.894625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66346.870575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66346.805343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2881098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             94515                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.482971                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176006                       # number of writebacks
system.cpu.dcache.writebacks::total            176006                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2296921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2296921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2296921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2296921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754188                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52676968019                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52676968019                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52685187019                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52685187019                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69860.758512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69860.758512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69856.835456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69856.835456                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9048396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9048399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3004380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3004382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 199725898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 199725898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12052776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12052781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66478.241101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66478.196847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2296692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2296692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50016985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50016985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70676.604662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70676.604662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2716649513                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2716649513                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58336.007065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58334.754413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2659983019                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2659983019                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57401.446245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57401.446245                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16068                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16068                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          326                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          326                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019885                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019885                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          160                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8219000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8219000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 51368.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51368.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802204778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.131941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11021683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.613915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.131939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27391731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27391731                       # Number of data accesses

---------- End Simulation Statistics   ----------
