# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/mux_bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/mux_bank.sv 
# -- Compiling module busMux
# -- Compiling module three2to1Mux
# -- Compiling module sixteen2to1Mux
# -- Compiling module sixteen4to1Mux
# 
# Top level modules:
# 	busMux
# 	three2to1Mux
# 	sixteen2to1Mux
# 	sixteen4to1Mux
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/reg16bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/reg16bit.sv 
# -- Compiling module reg16bit
# 
# Top level modules:
# 	reg16bit
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/reg16bitNZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/reg16bitNZP.sv 
# -- Compiling module reg16bitNZP
# 
# Top level modules:
# 	reg16bitNZP
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Flipflop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Flipflop.sv 
# -- Compiling module flipflop
# 
# Top level modules:
# 	flipflop
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 20:44:03 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6 {C:/Users/Anshul/Desktop/ECE385/Labs/lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anshul/Desktop/ECE385/Labs/lab6" C:/Users/Anshul/Desktop/ECE385/Labs/lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:44:04 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:44:04 on Mar 12,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.reg16bit
# Loading work.busMux
# Loading work.sixteen4to1Mux
# Loading work.sixteen2to1Mux
# Loading work.reg16bitNZP
# Loading work.register_unit
# Loading work.three2to1Mux
# Loading work.ALU
# Loading work.flipflop
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# End time: 20:46:38 on Mar 12,2020, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
