==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'weight_rom_init' into 'correlation_accel_v2' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:81) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-4' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:205) in function 'correlation_accel_v2' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'LAST_ACCUM_LOOP' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:297) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'RESET_REGISTERS_FIRST_INDEX' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:112) in function 'correlation_accel_v2' completely.
@I [XFORM-501] Unrolling loop 'RESET_REGISTERS' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:208) in function 'correlation_accel_v2' completely.
@W [XFORM-503] Cannot unroll loop 'ACCUMULATION_LOOP_FLOATING_INDEX' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:236) in function 'correlation_accel_v2': cannot completely unroll a loop with a variable trip count.
@I [XFORM-501] Unrolling loop 'LAST_ACCUM_LOOP' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:297) in function 'correlation_accel_v2' completely.
@I [XFORM-101] Partitioning array 'shift_reg' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:96) in dimension 1 completely.
@I [XFORM-602] Inlining function 'weight_rom_init' into 'correlation_accel_v2' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:81) automatically.
@W [XFORM-124] Array 'out_correlation.data.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.keep.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.strb.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.user.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.last.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.id.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_correlation.dest.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:40) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.data.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.keep.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.strb.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.user.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.last.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.id.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'in_indices.dest.V' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:39) may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-5' (/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:205:26) in function 'correlation_accel_v2' : 
                because there is nontrivial logic in the loop latch.
@I [HLS-111] Elapsed time: 2.24 seconds; current memory usage: 66.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'correlation_accel_v2' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'correlation_accel_v2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'ACCUMULATION_LOOP_FIRST_INDEX'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 43.
@I [SCHED-61] Pipelining loop 'LAST_ACCUM_LOOP_FIRST_INDEX'.
@I [SCHED-61] Pipelining result: Target II: 5, Final II: 5, Depth: 9.
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@I [SCHED-61] Pipelining loop 'ACCUMULATION_LOOP_FLOATING_INDEX'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 43.
@W [SCHED-71] Latency directive discarded for region correlation_accel_v2 since it contains subloops.
@W [SCHED-21] Estimated clock period (9.65ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 1.06ns, effective delay budget: 7.44ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('acc_return_load_1', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:179) on array 'acc_return' (2.39 ns)
	'fadd' operation ('tmp_21', /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/src/correlation_accel_v2.cpp:179) (7.26 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.31 seconds; current memory usage: 69.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'correlation_accel_v2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 71.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'correlation_accel_v2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/number_of_days' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/number_of_indices' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/in_indices_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'correlation_accel_v2/out_correlation_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'correlation_accel_v2' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp': 5 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_fsqrt_32ns_32ns_32_16': 2 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'correlation_accel_v2_urem_32ns_4ns_32_36': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'correlation_accel_v2'.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 76.7 MB.
@I [RTMG-282] Generating pipelined core: 'correlation_accel_v2_urem_32ns_4ns_32_36_div'
@I [RTMG-278] Implementing memory 'correlation_accel_v2_weight_rom_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'correlation_accel_v2_lnReturnA_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'correlation_accel_v2_acc_return_ram' using distributed RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'correlation_accel_v2'.
@I [WVHDL-304] Generating RTL VHDL for 'correlation_accel_v2'.
@I [WVLOG-307] Generating RTL Verilog for 'correlation_accel_v2'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 52.596 seconds; peak memory usage: 76.7 MB.
@I [LIC-101] Checked in feature [HLS]
