// Seed: 3602243486
module module_0;
  assign #id_1 id_1 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    output uwire id_7,
    output logic id_8,
    input wire id_9
);
  assign id_1 = 1;
  always begin : LABEL_0
    id_8 <= id_5;
  end
  wire id_11;
  assign id_11 = id_2;
  assign id_4  = -1;
  assign id_4  = -1;
  module_0 modCall_1 ();
endmodule
