$date
	Sat Mar 30 15:28:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module z_block_tb $end
$var wire 16 ! data_out [15:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 16 $ data_in [15:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 16 & data_in [15:0] $end
$var wire 1 % rst $end
$var reg 16 ' data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
b1000101 $
b1000101 &
0%
#35000
b1000101 !
b1000101 '
1#
#40000
0#
b1011000 $
b1011000 &
#45000
b1011000 !
b1011000 '
1#
#50000
0#
b1100011 $
b1100011 &
#55000
b1100011 !
b1100011 '
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
b0 !
b0 '
0#
1%
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
b1111011 $
b1111011 &
0#
0%
#115000
b1111011 !
b1111011 '
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
