
F303_voltage_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d620  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bdc  0800d7b0  0800d7b0  0001d7b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e38c  0800e38c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800e38c  0800e38c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e38c  0800e38c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e38c  0800e38c  0001e38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e390  0800e390  0001e390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800e394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00001d14  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001ef4  20001ef4  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00027f38  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005266  00000000  00000000  00048187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000129b9  00000000  00000000  0004d3ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001290  00000000  00000000  0005fda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000020d4  00000000  00000000  00061038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000235bc  00000000  00000000  0006310c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00006d84  00000000  00000000  000866c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000055cc  00000000  00000000  0008d44c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00092a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d798 	.word	0x0800d798

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d798 	.word	0x0800d798

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c88:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c8a:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000c8c:	2400      	movs	r4, #0
{
 8000c8e:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c90:	eb0d 0002 	add.w	r0, sp, r2
 8000c94:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000c96:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000c9e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000ca2:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca4:	9404      	str	r4, [sp, #16]
 8000ca6:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ca8:	f00a fc80 	bl	800b5ac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cac:	483d      	ldr	r0, [pc, #244]	; (8000da4 <MX_ADC1_Init+0x11c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cb2:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cb6:	2301      	movs	r3, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cb8:	e9c0 c200 	strd	ip, r2, [r0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DMAContinuousRequests = DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cbc:	8304      	strh	r4, [r0, #24]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbe:	2204      	movs	r2, #4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc0:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc4:	6084      	str	r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cc6:	6103      	str	r3, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cc8:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	60c4      	str	r4, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cce:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cd0:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cd4:	6142      	str	r2, [r0, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cd6:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd8:	f004 fb14 	bl	8005304 <HAL_ADC_Init>
 8000cdc:	2800      	cmp	r0, #0
 8000cde:	d14a      	bne.n	8000d76 <MX_ADC1_Init+0xee>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce0:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce2:	4830      	ldr	r0, [pc, #192]	; (8000da4 <MX_ADC1_Init+0x11c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce4:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce6:	a901      	add	r1, sp, #4
 8000ce8:	f005 f9e8 	bl	80060bc <HAL_ADCEx_MultiModeConfigChannel>
 8000cec:	2800      	cmp	r0, #0
 8000cee:	d155      	bne.n	8000d9c <MX_ADC1_Init+0x114>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cf0:	2300      	movs	r3, #0
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000cf2:	2005      	movs	r0, #5
 8000cf4:	e9cd 0306 	strd	r0, r3, [sp, #24]
  sConfig.Channel = ADC_CHANNEL_1;
 8000cf8:	2201      	movs	r2, #1
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cfa:	482a      	ldr	r0, [pc, #168]	; (8000da4 <MX_ADC1_Init+0x11c>)
 8000cfc:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cfe:	e9cd 2204 	strd	r2, r2, [sp, #16]
  sConfig.Offset = 0;
 8000d02:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d06:	f004 fdbd 	bl	8005884 <HAL_ADC_ConfigChannel>
 8000d0a:	2800      	cmp	r0, #0
 8000d0c:	d143      	bne.n	8000d96 <MX_ADC1_Init+0x10e>
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000d0e:	2104      	movs	r1, #4
 8000d10:	9110      	str	r1, [sp, #64]	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d12:	2105      	movs	r1, #5
 8000d14:	910c      	str	r1, [sp, #48]	; 0x30
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000d16:	2140      	movs	r1, #64	; 0x40
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d18:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000d1a:	2201      	movs	r2, #1
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000d1c:	9113      	str	r1, [sp, #76]	; 0x4c
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d1e:	4821      	ldr	r0, [pc, #132]	; (8000da4 <MX_ADC1_Init+0x11c>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d20:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d22:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d24:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d28:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d2c:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d2e:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d32:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d36:	f004 ff71 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000d3a:	bb48      	cbnz	r0, 8000d90 <MX_ADC1_Init+0x108>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d3c:	2204      	movs	r2, #4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d3e:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d40:	4818      	ldr	r0, [pc, #96]	; (8000da4 <MX_ADC1_Init+0x11c>)
 8000d42:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d44:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d48:	f004 ff68 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000d4c:	b9e8      	cbnz	r0, 8000d8a <MX_ADC1_Init+0x102>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d4e:	2205      	movs	r2, #5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d50:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d52:	4814      	ldr	r0, [pc, #80]	; (8000da4 <MX_ADC1_Init+0x11c>)
 8000d54:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d5a:	f004 ff5f 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000d5e:	b988      	cbnz	r0, 8000d84 <MX_ADC1_Init+0xfc>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000d60:	2202      	movs	r2, #2
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000d62:	2304      	movs	r3, #4
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d64:	480f      	ldr	r0, [pc, #60]	; (8000da4 <MX_ADC1_Init+0x11c>)
 8000d66:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000d68:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d6c:	f004 ff56 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000d70:	b920      	cbnz	r0, 8000d7c <MX_ADC1_Init+0xf4>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d72:	b014      	add	sp, #80	; 0x50
 8000d74:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d76:	f003 f9cb 	bl	8004110 <Error_Handler>
 8000d7a:	e7b1      	b.n	8000ce0 <MX_ADC1_Init+0x58>
    Error_Handler();
 8000d7c:	f003 f9c8 	bl	8004110 <Error_Handler>
}
 8000d80:	b014      	add	sp, #80	; 0x50
 8000d82:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d84:	f003 f9c4 	bl	8004110 <Error_Handler>
 8000d88:	e7ea      	b.n	8000d60 <MX_ADC1_Init+0xd8>
    Error_Handler();
 8000d8a:	f003 f9c1 	bl	8004110 <Error_Handler>
 8000d8e:	e7de      	b.n	8000d4e <MX_ADC1_Init+0xc6>
    Error_Handler();
 8000d90:	f003 f9be 	bl	8004110 <Error_Handler>
 8000d94:	e7d2      	b.n	8000d3c <MX_ADC1_Init+0xb4>
    Error_Handler();
 8000d96:	f003 f9bb 	bl	8004110 <Error_Handler>
 8000d9a:	e7b8      	b.n	8000d0e <MX_ADC1_Init+0x86>
    Error_Handler();
 8000d9c:	f003 f9b8 	bl	8004110 <Error_Handler>
 8000da0:	e7a6      	b.n	8000cf0 <MX_ADC1_Init+0x68>
 8000da2:	bf00      	nop
 8000da4:	20000224 	.word	0x20000224

08000da8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000da8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	2400      	movs	r4, #0
{
 8000dac:	b090      	sub	sp, #64	; 0x40
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dae:	2228      	movs	r2, #40	; 0x28
 8000db0:	4621      	mov	r1, r4
 8000db2:	a806      	add	r0, sp, #24
  ADC_ChannelConfTypeDef sConfig = {0};
 8000db4:	e9cd 4400 	strd	r4, r4, [sp]
 8000db8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000dbc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dc0:	f00a fbf4 	bl	800b5ac <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000dc4:	4830      	ldr	r0, [pc, #192]	; (8000e88 <MX_ADC2_Init+0xe0>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dc6:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 8000e8c <MX_ADC2_Init+0xe4>
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
  hadc2.Init.DMAContinuousRequests = DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dca:	8304      	strh	r4, [r0, #24]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dcc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000dd0:	2301      	movs	r3, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dd2:	e9c0 c200 	strd	ip, r2, [r0]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dd6:	2204      	movs	r2, #4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd8:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ddc:	6084      	str	r4, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000dde:	6103      	str	r3, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000de0:	f880 4020 	strb.w	r4, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de4:	60c4      	str	r4, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000de6:	61c3      	str	r3, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000de8:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dec:	6142      	str	r2, [r0, #20]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dee:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000df0:	f004 fa88 	bl	8005304 <HAL_ADC_Init>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d136      	bne.n	8000e66 <MX_ADC2_Init+0xbe>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000df8:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_1;
 8000dfa:	2201      	movs	r2, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dfc:	4822      	ldr	r0, [pc, #136]	; (8000e88 <MX_ADC2_Init+0xe0>)
 8000dfe:	4669      	mov	r1, sp
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e00:	e9cd 2200 	strd	r2, r2, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e04:	e9cd 3302 	strd	r3, r3, [sp, #8]
  sConfig.Offset = 0;
 8000e08:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e0c:	f004 fd3a 	bl	8005884 <HAL_ADC_ConfigChannel>
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d135      	bne.n	8000e80 <MX_ADC2_Init+0xd8>
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000e14:	2103      	movs	r1, #3
 8000e16:	910c      	str	r1, [sp, #48]	; 0x30
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000e18:	2105      	movs	r1, #5
 8000e1a:	9108      	str	r1, [sp, #32]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e1c:	2140      	movs	r1, #64	; 0x40
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e1e:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e20:	2201      	movs	r2, #1
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e22:	910f      	str	r1, [sp, #60]	; 0x3c
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e24:	4818      	ldr	r0, [pc, #96]	; (8000e88 <MX_ADC2_Init+0xe0>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e26:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e28:	a906      	add	r1, sp, #24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e2a:	e9cd 2206 	strd	r2, r2, [sp, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e2e:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e32:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e34:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e38:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e3c:	f004 feee 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	b9d8      	cbnz	r0, 8000e7a <MX_ADC2_Init+0xd2>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000e42:	2302      	movs	r3, #2
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e44:	4810      	ldr	r0, [pc, #64]	; (8000e88 <MX_ADC2_Init+0xe0>)
 8000e46:	a906      	add	r1, sp, #24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e48:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e4c:	f004 fee6 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000e50:	b980      	cbnz	r0, 8000e74 <MX_ADC2_Init+0xcc>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e52:	2303      	movs	r3, #3
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e54:	480c      	ldr	r0, [pc, #48]	; (8000e88 <MX_ADC2_Init+0xe0>)
 8000e56:	a906      	add	r1, sp, #24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000e58:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e5c:	f004 fede 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000e60:	b920      	cbnz	r0, 8000e6c <MX_ADC2_Init+0xc4>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e62:	b010      	add	sp, #64	; 0x40
 8000e64:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e66:	f003 f953 	bl	8004110 <Error_Handler>
 8000e6a:	e7c5      	b.n	8000df8 <MX_ADC2_Init+0x50>
    Error_Handler();
 8000e6c:	f003 f950 	bl	8004110 <Error_Handler>
}
 8000e70:	b010      	add	sp, #64	; 0x40
 8000e72:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e74:	f003 f94c 	bl	8004110 <Error_Handler>
 8000e78:	e7eb      	b.n	8000e52 <MX_ADC2_Init+0xaa>
    Error_Handler();
 8000e7a:	f003 f949 	bl	8004110 <Error_Handler>
 8000e7e:	e7e0      	b.n	8000e42 <MX_ADC2_Init+0x9a>
    Error_Handler();
 8000e80:	f003 f946 	bl	8004110 <Error_Handler>
 8000e84:	e7c6      	b.n	8000e14 <MX_ADC2_Init+0x6c>
 8000e86:	bf00      	nop
 8000e88:	20000274 	.word	0x20000274
 8000e8c:	50000100 	.word	0x50000100

08000e90 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e90:	b510      	push	{r4, lr}

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e92:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000e94:	2400      	movs	r4, #0
{
 8000e96:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e98:	eb0d 0002 	add.w	r0, sp, r2
 8000e9c:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000e9e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000ea6:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000eaa:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eac:	9404      	str	r4, [sp, #16]
 8000eae:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000eb0:	f00a fb7c 	bl	800b5ac <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000eb4:	4827      	ldr	r0, [pc, #156]	; (8000f54 <MX_ADC3_Init+0xc4>)
 8000eb6:	4a28      	ldr	r2, [pc, #160]	; (8000f58 <MX_ADC3_Init+0xc8>)
 8000eb8:	6002      	str	r2, [r0, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eba:	2301      	movs	r3, #1
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DMAContinuousRequests = DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ebc:	2204      	movs	r2, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000ebe:	8304      	strh	r4, [r0, #24]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec0:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ec4:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ec8:	6104      	str	r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000eca:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ece:	60c4      	str	r4, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000ed0:	61c3      	str	r3, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000ed2:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed6:	6142      	str	r2, [r0, #20]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000ed8:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000eda:	f004 fa13 	bl	8005304 <HAL_ADC_Init>
 8000ede:	bb60      	cbnz	r0, 8000f3a <MX_ADC3_Init+0xaa>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ee0:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ee2:	481c      	ldr	r0, [pc, #112]	; (8000f54 <MX_ADC3_Init+0xc4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ee4:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ee6:	a901      	add	r1, sp, #4
 8000ee8:	f005 f8e8 	bl	80060bc <HAL_ADCEx_MultiModeConfigChannel>
 8000eec:	bb78      	cbnz	r0, 8000f4e <MX_ADC3_Init+0xbe>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000eee:	2205      	movs	r2, #5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ef0:	2001      	movs	r0, #1
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ef2:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ef4:	e9cd 2004 	strd	r2, r0, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ef8:	a904      	add	r1, sp, #16
 8000efa:	4816      	ldr	r0, [pc, #88]	; (8000f54 <MX_ADC3_Init+0xc4>)
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000efc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sConfig.Offset = 0;
 8000f00:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000f04:	f004 fcbe 	bl	8005884 <HAL_ADC_ConfigChannel>
 8000f08:	b9f0      	cbnz	r0, 8000f48 <MX_ADC3_Init+0xb8>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f0a:	2201      	movs	r2, #1
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000f0c:	2005      	movs	r0, #5
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f0e:	2300      	movs	r3, #0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f10:	e9cd 020a 	strd	r0, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f14:	2440      	movs	r4, #64	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000f16:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f18:	a90a      	add	r1, sp, #40	; 0x28
 8000f1a:	480e      	ldr	r0, [pc, #56]	; (8000f54 <MX_ADC3_Init+0xc4>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f1c:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f1e:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000f22:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f24:	9413      	str	r4, [sp, #76]	; 0x4c
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f26:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f28:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f2c:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f30:	f004 fe74 	bl	8005c1c <HAL_ADCEx_InjectedConfigChannel>
 8000f34:	b920      	cbnz	r0, 8000f40 <MX_ADC3_Init+0xb0>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000f36:	b014      	add	sp, #80	; 0x50
 8000f38:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f3a:	f003 f8e9 	bl	8004110 <Error_Handler>
 8000f3e:	e7cf      	b.n	8000ee0 <MX_ADC3_Init+0x50>
    Error_Handler();
 8000f40:	f003 f8e6 	bl	8004110 <Error_Handler>
}
 8000f44:	b014      	add	sp, #80	; 0x50
 8000f46:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f48:	f003 f8e2 	bl	8004110 <Error_Handler>
 8000f4c:	e7dd      	b.n	8000f0a <MX_ADC3_Init+0x7a>
    Error_Handler();
 8000f4e:	f003 f8df 	bl	8004110 <Error_Handler>
 8000f52:	e7cc      	b.n	8000eee <MX_ADC3_Init+0x5e>
 8000f54:	200002c4 	.word	0x200002c4
 8000f58:	50000400 	.word	0x50000400
 8000f5c:	00000000 	.word	0x00000000

08000f60 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f60:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000f62:	6802      	ldr	r2, [r0, #0]
{
 8000f64:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f66:	2300      	movs	r3, #0
  if(adcHandle->Instance==ADC1)
 8000f68:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8000f70:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000f74:	930c      	str	r3, [sp, #48]	; 0x30
  if(adcHandle->Instance==ADC1)
 8000f76:	d024      	beq.n	8000fc2 <HAL_ADC_MspInit+0x62>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000f78:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <HAL_ADC_MspInit+0x148>)
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d005      	beq.n	8000f8a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8000f7e:	4b4b      	ldr	r3, [pc, #300]	; (80010ac <HAL_ADC_MspInit+0x14c>)
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d063      	beq.n	800104c <HAL_ADC_MspInit+0xec>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f84:	b00f      	add	sp, #60	; 0x3c
 8000f86:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f8a:	4a49      	ldr	r2, [pc, #292]	; (80010b0 <HAL_ADC_MspInit+0x150>)
 8000f8c:	6813      	ldr	r3, [r2, #0]
 8000f8e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f90:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f94:	d04f      	beq.n	8001036 <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	4b47      	ldr	r3, [pc, #284]	; (80010b4 <HAL_ADC_MspInit+0x154>)
 8000f98:	695a      	ldr	r2, [r3, #20]
 8000f9a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f9e:	615a      	str	r2, [r3, #20]
 8000fa0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000fa2:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8001090 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000faa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	a908      	add	r1, sp, #32
 8000fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000fb2:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	f005 ffa8 	bl	8006f0c <HAL_GPIO_Init>
}
 8000fbc:	b00f      	add	sp, #60	; 0x3c
 8000fbe:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fc2:	4a3b      	ldr	r2, [pc, #236]	; (80010b0 <HAL_ADC_MspInit+0x150>)
 8000fc4:	6813      	ldr	r3, [r2, #0]
 8000fc6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fc8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fcc:	d028      	beq.n	8001020 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <HAL_ADC_MspInit+0x154>)
 8000fd0:	695a      	ldr	r2, [r3, #20]
 8000fd2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fd6:	615a      	str	r2, [r3, #20]
 8000fd8:	695a      	ldr	r2, [r3, #20]
 8000fda:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000fde:	9202      	str	r2, [sp, #8]
 8000fe0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000fe8:	615a      	str	r2, [r3, #20]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ff0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000ff2:	220b      	movs	r2, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000ff6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000ffc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001000:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	f005 ff83 	bl	8006f0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001006:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8001098 <HAL_ADC_MspInit+0x138>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800100c:	482a      	ldr	r0, [pc, #168]	; (80010b8 <HAL_ADC_MspInit+0x158>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001010:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001012:	ed8d 7b08 	vstr	d7, [sp, #32]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001016:	f005 ff79 	bl	8006f0c <HAL_GPIO_Init>
}
 800101a:	b00f      	add	sp, #60	; 0x3c
 800101c:	f85d fb04 	ldr.w	pc, [sp], #4
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_ADC_MspInit+0x154>)
 8001022:	695a      	ldr	r2, [r3, #20]
 8001024:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001028:	615a      	str	r2, [r3, #20]
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	9b01      	ldr	r3, [sp, #4]
 8001034:	e7cb      	b.n	8000fce <HAL_ADC_MspInit+0x6e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001036:	4b1f      	ldr	r3, [pc, #124]	; (80010b4 <HAL_ADC_MspInit+0x154>)
 8001038:	695a      	ldr	r2, [r3, #20]
 800103a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800103e:	615a      	str	r2, [r3, #20]
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	9304      	str	r3, [sp, #16]
 8001048:	9b04      	ldr	r3, [sp, #16]
 800104a:	e7a4      	b.n	8000f96 <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC34_CLK_ENABLE();
 800104c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001050:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001054:	ed9f 7b12 	vldr	d7, [pc, #72]	; 80010a0 <HAL_ADC_MspInit+0x140>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001058:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	4818      	ldr	r0, [pc, #96]	; (80010bc <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 800105c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001060:	615a      	str	r2, [r3, #20]
 8001062:	695a      	ldr	r2, [r3, #20]
 8001064:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001068:	9206      	str	r2, [sp, #24]
 800106a:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106c:	695a      	ldr	r2, [r3, #20]
 800106e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001072:	615a      	str	r2, [r3, #20]
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107c:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800107e:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001084:	f005 ff42 	bl	8006f0c <HAL_GPIO_Init>
}
 8001088:	e77c      	b.n	8000f84 <HAL_ADC_MspInit+0x24>
 800108a:	bf00      	nop
 800108c:	f3af 8000 	nop.w
 8001090:	00000070 	.word	0x00000070
 8001094:	00000003 	.word	0x00000003
 8001098:	00000010 	.word	0x00000010
 800109c:	00000003 	.word	0x00000003
 80010a0:	00002000 	.word	0x00002000
 80010a4:	00000003 	.word	0x00000003
 80010a8:	50000100 	.word	0x50000100
 80010ac:	50000400 	.word	0x50000400
 80010b0:	200001fc 	.word	0x200001fc
 80010b4:	40021000 	.word	0x40021000
 80010b8:	48001400 	.word	0x48001400
 80010bc:	48000400 	.word	0x48000400

080010c0 <getBatteryVoltage>:
  }
}

/* USER CODE BEGIN 1 */

inline float getBatteryVoltage(void) { return adc_raw.batt_v * 3.3 * 11 / 4096; }
 80010c0:	b508      	push	{r3, lr}
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <getBatteryVoltage+0x28>)
 80010c4:	6898      	ldr	r0, [r3, #8]
 80010c6:	f7ff fa2d 	bl	8000524 <__aeabi_i2d>
 80010ca:	a305      	add	r3, pc, #20	; (adr r3, 80010e0 <getBatteryVoltage+0x20>)
 80010cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d0:	f7ff fa92 	bl	80005f8 <__aeabi_dmul>
 80010d4:	f7ff fd88 	bl	8000be8 <__aeabi_d2f>
 80010d8:	ee00 0a10 	vmov	s0, r0
 80010dc:	bd08      	pop	{r3, pc}
 80010de:	bf00      	nop
 80010e0:	66666666 	.word	0x66666666
 80010e4:	3f822666 	.word	0x3f822666
 80010e8:	20000200 	.word	0x20000200
 80010ec:	00000000 	.word	0x00000000

080010f0 <getCurrentM0>:
// 50V/V * 5m = 250mV/A
inline float getCurrentM0(void) { return (adc_raw.cs_m0 - adc_raw.cs_adc_offset) * 3.3 / 4096 * 4; }
 80010f0:	b508      	push	{r3, lr}
 80010f2:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <getCurrentM0+0x30>)
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	69db      	ldr	r3, [r3, #28]
 80010f8:	1ac0      	subs	r0, r0, r3
 80010fa:	f7ff fa13 	bl	8000524 <__aeabi_i2d>
 80010fe:	a306      	add	r3, pc, #24	; (adr r3, 8001118 <getCurrentM0+0x28>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff fa78 	bl	80005f8 <__aeabi_dmul>
 8001108:	f7ff fd6e 	bl	8000be8 <__aeabi_d2f>
 800110c:	ee00 0a10 	vmov	s0, r0
 8001110:	bd08      	pop	{r3, pc}
 8001112:	bf00      	nop
 8001114:	f3af 8000 	nop.w
 8001118:	66666666 	.word	0x66666666
 800111c:	3f6a6666 	.word	0x3f6a6666
 8001120:	20000200 	.word	0x20000200
 8001124:	00000000 	.word	0x00000000

08001128 <getCurrentM1>:
inline float getCurrentM1(void) { return (adc_raw.cs_m1 - adc_raw.cs_adc_offset) * 3.3 / 4096 * 4; }
 8001128:	b508      	push	{r3, lr}
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <getCurrentM1+0x30>)
 800112c:	6858      	ldr	r0, [r3, #4]
 800112e:	69db      	ldr	r3, [r3, #28]
 8001130:	1ac0      	subs	r0, r0, r3
 8001132:	f7ff f9f7 	bl	8000524 <__aeabi_i2d>
 8001136:	a306      	add	r3, pc, #24	; (adr r3, 8001150 <getCurrentM1+0x28>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fa5c 	bl	80005f8 <__aeabi_dmul>
 8001140:	f7ff fd52 	bl	8000be8 <__aeabi_d2f>
 8001144:	ee00 0a10 	vmov	s0, r0
 8001148:	bd08      	pop	{r3, pc}
 800114a:	bf00      	nop
 800114c:	f3af 8000 	nop.w
 8001150:	66666666 	.word	0x66666666
 8001154:	3f6a6666 	.word	0x3f6a6666
 8001158:	20000200 	.word	0x20000200
 800115c:	00000000 	.word	0x00000000

08001160 <getTempM1>:

inline int getTempFET0(void) { return (-((float)adc_raw.temp_fet0 * 3.3 / 4096) + 1.5) * 70 + 25; }
inline int getTempFET1(void) { return (-((float)adc_raw.temp_fet1 * 3.3 / 4096) + 1.5) * 70 + 25; }
int getTempM1(void) { return (-((float)adc_raw.temp_m0 * 3.3 / 4096) + 1.5) * 70 + 25; }
 8001160:	b508      	push	{r3, lr}
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <getTempM1+0x50>)
 8001164:	6958      	ldr	r0, [r3, #20]
 8001166:	ee07 0a90 	vmov	s15, r0
 800116a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116e:	ee17 0a90 	vmov	r0, s15
 8001172:	f7ff f9e9 	bl	8000548 <__aeabi_f2d>
 8001176:	a30c      	add	r3, pc, #48	; (adr r3, 80011a8 <getTempM1+0x48>)
 8001178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117c:	f7ff fa3c 	bl	80005f8 <__aeabi_dmul>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	2000      	movs	r0, #0
 8001186:	490b      	ldr	r1, [pc, #44]	; (80011b4 <getTempM1+0x54>)
 8001188:	f7ff f87e 	bl	8000288 <__aeabi_dsub>
 800118c:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <getTempM1+0x58>)
 800118e:	2200      	movs	r2, #0
 8001190:	f7ff fa32 	bl	80005f8 <__aeabi_dmul>
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <getTempM1+0x5c>)
 8001196:	2200      	movs	r2, #0
 8001198:	f7ff f878 	bl	800028c <__adddf3>
 800119c:	f7ff fcdc 	bl	8000b58 <__aeabi_d2iz>
 80011a0:	bd08      	pop	{r3, pc}
 80011a2:	bf00      	nop
 80011a4:	f3af 8000 	nop.w
 80011a8:	66666666 	.word	0x66666666
 80011ac:	3f4a6666 	.word	0x3f4a6666
 80011b0:	20000200 	.word	0x20000200
 80011b4:	3ff80000 	.word	0x3ff80000
 80011b8:	40518000 	.word	0x40518000
 80011bc:	40390000 	.word	0x40390000

080011c0 <getTempM0>:
int getTempM0(void) { return (-((float)adc_raw.temp_m1 * 3.3 / 4096) + 1.5) * 70 + 25; }
 80011c0:	b508      	push	{r3, lr}
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <getTempM0+0x50>)
 80011c4:	6998      	ldr	r0, [r3, #24]
 80011c6:	ee07 0a90 	vmov	s15, r0
 80011ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ce:	ee17 0a90 	vmov	r0, s15
 80011d2:	f7ff f9b9 	bl	8000548 <__aeabi_f2d>
 80011d6:	a30c      	add	r3, pc, #48	; (adr r3, 8001208 <getTempM0+0x48>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff fa0c 	bl	80005f8 <__aeabi_dmul>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	2000      	movs	r0, #0
 80011e6:	490b      	ldr	r1, [pc, #44]	; (8001214 <getTempM0+0x54>)
 80011e8:	f7ff f84e 	bl	8000288 <__aeabi_dsub>
 80011ec:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <getTempM0+0x58>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	f7ff fa02 	bl	80005f8 <__aeabi_dmul>
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <getTempM0+0x5c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	f7ff f848 	bl	800028c <__adddf3>
 80011fc:	f7ff fcac 	bl	8000b58 <__aeabi_d2iz>
 8001200:	bd08      	pop	{r3, pc}
 8001202:	bf00      	nop
 8001204:	f3af 8000 	nop.w
 8001208:	66666666 	.word	0x66666666
 800120c:	3f4a6666 	.word	0x3f4a6666
 8001210:	20000200 	.word	0x20000200
 8001214:	3ff80000 	.word	0x3ff80000
 8001218:	40518000 	.word	0x40518000
 800121c:	40390000 	.word	0x40390000

08001220 <getGateDriverDCDCVoltage>:

inline float getGateDriverDCDCVoltage(void) { return (adc_raw.gd_dcdc_v) * 3.3 * 11 / 4096; }
 8001220:	b508      	push	{r3, lr}
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <getGateDriverDCDCVoltage+0x28>)
 8001224:	6a18      	ldr	r0, [r3, #32]
 8001226:	f7ff f97d 	bl	8000524 <__aeabi_i2d>
 800122a:	a305      	add	r3, pc, #20	; (adr r3, 8001240 <getGateDriverDCDCVoltage+0x20>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff f9e2 	bl	80005f8 <__aeabi_dmul>
 8001234:	f7ff fcd8 	bl	8000be8 <__aeabi_d2f>
 8001238:	ee00 0a10 	vmov	s0, r0
 800123c:	bd08      	pop	{r3, pc}
 800123e:	bf00      	nop
 8001240:	66666666 	.word	0x66666666
 8001244:	3f822666 	.word	0x3f822666
 8001248:	20000200 	.word	0x20000200

0800124c <updateADC_M0>:

// timer
inline void updateADC_M0(void)
{
 800124c:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800124e:	4e14      	ldr	r6, [pc, #80]	; (80012a0 <updateADC_M0+0x54>)
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001250:	4c14      	ldr	r4, [pc, #80]	; (80012a4 <updateADC_M0+0x58>)
 8001252:	4d15      	ldr	r5, [pc, #84]	; (80012a8 <updateADC_M0+0x5c>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001254:	2201      	movs	r2, #1
 8001256:	4630      	mov	r0, r6
 8001258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800125c:	f005 ff44 	bl	80070e8 <HAL_GPIO_WritePin>
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001260:	2101      	movs	r1, #1
 8001262:	4620      	mov	r0, r4
 8001264:	f004 faf8 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001268:	2102      	movs	r1, #2
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800126a:	6028      	str	r0, [r5, #0]
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 800126c:	4620      	mov	r0, r4
 800126e:	f004 faf3 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001272:	2103      	movs	r1, #3
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001274:	6168      	str	r0, [r5, #20]
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001276:	4620      	mov	r0, r4
 8001278:	f004 faee 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.gd_dcdc_v = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
 800127c:	2104      	movs	r1, #4
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 800127e:	61a8      	str	r0, [r5, #24]
  adc_raw.gd_dcdc_v = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
 8001280:	4620      	mov	r0, r4
 8001282:	f004 fae9 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
 8001286:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc1);
 8001288:	4620      	mov	r0, r4
  adc_raw.gd_dcdc_v = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
 800128a:	622b      	str	r3, [r5, #32]
  HAL_ADCEx_InjectedStart(&hadc1);
 800128c:	f004 fa5c 	bl	8005748 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001290:	4630      	mov	r0, r6
 8001292:	2200      	movs	r2, #0
}
 8001294:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001298:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800129c:	f005 bf24 	b.w	80070e8 <HAL_GPIO_WritePin>
 80012a0:	48000800 	.word	0x48000800
 80012a4:	20000224 	.word	0x20000224
 80012a8:	20000200 	.word	0x20000200

080012ac <updateADC_M1>:

inline void updateADC_M1(void)
{
 80012ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80012ae:	4e16      	ldr	r6, [pc, #88]	; (8001308 <updateADC_M1+0x5c>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80012b0:	4f16      	ldr	r7, [pc, #88]	; (800130c <updateADC_M1+0x60>)
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80012b2:	4d17      	ldr	r5, [pc, #92]	; (8001310 <updateADC_M1+0x64>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80012b4:	4c17      	ldr	r4, [pc, #92]	; (8001314 <updateADC_M1+0x68>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	4630      	mov	r0, r6
 80012ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012be:	f005 ff13 	bl	80070e8 <HAL_GPIO_WritePin>
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80012c2:	2101      	movs	r1, #1
 80012c4:	4638      	mov	r0, r7
 80012c6:	f004 fac7 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80012ca:	2101      	movs	r1, #1
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80012cc:	60a0      	str	r0, [r4, #8]
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80012ce:	4628      	mov	r0, r5
 80012d0:	f004 fac2 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_fet0 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 80012d4:	2102      	movs	r1, #2
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80012d6:	6060      	str	r0, [r4, #4]
  adc_raw.temp_fet0 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 80012d8:	4628      	mov	r0, r5
 80012da:	f004 fabd 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_fet1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 80012de:	2103      	movs	r1, #3
  adc_raw.temp_fet0 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 80012e0:	60e0      	str	r0, [r4, #12]
  adc_raw.temp_fet1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 80012e2:	4628      	mov	r0, r5
 80012e4:	f004 fab8 	bl	8005858 <HAL_ADCEx_InjectedGetValue>
 80012e8:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc2);
 80012ea:	4628      	mov	r0, r5
  adc_raw.temp_fet1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 80012ec:	6123      	str	r3, [r4, #16]
  HAL_ADCEx_InjectedStart(&hadc2);
 80012ee:	f004 fa2b 	bl	8005748 <HAL_ADCEx_InjectedStart>
  HAL_ADCEx_InjectedStart(&hadc3);
 80012f2:	4638      	mov	r0, r7
 80012f4:	f004 fa28 	bl	8005748 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80012f8:	4630      	mov	r0, r6
 80012fa:	2200      	movs	r2, #0
}
 80012fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001300:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001304:	f005 bef0 	b.w	80070e8 <HAL_GPIO_WritePin>
 8001308:	48000800 	.word	0x48000800
 800130c:	200002c4 	.word	0x200002c4
 8001310:	20000274 	.word	0x20000274
 8001314:	20000200 	.word	0x20000200

08001318 <isNotZeroCurrent>:

bool isNotZeroCurrent() { return getCurrentM0() > 0.5 || getCurrentM1() > 0.5; }
 8001318:	b538      	push	{r3, r4, r5, lr}
inline float getCurrentM0(void) { return (adc_raw.cs_m0 - adc_raw.cs_adc_offset) * 3.3 / 4096 * 4; }
 800131a:	4c1b      	ldr	r4, [pc, #108]	; (8001388 <isNotZeroCurrent+0x70>)
 800131c:	69e5      	ldr	r5, [r4, #28]
 800131e:	6820      	ldr	r0, [r4, #0]
bool isNotZeroCurrent() { return getCurrentM0() > 0.5 || getCurrentM1() > 0.5; }
 8001320:	ed2d 8b02 	vpush	{d8}
inline float getCurrentM0(void) { return (adc_raw.cs_m0 - adc_raw.cs_adc_offset) * 3.3 / 4096 * 4; }
 8001324:	1b40      	subs	r0, r0, r5
 8001326:	f7ff f8fd 	bl	8000524 <__aeabi_i2d>
 800132a:	a315      	add	r3, pc, #84	; (adr r3, 8001380 <isNotZeroCurrent+0x68>)
 800132c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001330:	f7ff f962 	bl	80005f8 <__aeabi_dmul>
 8001334:	f7ff fc58 	bl	8000be8 <__aeabi_d2f>
bool isNotZeroCurrent() { return getCurrentM0() > 0.5 || getCurrentM1() > 0.5; }
 8001338:	ee07 0a90 	vmov	s15, r0
 800133c:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8001340:	eef4 7ac8 	vcmpe.f32	s15, s16
 8001344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001348:	dc16      	bgt.n	8001378 <isNotZeroCurrent+0x60>
inline float getCurrentM1(void) { return (adc_raw.cs_m1 - adc_raw.cs_adc_offset) * 3.3 / 4096 * 4; }
 800134a:	6860      	ldr	r0, [r4, #4]
 800134c:	1b40      	subs	r0, r0, r5
 800134e:	f7ff f8e9 	bl	8000524 <__aeabi_i2d>
 8001352:	a30b      	add	r3, pc, #44	; (adr r3, 8001380 <isNotZeroCurrent+0x68>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f94e 	bl	80005f8 <__aeabi_dmul>
 800135c:	f7ff fc44 	bl	8000be8 <__aeabi_d2f>
bool isNotZeroCurrent() { return getCurrentM0() > 0.5 || getCurrentM1() > 0.5; }
 8001360:	ee07 0a90 	vmov	s15, r0
 8001364:	eef4 7ac8 	vcmpe.f32	s15, s16
 8001368:	ecbd 8b02 	vpop	{d8}
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	bfcc      	ite	gt
 8001372:	2001      	movgt	r0, #1
 8001374:	2000      	movle	r0, #0
 8001376:	bd38      	pop	{r3, r4, r5, pc}
 8001378:	ecbd 8b02 	vpop	{d8}
 800137c:	2001      	movs	r0, #1
 800137e:	bd38      	pop	{r3, r4, r5, pc}
 8001380:	66666666 	.word	0x66666666
 8001384:	3f6a6666 	.word	0x3f6a6666
 8001388:	20000200 	.word	0x20000200

0800138c <MX_CAN_Init>:
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800138c:	480d      	ldr	r0, [pc, #52]	; (80013c4 <MX_CAN_Init+0x38>)
 800138e:	490e      	ldr	r1, [pc, #56]	; (80013c8 <MX_CAN_Init+0x3c>)
  hcan.Init.Prescaler = 4;
 8001390:	2204      	movs	r2, #4
{
 8001392:	b510      	push	{r4, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001394:	2300      	movs	r3, #0
  hcan.Init.Prescaler = 4;
 8001396:	e9c0 1200 	strd	r1, r2, [r0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
 800139a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 800139e:	f44f 3440 	mov.w	r4, #196608	; 0x30000
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80013a2:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
  hcan.Init.TimeTriggeredMode = DISABLE;
 80013a6:	6182      	str	r2, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = ENABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80013a8:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80013ae:	e9c0 4104 	strd	r4, r1, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80013b2:	f004 ff15 	bl	80061e0 <HAL_CAN_Init>
 80013b6:	b900      	cbnz	r0, 80013ba <MX_CAN_Init+0x2e>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80013b8:	bd10      	pop	{r4, pc}
 80013ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80013be:	f002 bea7 	b.w	8004110 <Error_Handler>
 80013c2:	bf00      	nop
 80013c4:	20000318 	.word	0x20000318
 80013c8:	40006400 	.word	0x40006400

080013cc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80013cc:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 80013ce:	4b28      	ldr	r3, [pc, #160]	; (8001470 <HAL_CAN_MspInit+0xa4>)
 80013d0:	6802      	ldr	r2, [r0, #0]
{
 80013d2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN)
 80013d6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80013dc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80013e0:	9406      	str	r4, [sp, #24]
  if(canHandle->Instance==CAN)
 80013e2:	d001      	beq.n	80013e8 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80013e4:	b009      	add	sp, #36	; 0x24
 80013e6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013e8:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013ee:	69da      	ldr	r2, [r3, #28]
 80013f0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80013f4:	61da      	str	r2, [r3, #28]
 80013f6:	69da      	ldr	r2, [r3, #28]
 80013f8:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80013fc:	9200      	str	r2, [sp, #0]
 80013fe:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001400:	695a      	ldr	r2, [r3, #20]
 8001402:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001406:	615a      	str	r2, [r3, #20]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001410:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001414:	2302      	movs	r3, #2
 8001416:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800141e:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001420:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001422:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f005 fd70 	bl	8006f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 15, 0);
 800142c:	4622      	mov	r2, r4
 800142e:	210f      	movs	r1, #15
 8001430:	2013      	movs	r0, #19
 8001432:	f005 fa4b 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 8001436:	2013      	movs	r0, #19
 8001438:	f005 fa86 	bl	8006948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 15, 0);
 800143c:	4622      	mov	r2, r4
 800143e:	210f      	movs	r1, #15
 8001440:	2014      	movs	r0, #20
 8001442:	f005 fa43 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001446:	2014      	movs	r0, #20
 8001448:	f005 fa7e 	bl	8006948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 1, 0);
 800144c:	4622      	mov	r2, r4
 800144e:	2101      	movs	r1, #1
 8001450:	2015      	movs	r0, #21
 8001452:	f005 fa3b 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8001456:	2015      	movs	r0, #21
 8001458:	f005 fa76 	bl	8006948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 1, 0);
 800145c:	4622      	mov	r2, r4
 800145e:	2101      	movs	r1, #1
 8001460:	2016      	movs	r0, #22
 8001462:	f005 fa33 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 8001466:	2016      	movs	r0, #22
 8001468:	f005 fa6e 	bl	8006948 <HAL_NVIC_EnableIRQ>
}
 800146c:	b009      	add	sp, #36	; 0x24
 800146e:	bd30      	pop	{r4, r5, pc}
 8001470:	40006400 	.word	0x40006400

08001474 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(uint16_t board_addr)
{
 8001474:	b510      	push	{r4, lr}
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
  sFilterConfig.FilterBank = 0;
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5; //speed
 8001476:	3080      	adds	r0, #128	; 0x80
{
 8001478:	b08a      	sub	sp, #40	; 0x28
  sFilterConfig.FilterIdLow = (0x310) << 5; //motor calib
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5; //speed
 800147a:	0182      	lsls	r2, r0, #6
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5; //speed
 800147c:	4610      	mov	r0, r2
  sFilterConfig.FilterIdLow = (0x310) << 5; //motor calib
 800147e:	f44f 41c4 	mov.w	r1, #25088	; 0x6200
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5; //speed
 8001482:	3220      	adds	r2, #32
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001484:	2300      	movs	r3, #0
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5; //speed
 8001486:	e9cd 1201 	strd	r1, r2, [sp, #4]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 800148a:	2401      	movs	r4, #1
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5; //speed
 800148c:	9000      	str	r0, [sp, #0]
  sFilterConfig.FilterMaskIdLow = (0x320) << 5; // notused
 800148e:	f44f 42c8 	mov.w	r2, #25600	; 0x6400
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
  sFilterConfig.FilterActivation = ENABLE;
  //sFilterConfig.SlaveStartFilterBank = 0; dont supported F3xx
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001492:	481b      	ldr	r0, [pc, #108]	; (8001500 <CAN_Filter_Init+0x8c>)
  sFilterConfig.FilterBank = 0;
 8001494:	9305      	str	r3, [sp, #20]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001496:	4669      	mov	r1, sp
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001498:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sFilterConfig.FilterMaskIdLow = (0x320) << 5; // notused
 800149c:	9203      	str	r2, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800149e:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80014a0:	9408      	str	r4, [sp, #32]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80014a2:	f004 ff1d 	bl	80062e0 <HAL_CAN_ConfigFilter>
 80014a6:	b9f0      	cbnz	r0, 80014e6 <CAN_Filter_Init+0x72>
  {
    Error_Handler();
  }

  sFilterConfig.FilterIdHigh = (0x110) << 5;  // kick
  sFilterConfig.FilterIdLow = (0x010) << 5; // power enable
 80014a8:	f44f 7300 	mov.w	r3, #512	; 0x200
  sFilterConfig.FilterIdHigh = (0x110) << 5;  // kick
 80014ac:	f44f 5408 	mov.w	r4, #8704	; 0x2200
  sFilterConfig.FilterMaskIdHigh = (0x000) << 5; // emg stop
 80014b0:	2200      	movs	r2, #0
  sFilterConfig.FilterIdLow = (0x010) << 5; // power enable
 80014b2:	e9cd 4300 	strd	r4, r3, [sp]
  sFilterConfig.FilterMaskIdLow = (0x001) << 5; // error report
 80014b6:	2320      	movs	r3, #32
 80014b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
  sFilterConfig.FilterBank = 1;
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80014bc:	4810      	ldr	r0, [pc, #64]	; (8001500 <CAN_Filter_Init+0x8c>)
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80014be:	2201      	movs	r2, #1
 80014c0:	2301      	movs	r3, #1
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80014c2:	4669      	mov	r1, sp
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80014c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80014c8:	f004 ff0a 	bl	80062e0 <HAL_CAN_ConfigFilter>
 80014cc:	b9a8      	cbnz	r0, 80014fa <CAN_Filter_Init+0x86>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80014ce:	480c      	ldr	r0, [pc, #48]	; (8001500 <CAN_Filter_Init+0x8c>)
 80014d0:	2102      	movs	r1, #2
 80014d2:	f005 f897 	bl	8006604 <HAL_CAN_ActivateNotification>
 80014d6:	b968      	cbnz	r0, 80014f4 <CAN_Filter_Init+0x80>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 80014d8:	4809      	ldr	r0, [pc, #36]	; (8001500 <CAN_Filter_Init+0x8c>)
 80014da:	2110      	movs	r1, #16
 80014dc:	f005 f892 	bl	8006604 <HAL_CAN_ActivateNotification>
 80014e0:	b920      	cbnz	r0, 80014ec <CAN_Filter_Init+0x78>
  {
    Error_Handler();
  }
}
 80014e2:	b00a      	add	sp, #40	; 0x28
 80014e4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80014e6:	f002 fe13 	bl	8004110 <Error_Handler>
 80014ea:	e7dd      	b.n	80014a8 <CAN_Filter_Init+0x34>
    Error_Handler();
 80014ec:	f002 fe10 	bl	8004110 <Error_Handler>
}
 80014f0:	b00a      	add	sp, #40	; 0x28
 80014f2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80014f4:	f002 fe0c 	bl	8004110 <Error_Handler>
 80014f8:	e7ee      	b.n	80014d8 <CAN_Filter_Init+0x64>
    Error_Handler();
 80014fa:	f002 fe09 	bl	8004110 <Error_Handler>
 80014fe:	e7e6      	b.n	80014ce <CAN_Filter_Init+0x5a>
 8001500:	20000318 	.word	0x20000318

08001504 <sendFloat>:

void sendFloat(uint32_t can_id, float data)
{
 8001504:	b500      	push	{lr}
 8001506:	b08b      	sub	sp, #44	; 0x2c
  can_msg_buf_t msg;
  CAN_TxHeaderTypeDef can_header;
  uint32_t can_mailbox;
  can_header.StdId = can_id;
  can_header.ExtId = 0;
 8001508:	2100      	movs	r1, #0
  can_header.RTR = CAN_RTR_DATA;
  can_header.DLC = 4;
 800150a:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 800150c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  can_header.DLC = 4;
 8001510:	e9cd 1207 	strd	r1, r2, [sp, #28]
  can_header.IDE = CAN_ID_STD;
  can_header.TransmitGlobalTime = DISABLE;
  msg.value = data;
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001514:	eb0d 0302 	add.w	r3, sp, r2
  can_header.IDE = CAN_ID_STD;
 8001518:	9106      	str	r1, [sp, #24]
  can_header.TransmitGlobalTime = DISABLE;
 800151a:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 800151e:	4807      	ldr	r0, [pc, #28]	; (800153c <sendFloat+0x38>)
  msg.value = data;
 8001520:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001524:	aa02      	add	r2, sp, #8
 8001526:	a904      	add	r1, sp, #16
 8001528:	f004 ff84 	bl	8006434 <HAL_CAN_AddTxMessage>
 800152c:	b118      	cbz	r0, 8001536 <sendFloat+0x32>
  {
    can_send_fail_cnt++;
 800152e:	4a04      	ldr	r2, [pc, #16]	; (8001540 <sendFloat+0x3c>)
 8001530:	6813      	ldr	r3, [r2, #0]
 8001532:	3301      	adds	r3, #1
 8001534:	6013      	str	r3, [r2, #0]
  }
}
 8001536:	b00b      	add	sp, #44	; 0x2c
 8001538:	f85d fb04 	ldr.w	pc, [sp], #4
 800153c:	20000318 	.word	0x20000318
 8001540:	20000314 	.word	0x20000314

08001544 <sendSpeed>:
    can_send_fail_cnt++;
  }
}

void sendSpeed(int board_id, int motor, float speed, float angle)
{
 8001544:	b510      	push	{r4, lr}
  sendSpeedInfo(0x200 + board_id * 2 + motor, speed, angle);
 8001546:	f500 7080 	add.w	r0, r0, #256	; 0x100
{
 800154a:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 800154c:	2200      	movs	r2, #0
  sendSpeedInfo(0x200 + board_id * 2 + motor, speed, angle);
 800154e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 8;
 8001552:	2408      	movs	r4, #8
 8001554:	e9cd 2407 	strd	r2, r4, [sp, #28]
  can_header.StdId = can_id;
 8001558:	9104      	str	r1, [sp, #16]
  can_header.ExtId = 0;
 800155a:	9205      	str	r2, [sp, #20]
  can_header.IDE = CAN_ID_STD;
 800155c:	9206      	str	r2, [sp, #24]
  can_header.TransmitGlobalTime = DISABLE;
 800155e:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001562:	4809      	ldr	r0, [pc, #36]	; (8001588 <sendSpeed+0x44>)
  msg.speed.rev_p_sec = rev_per_sec_;
 8001564:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001568:	ab01      	add	r3, sp, #4
 800156a:	eb0d 0204 	add.w	r2, sp, r4
 800156e:	a904      	add	r1, sp, #16
  msg.speed.omni_angle = omni_angle_;
 8001570:	edcd 0a03 	vstr	s1, [sp, #12]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001574:	f004 ff5e 	bl	8006434 <HAL_CAN_AddTxMessage>
 8001578:	b118      	cbz	r0, 8001582 <sendSpeed+0x3e>
    can_send_fail_cnt++;
 800157a:	4a04      	ldr	r2, [pc, #16]	; (800158c <sendSpeed+0x48>)
 800157c:	6813      	ldr	r3, [r2, #0]
 800157e:	3301      	adds	r3, #1
 8001580:	6013      	str	r3, [r2, #0]
}
 8001582:	b00a      	add	sp, #40	; 0x28
 8001584:	bd10      	pop	{r4, pc}
 8001586:	bf00      	nop
 8001588:	20000318 	.word	0x20000318
 800158c:	20000314 	.word	0x20000314

08001590 <sendVoltage>:

void sendVoltage(int board_id, int motor, float voltage)
{
 8001590:	b510      	push	{r4, lr}
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 8001592:	f500 7084 	add.w	r0, r0, #264	; 0x108
{
 8001596:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 8001598:	2400      	movs	r4, #0
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 800159a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 800159e:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 80015a0:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 80015a4:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80015a8:	eb0d 0302 	add.w	r3, sp, r2
 80015ac:	4808      	ldr	r0, [pc, #32]	; (80015d0 <sendVoltage+0x40>)
  can_header.IDE = CAN_ID_STD;
 80015ae:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80015b0:	aa02      	add	r2, sp, #8
 80015b2:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 80015b4:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 80015b8:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80015bc:	f004 ff3a 	bl	8006434 <HAL_CAN_AddTxMessage>
 80015c0:	b118      	cbz	r0, 80015ca <sendVoltage+0x3a>
    can_send_fail_cnt++;
 80015c2:	4a04      	ldr	r2, [pc, #16]	; (80015d4 <sendVoltage+0x44>)
 80015c4:	6813      	ldr	r3, [r2, #0]
 80015c6:	3301      	adds	r3, #1
 80015c8:	6013      	str	r3, [r2, #0]
}
 80015ca:	b00a      	add	sp, #40	; 0x28
 80015cc:	bd10      	pop	{r4, pc}
 80015ce:	bf00      	nop
 80015d0:	20000318 	.word	0x20000318
 80015d4:	20000314 	.word	0x20000314

080015d8 <sendTemperature>:

void sendTemperature(int board_id, int motor, float temp)
{
 80015d8:	b510      	push	{r4, lr}
  sendFloat(0x220 + board_id * 2 + motor, temp);
 80015da:	f500 7088 	add.w	r0, r0, #272	; 0x110
{
 80015de:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 80015e0:	2400      	movs	r4, #0
  sendFloat(0x220 + board_id * 2 + motor, temp);
 80015e2:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 80015e6:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 80015e8:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 80015ec:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80015f0:	eb0d 0302 	add.w	r3, sp, r2
 80015f4:	4808      	ldr	r0, [pc, #32]	; (8001618 <sendTemperature+0x40>)
  can_header.IDE = CAN_ID_STD;
 80015f6:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80015f8:	aa02      	add	r2, sp, #8
 80015fa:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 80015fc:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 8001600:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001604:	f004 ff16 	bl	8006434 <HAL_CAN_AddTxMessage>
 8001608:	b118      	cbz	r0, 8001612 <sendTemperature+0x3a>
    can_send_fail_cnt++;
 800160a:	4a04      	ldr	r2, [pc, #16]	; (800161c <sendTemperature+0x44>)
 800160c:	6813      	ldr	r3, [r2, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	6013      	str	r3, [r2, #0]
}
 8001612:	b00a      	add	sp, #40	; 0x28
 8001614:	bd10      	pop	{r4, pc}
 8001616:	bf00      	nop
 8001618:	20000318 	.word	0x20000318
 800161c:	20000314 	.word	0x20000314

08001620 <sendCurrent>:

void sendCurrent(int board_id, int motor, float current)
{
 8001620:	b510      	push	{r4, lr}
  sendFloat(0x230 + board_id * 2 + motor, current);
 8001622:	f500 708c 	add.w	r0, r0, #280	; 0x118
{
 8001626:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 8001628:	2400      	movs	r4, #0
  sendFloat(0x230 + board_id * 2 + motor, current);
 800162a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 800162e:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 8001630:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 8001634:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001638:	eb0d 0302 	add.w	r3, sp, r2
 800163c:	4808      	ldr	r0, [pc, #32]	; (8001660 <sendCurrent+0x40>)
  can_header.IDE = CAN_ID_STD;
 800163e:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001640:	aa02      	add	r2, sp, #8
 8001642:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 8001644:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 8001648:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 800164c:	f004 fef2 	bl	8006434 <HAL_CAN_AddTxMessage>
 8001650:	b118      	cbz	r0, 800165a <sendCurrent+0x3a>
    can_send_fail_cnt++;
 8001652:	4a04      	ldr	r2, [pc, #16]	; (8001664 <sendCurrent+0x44>)
 8001654:	6813      	ldr	r3, [r2, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	6013      	str	r3, [r2, #0]
}
 800165a:	b00a      	add	sp, #40	; 0x28
 800165c:	bd10      	pop	{r4, pc}
 800165e:	bf00      	nop
 8001660:	20000318 	.word	0x20000318
 8001664:	20000314 	.word	0x20000314

08001668 <sendError>:

void sendError(uint32_t can_id, int16_t error_id, int16_t error_info, float error_value)
{
 8001668:	b510      	push	{r4, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
  can_msg_buf_t msg;
  CAN_TxHeaderTypeDef can_header;
  uint32_t can_mailbox;
  can_header.StdId = can_id;
  can_header.ExtId = 0;
 800166c:	2400      	movs	r4, #0
  can_header.RTR = CAN_RTR_DATA;
  can_header.DLC = 8;
 800166e:	2308      	movs	r3, #8
{
 8001670:	4694      	mov	ip, r2
  can_header.ExtId = 0;
 8001672:	e9cd 0404 	strd	r0, r4, [sp, #16]
  can_header.DLC = 8;
 8001676:	e9cd 4307 	strd	r4, r3, [sp, #28]
  can_header.IDE = CAN_ID_STD;
  can_header.TransmitGlobalTime = DISABLE;
  msg.error.id = error_id;
 800167a:	f8ad 1008 	strh.w	r1, [sp, #8]
  msg.error.info = error_info;
  msg.error.value = error_value;
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 800167e:	480a      	ldr	r0, [pc, #40]	; (80016a8 <sendError+0x40>)
  msg.error.value = error_value;
 8001680:	ed8d 0a03 	vstr	s0, [sp, #12]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001684:	ab01      	add	r3, sp, #4
 8001686:	aa02      	add	r2, sp, #8
 8001688:	a904      	add	r1, sp, #16
  can_header.IDE = CAN_ID_STD;
 800168a:	9406      	str	r4, [sp, #24]
  can_header.TransmitGlobalTime = DISABLE;
 800168c:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.error.info = error_info;
 8001690:	f8ad c00a 	strh.w	ip, [sp, #10]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001694:	f004 fece 	bl	8006434 <HAL_CAN_AddTxMessage>
 8001698:	b118      	cbz	r0, 80016a2 <sendError+0x3a>
    can_send_fail_cnt++;
 800169a:	4a04      	ldr	r2, [pc, #16]	; (80016ac <sendError+0x44>)
 800169c:	6813      	ldr	r3, [r2, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	6013      	str	r3, [r2, #0]
  }
}
 80016a2:	b00a      	add	sp, #40	; 0x28
 80016a4:	bd10      	pop	{r4, pc}
 80016a6:	bf00      	nop
 80016a8:	20000318 	.word	0x20000318
 80016ac:	20000314 	.word	0x20000314

080016b0 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016b0:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <MX_DMA_Init+0x30>)
{
 80016b2:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016b4:	695a      	ldr	r2, [r3, #20]
 80016b6:	f042 0201 	orr.w	r2, r2, #1
 80016ba:	615a      	str	r2, [r3, #20]
 80016bc:	695b      	ldr	r3, [r3, #20]
{
 80016be:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 14, 0);
 80016c0:	210e      	movs	r1, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016c2:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 14, 0);
 80016c6:	4608      	mov	r0, r1
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016c8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 14, 0);
 80016ca:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016cc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 14, 0);
 80016ce:	f005 f8fd 	bl	80068cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016d2:	200e      	movs	r0, #14

}
 80016d4:	b003      	add	sp, #12
 80016d6:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016da:	f005 b935 	b.w	8006948 <HAL_NVIC_EnableIRQ>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000

080016e4 <writeFlash>:
flash_t flash;
// 2K / page
// 128Kbyte -> 64page
// page : 0~
static void writeFlash(uint32_t board_id, float calib_m0, float calib_m1,float motor_calib_m0,float motor_calib_m1)
{
 80016e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016e8:	b089      	sub	sp, #36	; 0x24
    FLASH_EraseInitTypeDef erase;
    uint32_t page_error = 0;
    erase.TypeErase = TYPEERASE_PAGES;
 80016ea:	4925      	ldr	r1, [pc, #148]	; (8001780 <writeFlash+0x9c>)
    HAL_FLASH_Lock();

    HAL_FLASH_Unlock();
    uint32_t flash_raw;
    flash_raw = board_id;
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 80016ec:	4c24      	ldr	r4, [pc, #144]	; (8001780 <writeFlash+0x9c>)
{
 80016ee:	9001      	str	r0, [sp, #4]
    uint32_t page_error = 0;
 80016f0:	2500      	movs	r5, #0
    erase.NbPages = 1;
 80016f2:	2301      	movs	r3, #1
    erase.TypeErase = TYPEERASE_PAGES;
 80016f4:	2000      	movs	r0, #0
{
 80016f6:	ee10 9a10 	vmov	r9, s0
 80016fa:	ee10 8a90 	vmov	r8, s1
 80016fe:	ee11 7a10 	vmov	r7, s2
 8001702:	ee11 6a90 	vmov	r6, s3
    erase.NbPages = 1;
 8001706:	9306      	str	r3, [sp, #24]
    erase.TypeErase = TYPEERASE_PAGES;
 8001708:	e9cd 0104 	strd	r0, r1, [sp, #16]
    uint32_t page_error = 0;
 800170c:	9503      	str	r5, [sp, #12]
    HAL_FLASH_Unlock();
 800170e:	f005 fb37 	bl	8006d80 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 8001712:	a903      	add	r1, sp, #12
 8001714:	a804      	add	r0, sp, #16
 8001716:	f005 fb97 	bl	8006e48 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 800171a:	f005 fb45 	bl	8006da8 <HAL_FLASH_Lock>
    HAL_FLASH_Unlock();
 800171e:	f005 fb2f 	bl	8006d80 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 8001722:	9a01      	ldr	r2, [sp, #4]
 8001724:	462b      	mov	r3, r5
 8001726:	4621      	mov	r1, r4
 8001728:	2002      	movs	r0, #2
 800172a:	f005 fa5d 	bl	8006be8 <HAL_FLASH_Program>
    memcpy(&flash_raw, &calib_m0, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_ENC_CALIB_M0, flash_raw);
 800172e:	464a      	mov	r2, r9
 8001730:	462b      	mov	r3, r5
 8001732:	4914      	ldr	r1, [pc, #80]	; (8001784 <writeFlash+0xa0>)
 8001734:	2002      	movs	r0, #2
 8001736:	f005 fa57 	bl	8006be8 <HAL_FLASH_Program>
    memcpy(&flash_raw, &calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_ENC_CALIB_M1, flash_raw);
 800173a:	4642      	mov	r2, r8
 800173c:	462b      	mov	r3, r5
 800173e:	4912      	ldr	r1, [pc, #72]	; (8001788 <writeFlash+0xa4>)
 8001740:	2002      	movs	r0, #2
 8001742:	f005 fa51 	bl	8006be8 <HAL_FLASH_Program>
    memcpy(&flash_raw, &motor_calib_m0, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_MOTOR_CALIB_CW_M0, flash_raw);
 8001746:	463a      	mov	r2, r7
 8001748:	462b      	mov	r3, r5
 800174a:	4910      	ldr	r1, [pc, #64]	; (800178c <writeFlash+0xa8>)
 800174c:	2002      	movs	r0, #2
 800174e:	f005 fa4b 	bl	8006be8 <HAL_FLASH_Program>
    memcpy(&flash_raw, &motor_calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_MOTOR_CALIB_CW_M1, flash_raw);
 8001752:	4632      	mov	r2, r6
 8001754:	462b      	mov	r3, r5
 8001756:	490e      	ldr	r1, [pc, #56]	; (8001790 <writeFlash+0xac>)
 8001758:	2002      	movs	r0, #2
 800175a:	f005 fa45 	bl	8006be8 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 800175e:	f005 fb23 	bl	8006da8 <HAL_FLASH_Lock>
void writeCanBoardID(uint32_t id) { writeFlash(id, flash.calib[0], flash.calib[1], flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]); }
void writeEncCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, calib_m0, calib_m1, flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]); }
void writeMotorCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, flash.calib[0], flash.calib[1], calib_m0, calib_m1); }

void loadFlashData(void){
    memcpy(&flash.board_id, (uint32_t *)FLASH_ADDR_CAN_ID, 4);
 8001762:	e9d4 5200 	ldrd	r5, r2, [r4]
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <writeFlash+0xb0>)
    memcpy(&flash.calib[0], (uint32_t *)FLASH_ADDR_ENC_CALIB_M0, 4);
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 800176e:	6922      	ldr	r2, [r4, #16]
    memcpy(&flash.calib[1], (uint32_t *)FLASH_ADDR_ENC_CALIB_M1, 4);
 8001770:	e9c3 0501 	strd	r0, r5, [r3, #4]
    memcpy(&flash.rps_per_v_cw[0], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_CW_M0, 4);
    memcpy(&flash.rps_per_v_cw[1], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_CW_M1, 4);
 8001774:	e9c3 1203 	strd	r1, r2, [r3, #12]
}
 8001778:	b009      	add	sp, #36	; 0x24
 800177a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800177e:	bf00      	nop
 8001780:	0801f000 	.word	0x0801f000
 8001784:	0801f004 	.word	0x0801f004
 8001788:	0801f008 	.word	0x0801f008
 800178c:	0801f00c 	.word	0x0801f00c
 8001790:	0801f010 	.word	0x0801f010
 8001794:	20000340 	.word	0x20000340

08001798 <writeCanBoardID>:
void writeCanBoardID(uint32_t id) { writeFlash(id, flash.calib[0], flash.calib[1], flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]); }
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <writeCanBoardID+0x18>)
 800179a:	edd3 1a04 	vldr	s3, [r3, #16]
 800179e:	ed93 1a03 	vldr	s2, [r3, #12]
 80017a2:	edd3 0a01 	vldr	s1, [r3, #4]
 80017a6:	ed93 0a00 	vldr	s0, [r3]
 80017aa:	f7ff bf9b 	b.w	80016e4 <writeFlash>
 80017ae:	bf00      	nop
 80017b0:	20000340 	.word	0x20000340

080017b4 <writeEncCalibrationValue>:
void writeEncCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, calib_m0, calib_m1, flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]); }
 80017b4:	4b03      	ldr	r3, [pc, #12]	; (80017c4 <writeEncCalibrationValue+0x10>)
 80017b6:	edd3 1a04 	vldr	s3, [r3, #16]
 80017ba:	ed93 1a03 	vldr	s2, [r3, #12]
 80017be:	6898      	ldr	r0, [r3, #8]
 80017c0:	f7ff bf90 	b.w	80016e4 <writeFlash>
 80017c4:	20000340 	.word	0x20000340

080017c8 <writeMotorCalibrationValue>:
void writeMotorCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, flash.calib[0], flash.calib[1], calib_m0, calib_m1); }
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <writeMotorCalibrationValue+0x18>)
 80017ca:	eeb0 1a40 	vmov.f32	s2, s0
 80017ce:	eef0 1a60 	vmov.f32	s3, s1
 80017d2:	ed93 0a00 	vldr	s0, [r3]
 80017d6:	edd3 0a01 	vldr	s1, [r3, #4]
 80017da:	6898      	ldr	r0, [r3, #8]
 80017dc:	f7ff bf82 	b.w	80016e4 <writeFlash>
 80017e0:	20000340 	.word	0x20000340

080017e4 <loadFlashData>:
void loadFlashData(void){
 80017e4:	b410      	push	{r4}
 80017e6:	4a07      	ldr	r2, [pc, #28]	; (8001804 <loadFlashData+0x20>)
    memcpy(&flash.board_id, (uint32_t *)FLASH_ADDR_CAN_ID, 4);
 80017e8:	4b07      	ldr	r3, [pc, #28]	; (8001808 <loadFlashData+0x24>)
 80017ea:	e9d2 4100 	ldrd	r4, r1, [r2]
    memcpy(&flash.calib[0], (uint32_t *)FLASH_ADDR_ENC_CALIB_M0, 4);
 80017ee:	6019      	str	r1, [r3, #0]
 80017f0:	e9d2 0102 	ldrd	r0, r1, [r2, #8]
 80017f4:	6912      	ldr	r2, [r2, #16]
    memcpy(&flash.calib[1], (uint32_t *)FLASH_ADDR_ENC_CALIB_M1, 4);
 80017f6:	e9c3 0401 	strd	r0, r4, [r3, #4]
    memcpy(&flash.rps_per_v_cw[1], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_CW_M1, 4);
 80017fa:	e9c3 1203 	strd	r1, r2, [r3, #12]

    // unused
    //memcpy(&flash.rps_per_v_ccw[0], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_CCW_M0, 4);
    //memcpy(&flash.rps_per_v_ccw[1], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_CCW_M1, 4);
}
 80017fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	0801f000 	.word	0x0801f000
 8001808:	20000340 	.word	0x20000340

0800180c <isPushedSW1>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

/* USER CODE BEGIN 0 */
inline bool isPushedSW1(void)
{
 800180c:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 800180e:	2101      	movs	r1, #1
 8001810:	4803      	ldr	r0, [pc, #12]	; (8001820 <isPushedSW1+0x14>)
 8001812:	f005 fc63 	bl	80070dc <HAL_GPIO_ReadPin>
}
 8001816:	fab0 f080 	clz	r0, r0
 800181a:	0940      	lsrs	r0, r0, #5
 800181c:	bd08      	pop	{r3, pc}
 800181e:	bf00      	nop
 8001820:	48000800 	.word	0x48000800

08001824 <isPushedSW2>:
inline bool isPushedSW2(void)
{
 8001824:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8001826:	2102      	movs	r1, #2
 8001828:	4803      	ldr	r0, [pc, #12]	; (8001838 <isPushedSW2+0x14>)
 800182a:	f005 fc57 	bl	80070dc <HAL_GPIO_ReadPin>
}
 800182e:	fab0 f080 	clz	r0, r0
 8001832:	0940      	lsrs	r0, r0, #5
 8001834:	bd08      	pop	{r3, pc}
 8001836:	bf00      	nop
 8001838:	48000800 	.word	0x48000800

0800183c <isPushedSW3>:
inline bool isPushedSW3(void)
{
 800183c:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 800183e:	2104      	movs	r1, #4
 8001840:	4803      	ldr	r0, [pc, #12]	; (8001850 <isPushedSW3+0x14>)
 8001842:	f005 fc4b 	bl	80070dc <HAL_GPIO_ReadPin>
}
 8001846:	fab0 f080 	clz	r0, r0
 800184a:	0940      	lsrs	r0, r0, #5
 800184c:	bd08      	pop	{r3, pc}
 800184e:	bf00      	nop
 8001850:	48000800 	.word	0x48000800

08001854 <isPushedSW4>:
inline bool isPushedSW4(void)
{
 8001854:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8001856:	2108      	movs	r1, #8
 8001858:	4803      	ldr	r0, [pc, #12]	; (8001868 <isPushedSW4+0x14>)
 800185a:	f005 fc3f 	bl	80070dc <HAL_GPIO_ReadPin>
}
 800185e:	fab0 f080 	clz	r0, r0
 8001862:	0940      	lsrs	r0, r0, #5
 8001864:	bd08      	pop	{r3, pc}
 8001866:	bf00      	nop
 8001868:	48000800 	.word	0x48000800

0800186c <setLedRed>:

inline void setLedRed(bool on){
 800186c:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, on);
 800186e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001872:	4801      	ldr	r0, [pc, #4]	; (8001878 <setLedRed+0xc>)
 8001874:	f005 bc38 	b.w	80070e8 <HAL_GPIO_WritePin>
 8001878:	48000800 	.word	0x48000800

0800187c <setLedBlue>:
}
inline void setLedBlue(bool on){
 800187c:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, on);
 800187e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001882:	4801      	ldr	r0, [pc, #4]	; (8001888 <setLedBlue+0xc>)
 8001884:	f005 bc30 	b.w	80070e8 <HAL_GPIO_WritePin>
 8001888:	48000800 	.word	0x48000800

0800188c <setLedGreen>:
}
inline void setLedGreen(bool on){
 800188c:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, on);
 800188e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001892:	4801      	ldr	r0, [pc, #4]	; (8001898 <setLedGreen+0xc>)
 8001894:	f005 bc28 	b.w	80070e8 <HAL_GPIO_WritePin>
 8001898:	48000800 	.word	0x48000800

0800189c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800189c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	2400      	movs	r4, #0
{
 80018a0:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a2:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80018a6:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018aa:	4b29      	ldr	r3, [pc, #164]	; (8001950 <MX_GPIO_Init+0xb4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ae:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80018b0:	4e28      	ldr	r6, [pc, #160]	; (8001954 <MX_GPIO_Init+0xb8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80018b2:	4f29      	ldr	r7, [pc, #164]	; (8001958 <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80018b8:	615a      	str	r2, [r3, #20]
 80018ba:	695a      	ldr	r2, [r3, #20]
 80018bc:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80018c0:	9200      	str	r2, [sp, #0]
 80018c2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80018ca:	615a      	str	r2, [r3, #20]
 80018cc:	695a      	ldr	r2, [r3, #20]
 80018ce:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80018d2:	9201      	str	r2, [sp, #4]
 80018d4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	695a      	ldr	r2, [r3, #20]
 80018d8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80018dc:	615a      	str	r2, [r3, #20]
 80018de:	695a      	ldr	r2, [r3, #20]
 80018e0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80018e4:	9202      	str	r2, [sp, #8]
 80018e6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e8:	695a      	ldr	r2, [r3, #20]
 80018ea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80018ee:	615a      	str	r2, [r3, #20]
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018f6:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80018f8:	4622      	mov	r2, r4
 80018fa:	4630      	mov	r0, r6
 80018fc:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001900:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001902:	f005 fbf1 	bl	80070e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001906:	4622      	mov	r2, r4
 8001908:	4638      	mov	r0, r7
 800190a:	21c0      	movs	r1, #192	; 0xc0
 800190c:	f005 fbec 	bl	80070e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2501      	movs	r5, #1
 8001912:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001916:	a904      	add	r1, sp, #16
 8001918:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001922:	f005 faf3 	bl	8006f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001926:	220f      	movs	r2, #15
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001928:	4630      	mov	r0, r6
 800192a:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800192c:	2300      	movs	r3, #0
 800192e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001932:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001934:	f005 faea 	bl	8006f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001938:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193a:	a904      	add	r1, sp, #16
 800193c:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001942:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001946:	f005 fae1 	bl	8006f0c <HAL_GPIO_Init>

}
 800194a:	b00b      	add	sp, #44	; 0x2c
 800194c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000
 8001954:	48000800 	.word	0x48000800
 8001958:	48000400 	.word	0x48000400
 800195c:	00000000 	.word	0x00000000

08001960 <can_rx_callback.part.0>:
  float tmp_speed = 0;
  if (calib_process.enc_calib_cnt != 0 || calib_process.motor_calib_cnt != 0) {
    return;
  }
  can_rx_cnt++;
  tmp_speed = can_rx_buf.value;
 8001960:	4839      	ldr	r0, [pc, #228]	; (8001a48 <can_rx_callback.part.0+0xe8>)
 8001962:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001a4c <can_rx_callback.part.0+0xec>
 8001966:	edd0 7a00 	vldr	s15, [r0]
  can_rx_cnt++;
 800196a:	4939      	ldr	r1, [pc, #228]	; (8001a50 <can_rx_callback.part.0+0xf0>)
 800196c:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001a54 <can_rx_callback.part.0+0xf4>
 8001970:	680a      	ldr	r2, [r1, #0]
 8001972:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void can_rx_callback(void)
 800197a:	b508      	push	{r3, lr}
  if (tmp_speed > SPEED_CMD_LIMIT_RPS) {
    tmp_speed = SPEED_CMD_LIMIT_RPS;
  } else if (tmp_speed < -SPEED_CMD_LIMIT_RPS) {
    tmp_speed = -SPEED_CMD_LIMIT_RPS;
  }
  switch (can_rx_header.StdId) {
 800197c:	4b36      	ldr	r3, [pc, #216]	; (8001a58 <can_rx_callback.part.0+0xf8>)
 800197e:	bfb8      	it	lt
 8001980:	eef0 7a66 	vmovlt.f32	s15, s13
 8001984:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  can_rx_cnt++;
 800198e:	f102 0201 	add.w	r2, r2, #1
 8001992:	bf88      	it	hi
 8001994:	eef0 7a47 	vmovhi.f32	s15, s14
  switch (can_rx_header.StdId) {
 8001998:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
  can_rx_cnt++;
 800199c:	600a      	str	r2, [r1, #0]
  switch (can_rx_header.StdId) {
 800199e:	d823      	bhi.n	80019e8 <can_rx_callback.part.0+0x88>
 80019a0:	2bff      	cmp	r3, #255	; 0xff
 80019a2:	d914      	bls.n	80019ce <can_rx_callback.part.0+0x6e>
 80019a4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80019a8:	2b10      	cmp	r3, #16
 80019aa:	d80f      	bhi.n	80019cc <can_rx_callback.part.0+0x6c>
 80019ac:	e8df f003 	tbb	[pc, r3]
 80019b0:	32093209 	.word	0x32093209
 80019b4:	0e0e0e0e 	.word	0x0e0e0e0e
 80019b8:	0e0e0e0e 	.word	0x0e0e0e0e
 80019bc:	0e0e0e0e 	.word	0x0e0e0e0e
 80019c0:	38          	.byte	0x38
 80019c1:	00          	.byte	0x00
      cmd[1].speed = tmp_speed;
      cmd[1].timeout_cnt = 100;
      break;

    case 0x102:
      cmd[0].speed = tmp_speed;
 80019c2:	4b26      	ldr	r3, [pc, #152]	; (8001a5c <can_rx_callback.part.0+0xfc>)
      cmd[0].timeout_cnt = 100;
 80019c4:	2264      	movs	r2, #100	; 0x64
      cmd[0].speed = tmp_speed;
 80019c6:	edc3 7a00 	vstr	s15, [r3]
      cmd[0].timeout_cnt = 100;
 80019ca:	611a      	str	r2, [r3, #16]
      }
      break;
    default:
      break;
  }
}
 80019cc:	bd08      	pop	{r3, pc}
  switch (can_rx_header.StdId) {
 80019ce:	2b10      	cmp	r3, #16
 80019d0:	d1fc      	bne.n	80019cc <can_rx_callback.part.0+0x6c>
      if (can_rx_buf.data[0] == 0) {
 80019d2:	7803      	ldrb	r3, [r0, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1f9      	bne.n	80019cc <can_rx_callback.part.0+0x6c>
        if (can_rx_buf.data[1] == 0) {
 80019d8:	7843      	ldrb	r3, [r0, #1]
 80019da:	b35b      	cbz	r3, 8001a34 <can_rx_callback.part.0+0xd4>
        } else if (can_rx_buf.data[1] == 1) {
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d1f5      	bne.n	80019cc <can_rx_callback.part.0+0x6c>
          power_enable_cnt = 100;
 80019e0:	4b1f      	ldr	r3, [pc, #124]	; (8001a60 <can_rx_callback.part.0+0x100>)
 80019e2:	2264      	movs	r2, #100	; 0x64
 80019e4:	601a      	str	r2, [r3, #0]
}
 80019e6:	bd08      	pop	{r3, pc}
  switch (can_rx_header.StdId) {
 80019e8:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 80019ec:	d1ee      	bne.n	80019cc <can_rx_callback.part.0+0x6c>
  }
}

void startCalibrationMode(void)
{
  p("calibration mode!\n");
 80019ee:	481d      	ldr	r0, [pc, #116]	; (8001a64 <can_rx_callback.part.0+0x104>)
 80019f0:	f003 fb10 	bl	8005014 <p>

  calib_process.enc_calib_cnt = MOTOR_CALIB_INIT_CNT;
 80019f4:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8001a40 <can_rx_callback.part.0+0xe0>
 80019f8:	491b      	ldr	r1, [pc, #108]	; (8001a68 <can_rx_callback.part.0+0x108>)
  calib_process.motor_calib_cnt = 0;
  manual_offset_radian = 0;

  cmd[0].speed = 0;
 80019fa:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <can_rx_callback.part.0+0xfc>)
  manual_offset_radian = 0;
 80019fc:	481b      	ldr	r0, [pc, #108]	; (8001a6c <can_rx_callback.part.0+0x10c>)
 80019fe:	2200      	movs	r2, #0
  calib_process.enc_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8001a00:	ed81 7b00 	vstr	d7, [r1]
  cmd[1].speed = 0;

  cmd[0].out_v_final = 2.0;
 8001a04:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  manual_offset_radian = 0;
 8001a08:	6002      	str	r2, [r0, #0]
  cmd[0].speed = 0;
 8001a0a:	601a      	str	r2, [r3, #0]
  cmd[1].speed = 0;
 8001a0c:	615a      	str	r2, [r3, #20]
  cmd[0].out_v_final = 2.0;
 8001a0e:	60d9      	str	r1, [r3, #12]
  cmd[1].out_v_final = 2.0;
 8001a10:	6219      	str	r1, [r3, #32]
}
 8001a12:	bd08      	pop	{r3, pc}
      cmd[1].speed = tmp_speed;
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <can_rx_callback.part.0+0xfc>)
      cmd[1].timeout_cnt = 100;
 8001a16:	2264      	movs	r2, #100	; 0x64
      cmd[1].speed = tmp_speed;
 8001a18:	edc3 7a05 	vstr	s15, [r3, #20]
      cmd[1].timeout_cnt = 100;
 8001a1c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a1e:	bd08      	pop	{r3, pc}
      if (can_rx_buf.data[0] == 3) {
 8001a20:	7803      	ldrb	r3, [r0, #0]
 8001a22:	2b03      	cmp	r3, #3
 8001a24:	d1d2      	bne.n	80019cc <can_rx_callback.part.0+0x6c>
        setPwmOutPutFreeWheel();
 8001a26:	f003 f985 	bl	8004d34 <setPwmOutPutFreeWheel>
        free_wheel_cnt = KICK_FREE_WHEEL_CNT;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <can_rx_callback.part.0+0x110>)
 8001a2c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001a30:	601a      	str	r2, [r3, #0]
}
 8001a32:	bd08      	pop	{r3, pc}
 8001a34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
          HAL_NVIC_SystemReset();
 8001a38:	f004 bf94 	b.w	8006964 <HAL_NVIC_SystemReset>
 8001a3c:	f3af 8000 	nop.w
 8001a40:	000009c4 	.word	0x000009c4
 8001a44:	00000000 	.word	0x00000000
 8001a48:	200003cc 	.word	0x200003cc
 8001a4c:	c2480000 	.word	0xc2480000
 8001a50:	200003d4 	.word	0x200003d4
 8001a54:	42480000 	.word	0x42480000
 8001a58:	200003d8 	.word	0x200003d8
 8001a5c:	200003f4 	.word	0x200003f4
 8001a60:	200004e0 	.word	0x200004e0
 8001a64:	0800d7b0 	.word	0x0800d7b0
 8001a68:	200003b8 	.word	0x200003b8
 8001a6c:	20000448 	.word	0x20000448
 8001a70:	20000004 	.word	0x20000004

08001a74 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) { uart_rx_flag = true; }
 8001a74:	4b01      	ldr	r3, [pc, #4]	; (8001a7c <HAL_UART_RxCpltCallback+0x8>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	4770      	bx	lr
 8001a7c:	20000516 	.word	0x20000516

08001a80 <checkAngleCalibMode>:
{
 8001a80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  calib[motor].xy_field.radian_ave_x += cos(ma702[motor].output_radian);
 8001a84:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8001bbc <checkAngleCalibMode+0x13c>
 8001a88:	4d49      	ldr	r5, [pc, #292]	; (8001bb0 <checkAngleCalibMode+0x130>)
 8001a8a:	eb00 08c0 	add.w	r8, r0, r0, lsl #3
 8001a8e:	eb09 0888 	add.w	r8, r9, r8, lsl #2
{
 8001a92:	ed2d 8b02 	vpush	{d8}
 8001a96:	4606      	mov	r6, r0
  calib[motor].xy_field.radian_ave_x += cos(ma702[motor].output_radian);
 8001a98:	f8d8 0000 	ldr.w	r0, [r8]
 8001a9c:	f7fe fd54 	bl	8000548 <__aeabi_f2d>
 8001aa0:	ec41 0b10 	vmov	d0, r0, r1
 8001aa4:	ec41 0b18 	vmov	d8, r0, r1
 8001aa8:	272c      	movs	r7, #44	; 0x2c
 8001aaa:	f007 fd05 	bl	80094b8 <cos>
 8001aae:	fb06 f707 	mul.w	r7, r6, r7
 8001ab2:	19ec      	adds	r4, r5, r7
 8001ab4:	ec5b ab10 	vmov	sl, fp, d0
 8001ab8:	6960      	ldr	r0, [r4, #20]
 8001aba:	f7fe fd45 	bl	8000548 <__aeabi_f2d>
 8001abe:	4652      	mov	r2, sl
 8001ac0:	465b      	mov	r3, fp
 8001ac2:	f7fe fbe3 	bl	800028c <__adddf3>
 8001ac6:	f7ff f88f 	bl	8000be8 <__aeabi_d2f>
  calib[motor].xy_field.radian_ave_y += sin(ma702[motor].output_radian);
 8001aca:	eeb0 0a48 	vmov.f32	s0, s16
 8001ace:	eef0 0a68 	vmov.f32	s1, s17
  calib[motor].xy_field.radian_ave_x += cos(ma702[motor].output_radian);
 8001ad2:	6160      	str	r0, [r4, #20]
 8001ad4:	ee08 0a10 	vmov	s16, r0
  calib[motor].xy_field.radian_ave_y += sin(ma702[motor].output_radian);
 8001ad8:	f007 fd42 	bl	8009560 <sin>
 8001adc:	ec5b ab10 	vmov	sl, fp, d0
 8001ae0:	69a0      	ldr	r0, [r4, #24]
 8001ae2:	f7fe fd31 	bl	8000548 <__aeabi_f2d>
 8001ae6:	4652      	mov	r2, sl
 8001ae8:	465b      	mov	r3, fp
 8001aea:	f7fe fbcf 	bl	800028c <__adddf3>
 8001aee:	f7ff f87b 	bl	8000be8 <__aeabi_d2f>
  calib[motor].ave_cnt++;
 8001af2:	59eb      	ldr	r3, [r5, r7]
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_force_rotation_speed > 0) {
 8001af4:	6862      	ldr	r2, [r4, #4]
  calib[motor].xy_field.radian_ave_y += sin(ma702[motor].output_radian);
 8001af6:	61a0      	str	r0, [r4, #24]
  calib[motor].ave_cnt++;
 8001af8:	3301      	adds	r3, #1
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_force_rotation_speed > 0) {
 8001afa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  calib[motor].xy_field.radian_ave_y += sin(ma702[motor].output_radian);
 8001afe:	ee07 0a10 	vmov	s14, r0
  calib[motor].ave_cnt++;
 8001b02:	51eb      	str	r3, [r5, r7]
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_force_rotation_speed > 0) {
 8001b04:	dd2c      	ble.n	8001b60 <checkAngleCalibMode+0xe0>
 8001b06:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001b0a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001b0e:	da1f      	bge.n	8001b50 <checkAngleCalibMode+0xd0>
 8001b10:	4928      	ldr	r1, [pc, #160]	; (8001bb4 <checkAngleCalibMode+0x134>)
 8001b12:	edd1 7a00 	vldr	s15, [r1]
 8001b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	f04f 0100 	mov.w	r1, #0
 8001b22:	dd15      	ble.n	8001b50 <checkAngleCalibMode+0xd0>
    calib[motor].xy_field.result_cw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b24:	ee07 3a90 	vmov	s15, r3
 8001b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    calib[motor].result_ccw_cnt++;
 8001b2c:	68e3      	ldr	r3, [r4, #12]
    calib[motor].xy_field.radian_ave_x = 0;
 8001b2e:	6161      	str	r1, [r4, #20]
    calib[motor].xy_field.result_cw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b30:	ee88 6a27 	vdiv.f32	s12, s16, s15
    calib[motor].result_ccw_cnt++;
 8001b34:	3301      	adds	r3, #1
    calib[motor].xy_field.radian_ave_y = 0;
 8001b36:	61a1      	str	r1, [r4, #24]
    calib[motor].result_ccw_cnt++;
 8001b38:	60e3      	str	r3, [r4, #12]
    calib[motor].xy_field.result_cw_y = calib[motor].xy_field.radian_ave_y / calib[motor].ave_cnt;
 8001b3a:	eec7 6a27 	vdiv.f32	s13, s14, s15
    calib[motor].xy_field.result_cw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b3e:	ed84 6a07 	vstr	s12, [r4, #28]
    calib[motor].xy_field.result_cw_y = calib[motor].xy_field.radian_ave_y / calib[motor].ave_cnt;
 8001b42:	edc4 6a08 	vstr	s13, [r4, #32]
    calib[motor].ave_cnt = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	51eb      	str	r3, [r5, r7]
    calibration_print_flag = true;
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <checkAngleCalibMode+0x138>)
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	7019      	strb	r1, [r3, #0]
}
 8001b50:	ecbd 8b02 	vpop	{d8}
  calib[motor].pre_raw = ma702[motor].enc_raw;
 8001b54:	232c      	movs	r3, #44	; 0x2c
 8001b56:	fb03 5006 	mla	r0, r3, r6, r5
 8001b5a:	6042      	str	r2, [r0, #4]
}
 8001b5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (calib[motor].pre_raw < HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw > HARF_OF_ENC_CNT_MAX && calib_force_rotation_speed < 0) {
 8001b60:	d020      	beq.n	8001ba4 <checkAngleCalibMode+0x124>
 8001b62:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001b66:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001b6a:	ddf1      	ble.n	8001b50 <checkAngleCalibMode+0xd0>
 8001b6c:	4911      	ldr	r1, [pc, #68]	; (8001bb4 <checkAngleCalibMode+0x134>)
 8001b6e:	edd1 7a00 	vldr	s15, [r1]
 8001b72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7a:	f04f 0100 	mov.w	r1, #0
 8001b7e:	d5e7      	bpl.n	8001b50 <checkAngleCalibMode+0xd0>
    calib[motor].xy_field.result_ccw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b80:	ee07 3a90 	vmov	s15, r3
 8001b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    calib[motor].result_cw_cnt++;
 8001b88:	68a3      	ldr	r3, [r4, #8]
    calib[motor].xy_field.radian_ave_x = 0;
 8001b8a:	6161      	str	r1, [r4, #20]
    calib[motor].xy_field.result_ccw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b8c:	ee88 6a27 	vdiv.f32	s12, s16, s15
    calib[motor].result_cw_cnt++;
 8001b90:	3301      	adds	r3, #1
    calib[motor].xy_field.radian_ave_y = 0;
 8001b92:	61a1      	str	r1, [r4, #24]
    calib[motor].result_cw_cnt++;
 8001b94:	60a3      	str	r3, [r4, #8]
    calib[motor].xy_field.result_ccw_y = calib[motor].xy_field.radian_ave_y / calib[motor].ave_cnt;
 8001b96:	eec7 6a27 	vdiv.f32	s13, s14, s15
    calib[motor].xy_field.result_ccw_x = calib[motor].xy_field.radian_ave_x / calib[motor].ave_cnt;
 8001b9a:	ed84 6a09 	vstr	s12, [r4, #36]	; 0x24
    calib[motor].xy_field.result_ccw_y = calib[motor].xy_field.radian_ave_y / calib[motor].ave_cnt;
 8001b9e:	edc4 6a0a 	vstr	s13, [r4, #40]	; 0x28
 8001ba2:	e7d0      	b.n	8001b46 <checkAngleCalibMode+0xc6>
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_force_rotation_speed > 0) {
 8001ba4:	2324      	movs	r3, #36	; 0x24
 8001ba6:	fb03 9906 	mla	r9, r3, r6, r9
 8001baa:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001bae:	e7cf      	b.n	8001b50 <checkAngleCalibMode+0xd0>
 8001bb0:	2000035c 	.word	0x2000035c
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	200003c8 	.word	0x200003c8
 8001bbc:	20000580 	.word	0x20000580

08001bc0 <HAL_TIM_PeriodElapsedCallback>:
{
 8001bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  interrupt_timer_cnt++;
 8001bc2:	496b      	ldr	r1, [pc, #428]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
  motor_select_toggle = !motor_select_toggle;
 8001bc4:	4c6b      	ldr	r4, [pc, #428]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
  interrupt_timer_cnt++;
 8001bc6:	680a      	ldr	r2, [r1, #0]
  motor_select_toggle = !motor_select_toggle;
 8001bc8:	7823      	ldrb	r3, [r4, #0]
{
 8001bca:	ed2d 8b02 	vpush	{d8}
  motor_select_toggle = !motor_select_toggle;
 8001bce:	f083 0301 	eor.w	r3, r3, #1
  interrupt_timer_cnt++;
 8001bd2:	3201      	adds	r2, #1
{
 8001bd4:	b083      	sub	sp, #12
  setLedBlue(false);
 8001bd6:	2000      	movs	r0, #0
  motor_select_toggle = !motor_select_toggle;
 8001bd8:	7023      	strb	r3, [r4, #0]
  interrupt_timer_cnt++;
 8001bda:	600a      	str	r2, [r1, #0]
  setLedBlue(false);
 8001bdc:	f7ff fe4e 	bl	800187c <setLedBlue>
  if (calib_process.enc_calib_cnt != 0) {
 8001be0:	4b65      	ldr	r3, [pc, #404]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d03f      	beq.n	8001c68 <HAL_TIM_PeriodElapsedCallback+0xa8>
  manual_offset_radian += calib_force_rotation_speed;
 8001be8:	4b64      	ldr	r3, [pc, #400]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001bea:	4d65      	ldr	r5, [pc, #404]	; (8001d80 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ed95 8a00 	vldr	s16, [r5]
    calibrationProcess(motor_select_toggle);
 8001bf4:	7824      	ldrb	r4, [r4, #0]
  manual_offset_radian += calib_force_rotation_speed;
 8001bf6:	ee38 8a27 	vadd.f32	s16, s16, s15
  if (manual_offset_radian > M_PI * 2) {
 8001bfa:	ee18 0a10 	vmov	r0, s16
 8001bfe:	f7fe fca3 	bl	8000548 <__aeabi_f2d>
 8001c02:	a359      	add	r3, pc, #356	; (adr r3, 8001d68 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c08:	4606      	mov	r6, r0
 8001c0a:	460f      	mov	r7, r1
 8001c0c:	f7fe ff84 	bl	8000b18 <__aeabi_dcmpgt>
 8001c10:	2800      	cmp	r0, #0
 8001c12:	f040 8081 	bne.w	8001d18 <HAL_TIM_PeriodElapsedCallback+0x158>
  if (manual_offset_radian < 0) {
 8001c16:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  manual_offset_radian += calib_force_rotation_speed;
 8001c1e:	ed85 8a00 	vstr	s16, [r5]
  if (manual_offset_radian < 0) {
 8001c22:	f100 808f 	bmi.w	8001d44 <HAL_TIM_PeriodElapsedCallback+0x184>
  if (motor) {
 8001c26:	2c00      	cmp	r4, #0
 8001c28:	d05e      	beq.n	8001ce8 <HAL_TIM_PeriodElapsedCallback+0x128>
    updateADC_M0();
 8001c2a:	f7ff fb0f 	bl	800124c <updateADC_M0>
    updateMA702_M0();
 8001c2e:	f002 fb9b 	bl	8004368 <updateMA702_M0>
    setOutputRadianM0(manual_offset_radian, cmd[0].out_v_final, getBatteryVoltage(), MOTOR_CALIB_VOLTAGE_HIGH);
 8001c32:	4b54      	ldr	r3, [pc, #336]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001c34:	ed95 8a00 	vldr	s16, [r5]
 8001c38:	edd3 0a03 	vldr	s1, [r3, #12]
 8001c3c:	edcd 0a01 	vstr	s1, [sp, #4]
 8001c40:	f7ff fa3e 	bl	80010c0 <getBatteryVoltage>
 8001c44:	eddd 0a01 	vldr	s1, [sp, #4]
 8001c48:	eeb0 1a40 	vmov.f32	s2, s0
 8001c4c:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8001c50:	eeb0 0a48 	vmov.f32	s0, s16
 8001c54:	f002 ff24 	bl	8004aa0 <setOutputRadianM0>
  setLedBlue(true);
 8001c58:	2001      	movs	r0, #1
}
 8001c5a:	b003      	add	sp, #12
 8001c5c:	ecbd 8b02 	vpop	{d8}
 8001c60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  setLedBlue(true);
 8001c64:	f7ff be0a 	b.w	800187c <setLedBlue>
  if (motor) {
 8001c68:	7823      	ldrb	r3, [r4, #0]
 8001c6a:	b1f3      	cbz	r3, 8001caa <HAL_TIM_PeriodElapsedCallback+0xea>
    updateADC_M0();
 8001c6c:	f7ff faee 	bl	800124c <updateADC_M0>
    updateMA702_M0();
 8001c70:	f002 fb7a 	bl	8004368 <updateMA702_M0>
    setOutputRadianM0(ma702[0].output_radian + enc_offset[0].final, cmd[0].out_v_final, getBatteryVoltage(), motor_param[0].output_voltage_limit);
 8001c74:	4b44      	ldr	r3, [pc, #272]	; (8001d88 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001c76:	4a45      	ldr	r2, [pc, #276]	; (8001d8c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001c78:	edd3 7a00 	vldr	s15, [r3]
 8001c7c:	4b41      	ldr	r3, [pc, #260]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001c7e:	ed92 8a00 	vldr	s16, [r2]
 8001c82:	edd3 0a03 	vldr	s1, [r3, #12]
 8001c86:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001c8a:	edcd 0a01 	vstr	s1, [sp, #4]
 8001c8e:	f7ff fa17 	bl	80010c0 <getBatteryVoltage>
 8001c92:	4b3f      	ldr	r3, [pc, #252]	; (8001d90 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001c94:	eddd 0a01 	vldr	s1, [sp, #4]
 8001c98:	edd3 1a01 	vldr	s3, [r3, #4]
 8001c9c:	eeb0 1a40 	vmov.f32	s2, s0
 8001ca0:	eeb0 0a48 	vmov.f32	s0, s16
 8001ca4:	f002 fefc 	bl	8004aa0 <setOutputRadianM0>
}
 8001ca8:	e7d6      	b.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x98>
    updateADC_M1();
 8001caa:	f7ff faff 	bl	80012ac <updateADC_M1>
    updateMA702_M1();
 8001cae:	f002 fbcb 	bl	8004448 <updateMA702_M1>
    setOutputRadianM1(ma702[1].output_radian + enc_offset[1].final, cmd[1].out_v_final, getBatteryVoltage(), motor_param[1].output_voltage_limit);
 8001cb2:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001cb4:	4a35      	ldr	r2, [pc, #212]	; (8001d8c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001cb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cba:	4b32      	ldr	r3, [pc, #200]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001cbc:	ed92 8a09 	vldr	s16, [r2, #36]	; 0x24
 8001cc0:	edd3 0a08 	vldr	s1, [r3, #32]
 8001cc4:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001cc8:	edcd 0a01 	vstr	s1, [sp, #4]
 8001ccc:	f7ff f9f8 	bl	80010c0 <getBatteryVoltage>
 8001cd0:	4b2f      	ldr	r3, [pc, #188]	; (8001d90 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001cd2:	eddd 0a01 	vldr	s1, [sp, #4]
 8001cd6:	edd3 1a03 	vldr	s3, [r3, #12]
 8001cda:	eeb0 1a40 	vmov.f32	s2, s0
 8001cde:	eeb0 0a48 	vmov.f32	s0, s16
 8001ce2:	f002 ff51 	bl	8004b88 <setOutputRadianM1>
 8001ce6:	e7b7      	b.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x98>
    updateADC_M1();
 8001ce8:	f7ff fae0 	bl	80012ac <updateADC_M1>
    updateMA702_M1();
 8001cec:	f002 fbac 	bl	8004448 <updateMA702_M1>
    setOutputRadianM1(manual_offset_radian, cmd[1].out_v_final, getBatteryVoltage(), MOTOR_CALIB_VOLTAGE_HIGH);
 8001cf0:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001cf2:	ed95 8a00 	vldr	s16, [r5]
 8001cf6:	edd3 0a08 	vldr	s1, [r3, #32]
 8001cfa:	edcd 0a01 	vstr	s1, [sp, #4]
 8001cfe:	f7ff f9df 	bl	80010c0 <getBatteryVoltage>
 8001d02:	eddd 0a01 	vldr	s1, [sp, #4]
 8001d06:	eeb0 1a40 	vmov.f32	s2, s0
 8001d0a:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8001d0e:	eeb0 0a48 	vmov.f32	s0, s16
 8001d12:	f002 ff39 	bl	8004b88 <setOutputRadianM1>
 8001d16:	e79f      	b.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x98>
    manual_offset_radian -= M_PI * 2;
 8001d18:	a313      	add	r3, pc, #76	; (adr r3, 8001d68 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	4630      	mov	r0, r6
 8001d20:	4639      	mov	r1, r7
 8001d22:	f7fe fab1 	bl	8000288 <__aeabi_dsub>
 8001d26:	f7fe ff5f 	bl	8000be8 <__aeabi_d2f>
 8001d2a:	4603      	mov	r3, r0
    checkAngleCalibMode(motor);
 8001d2c:	4620      	mov	r0, r4
    manual_offset_radian -= M_PI * 2;
 8001d2e:	602b      	str	r3, [r5, #0]
    checkAngleCalibMode(motor);
 8001d30:	f7ff fea6 	bl	8001a80 <checkAngleCalibMode>
  if (manual_offset_radian < 0) {
 8001d34:	ed95 8a00 	vldr	s16, [r5]
 8001d38:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d40:	f57f af71 	bpl.w	8001c26 <HAL_TIM_PeriodElapsedCallback+0x66>
    manual_offset_radian += M_PI * 2;
 8001d44:	ee18 0a10 	vmov	r0, s16
 8001d48:	f7fe fbfe 	bl	8000548 <__aeabi_f2d>
 8001d4c:	a306      	add	r3, pc, #24	; (adr r3, 8001d68 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d52:	f7fe fa9b 	bl	800028c <__adddf3>
 8001d56:	f7fe ff47 	bl	8000be8 <__aeabi_d2f>
 8001d5a:	4603      	mov	r3, r0
    checkAngleCalibMode(motor);
 8001d5c:	4620      	mov	r0, r4
    manual_offset_radian += M_PI * 2;
 8001d5e:	602b      	str	r3, [r5, #0]
    checkAngleCalibMode(motor);
 8001d60:	f7ff fe8e 	bl	8001a80 <checkAngleCalibMode>
 8001d64:	e75f      	b.n	8001c26 <HAL_TIM_PeriodElapsedCallback+0x66>
 8001d66:	bf00      	nop
 8001d68:	54442d18 	.word	0x54442d18
 8001d6c:	401921fb 	.word	0x401921fb
 8001d70:	20000440 	.word	0x20000440
 8001d74:	20000484 	.word	0x20000484
 8001d78:	200003b8 	.word	0x200003b8
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	20000448 	.word	0x20000448
 8001d84:	200003f4 	.word	0x200003f4
 8001d88:	2000041c 	.word	0x2000041c
 8001d8c:	20000580 	.word	0x20000580
 8001d90:	2000044c 	.word	0x2000044c

08001d94 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 8001d94:	b508      	push	{r3, lr}
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001d96:	4a09      	ldr	r2, [pc, #36]	; (8001dbc <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8001d98:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	f004 fba2 	bl	80064e4 <HAL_CAN_GetRxMessage>
 8001da0:	b108      	cbz	r0, 8001da6 <HAL_CAN_RxFifo0MsgPendingCallback+0x12>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001da2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001da4:	e7fe      	b.n	8001da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
  if (calib_process.enc_calib_cnt != 0 || calib_process.motor_calib_cnt != 0) {
 8001da6:	4a07      	ldr	r2, [pc, #28]	; (8001dc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001da8:	e9d2 3200 	ldrd	r3, r2, [r2]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	d103      	bne.n	8001db8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
}
 8001db0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001db4:	f7ff bdd4 	b.w	8001960 <can_rx_callback.part.0>
 8001db8:	bd08      	pop	{r3, pc}
 8001dba:	bf00      	nop
 8001dbc:	200003d8 	.word	0x200003d8
 8001dc0:	200003cc 	.word	0x200003cc
 8001dc4:	200003b8 	.word	0x200003b8

08001dc8 <HAL_CAN_RxFifo1MsgPendingCallback>:
{
 8001dc8:	b508      	push	{r3, lr}
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001dca:	4a09      	ldr	r2, [pc, #36]	; (8001df0 <HAL_CAN_RxFifo1MsgPendingCallback+0x28>)
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>)
 8001dce:	2101      	movs	r1, #1
 8001dd0:	f004 fb88 	bl	80064e4 <HAL_CAN_GetRxMessage>
 8001dd4:	b108      	cbz	r0, 8001dda <HAL_CAN_RxFifo1MsgPendingCallback+0x12>
 8001dd6:	b672      	cpsid	i
  while (1) {
 8001dd8:	e7fe      	b.n	8001dd8 <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
  if (calib_process.enc_calib_cnt != 0 || calib_process.motor_calib_cnt != 0) {
 8001dda:	4a07      	ldr	r2, [pc, #28]	; (8001df8 <HAL_CAN_RxFifo1MsgPendingCallback+0x30>)
 8001ddc:	e9d2 3200 	ldrd	r3, r2, [r2]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	d103      	bne.n	8001dec <HAL_CAN_RxFifo1MsgPendingCallback+0x24>
}
 8001de4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001de8:	f7ff bdba 	b.w	8001960 <can_rx_callback.part.0>
 8001dec:	bd08      	pop	{r3, pc}
 8001dee:	bf00      	nop
 8001df0:	200003d8 	.word	0x200003d8
 8001df4:	200003cc 	.word	0x200003cc
 8001df8:	200003b8 	.word	0x200003b8

08001dfc <speedToOutputVoltage>:
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001dfc:	4a33      	ldr	r2, [pc, #204]	; (8001ecc <speedToOutputVoltage+0xd0>)
 8001dfe:	4934      	ldr	r1, [pc, #208]	; (8001ed0 <speedToOutputVoltage+0xd4>)
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001e00:	4b34      	ldr	r3, [pc, #208]	; (8001ed4 <speedToOutputVoltage+0xd8>)
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001e02:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001e06:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001e0a:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 8001e0e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8001e12:	edd1 7a00 	vldr	s15, [r1]
 8001e16:	ed92 6a02 	vldr	s12, [r2, #8]
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001e1a:	edd3 6a00 	vldr	s13, [r3]
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001e1e:	492e      	ldr	r1, [pc, #184]	; (8001ed8 <speedToOutputVoltage+0xdc>)
 8001e20:	ee26 7a27 	vmul.f32	s14, s12, s15
 8001e24:	222c      	movs	r2, #44	; 0x2c
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001e26:	ee67 7aa6 	vmul.f32	s15, s15, s13
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001e2a:	fb02 1200 	mla	r2, r2, r0, r1
  float output_voltage_diff = cmd[motor].out_v - pid[motor].eff_voltage;
 8001e2e:	ee77 5ac7 	vsub.f32	s11, s15, s14
  if (output_voltage_diff > +pid[motor].diff_voltage_limit) {
 8001e32:	ed92 5a09 	vldr	s10, [r2, #36]	; 0x24
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001e36:	ed82 7a00 	vstr	s14, [r2]
  if (output_voltage_diff > +pid[motor].diff_voltage_limit) {
 8001e3a:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8001e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001e42:	edc3 7a02 	vstr	s15, [r3, #8]
  if (output_voltage_diff > +pid[motor].diff_voltage_limit) {
 8001e46:	d52b      	bpl.n	8001ea0 <speedToOutputVoltage+0xa4>
    cmd[motor].out_v = pid[motor].eff_voltage + pid[motor].diff_voltage_limit;
 8001e48:	ee37 7a05 	vadd.f32	s14, s14, s10
 8001e4c:	ed83 7a02 	vstr	s14, [r3, #8]
  if (output_voltage_diff > +pid[motor].error_integral_limit) {
 8001e50:	232c      	movs	r3, #44	; 0x2c
 8001e52:	fb03 1300 	mla	r3, r3, r0, r1
 8001e56:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e5a:	eef4 7ae5 	vcmpe.f32	s15, s11
 8001e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e62:	d50f      	bpl.n	8001e84 <speedToOutputVoltage+0x88>
    if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed)) {
 8001e64:	eeb0 6ac6 	vabs.f32	s12, s12
 8001e68:	eef0 6ae6 	vabs.f32	s13, s13
 8001e6c:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8001e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e74:	d513      	bpl.n	8001e9e <speedToOutputVoltage+0xa2>
      pid[motor].load_limit_cnt++;
 8001e76:	232c      	movs	r3, #44	; 0x2c
 8001e78:	fb03 1100 	mla	r1, r3, r0, r1
 8001e7c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8001e7e:	3301      	adds	r3, #1
 8001e80:	628b      	str	r3, [r1, #40]	; 0x28
 8001e82:	4770      	bx	lr
  } else if (output_voltage_diff < -pid[motor].error_integral_limit) {
 8001e84:	eef1 7a67 	vneg.f32	s15, s15
 8001e88:	eef4 7ae5 	vcmpe.f32	s15, s11
 8001e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e90:	dc12      	bgt.n	8001eb8 <speedToOutputVoltage+0xbc>
  } else if (pid[motor].load_limit_cnt > 0) {
 8001e92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e94:	2a00      	cmp	r2, #0
    pid[motor].load_limit_cnt--;
 8001e96:	bfc4      	itt	gt
 8001e98:	f102 32ff 	addgt.w	r2, r2, #4294967295
 8001e9c:	629a      	strgt	r2, [r3, #40]	; 0x28
}
 8001e9e:	4770      	bx	lr
  } else if (output_voltage_diff < -pid[motor].diff_voltage_limit) {
 8001ea0:	eef1 7a45 	vneg.f32	s15, s10
 8001ea4:	eef4 7ae5 	vcmpe.f32	s15, s11
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cmd[motor].out_v = pid[motor].eff_voltage - pid[motor].diff_voltage_limit;
 8001eac:	bfc4      	itt	gt
 8001eae:	ee37 7a45 	vsubgt.f32	s14, s14, s10
 8001eb2:	ed83 7a02 	vstrgt	s14, [r3, #8]
 8001eb6:	e7cb      	b.n	8001e50 <speedToOutputVoltage+0x54>
    if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed)) {
 8001eb8:	eeb0 6ac6 	vabs.f32	s12, s12
 8001ebc:	eef0 6ae6 	vabs.f32	s13, s13
 8001ec0:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8001ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec8:	d4d5      	bmi.n	8001e76 <speedToOutputVoltage+0x7a>
 8001eca:	4770      	bx	lr
 8001ecc:	2000045c 	.word	0x2000045c
 8001ed0:	2000044c 	.word	0x2000044c
 8001ed4:	200003f4 	.word	0x200003f4
 8001ed8:	20000488 	.word	0x20000488
 8001edc:	00000000 	.word	0x00000000

08001ee0 <runMode>:
{
 8001ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (free_wheel_cnt > 0) {
 8001ee4:	f8df a350 	ldr.w	sl, [pc, #848]	; 8002238 <runMode+0x358>
{
 8001ee8:	ed2d 8b02 	vpush	{d8}
  if (free_wheel_cnt > 0) {
 8001eec:	f8da 3000 	ldr.w	r3, [sl]
{
 8001ef0:	b087      	sub	sp, #28
  if (free_wheel_cnt > 0) {
 8001ef2:	b12b      	cbz	r3, 8001f00 <runMode+0x20>
    free_wheel_cnt--;
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	f8ca 3000 	str.w	r3, [sl]
    if (free_wheel_cnt == 0) {
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f000 8093 	beq.w	8002026 <runMode+0x146>
  if (manual_offset_radian > M_PI * 2) {
 8001f00:	4fb9      	ldr	r7, [pc, #740]	; (80021e8 <runMode+0x308>)
 8001f02:	6838      	ldr	r0, [r7, #0]
 8001f04:	f7fe fb20 	bl	8000548 <__aeabi_f2d>
 8001f08:	a3b5      	add	r3, pc, #724	; (adr r3, 80021e0 <runMode+0x300>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fe03 	bl	8000b18 <__aeabi_dcmpgt>
 8001f12:	b108      	cbz	r0, 8001f18 <runMode+0x38>
    manual_offset_radian = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	f8df 8320 	ldr.w	r8, [pc, #800]	; 800223c <runMode+0x35c>
 8001f1c:	4db3      	ldr	r5, [pc, #716]	; (80021ec <runMode+0x30c>)
      cmd[i].out_v = 0;
 8001f1e:	ed9f 8ab4 	vldr	s16, [pc, #720]	; 80021f0 <runMode+0x310>
 8001f22:	f8cd a010 	str.w	sl, [sp, #16]
 8001f26:	4644      	mov	r4, r8
{
 8001f28:	2600      	movs	r6, #0
      cmd[i].speed = -10.0;
 8001f2a:	eefa 8a04 	vmov.f32	s17, #164	; 0xc1200000 -10.0
    if (isPushedSW1()) {
 8001f2e:	f7ff fc6d 	bl	800180c <isPushedSW1>
 8001f32:	2800      	cmp	r0, #0
 8001f34:	d069      	beq.n	800200a <runMode+0x12a>
      cmd[i].speed = 10.0;
 8001f36:	4baf      	ldr	r3, [pc, #700]	; (80021f4 <runMode+0x314>)
 8001f38:	6023      	str	r3, [r4, #0]
    speedToOutputVoltage(i);
 8001f3a:	4630      	mov	r0, r6
 8001f3c:	f7ff ff5e 	bl	8001dfc <speedToOutputVoltage>
    if (cmd[i].timeout_cnt > 0) {
 8001f40:	6923      	ldr	r3, [r4, #16]
 8001f42:	2b00      	cmp	r3, #0
      cmd[i].timeout_cnt--;
 8001f44:	bfc4      	itt	gt
 8001f46:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8001f4a:	6123      	strgt	r3, [r4, #16]
    if (cmd[i].timeout_cnt == 0) {
 8001f4c:	bb63      	cbnz	r3, 8001fa8 <runMode+0xc8>
    if (free_wheel_cnt > 0) {
 8001f4e:	9b04      	ldr	r3, [sp, #16]
      cmd[i].out_v = 0;
 8001f50:	ed84 8a02 	vstr	s16, [r4, #8]
    if (free_wheel_cnt > 0) {
 8001f54:	f8d3 b000 	ldr.w	fp, [r3]
 8001f58:	f1bb 0f00 	cmp.w	fp, #0
 8001f5c:	f000 8195 	beq.w	800228a <runMode+0x3aa>
      cmd[i].out_v = 0;
 8001f60:	ed84 8a02 	vstr	s16, [r4, #8]
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001f64:	ed84 8a03 	vstr	s16, [r4, #12]
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 8001f68:	edd5 7a01 	vldr	s15, [r5, #4]
 8001f6c:	ed97 7a00 	vldr	s14, [r7]
 8001f70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f74:	462b      	mov	r3, r5
 8001f76:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 2; i++) {
 8001f7a:	3508      	adds	r5, #8
 8001f7c:	3414      	adds	r4, #20
 8001f7e:	2e00      	cmp	r6, #0
 8001f80:	d03e      	beq.n	8002000 <runMode+0x120>
  print_cnt++;
 8001f82:	4c9d      	ldr	r4, [pc, #628]	; (80021f8 <runMode+0x318>)
 8001f84:	7823      	ldrb	r3, [r4, #0]
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2db      	uxtb	r3, r3
  switch (print_cnt) {
 8001f8a:	1e5a      	subs	r2, r3, #1
  print_cnt++;
 8001f8c:	7023      	strb	r3, [r4, #0]
  switch (print_cnt) {
 8001f8e:	2a07      	cmp	r2, #7
 8001f90:	f200 817e 	bhi.w	8002290 <runMode+0x3b0>
 8001f94:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001f98:	0073004a 	.word	0x0073004a
 8001f9c:	00a8008c 	.word	0x00a8008c
 8001fa0:	00d000c1 	.word	0x00d000c1
 8001fa4:	015400fa 	.word	0x015400fa
    if (free_wheel_cnt > 0) {
 8001fa8:	9b04      	ldr	r3, [sp, #16]
 8001faa:	f8d3 b000 	ldr.w	fp, [r3]
 8001fae:	f1bb 0f00 	cmp.w	fp, #0
 8001fb2:	d1d5      	bne.n	8001f60 <runMode+0x80>
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001fb4:	edd4 7a02 	vldr	s15, [r4, #8]
  if (cmd[motor].out_v_final < 0) {
 8001fb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001fc0:	edc4 7a03 	vstr	s15, [r4, #12]
  if (cmd[motor].out_v_final < 0) {
 8001fc4:	d5d0      	bpl.n	8001f68 <runMode+0x88>
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8001fc6:	6838      	ldr	r0, [r7, #0]
 8001fc8:	f7fe fabe 	bl	8000548 <__aeabi_f2d>
 8001fcc:	4b8b      	ldr	r3, [pc, #556]	; (80021fc <runMode+0x31c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f7fe f95a 	bl	8000288 <__aeabi_dsub>
 8001fd4:	4681      	mov	r9, r0
 8001fd6:	6868      	ldr	r0, [r5, #4]
 8001fd8:	468a      	mov	sl, r1
 8001fda:	f7fe fab5 	bl	8000548 <__aeabi_f2d>
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	4651      	mov	r1, sl
 8001fe4:	4648      	mov	r0, r9
 8001fe6:	f7fe f951 	bl	800028c <__adddf3>
 8001fea:	f7fe fdfd 	bl	8000be8 <__aeabi_d2f>
 8001fee:	ee07 0a90 	vmov	s15, r0
 8001ff2:	462b      	mov	r3, r5
 8001ff4:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 2; i++) {
 8001ff8:	3508      	adds	r5, #8
 8001ffa:	3414      	adds	r4, #20
 8001ffc:	2e00      	cmp	r6, #0
 8001ffe:	d1c0      	bne.n	8001f82 <runMode+0xa2>
 8002000:	2601      	movs	r6, #1
    if (isPushedSW1()) {
 8002002:	f7ff fc03 	bl	800180c <isPushedSW1>
 8002006:	2800      	cmp	r0, #0
 8002008:	d195      	bne.n	8001f36 <runMode+0x56>
    } else if (isPushedSW2()) {
 800200a:	f7ff fc0b 	bl	8001824 <isPushedSW2>
 800200e:	b110      	cbz	r0, 8002016 <runMode+0x136>
      cmd[i].speed = -10.0;
 8002010:	edc4 8a00 	vstr	s17, [r4]
 8002014:	e791      	b.n	8001f3a <runMode+0x5a>
    } else if (isPushedSW3()) {
 8002016:	f7ff fc11 	bl	800183c <isPushedSW3>
 800201a:	2800      	cmp	r0, #0
 800201c:	f000 812d 	beq.w	800227a <runMode+0x39a>
      resumePwmOutput();
 8002020:	f002 fed4 	bl	8004dcc <resumePwmOutput>
 8002024:	e789      	b.n	8001f3a <runMode+0x5a>
      resumePwmOutput();
 8002026:	f002 fed1 	bl	8004dcc <resumePwmOutput>
 800202a:	e769      	b.n	8001f00 <runMode+0x20>
      p("CS %+5.2f %+5.2f / BV %4.1f ", getCurrentM0(), getCurrentM1(), getBatteryVoltage());
 800202c:	f7ff f860 	bl	80010f0 <getCurrentM0>
 8002030:	ee10 5a10 	vmov	r5, s0
 8002034:	f7ff f878 	bl	8001128 <getCurrentM1>
 8002038:	ee10 4a10 	vmov	r4, s0
 800203c:	f7ff f840 	bl	80010c0 <getBatteryVoltage>
 8002040:	4628      	mov	r0, r5
 8002042:	ee10 5a10 	vmov	r5, s0
 8002046:	f7fe fa7f 	bl	8000548 <__aeabi_f2d>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4628      	mov	r0, r5
 8002050:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002054:	f7fe fa78 	bl	8000548 <__aeabi_f2d>
 8002058:	4606      	mov	r6, r0
 800205a:	460f      	mov	r7, r1
 800205c:	4620      	mov	r0, r4
 800205e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002062:	f7fe fa71 	bl	8000548 <__aeabi_f2d>
 8002066:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800206a:	e9cd 0100 	strd	r0, r1, [sp]
 800206e:	4864      	ldr	r0, [pc, #400]	; (8002200 <runMode+0x320>)
 8002070:	f002 ffd0 	bl	8005014 <p>
}
 8002074:	b007      	add	sp, #28
 8002076:	ecbd 8b02 	vpop	{d8}
 800207a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("RPS %+6.1f %+6.1f Free %4d ", motor_real[0].rps, motor_real[1].rps, free_wheel_cnt);
 800207e:	4c61      	ldr	r4, [pc, #388]	; (8002204 <runMode+0x324>)
 8002080:	68a0      	ldr	r0, [r4, #8]
 8002082:	f7fe fa61 	bl	8000548 <__aeabi_f2d>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	69e0      	ldr	r0, [r4, #28]
 800208c:	f8cd b008 	str.w	fp, [sp, #8]
 8002090:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002094:	f7fe fa58 	bl	8000548 <__aeabi_f2d>
 8002098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800209c:	e9cd 0100 	strd	r0, r1, [sp]
 80020a0:	4859      	ldr	r0, [pc, #356]	; (8002208 <runMode+0x328>)
 80020a2:	f002 ffb7 	bl	8005014 <p>
}
 80020a6:	b007      	add	sp, #28
 80020a8:	ecbd 8b02 	vpop	{d8}
 80020ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("RAW %5d %5d Out_v %+5.1f %5.1f ", ma702[0].enc_raw, ma702[1].enc_raw, cmd[0].out_v, cmd[1].out_v);
 80020b0:	4b56      	ldr	r3, [pc, #344]	; (800220c <runMode+0x32c>)
 80020b2:	f8d8 001c 	ldr.w	r0, [r8, #28]
 80020b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020b8:	685c      	ldr	r4, [r3, #4]
 80020ba:	9204      	str	r2, [sp, #16]
 80020bc:	f7fe fa44 	bl	8000548 <__aeabi_f2d>
 80020c0:	4606      	mov	r6, r0
 80020c2:	460f      	mov	r7, r1
 80020c4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80020c8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80020cc:	f7fe fa3c 	bl	8000548 <__aeabi_f2d>
 80020d0:	9a04      	ldr	r2, [sp, #16]
 80020d2:	e9cd 0100 	strd	r0, r1, [sp]
 80020d6:	484e      	ldr	r0, [pc, #312]	; (8002210 <runMode+0x330>)
 80020d8:	4621      	mov	r1, r4
 80020da:	f002 ff9b 	bl	8005014 <p>
}
 80020de:	b007      	add	sp, #28
 80020e0:	ecbd 8b02 	vpop	{d8}
 80020e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("Rx %4ld CPU %3d GD %4.1f ", can_rx_cnt, main_loop_remain_counter, getGateDriverDCDCVoltage());
 80020e8:	4b4a      	ldr	r3, [pc, #296]	; (8002214 <runMode+0x334>)
 80020ea:	4c4b      	ldr	r4, [pc, #300]	; (8002218 <runMode+0x338>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	9204      	str	r2, [sp, #16]
 80020f0:	6825      	ldr	r5, [r4, #0]
 80020f2:	f7ff f895 	bl	8001220 <getGateDriverDCDCVoltage>
 80020f6:	ee10 0a10 	vmov	r0, s0
 80020fa:	f7fe fa25 	bl	8000548 <__aeabi_f2d>
 80020fe:	9a04      	ldr	r2, [sp, #16]
 8002100:	e9cd 0100 	strd	r0, r1, [sp]
 8002104:	4845      	ldr	r0, [pc, #276]	; (800221c <runMode+0x33c>)
 8002106:	4629      	mov	r1, r5
 8002108:	f002 ff84 	bl	8005014 <p>
      can_rx_cnt = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	6023      	str	r3, [r4, #0]
}
 8002110:	b007      	add	sp, #28
 8002112:	ecbd 8b02 	vpop	{d8}
 8002116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("T %+4d %+4d ", getTempM0(), getTempM1());
 800211a:	f7ff f851 	bl	80011c0 <getTempM0>
 800211e:	9004      	str	r0, [sp, #16]
 8002120:	f7ff f81e 	bl	8001160 <getTempM1>
 8002124:	9904      	ldr	r1, [sp, #16]
 8002126:	4602      	mov	r2, r0
 8002128:	483d      	ldr	r0, [pc, #244]	; (8002220 <runMode+0x340>)
}
 800212a:	b007      	add	sp, #28
 800212c:	ecbd 8b02 	vpop	{d8}
 8002130:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      p("T %+4d %+4d ", getTempM0(), getTempM1());
 8002134:	f002 bf6e 	b.w	8005014 <p>
      p("LoadV %+5.2f %+5.2f CanFail %4d ", cmd[0].out_v - pid[0].eff_voltage, cmd[1].out_v - pid[1].eff_voltage, can_send_fail_cnt);
 8002138:	4d3a      	ldr	r5, [pc, #232]	; (8002224 <runMode+0x344>)
 800213a:	ed98 7a02 	vldr	s14, [r8, #8]
 800213e:	edd5 7a00 	vldr	s15, [r5]
 8002142:	4c39      	ldr	r4, [pc, #228]	; (8002228 <runMode+0x348>)
 8002144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002148:	ee17 0a90 	vmov	r0, s15
 800214c:	f7fe f9fc 	bl	8000548 <__aeabi_f2d>
 8002150:	edd5 7a0b 	vldr	s15, [r5, #44]	; 0x2c
 8002154:	ed98 7a07 	vldr	s14, [r8, #28]
 8002158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	ee17 0a90 	vmov	r0, s15
 8002164:	6821      	ldr	r1, [r4, #0]
 8002166:	9102      	str	r1, [sp, #8]
 8002168:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800216c:	f7fe f9ec 	bl	8000548 <__aeabi_f2d>
 8002170:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002174:	e9cd 0100 	strd	r0, r1, [sp]
 8002178:	482c      	ldr	r0, [pc, #176]	; (800222c <runMode+0x34c>)
 800217a:	f002 ff4b 	bl	8005014 <p>
      can_send_fail_cnt = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	6023      	str	r3, [r4, #0]
}
 8002182:	b007      	add	sp, #28
 8002184:	ecbd 8b02 	vpop	{d8}
 8002188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("LoadCnt %3.2f %3.2f ", (float)pid[0].load_limit_cnt / MOTOR_OVER_LOAD_CNT_LIMIT, (float)pid[1].load_limit_cnt / MOTOR_OVER_LOAD_CNT_LIMIT);
 800218c:	4c25      	ldr	r4, [pc, #148]	; (8002224 <runMode+0x344>)
 800218e:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8002230 <runMode+0x350>
 8002192:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8002196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800219a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800219e:	ee17 0a90 	vmov	r0, s15
 80021a2:	f7fe f9d1 	bl	8000548 <__aeabi_f2d>
 80021a6:	edd4 7a15 	vldr	s15, [r4, #84]	; 0x54
 80021aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ae:	4602      	mov	r2, r0
 80021b0:	ee67 7a88 	vmul.f32	s15, s15, s16
 80021b4:	460b      	mov	r3, r1
 80021b6:	ee17 0a90 	vmov	r0, s15
 80021ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80021be:	f7fe f9c3 	bl	8000548 <__aeabi_f2d>
 80021c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80021c6:	e9cd 0100 	strd	r0, r1, [sp]
 80021ca:	481a      	ldr	r0, [pc, #104]	; (8002234 <runMode+0x354>)
 80021cc:	f002 ff22 	bl	8005014 <p>
}
 80021d0:	b007      	add	sp, #28
 80021d2:	ecbd 8b02 	vpop	{d8}
 80021d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021da:	bf00      	nop
 80021dc:	f3af 8000 	nop.w
 80021e0:	54442d18 	.word	0x54442d18
 80021e4:	401921fb 	.word	0x401921fb
 80021e8:	20000448 	.word	0x20000448
 80021ec:	2000041c 	.word	0x2000041c
 80021f0:	00000000 	.word	0x00000000
 80021f4:	41200000 	.word	0x41200000
 80021f8:	200004e4 	.word	0x200004e4
 80021fc:	40100000 	.word	0x40100000
 8002200:	0800d7c4 	.word	0x0800d7c4
 8002204:	2000045c 	.word	0x2000045c
 8002208:	0800d7e4 	.word	0x0800d7e4
 800220c:	20000580 	.word	0x20000580
 8002210:	0800d800 	.word	0x0800d800
 8002214:	20000444 	.word	0x20000444
 8002218:	200003d4 	.word	0x200003d4
 800221c:	0800d820 	.word	0x0800d820
 8002220:	0800d83c 	.word	0x0800d83c
 8002224:	20000488 	.word	0x20000488
 8002228:	20000314 	.word	0x20000314
 800222c:	0800d84c 	.word	0x0800d84c
 8002230:	39aec33e 	.word	0x39aec33e
 8002234:	0800d870 	.word	0x0800d870
 8002238:	20000004 	.word	0x20000004
 800223c:	200003f4 	.word	0x200003f4
      p("TO %4d %4d diff max M0 %+6d, M1 %+6d %d", cmd[0].timeout_cnt, cmd[1].timeout_cnt, motor_real[0].diff_cnt_max, motor_real[1].diff_cnt_max, enc_over_speed_cnt_error_flag);
 8002240:	4c16      	ldr	r4, [pc, #88]	; (800229c <runMode+0x3bc>)
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <runMode+0x3c0>)
 8002244:	69a2      	ldr	r2, [r4, #24]
 8002246:	7819      	ldrb	r1, [r3, #0]
 8002248:	4816      	ldr	r0, [pc, #88]	; (80022a4 <runMode+0x3c4>)
 800224a:	6863      	ldr	r3, [r4, #4]
 800224c:	e9cd 2100 	strd	r2, r1, [sp]
 8002250:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 8002254:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8002258:	f002 fedc 	bl	8005014 <p>
      ma702[0].diff_max = 0;
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <runMode+0x3c8>)
      motor_real[0].diff_cnt_max = 0;
 800225e:	2200      	movs	r2, #0
      ma702[0].diff_min = 65535;
 8002260:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002264:	e9c3 1205 	strd	r1, r2, [r3, #20]
      ma702[1].diff_min = 65535;
 8002268:	e9c3 120e 	strd	r1, r2, [r3, #56]	; 0x38
      motor_real[0].diff_cnt_max = 0;
 800226c:	6062      	str	r2, [r4, #4]
      motor_real[1].diff_cnt_max = 0;
 800226e:	61a2      	str	r2, [r4, #24]
}
 8002270:	b007      	add	sp, #28
 8002272:	ecbd 8b02 	vpop	{d8}
 8002276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (isPushedSW4()) {
 800227a:	f7ff faeb 	bl	8001854 <isPushedSW4>
 800227e:	2800      	cmp	r0, #0
 8002280:	f43f ae5b 	beq.w	8001f3a <runMode+0x5a>
      setPwmOutPutFreeWheel();
 8002284:	f002 fd56 	bl	8004d34 <setPwmOutPutFreeWheel>
 8002288:	e657      	b.n	8001f3a <runMode+0x5a>
  cmd[motor].out_v_final = cmd[motor].out_v;
 800228a:	ed84 8a03 	vstr	s16, [r4, #12]
  if (cmd[motor].out_v_final < 0) {
 800228e:	e66b      	b.n	8001f68 <runMode+0x88>
      p("\n");
 8002290:	4806      	ldr	r0, [pc, #24]	; (80022ac <runMode+0x3cc>)
 8002292:	f002 febf 	bl	8005014 <p>
      print_cnt = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	7023      	strb	r3, [r4, #0]
}
 800229a:	e6eb      	b.n	8002074 <runMode+0x194>
 800229c:	2000045c 	.word	0x2000045c
 80022a0:	20000434 	.word	0x20000434
 80022a4:	0800d888 	.word	0x0800d888
 80022a8:	20000580 	.word	0x20000580
 80022ac:	0800daac 	.word	0x0800daac

080022b0 <encoderCalibrationMode>:
{
 80022b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (calibration_print_flag) {
 80022b4:	4bd2      	ldr	r3, [pc, #840]	; (8002600 <encoderCalibrationMode+0x350>)
{
 80022b6:	ed2d 8b0e 	vpush	{d8-d14}
  if (calibration_print_flag) {
 80022ba:	781a      	ldrb	r2, [r3, #0]
{
 80022bc:	b095      	sub	sp, #84	; 0x54
  if (calibration_print_flag) {
 80022be:	bb0a      	cbnz	r2, 8002304 <encoderCalibrationMode+0x54>
  if (calib[0].result_ccw_cnt > MOTOR_CALIB_CYCLE && calib[1].result_ccw_cnt > MOTOR_CALIB_CYCLE && calib_force_rotation_speed > 0) {
 80022c0:	4cd0      	ldr	r4, [pc, #832]	; (8002604 <encoderCalibrationMode+0x354>)
 80022c2:	68e3      	ldr	r3, [r4, #12]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	dd02      	ble.n	80022ce <encoderCalibrationMode+0x1e>
 80022c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80022ca:	2b0c      	cmp	r3, #12
 80022cc:	dc0a      	bgt.n	80022e4 <encoderCalibrationMode+0x34>
  if (calib[0].result_cw_cnt > MOTOR_CALIB_CYCLE && calib[1].result_cw_cnt > MOTOR_CALIB_CYCLE) {
 80022ce:	68a3      	ldr	r3, [r4, #8]
 80022d0:	2b0c      	cmp	r3, #12
 80022d2:	dd02      	ble.n	80022da <encoderCalibrationMode+0x2a>
 80022d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022d6:	2b0c      	cmp	r3, #12
 80022d8:	dc77      	bgt.n	80023ca <encoderCalibrationMode+0x11a>
}
 80022da:	b015      	add	sp, #84	; 0x54
 80022dc:	ecbd 8b0e 	vpop	{d8-d14}
 80022e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (calib[0].result_ccw_cnt > MOTOR_CALIB_CYCLE && calib[1].result_ccw_cnt > MOTOR_CALIB_CYCLE && calib_force_rotation_speed > 0) {
 80022e4:	4bc8      	ldr	r3, [pc, #800]	; (8002608 <encoderCalibrationMode+0x358>)
 80022e6:	edd3 7a00 	vldr	s15, [r3]
 80022ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f2:	ddec      	ble.n	80022ce <encoderCalibrationMode+0x1e>
    calib_force_rotation_speed = -calib_force_rotation_speed;  //CCW
 80022f4:	eef1 7a67 	vneg.f32	s15, s15
    HAL_Delay(1);                                              // write out uart buffer
 80022f8:	2001      	movs	r0, #1
    calib_force_rotation_speed = -calib_force_rotation_speed;  //CCW
 80022fa:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);                                              // write out uart buffer
 80022fe:	f002 ff79 	bl	80051f4 <HAL_Delay>
 8002302:	e7e4      	b.n	80022ce <encoderCalibrationMode+0x1e>
    p("enc = %+5.2f %+5.2f  / M0 X %+5.2f Y %+5.2f / M1 X %+5.2f Y %+5.2f / Rad %+5.2f %+5.2f\n", ma702[0].output_radian, ma702[1].output_radian, cos(ma702[0].output_radian),
 8002304:	4cc1      	ldr	r4, [pc, #772]	; (800260c <encoderCalibrationMode+0x35c>)
    calibration_print_flag = false;
 8002306:	2200      	movs	r2, #0
    p("enc = %+5.2f %+5.2f  / M0 X %+5.2f Y %+5.2f / M1 X %+5.2f Y %+5.2f / Rad %+5.2f %+5.2f\n", ma702[0].output_radian, ma702[1].output_radian, cos(ma702[0].output_radian),
 8002308:	6820      	ldr	r0, [r4, #0]
    calibration_print_flag = false;
 800230a:	701a      	strb	r2, [r3, #0]
    p("enc = %+5.2f %+5.2f  / M0 X %+5.2f Y %+5.2f / M1 X %+5.2f Y %+5.2f / Rad %+5.2f %+5.2f\n", ma702[0].output_radian, ma702[1].output_radian, cos(ma702[0].output_radian),
 800230c:	f7fe f91c 	bl	8000548 <__aeabi_f2d>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002316:	ec43 2b18 	vmov	d8, r2, r3
 800231a:	f7fe f915 	bl	8000548 <__aeabi_f2d>
 800231e:	eeb0 0a48 	vmov.f32	s0, s16
 8002322:	eef0 0a68 	vmov.f32	s1, s17
 8002326:	ec41 0b19 	vmov	d9, r0, r1
 800232a:	f007 f8c5 	bl	80094b8 <cos>
 800232e:	eeb0 da40 	vmov.f32	s26, s0
 8002332:	eef0 da60 	vmov.f32	s27, s1
 8002336:	eeb0 0a48 	vmov.f32	s0, s16
 800233a:	eef0 0a68 	vmov.f32	s1, s17
 800233e:	f007 f90f 	bl	8009560 <sin>
 8002342:	eeb0 aa40 	vmov.f32	s20, s0
 8002346:	eef0 aa60 	vmov.f32	s21, s1
 800234a:	eeb0 0a49 	vmov.f32	s0, s18
 800234e:	eef0 0a69 	vmov.f32	s1, s19
 8002352:	f007 f8b1 	bl	80094b8 <cos>
 8002356:	eeb0 ba40 	vmov.f32	s22, s0
 800235a:	eef0 ba60 	vmov.f32	s23, s1
 800235e:	eeb0 0a49 	vmov.f32	s0, s18
 8002362:	eef0 0a69 	vmov.f32	s1, s19
 8002366:	f007 f8fb 	bl	8009560 <sin>
 800236a:	eeb0 1a4d 	vmov.f32	s2, s26
 800236e:	eef0 1a6d 	vmov.f32	s3, s27
 8002372:	eeb0 ca40 	vmov.f32	s24, s0
 8002376:	eef0 ca60 	vmov.f32	s25, s1
 800237a:	eeb0 0a4a 	vmov.f32	s0, s20
 800237e:	eef0 0a6a 	vmov.f32	s1, s21
 8002382:	f007 f897 	bl	80094b4 <atan2>
 8002386:	eeb0 1a4b 	vmov.f32	s2, s22
 800238a:	eef0 1a6b 	vmov.f32	s3, s23
 800238e:	eeb0 ea40 	vmov.f32	s28, s0
 8002392:	eef0 ea60 	vmov.f32	s29, s1
 8002396:	eeb0 0a4c 	vmov.f32	s0, s24
 800239a:	eef0 0a6c 	vmov.f32	s1, s25
 800239e:	f007 f889 	bl	80094b4 <atan2>
 80023a2:	ed8d eb0a 	vstr	d14, [sp, #40]	; 0x28
 80023a6:	ed8d 0b0c 	vstr	d0, [sp, #48]	; 0x30
 80023aa:	ed8d cb08 	vstr	d12, [sp, #32]
 80023ae:	ed8d bb06 	vstr	d11, [sp, #24]
 80023b2:	ed8d ab04 	vstr	d10, [sp, #16]
 80023b6:	ed8d db02 	vstr	d13, [sp, #8]
 80023ba:	ed8d 9b00 	vstr	d9, [sp]
 80023be:	ec53 2b18 	vmov	r2, r3, d8
 80023c2:	4893      	ldr	r0, [pc, #588]	; (8002610 <encoderCalibrationMode+0x360>)
 80023c4:	f002 fe26 	bl	8005014 <p>
 80023c8:	e77a      	b.n	80022c0 <encoderCalibrationMode+0x10>
    cmd[0].out_v_final = 0;
 80023ca:	ed9f 9a92 	vldr	s18, [pc, #584]	; 8002614 <encoderCalibrationMode+0x364>
 80023ce:	4d92      	ldr	r5, [pc, #584]	; (8002618 <encoderCalibrationMode+0x368>)
 80023d0:	f8df b274 	ldr.w	fp, [pc, #628]	; 8002648 <encoderCalibrationMode+0x398>
 80023d4:	ed85 9a03 	vstr	s18, [r5, #12]
    cmd[1].out_v_final = 0;
 80023d8:	ed85 9a08 	vstr	s18, [r5, #32]
    HAL_Delay(1);  // write out uart buffer
 80023dc:	2001      	movs	r0, #1
 80023de:	f002 ff09 	bl	80051f4 <HAL_Delay>
    for (int i = 0; i < 2; i++) {
 80023e2:	f04f 0900 	mov.w	r9, #0
 80023e6:	4b8d      	ldr	r3, [pc, #564]	; (800261c <encoderCalibrationMode+0x36c>)
 80023e8:	930e      	str	r3, [sp, #56]	; 0x38
 80023ea:	4c86      	ldr	r4, [pc, #536]	; (8002604 <encoderCalibrationMode+0x354>)
    float xy_field_ave_x[2] = {0}, xy_field_ave_y[2] = {0}, xy_field_offset_radian[2] = {0, 0};
 80023ec:	ed8d 9a12 	vstr	s18, [sp, #72]	; 0x48
 80023f0:	464b      	mov	r3, r9
 80023f2:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
    for (int i = 0; i < 2; i++) {
 80023f6:	46a9      	mov	r9, r5
 80023f8:	46da      	mov	sl, fp
 80023fa:	f10d 0848 	add.w	r8, sp, #72	; 0x48
 80023fe:	461d      	mov	r5, r3
      p("Motor : %d\n", i);
 8002400:	4887      	ldr	r0, [pc, #540]	; (8002620 <encoderCalibrationMode+0x370>)
 8002402:	4629      	mov	r1, r5
 8002404:	f002 fe06 	bl	8005014 <p>
      p("CW X %+5.2f Y %+5.2f\n", calib[i].xy_field.result_cw_x, calib[i].xy_field.result_cw_y);
 8002408:	69e0      	ldr	r0, [r4, #28]
 800240a:	f7fe f89d 	bl	8000548 <__aeabi_f2d>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	6a20      	ldr	r0, [r4, #32]
 8002414:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8002418:	f7fe f896 	bl	8000548 <__aeabi_f2d>
 800241c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002420:	e9cd 0100 	strd	r0, r1, [sp]
 8002424:	487f      	ldr	r0, [pc, #508]	; (8002624 <encoderCalibrationMode+0x374>)
 8002426:	f002 fdf5 	bl	8005014 <p>
      p("CCW X %+5.2f Y %+5.2f\n", calib[i].xy_field.result_ccw_x, calib[i].xy_field.result_ccw_y);
 800242a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800242c:	f7fe f88c 	bl	8000548 <__aeabi_f2d>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002436:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800243a:	f7fe f885 	bl	8000548 <__aeabi_f2d>
 800243e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002442:	e9cd 0100 	strd	r0, r1, [sp]
 8002446:	4878      	ldr	r0, [pc, #480]	; (8002628 <encoderCalibrationMode+0x378>)
 8002448:	f002 fde4 	bl	8005014 <p>
      p("CW rad %+5.2f\n", atan2(calib[i].xy_field.result_cw_y, calib[i].xy_field.result_cw_x));
 800244c:	69e0      	ldr	r0, [r4, #28]
 800244e:	f7fe f87b 	bl	8000548 <__aeabi_f2d>
 8002452:	ec41 0b18 	vmov	d8, r0, r1
 8002456:	6a20      	ldr	r0, [r4, #32]
 8002458:	f7fe f876 	bl	8000548 <__aeabi_f2d>
 800245c:	eeb0 1a48 	vmov.f32	s2, s16
 8002460:	eef0 1a68 	vmov.f32	s3, s17
 8002464:	ec41 0b10 	vmov	d0, r0, r1
 8002468:	f007 f824 	bl	80094b4 <atan2>
 800246c:	486f      	ldr	r0, [pc, #444]	; (800262c <encoderCalibrationMode+0x37c>)
 800246e:	ec53 2b10 	vmov	r2, r3, d0
 8002472:	f002 fdcf 	bl	8005014 <p>
      p("CCW rad %+5.2f\n", atan2(calib[i].xy_field.result_ccw_y, calib[i].xy_field.result_ccw_x));
 8002476:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002478:	f7fe f866 	bl	8000548 <__aeabi_f2d>
 800247c:	ec41 0b18 	vmov	d8, r0, r1
 8002480:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002482:	f7fe f861 	bl	8000548 <__aeabi_f2d>
 8002486:	eeb0 1a48 	vmov.f32	s2, s16
 800248a:	eef0 1a68 	vmov.f32	s3, s17
 800248e:	ec41 0b10 	vmov	d0, r0, r1
 8002492:	f007 f80f 	bl	80094b4 <atan2>
 8002496:	4866      	ldr	r0, [pc, #408]	; (8002630 <encoderCalibrationMode+0x380>)
 8002498:	ec53 2b10 	vmov	r2, r3, d0
 800249c:	f002 fdba 	bl	8005014 <p>
      xy_field_ave_y[i] = calib[i].xy_field.result_cw_y + calib[i].xy_field.result_ccw_y;
 80024a0:	ed94 7a08 	vldr	s14, [r4, #32]
 80024a4:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
      xy_field_offset_radian[i] = (2 * M_PI) - atan2(xy_field_ave_y[i], xy_field_ave_x[i]);
 80024a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ac:	ee17 0a90 	vmov	r0, s15
 80024b0:	f7fe f84a 	bl	8000548 <__aeabi_f2d>
      xy_field_ave_x[i] = calib[i].xy_field.result_cw_x + calib[i].xy_field.result_ccw_x;
 80024b4:	ed94 7a07 	vldr	s14, [r4, #28]
 80024b8:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
      xy_field_offset_radian[i] = (2 * M_PI) - atan2(xy_field_ave_y[i], xy_field_ave_x[i]);
 80024bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c0:	ec41 0b18 	vmov	d8, r0, r1
 80024c4:	ee17 0a90 	vmov	r0, s15
 80024c8:	f7fe f83e 	bl	8000548 <__aeabi_f2d>
 80024cc:	eeb0 0a48 	vmov.f32	s0, s16
 80024d0:	eef0 0a68 	vmov.f32	s1, s17
 80024d4:	460b      	mov	r3, r1
 80024d6:	4602      	mov	r2, r0
 80024d8:	ec43 2b11 	vmov	d1, r2, r3
 80024dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80024e0:	f006 ffe8 	bl	80094b4 <atan2>
 80024e4:	ec57 6b10 	vmov	r6, r7, d0
      p("CW+CCW X %+5.2f Y %+5.2f\n", xy_field_ave_x[i], xy_field_ave_y[i]);
 80024e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80024ec:	ed8d 8b00 	vstr	d8, [sp]
 80024f0:	4850      	ldr	r0, [pc, #320]	; (8002634 <encoderCalibrationMode+0x384>)
 80024f2:	f002 fd8f 	bl	8005014 <p>
      xy_field_offset_radian[i] = (2 * M_PI) - atan2(xy_field_ave_y[i], xy_field_ave_x[i]);
 80024f6:	4632      	mov	r2, r6
 80024f8:	463b      	mov	r3, r7
 80024fa:	a13f      	add	r1, pc, #252	; (adr r1, 80025f8 <encoderCalibrationMode+0x348>)
 80024fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002500:	f7fd fec2 	bl	8000288 <__aeabi_dsub>
 8002504:	f7fe fb70 	bl	8000be8 <__aeabi_d2f>
      xy_field_offset_radian[i] += ROTATION_OFFSET_RADIAN;
 8002508:	ee07 0a10 	vmov	s14, r0
 800250c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002510:	ee37 8a27 	vadd.f32	s16, s14, s15
      if (xy_field_offset_radian[i] > M_PI * 2) {
 8002514:	ee18 0a10 	vmov	r0, s16
 8002518:	f7fe f816 	bl	8000548 <__aeabi_f2d>
 800251c:	a336      	add	r3, pc, #216	; (adr r3, 80025f8 <encoderCalibrationMode+0x348>)
 800251e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002522:	4606      	mov	r6, r0
 8002524:	460f      	mov	r7, r1
 8002526:	f7fe faf7 	bl	8000b18 <__aeabi_dcmpgt>
 800252a:	2800      	cmp	r0, #0
 800252c:	f040 808e 	bne.w	800264c <encoderCalibrationMode+0x39c>
      xy_field_offset_radian[i] += ROTATION_OFFSET_RADIAN;
 8002530:	ed88 8a00 	vstr	s16, [r8]
      if (xy_field_offset_radian[i] < 0) {
 8002534:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253c:	d510      	bpl.n	8002560 <encoderCalibrationMode+0x2b0>
        xy_field_offset_radian[i] += M_PI * 2;
 800253e:	a32e      	add	r3, pc, #184	; (adr r3, 80025f8 <encoderCalibrationMode+0x348>)
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	4630      	mov	r0, r6
 8002546:	4639      	mov	r1, r7
 8002548:	f7fd fea0 	bl	800028c <__adddf3>
 800254c:	f7fe fb4c 	bl	8000be8 <__aeabi_d2f>
 8002550:	ee08 0a10 	vmov	s16, r0
 8002554:	f8c8 0000 	str.w	r0, [r8]
      p("Rad M0 %+5.2f\n\n", xy_field_offset_radian[i]);
 8002558:	f7fd fff6 	bl	8000548 <__aeabi_f2d>
 800255c:	4606      	mov	r6, r0
 800255e:	460f      	mov	r7, r1
 8002560:	4632      	mov	r2, r6
 8002562:	463b      	mov	r3, r7
 8002564:	4834      	ldr	r0, [pc, #208]	; (8002638 <encoderCalibrationMode+0x388>)
 8002566:	f002 fd55 	bl	8005014 <p>
      flash.calib[i] = enc_offset[i].zero_calib;
 800256a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
      enc_offset[i].zero_calib = xy_field_offset_radian[i];
 800256c:	ed8a 8a01 	vstr	s16, [sl, #4]
      calib[i].result_cw_cnt = 0;
 8002570:	2600      	movs	r6, #0
      flash.calib[i] = enc_offset[i].zero_calib;
 8002572:	eca3 8a01 	vstmia	r3!, {s16}
      calib[i].result_cw_cnt = 0;
 8002576:	60a6      	str	r6, [r4, #8]
      cmd[i].out_v_final = 0;
 8002578:	ed89 9a03 	vstr	s18, [r9, #12]
      calib[i].ave_cnt = 0;
 800257c:	f844 6b2c 	str.w	r6, [r4], #44
    for (int i = 0; i < 2; i++) {
 8002580:	f108 0804 	add.w	r8, r8, #4
      flash.calib[i] = enc_offset[i].zero_calib;
 8002584:	930e      	str	r3, [sp, #56]	; 0x38
    for (int i = 0; i < 2; i++) {
 8002586:	f10a 0a08 	add.w	sl, sl, #8
 800258a:	f109 0914 	add.w	r9, r9, #20
 800258e:	2d00      	cmp	r5, #0
 8002590:	d06e      	beq.n	8002670 <encoderCalibrationMode+0x3c0>
    writeEncCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 8002592:	eddb 0a03 	vldr	s1, [fp, #12]
 8002596:	ed9b 0a01 	vldr	s0, [fp, #4]
 800259a:	f7ff f90b 	bl	80017b4 <writeEncCalibrationValue>
      flash.calib[i] = xy_field_offset_radian[i];
 800259e:	4b1f      	ldr	r3, [pc, #124]	; (800261c <encoderCalibrationMode+0x36c>)
      enc_offset[i].zero_calib = xy_field_offset_radian[i];
 80025a0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80025a2:	9812      	ldr	r0, [sp, #72]	; 0x48
      flash.calib[i] = xy_field_offset_radian[i];
 80025a4:	6018      	str	r0, [r3, #0]
 80025a6:	605c      	str	r4, [r3, #4]
    manual_offset_radian = 0;  // ,enc_calib_cnt = 0
 80025a8:	4b24      	ldr	r3, [pc, #144]	; (800263c <encoderCalibrationMode+0x38c>)
      enc_offset[i].zero_calib = xy_field_offset_radian[i];
 80025aa:	f8cb 400c 	str.w	r4, [fp, #12]
    manual_offset_radian = 0;  // ,enc_calib_cnt = 0
 80025ae:	ed83 9a00 	vstr	s18, [r3]
    calib_process.motor_calib_mode = 0;
 80025b2:	4b23      	ldr	r3, [pc, #140]	; (8002640 <encoderCalibrationMode+0x390>)
      enc_offset[i].zero_calib = xy_field_offset_radian[i];
 80025b4:	f8cb 0004 	str.w	r0, [fp, #4]
    calib_process.motor_calib_mode = 0;
 80025b8:	609e      	str	r6, [r3, #8]
    calib_process.enc_calib_cnt = 0;
 80025ba:	2701      	movs	r7, #1
 80025bc:	2600      	movs	r6, #0
 80025be:	e9c3 6700 	strd	r6, r7, [r3]
    p("calib %+5.2f %+5.2f", enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 80025c2:	f7fd ffc1 	bl	8000548 <__aeabi_f2d>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4620      	mov	r0, r4
 80025cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80025d0:	f7fd ffba 	bl	8000548 <__aeabi_f2d>
 80025d4:	4604      	mov	r4, r0
 80025d6:	460d      	mov	r5, r1
 80025d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80025dc:	e9cd 4500 	strd	r4, r5, [sp]
 80025e0:	4818      	ldr	r0, [pc, #96]	; (8002644 <encoderCalibrationMode+0x394>)
 80025e2:	f002 fd17 	bl	8005014 <p>
    HAL_Delay(900);
 80025e6:	f44f 7061 	mov.w	r0, #900	; 0x384
}
 80025ea:	b015      	add	sp, #84	; 0x54
 80025ec:	ecbd 8b0e 	vpop	{d8-d14}
 80025f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_Delay(900);
 80025f4:	f002 bdfe 	b.w	80051f4 <HAL_Delay>
 80025f8:	54442d18 	.word	0x54442d18
 80025fc:	401921fb 	.word	0x401921fb
 8002600:	200003c8 	.word	0x200003c8
 8002604:	2000035c 	.word	0x2000035c
 8002608:	20000000 	.word	0x20000000
 800260c:	20000580 	.word	0x20000580
 8002610:	0800d8b0 	.word	0x0800d8b0
 8002614:	00000000 	.word	0x00000000
 8002618:	200003f4 	.word	0x200003f4
 800261c:	20000340 	.word	0x20000340
 8002620:	0800d908 	.word	0x0800d908
 8002624:	0800d950 	.word	0x0800d950
 8002628:	0800d914 	.word	0x0800d914
 800262c:	0800d92c 	.word	0x0800d92c
 8002630:	0800d93c 	.word	0x0800d93c
 8002634:	0800d94c 	.word	0x0800d94c
 8002638:	0800d968 	.word	0x0800d968
 800263c:	20000448 	.word	0x20000448
 8002640:	200003b8 	.word	0x200003b8
 8002644:	0800d978 	.word	0x0800d978
 8002648:	2000041c 	.word	0x2000041c
        xy_field_offset_radian[i] -= M_PI * 2;
 800264c:	a30a      	add	r3, pc, #40	; (adr r3, 8002678 <encoderCalibrationMode+0x3c8>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	4630      	mov	r0, r6
 8002654:	4639      	mov	r1, r7
 8002656:	f7fd fe17 	bl	8000288 <__aeabi_dsub>
 800265a:	f7fe fac5 	bl	8000be8 <__aeabi_d2f>
 800265e:	ee08 0a10 	vmov	s16, r0
 8002662:	f8c8 0000 	str.w	r0, [r8]
        xy_field_offset_radian[i] += M_PI * 2;
 8002666:	f7fd ff6f 	bl	8000548 <__aeabi_f2d>
 800266a:	4606      	mov	r6, r0
 800266c:	460f      	mov	r7, r1
 800266e:	e761      	b.n	8002534 <encoderCalibrationMode+0x284>
 8002670:	2501      	movs	r5, #1
 8002672:	e6c5      	b.n	8002400 <encoderCalibrationMode+0x150>
 8002674:	f3af 8000 	nop.w
 8002678:	54442d18 	.word	0x54442d18
 800267c:	401921fb 	.word	0x401921fb

08002680 <motorCalibrationMode>:
{
 8002680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (calib_process.motor_calib_cnt > 1) {
 8002684:	f8df 936c 	ldr.w	r9, [pc, #876]	; 80029f4 <motorCalibrationMode+0x374>
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 8002688:	4bc8      	ldr	r3, [pc, #800]	; (80029ac <motorCalibrationMode+0x32c>)
  if (calib_process.motor_calib_cnt > 1) {
 800268a:	f8d9 4004 	ldr.w	r4, [r9, #4]
{
 800268e:	ed2d 8b02 	vpush	{d8}
  if (calib_process.motor_calib_cnt > 1) {
 8002692:	2c01      	cmp	r4, #1
{
 8002694:	b085      	sub	sp, #20
  if (calib_process.motor_calib_cnt > 1) {
 8002696:	f240 80a9 	bls.w	80027ec <motorCalibrationMode+0x16c>
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 800269a:	ed93 8a00 	vldr	s16, [r3]
    calib_process.motor_calib_cnt--;
 800269e:	3c01      	subs	r4, #1
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 80026a0:	ee18 0a10 	vmov	r0, s16
    calib_process.motor_calib_cnt--;
 80026a4:	f8c9 4004 	str.w	r4, [r9, #4]
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 80026a8:	f7fd ff4e 	bl	8000548 <__aeabi_f2d>
 80026ac:	4bc0      	ldr	r3, [pc, #768]	; (80029b0 <motorCalibrationMode+0x330>)
        cmd[i].out_v = calib_process.motor_calib_voltage;
 80026ae:	edd9 8a03 	vldr	s17, [r9, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f7fd fde8 	bl	8000288 <__aeabi_dsub>
    if (calib_process.motor_calib_cnt > 1) {
 80026b8:	2c01      	cmp	r4, #1
 80026ba:	4606      	mov	r6, r0
 80026bc:	460f      	mov	r7, r1
 80026be:	f000 8214 	beq.w	8002aea <motorCalibrationMode+0x46a>
      if (calib_process.motor_calib_cnt < MOTOR_CALIB_START_CNT) {
 80026c2:	f240 53db 	movw	r3, #1499	; 0x5db
 80026c6:	429c      	cmp	r4, r3
 80026c8:	d93f      	bls.n	800274a <motorCalibrationMode+0xca>
      if (calib_process.motor_calib_cnt < MOTOR_CALIB_READY_CNT) {
 80026ca:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
 80026ce:	d346      	bcc.n	800275e <motorCalibrationMode+0xde>
      cmd[i].out_v = 0;
 80026d0:	f8df 8324 	ldr.w	r8, [pc, #804]	; 80029f8 <motorCalibrationMode+0x378>
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8c8 3008 	str.w	r3, [r8, #8]
  cmd[motor].out_v_final = cmd[motor].out_v;
 80026da:	f8c8 300c 	str.w	r3, [r8, #12]
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 80026de:	4db5      	ldr	r5, [pc, #724]	; (80029b4 <motorCalibrationMode+0x334>)
 80026e0:	edd5 7a01 	vldr	s15, [r5, #4]
 80026e4:	ee78 7a27 	vadd.f32	s15, s16, s15
    if (calib_process.motor_calib_cnt > 1) {
 80026e8:	2c01      	cmp	r4, #1
 80026ea:	edc5 7a00 	vstr	s15, [r5]
 80026ee:	d953      	bls.n	8002798 <motorCalibrationMode+0x118>
      if (calib_process.motor_calib_cnt < MOTOR_CALIB_START_CNT) {
 80026f0:	f240 53db 	movw	r3, #1499	; 0x5db
 80026f4:	429c      	cmp	r4, r3
 80026f6:	d86c      	bhi.n	80027d2 <motorCalibrationMode+0x152>
        calib[i].rps_integral += motor_real[i].rps;
 80026f8:	4baf      	ldr	r3, [pc, #700]	; (80029b8 <motorCalibrationMode+0x338>)
 80026fa:	4ab0      	ldr	r2, [pc, #704]	; (80029bc <motorCalibrationMode+0x33c>)
 80026fc:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002700:	edd2 7a07 	vldr	s15, [r2, #28]
 8002704:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002708:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
        cmd[i].out_v = calib_process.motor_calib_voltage;
 800270c:	eef0 7a68 	vmov.f32	s15, s17
  if (cmd[motor].out_v_final < 0) {
 8002710:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        cmd[i].out_v = calib_process.motor_calib_voltage;
 8002718:	edc8 8a07 	vstr	s17, [r8, #28]
  cmd[motor].out_v_final = cmd[motor].out_v;
 800271c:	edc8 7a08 	vstr	s15, [r8, #32]
  if (cmd[motor].out_v_final < 0) {
 8002720:	d544      	bpl.n	80027ac <motorCalibrationMode+0x12c>
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8002722:	68e8      	ldr	r0, [r5, #12]
 8002724:	f7fd ff10 	bl	8000548 <__aeabi_f2d>
 8002728:	4632      	mov	r2, r6
 800272a:	463b      	mov	r3, r7
 800272c:	f7fd fdae 	bl	800028c <__adddf3>
 8002730:	f7fe fa5a 	bl	8000be8 <__aeabi_d2f>
 8002734:	ee08 0a10 	vmov	s16, r0
  if (calib_process.motor_calib_cnt == 1) {
 8002738:	2c01      	cmp	r4, #1
 800273a:	ed85 8a02 	vstr	s16, [r5, #8]
 800273e:	d03d      	beq.n	80027bc <motorCalibrationMode+0x13c>
}
 8002740:	b005      	add	sp, #20
 8002742:	ecbd 8b02 	vpop	{d8}
 8002746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        calib[i].rps_integral += motor_real[i].rps;
 800274a:	4b9b      	ldr	r3, [pc, #620]	; (80029b8 <motorCalibrationMode+0x338>)
 800274c:	4a9b      	ldr	r2, [pc, #620]	; (80029bc <motorCalibrationMode+0x33c>)
 800274e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002752:	edd2 7a02 	vldr	s15, [r2, #8]
 8002756:	ee77 7a87 	vadd.f32	s15, s15, s14
 800275a:	edc3 7a04 	vstr	s15, [r3, #16]
        cmd[i].out_v = calib_process.motor_calib_voltage;
 800275e:	f8df 8298 	ldr.w	r8, [pc, #664]	; 80029f8 <motorCalibrationMode+0x378>
 8002762:	eef0 7a68 	vmov.f32	s15, s17
 8002766:	edc8 8a02 	vstr	s17, [r8, #8]
  if (cmd[motor].out_v_final < 0) {
 800276a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cmd[motor].out_v_final = cmd[motor].out_v;
 8002772:	edc8 7a03 	vstr	s15, [r8, #12]
  if (cmd[motor].out_v_final < 0) {
 8002776:	d5b2      	bpl.n	80026de <motorCalibrationMode+0x5e>
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8002778:	4d8e      	ldr	r5, [pc, #568]	; (80029b4 <motorCalibrationMode+0x334>)
 800277a:	6868      	ldr	r0, [r5, #4]
 800277c:	f7fd fee4 	bl	8000548 <__aeabi_f2d>
 8002780:	4632      	mov	r2, r6
 8002782:	463b      	mov	r3, r7
 8002784:	f7fd fd82 	bl	800028c <__adddf3>
 8002788:	f7fe fa2e 	bl	8000be8 <__aeabi_d2f>
 800278c:	ee07 0a90 	vmov	s15, r0
    if (calib_process.motor_calib_cnt > 1) {
 8002790:	2c01      	cmp	r4, #1
 8002792:	edc5 7a00 	vstr	s15, [r5]
 8002796:	d8ab      	bhi.n	80026f0 <motorCalibrationMode+0x70>
    } else if (calib_process.motor_calib_cnt == 1) {
 8002798:	d01e      	beq.n	80027d8 <motorCalibrationMode+0x158>
  cmd[motor].out_v_final = cmd[motor].out_v;
 800279a:	edd8 7a07 	vldr	s15, [r8, #28]
  if (cmd[motor].out_v_final < 0) {
 800279e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cmd[motor].out_v_final = cmd[motor].out_v;
 80027a6:	edc8 7a08 	vstr	s15, [r8, #32]
  if (cmd[motor].out_v_final < 0) {
 80027aa:	d4ba      	bmi.n	8002722 <motorCalibrationMode+0xa2>
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 80027ac:	edd5 7a03 	vldr	s15, [r5, #12]
 80027b0:	ee38 8a27 	vadd.f32	s16, s16, s15
  if (calib_process.motor_calib_cnt == 1) {
 80027b4:	2c01      	cmp	r4, #1
 80027b6:	ed85 8a02 	vstr	s16, [r5, #8]
 80027ba:	d1c1      	bne.n	8002740 <motorCalibrationMode+0xc0>
    switch (calib_process.motor_calib_mode) {
 80027bc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	f200 8194 	bhi.w	8002aee <motorCalibrationMode+0x46e>
 80027c6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80027ca:	016b      	.short	0x016b
 80027cc:	00800119 	.word	0x00800119
 80027d0:	0028      	.short	0x0028
      if (calib_process.motor_calib_cnt < MOTOR_CALIB_READY_CNT) {
 80027d2:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
 80027d6:	d399      	bcc.n	800270c <motorCalibrationMode+0x8c>
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 80027d8:	edd5 7a03 	vldr	s15, [r5, #12]
      cmd[i].out_v = 0;
 80027dc:	2300      	movs	r3, #0
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 80027de:	ee38 8a27 	vadd.f32	s16, s16, s15
      cmd[i].out_v = 0;
 80027e2:	f8c8 301c 	str.w	r3, [r8, #28]
  cmd[motor].out_v_final = cmd[motor].out_v;
 80027e6:	f8c8 3020 	str.w	r3, [r8, #32]
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 80027ea:	e7e3      	b.n	80027b4 <motorCalibrationMode+0x134>
 80027ec:	ed93 8a00 	vldr	s16, [r3]
        cmd[i].out_v = calib_process.motor_calib_voltage;
 80027f0:	edd9 8a03 	vldr	s17, [r9, #12]
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 80027f4:	ee18 0a10 	vmov	r0, s16
 80027f8:	f7fd fea6 	bl	8000548 <__aeabi_f2d>
 80027fc:	4b6c      	ldr	r3, [pc, #432]	; (80029b0 <motorCalibrationMode+0x330>)
 80027fe:	2200      	movs	r2, #0
 8002800:	f7fd fd42 	bl	8000288 <__aeabi_dsub>
    } else if (calib_process.motor_calib_cnt == 1) {
 8002804:	2c01      	cmp	r4, #1
 8002806:	4606      	mov	r6, r0
 8002808:	460f      	mov	r7, r1
 800280a:	f000 816e 	beq.w	8002aea <motorCalibrationMode+0x46a>
  cmd[motor].out_v_final = cmd[motor].out_v;
 800280e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80029f8 <motorCalibrationMode+0x378>
 8002812:	2400      	movs	r4, #0
 8002814:	edd8 7a02 	vldr	s15, [r8, #8]
 8002818:	e7a7      	b.n	800276a <motorCalibrationMode+0xea>
        rps_per_v_cw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 800281a:	4b67      	ldr	r3, [pc, #412]	; (80029b8 <motorCalibrationMode+0x338>)
 800281c:	eddf 6a68 	vldr	s13, [pc, #416]	; 80029c0 <motorCalibrationMode+0x340>
 8002820:	ed93 7a04 	vldr	s14, [r3, #16]
        rps_per_v_cw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002824:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
        rps_per_v_cw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002828:	4c66      	ldr	r4, [pc, #408]	; (80029c4 <motorCalibrationMode+0x344>)
        rps_per_v_cw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 800282a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        rps_per_v_cw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 800282e:	ee27 7a26 	vmul.f32	s14, s14, s13
        rps_per_v_cw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002832:	ee87 8aa8 	vdiv.f32	s16, s15, s17
        calib[0].rps_integral = 0;
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]
        calib[1].rps_integral = 0;
 800283a:	63da      	str	r2, [r3, #60]	; 0x3c
        rps_per_v_cw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 800283c:	eec7 6a28 	vdiv.f32	s13, s14, s17
        rps_per_v_cw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002840:	ed84 8a01 	vstr	s16, [r4, #4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_cw_h[0], rps_per_v_cw_h[1]);
 8002844:	ee16 0a90 	vmov	r0, s13
        rps_per_v_cw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002848:	edc4 6a00 	vstr	s13, [r4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_cw_h[0], rps_per_v_cw_h[1]);
 800284c:	f7fd fe7c 	bl	8000548 <__aeabi_f2d>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	ee18 0a10 	vmov	r0, s16
 8002858:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800285c:	f7fd fe74 	bl	8000548 <__aeabi_f2d>
 8002860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002864:	e9cd 0100 	strd	r0, r1, [sp]
 8002868:	4857      	ldr	r0, [pc, #348]	; (80029c8 <motorCalibrationMode+0x348>)
 800286a:	f002 fbd3 	bl	8005014 <p>
        if (checkMotorRpsError(rps_per_v_cw_h[0], rps_per_v_cw_h[1])) {
 800286e:	edd4 6a00 	vldr	s13, [r4]
 8002872:	ed94 6a01 	vldr	s12, [r4, #4]
  if (fabs(m0 - m1) > MOTOR_CALIB_M0_M1_ERROR_TRERANCE) {
 8002876:	ee76 7ac6 	vsub.f32	s15, s13, s12
 800287a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800287e:	eef0 7ae7 	vabs.f32	s15, s15
 8002882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288a:	f300 8127 	bgt.w	8002adc <motorCalibrationMode+0x45c>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 800288e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8002892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002896:	f100 8197 	bmi.w	8002bc8 <motorCalibrationMode+0x548>
        if (rps_per_v_cw_l[0] < 4.0) {
 800289a:	4a4c      	ldr	r2, [pc, #304]	; (80029cc <motorCalibrationMode+0x34c>)
        calib_process.motor_calib_mode++;
 800289c:	f8d9 3008 	ldr.w	r3, [r9, #8]
        if (rps_per_v_cw_l[0] < 4.0) {
 80028a0:	ed92 7a00 	vldr	s14, [r2]
 80028a4:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 80028a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        calib_process.motor_calib_mode++;
 80028b0:	f103 0302 	add.w	r3, r3, #2
        calib_process.motor_calib_cnt = MOTOR_CALIB_INIT_CNT;
 80028b4:	f640 12c4 	movw	r2, #2500	; 0x9c4
        calib_process.motor_calib_mode++;
 80028b8:	e9c9 2301 	strd	r2, r3, [r9, #4]
          calib_process.motor_calib_voltage = -MOTOR_CALIB_VOLTAGE_HIGH / 2;
 80028bc:	bf59      	ittee	pl
 80028be:	4944      	ldrpl	r1, [pc, #272]	; (80029d0 <motorCalibrationMode+0x350>)
        if (rps_per_v_cw_l[0] < 4.0) {
 80028c0:	4b44      	ldrpl	r3, [pc, #272]	; (80029d4 <motorCalibrationMode+0x354>)
 80028c2:	4b45      	ldrmi	r3, [pc, #276]	; (80029d8 <motorCalibrationMode+0x358>)
          calib_process.motor_calib_voltage = -MOTOR_CALIB_VOLTAGE_HIGH;
 80028c4:	4945      	ldrmi	r1, [pc, #276]	; (80029dc <motorCalibrationMode+0x35c>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	e0e0      	b.n	8002a8c <motorCalibrationMode+0x40c>
        rps_per_v_ccw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028ca:	4b3b      	ldr	r3, [pc, #236]	; (80029b8 <motorCalibrationMode+0x338>)
 80028cc:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80029c0 <motorCalibrationMode+0x340>
 80028d0:	ed93 7a04 	vldr	s14, [r3, #16]
        rps_per_v_ccw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028d4:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
        rps_per_v_ccw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028d8:	4c41      	ldr	r4, [pc, #260]	; (80029e0 <motorCalibrationMode+0x360>)
        rps_per_v_ccw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028da:	ee67 7aa6 	vmul.f32	s15, s15, s13
        rps_per_v_ccw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028de:	ee27 7a26 	vmul.f32	s14, s14, s13
        rps_per_v_ccw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028e2:	ee87 8aa8 	vdiv.f32	s16, s15, s17
        calib[0].rps_integral = 0;
 80028e6:	2200      	movs	r2, #0
 80028e8:	611a      	str	r2, [r3, #16]
        calib[1].rps_integral = 0;
 80028ea:	63da      	str	r2, [r3, #60]	; 0x3c
        rps_per_v_ccw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028ec:	eec7 6a28 	vdiv.f32	s13, s14, s17
        rps_per_v_ccw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028f0:	ed84 8a01 	vstr	s16, [r4, #4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_ccw_l[0], rps_per_v_ccw_l[1]);
 80028f4:	ee16 0a90 	vmov	r0, s13
        rps_per_v_ccw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80028f8:	edc4 6a00 	vstr	s13, [r4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_ccw_l[0], rps_per_v_ccw_l[1]);
 80028fc:	f7fd fe24 	bl	8000548 <__aeabi_f2d>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	ee18 0a10 	vmov	r0, s16
 8002908:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800290c:	f7fd fe1c 	bl	8000548 <__aeabi_f2d>
 8002910:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002914:	e9cd 0100 	strd	r0, r1, [sp]
 8002918:	482b      	ldr	r0, [pc, #172]	; (80029c8 <motorCalibrationMode+0x348>)
 800291a:	f002 fb7b 	bl	8005014 <p>
        if (checkMotorRpsError(rps_per_v_ccw_l[0], rps_per_v_ccw_l[1])) {
 800291e:	edd4 7a00 	vldr	s15, [r4]
 8002922:	ed94 6a01 	vldr	s12, [r4, #4]
  if (fabs(m0 - m1) > MOTOR_CALIB_M0_M1_ERROR_TRERANCE) {
 8002926:	ee37 7ac6 	vsub.f32	s14, s15, s12
 800292a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800292e:	eeb0 7ac7 	vabs.f32	s14, s14
 8002932:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293a:	f300 80cf 	bgt.w	8002adc <motorCalibrationMode+0x45c>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 800293e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8002942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002946:	f100 8138 	bmi.w	8002bba <motorCalibrationMode+0x53a>
        } else if (checkMotorRpsHighLowError(rps_per_v_cw_l[0], rps_per_v_cw_l[1], rps_per_v_ccw_l[0], rps_per_v_ccw_l[1])) {
 800294a:	4b20      	ldr	r3, [pc, #128]	; (80029cc <motorCalibrationMode+0x34c>)
 800294c:	edd3 6a00 	vldr	s13, [r3]
 8002950:	ed93 7a01 	vldr	s14, [r3, #4]
  if (fabs(m0_cw - m0_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE || fabs(m1_cw - m1_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE) {
 8002954:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002958:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800295c:	eef0 7ae7 	vabs.f32	s15, s15
 8002960:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002968:	f300 8120 	bgt.w	8002bac <motorCalibrationMode+0x52c>
 800296c:	ee77 7a46 	vsub.f32	s15, s14, s12
 8002970:	eef0 7ae7 	vabs.f32	s15, s15
 8002974:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297c:	f300 8116 	bgt.w	8002bac <motorCalibrationMode+0x52c>
        calib_process.motor_calib_mode++;
 8002980:	f8d9 3008 	ldr.w	r3, [r9, #8]
        if (rps_per_v_cw_l[0] < 4.0) {
 8002984:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 8002988:	eef4 6ae7 	vcmpe.f32	s13, s15
 800298c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        calib_process.motor_calib_mode++;
 8002990:	f103 0301 	add.w	r3, r3, #1
        calib_process.motor_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8002994:	f640 12c4 	movw	r2, #2500	; 0x9c4
        calib_process.motor_calib_mode++;
 8002998:	e9c9 2301 	strd	r2, r3, [r9, #4]
          calib_process.motor_calib_voltage = MOTOR_CALIB_VOLTAGE_HIGH / 2;
 800299c:	bf59      	ittee	pl
 800299e:	4911      	ldrpl	r1, [pc, #68]	; (80029e4 <motorCalibrationMode+0x364>)
        if (rps_per_v_cw_l[0] < 4.0) {
 80029a0:	4b11      	ldrpl	r3, [pc, #68]	; (80029e8 <motorCalibrationMode+0x368>)
 80029a2:	4b12      	ldrmi	r3, [pc, #72]	; (80029ec <motorCalibrationMode+0x36c>)
          calib_process.motor_calib_voltage = MOTOR_CALIB_VOLTAGE_HIGH;
 80029a4:	4912      	ldrmi	r1, [pc, #72]	; (80029f0 <motorCalibrationMode+0x370>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	e070      	b.n	8002a8c <motorCalibrationMode+0x40c>
 80029aa:	bf00      	nop
 80029ac:	20000448 	.word	0x20000448
 80029b0:	40100000 	.word	0x40100000
 80029b4:	2000041c 	.word	0x2000041c
 80029b8:	2000035c 	.word	0x2000035c
 80029bc:	2000045c 	.word	0x2000045c
 80029c0:	3a2ec33e 	.word	0x3a2ec33e
 80029c4:	200004f8 	.word	0x200004f8
 80029c8:	0800da04 	.word	0x0800da04
 80029cc:	20000500 	.word	0x20000500
 80029d0:	c0a00000 	.word	0xc0a00000
 80029d4:	c0140000 	.word	0xc0140000
 80029d8:	c0240000 	.word	0xc0240000
 80029dc:	c1200000 	.word	0xc1200000
 80029e0:	200004f0 	.word	0x200004f0
 80029e4:	40a00000 	.word	0x40a00000
 80029e8:	40140000 	.word	0x40140000
 80029ec:	40240000 	.word	0x40240000
 80029f0:	41200000 	.word	0x41200000
 80029f4:	200003b8 	.word	0x200003b8
 80029f8:	200003f4 	.word	0x200003f4
        rps_per_v_cw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 80029fc:	4b96      	ldr	r3, [pc, #600]	; (8002c58 <motorCalibrationMode+0x5d8>)
 80029fe:	eddf 6a97 	vldr	s13, [pc, #604]	; 8002c5c <motorCalibrationMode+0x5dc>
 8002a02:	ed93 7a04 	vldr	s14, [r3, #16]
        rps_per_v_cw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a06:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
        rps_per_v_cw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a0a:	4c95      	ldr	r4, [pc, #596]	; (8002c60 <motorCalibrationMode+0x5e0>)
        rps_per_v_cw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
        rps_per_v_cw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a10:	ee27 7a26 	vmul.f32	s14, s14, s13
        rps_per_v_cw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a14:	ee87 8aa8 	vdiv.f32	s16, s15, s17
        calib[0].rps_integral = 0;
 8002a18:	2200      	movs	r2, #0
 8002a1a:	611a      	str	r2, [r3, #16]
        calib[1].rps_integral = 0;
 8002a1c:	63da      	str	r2, [r3, #60]	; 0x3c
        rps_per_v_cw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a1e:	eec7 6a28 	vdiv.f32	s13, s14, s17
        rps_per_v_cw_l[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a22:	ed84 8a01 	vstr	s16, [r4, #4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_cw_l[0], rps_per_v_cw_l[1]);
 8002a26:	ee16 0a90 	vmov	r0, s13
        rps_per_v_cw_l[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002a2a:	edc4 6a00 	vstr	s13, [r4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_cw_l[0], rps_per_v_cw_l[1]);
 8002a2e:	f7fd fd8b 	bl	8000548 <__aeabi_f2d>
 8002a32:	4602      	mov	r2, r0
 8002a34:	460b      	mov	r3, r1
 8002a36:	ee18 0a10 	vmov	r0, s16
 8002a3a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a3e:	f7fd fd83 	bl	8000548 <__aeabi_f2d>
 8002a42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a46:	e9cd 0100 	strd	r0, r1, [sp]
 8002a4a:	4886      	ldr	r0, [pc, #536]	; (8002c64 <motorCalibrationMode+0x5e4>)
 8002a4c:	f002 fae2 	bl	8005014 <p>
        if (checkMotorRpsError(rps_per_v_cw_l[0], rps_per_v_cw_l[1])) {
 8002a50:	edd4 6a00 	vldr	s13, [r4]
 8002a54:	ed94 6a01 	vldr	s12, [r4, #4]
  if (fabs(m0 - m1) > MOTOR_CALIB_M0_M1_ERROR_TRERANCE) {
 8002a58:	ee76 7ac6 	vsub.f32	s15, s13, s12
 8002a5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a60:	eef0 7ae7 	vabs.f32	s15, s15
 8002a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a6c:	dc36      	bgt.n	8002adc <motorCalibrationMode+0x45c>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 8002a6e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8002a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a76:	d42c      	bmi.n	8002ad2 <motorCalibrationMode+0x452>
        calib_process.motor_calib_mode++;
 8002a78:	f8d9 3008 	ldr.w	r3, [r9, #8]
        calib_process.motor_calib_voltage = -MOTOR_CALIB_VOLTAGE_LOW;
 8002a7c:	497a      	ldr	r1, [pc, #488]	; (8002c68 <motorCalibrationMode+0x5e8>)
        calib_process.motor_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8002a7e:	f640 12c4 	movw	r2, #2500	; 0x9c4
        calib_process.motor_calib_mode++;
 8002a82:	3301      	adds	r3, #1
 8002a84:	e9c9 2301 	strd	r2, r3, [r9, #4]
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002a88:	4b78      	ldr	r3, [pc, #480]	; (8002c6c <motorCalibrationMode+0x5ec>)
 8002a8a:	2200      	movs	r2, #0
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002a8c:	4878      	ldr	r0, [pc, #480]	; (8002c70 <motorCalibrationMode+0x5f0>)
 8002a8e:	f8c9 100c 	str.w	r1, [r9, #12]
}
 8002a92:	b005      	add	sp, #20
 8002a94:	ecbd 8b02 	vpop	{d8}
 8002a98:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002a9c:	f002 baba 	b.w	8005014 <p>
        p("\n\nstart motor calib!!\n\n");
 8002aa0:	4874      	ldr	r0, [pc, #464]	; (8002c74 <motorCalibrationMode+0x5f4>)
 8002aa2:	f002 fab7 	bl	8005014 <p>
        calib_process.motor_calib_mode = 1;
 8002aa6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e9c9 2301 	strd	r2, r3, [r9, #4]
        calib_process.motor_calib_voltage = MOTOR_CALIB_VOLTAGE_LOW;
 8002ab0:	4b71      	ldr	r3, [pc, #452]	; (8002c78 <motorCalibrationMode+0x5f8>)
        calib[0].rps_integral = 0;
 8002ab2:	4969      	ldr	r1, [pc, #420]	; (8002c58 <motorCalibrationMode+0x5d8>)
        calib_process.motor_calib_voltage = MOTOR_CALIB_VOLTAGE_LOW;
 8002ab4:	f8c9 300c 	str.w	r3, [r9, #12]
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002ab8:	486d      	ldr	r0, [pc, #436]	; (8002c70 <motorCalibrationMode+0x5f0>)
 8002aba:	4b70      	ldr	r3, [pc, #448]	; (8002c7c <motorCalibrationMode+0x5fc>)
        calib[0].rps_integral = 0;
 8002abc:	2400      	movs	r4, #0
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002abe:	2200      	movs	r2, #0
        calib[0].rps_integral = 0;
 8002ac0:	610c      	str	r4, [r1, #16]
        calib[1].rps_integral = 0;
 8002ac2:	63cc      	str	r4, [r1, #60]	; 0x3c
}
 8002ac4:	b005      	add	sp, #20
 8002ac6:	ecbd 8b02 	vpop	{d8}
 8002aca:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        p("set output V = %f\n", calib_process.motor_calib_voltage);
 8002ace:	f002 baa1 	b.w	8005014 <p>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 8002ad2:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8002ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ada:	d5cd      	bpl.n	8002a78 <motorCalibrationMode+0x3f8>
    p("\n\nCALIBRATION ERROR!!!\n\n");
 8002adc:	4868      	ldr	r0, [pc, #416]	; (8002c80 <motorCalibrationMode+0x600>)
 8002ade:	f002 fa99 	bl	8005014 <p>
    calib_process.motor_calib_cnt = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f8c9 3004 	str.w	r3, [r9, #4]
    return true;
 8002ae8:	e62a      	b.n	8002740 <motorCalibrationMode+0xc0>
{
 8002aea:	2401      	movs	r4, #1
 8002aec:	e5f0      	b.n	80026d0 <motorCalibrationMode+0x50>
        rps_per_v_ccw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002aee:	4b5a      	ldr	r3, [pc, #360]	; (8002c58 <motorCalibrationMode+0x5d8>)
 8002af0:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8002c5c <motorCalibrationMode+0x5dc>
 8002af4:	ed93 7a04 	vldr	s14, [r3, #16]
        rps_per_v_ccw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002af8:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
        rps_per_v_ccw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002afc:	4c61      	ldr	r4, [pc, #388]	; (8002c84 <motorCalibrationMode+0x604>)
        rps_per_v_ccw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002afe:	ee67 7aa6 	vmul.f32	s15, s15, s13
        rps_per_v_ccw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002b02:	ee27 7a26 	vmul.f32	s14, s14, s13
        rps_per_v_ccw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002b06:	ee87 8aa8 	vdiv.f32	s16, s15, s17
        calib[0].rps_integral = 0;
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	611a      	str	r2, [r3, #16]
        calib[1].rps_integral = 0;
 8002b0e:	63da      	str	r2, [r3, #60]	; 0x3c
        rps_per_v_ccw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002b10:	eec7 6a28 	vdiv.f32	s13, s14, s17
        rps_per_v_ccw_h[1] = calib[1].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002b14:	ed84 8a01 	vstr	s16, [r4, #4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_ccw_h[0], rps_per_v_ccw_h[1]);
 8002b18:	ee16 0a90 	vmov	r0, s13
        rps_per_v_ccw_h[0] = calib[0].rps_integral / calib_process.motor_calib_voltage / MOTOR_CALIB_START_CNT;
 8002b1c:	edc4 6a00 	vstr	s13, [r4]
        p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v_ccw_h[0], rps_per_v_ccw_h[1]);
 8002b20:	f7fd fd12 	bl	8000548 <__aeabi_f2d>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	ee18 0a10 	vmov	r0, s16
 8002b2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002b30:	f7fd fd0a 	bl	8000548 <__aeabi_f2d>
 8002b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b38:	e9cd 0100 	strd	r0, r1, [sp]
 8002b3c:	4849      	ldr	r0, [pc, #292]	; (8002c64 <motorCalibrationMode+0x5e4>)
 8002b3e:	f002 fa69 	bl	8005014 <p>
        p("\n\n!!!!!!FINISH!!!!!!!!\n\n");
 8002b42:	4851      	ldr	r0, [pc, #324]	; (8002c88 <motorCalibrationMode+0x608>)
 8002b44:	f002 fa66 	bl	8005014 <p>
        if (checkMotorRpsError(rps_per_v_ccw_h[0], rps_per_v_ccw_h[1])) {
 8002b48:	ed94 6a00 	vldr	s12, [r4]
 8002b4c:	edd4 6a01 	vldr	s13, [r4, #4]
  if (fabs(m0 - m1) > MOTOR_CALIB_M0_M1_ERROR_TRERANCE) {
 8002b50:	ee36 7a66 	vsub.f32	s14, s12, s13
 8002b54:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002b58:	eeb0 7ac7 	vabs.f32	s14, s14
 8002b5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b64:	dcba      	bgt.n	8002adc <motorCalibrationMode+0x45c>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 8002b66:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8002b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6e:	d504      	bpl.n	8002b7a <motorCalibrationMode+0x4fa>
 8002b70:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b78:	d4b0      	bmi.n	8002adc <motorCalibrationMode+0x45c>
        } else if (checkMotorRpsHighLowError(rps_per_v_cw_h[0], rps_per_v_cw_h[1], rps_per_v_ccw_h[0], rps_per_v_ccw_h[1])) {
 8002b7a:	4b44      	ldr	r3, [pc, #272]	; (8002c8c <motorCalibrationMode+0x60c>)
  if (fabs(m0_cw - m0_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE || fabs(m1_cw - m1_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE) {
 8002b7c:	ed93 7a00 	vldr	s14, [r3]
        } else if (checkMotorRpsHighLowError(rps_per_v_cw_h[0], rps_per_v_cw_h[1], rps_per_v_ccw_h[0], rps_per_v_ccw_h[1])) {
 8002b80:	edd3 7a01 	vldr	s15, [r3, #4]
  if (fabs(m0_cw - m0_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE || fabs(m1_cw - m1_ccw) > MOTOR_CALIB_CW_CCW_ERROR_TRERANCE) {
 8002b84:	ee37 7a46 	vsub.f32	s14, s14, s12
 8002b88:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8002b8c:	eeb0 7ac7 	vabs.f32	s14, s14
 8002b90:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8002b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b98:	dc08      	bgt.n	8002bac <motorCalibrationMode+0x52c>
 8002b9a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002b9e:	eef0 7ae7 	vabs.f32	s15, s15
 8002ba2:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002baa:	dd14      	ble.n	8002bd6 <motorCalibrationMode+0x556>
    p("\n\nCALIBRATION ERROR!!! CW-CCW PARAM UNMATCH\n\n");
 8002bac:	4838      	ldr	r0, [pc, #224]	; (8002c90 <motorCalibrationMode+0x610>)
 8002bae:	f002 fa31 	bl	8005014 <p>
    calib_process.motor_calib_cnt = 0;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	f8c9 3004 	str.w	r3, [r9, #4]
    return true;
 8002bb8:	e5c2      	b.n	8002740 <motorCalibrationMode+0xc0>
  if (m0 < MOTOR_CALIB_UNDER_LIMIT && m1 < MOTOR_CALIB_UNDER_LIMIT) {
 8002bba:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8002bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc2:	f57f aec2 	bpl.w	800294a <motorCalibrationMode+0x2ca>
 8002bc6:	e789      	b.n	8002adc <motorCalibrationMode+0x45c>
 8002bc8:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8002bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd0:	f57f ae63 	bpl.w	800289a <motorCalibrationMode+0x21a>
 8002bd4:	e782      	b.n	8002adc <motorCalibrationMode+0x45c>
        p("save calib result...\n");
 8002bd6:	482f      	ldr	r0, [pc, #188]	; (8002c94 <motorCalibrationMode+0x614>)
        p("enc data : %4.1f %4.1f\n", flash.calib[0], flash.calib[1]);
 8002bd8:	4c2f      	ldr	r4, [pc, #188]	; (8002c98 <motorCalibrationMode+0x618>)
        p("save calib result...\n");
 8002bda:	f002 fa1b 	bl	8005014 <p>
        writeMotorCalibrationValue(rps_per_v_cw_l[0], rps_per_v_cw_l[1]);
 8002bde:	4b20      	ldr	r3, [pc, #128]	; (8002c60 <motorCalibrationMode+0x5e0>)
 8002be0:	edd3 0a01 	vldr	s1, [r3, #4]
 8002be4:	ed93 0a00 	vldr	s0, [r3]
 8002be8:	f7fe fdee 	bl	80017c8 <writeMotorCalibrationValue>
        HAL_Delay(10);
 8002bec:	200a      	movs	r0, #10
 8002bee:	f002 fb01 	bl	80051f4 <HAL_Delay>
        p("enc data : %4.1f %4.1f\n", flash.calib[0], flash.calib[1]);
 8002bf2:	6820      	ldr	r0, [r4, #0]
 8002bf4:	f7fd fca8 	bl	8000548 <__aeabi_f2d>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	6860      	ldr	r0, [r4, #4]
 8002bfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c02:	f7fd fca1 	bl	8000548 <__aeabi_f2d>
 8002c06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c0a:	e9cd 0100 	strd	r0, r1, [sp]
 8002c0e:	4823      	ldr	r0, [pc, #140]	; (8002c9c <motorCalibrationMode+0x61c>)
 8002c10:	f002 fa00 	bl	8005014 <p>
        p("motor data : %4.1f %4.1f\n", flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]);
 8002c14:	68e0      	ldr	r0, [r4, #12]
 8002c16:	f7fd fc97 	bl	8000548 <__aeabi_f2d>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	6920      	ldr	r0, [r4, #16]
 8002c20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c24:	f7fd fc90 	bl	8000548 <__aeabi_f2d>
 8002c28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c2c:	e9cd 0100 	strd	r0, r1, [sp]
 8002c30:	481b      	ldr	r0, [pc, #108]	; (8002ca0 <motorCalibrationMode+0x620>)
 8002c32:	f002 f9ef 	bl	8005014 <p>
        HAL_Delay(1000);
 8002c36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c3a:	f002 fadb 	bl	80051f4 <HAL_Delay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c3e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c42:	4918      	ldr	r1, [pc, #96]	; (8002ca4 <motorCalibrationMode+0x624>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <motorCalibrationMode+0x628>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c46:	68ca      	ldr	r2, [r1, #12]
 8002c48:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	60cb      	str	r3, [r1, #12]
 8002c50:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002c54:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002c56:	e7fd      	b.n	8002c54 <motorCalibrationMode+0x5d4>
 8002c58:	2000035c 	.word	0x2000035c
 8002c5c:	3a2ec33e 	.word	0x3a2ec33e
 8002c60:	20000500 	.word	0x20000500
 8002c64:	0800da04 	.word	0x0800da04
 8002c68:	c0400000 	.word	0xc0400000
 8002c6c:	c0080000 	.word	0xc0080000
 8002c70:	0800d9f0 	.word	0x0800d9f0
 8002c74:	0800d9d8 	.word	0x0800d9d8
 8002c78:	40400000 	.word	0x40400000
 8002c7c:	40080000 	.word	0x40080000
 8002c80:	0800d98c 	.word	0x0800d98c
 8002c84:	200004e8 	.word	0x200004e8
 8002c88:	0800da30 	.word	0x0800da30
 8002c8c:	200004f8 	.word	0x200004f8
 8002c90:	0800d9a8 	.word	0x0800d9a8
 8002c94:	0800da4c 	.word	0x0800da4c
 8002c98:	20000340 	.word	0x20000340
 8002c9c:	0800da64 	.word	0x0800da64
 8002ca0:	0800da7c 	.word	0x0800da7c
 8002ca4:	e000ed00 	.word	0xe000ed00
 8002ca8:	05fa0004 	.word	0x05fa0004
 8002cac:	00000000 	.word	0x00000000

08002cb0 <startCalibrationMode>:
{
 8002cb0:	b508      	push	{r3, lr}
  p("calibration mode!\n");
 8002cb2:	480b      	ldr	r0, [pc, #44]	; (8002ce0 <startCalibrationMode+0x30>)
 8002cb4:	f002 f9ae 	bl	8005014 <p>
  calib_process.enc_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8002cb8:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8002cd8 <startCalibrationMode+0x28>
 8002cbc:	4909      	ldr	r1, [pc, #36]	; (8002ce4 <startCalibrationMode+0x34>)
  cmd[0].speed = 0;
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <startCalibrationMode+0x38>)
  manual_offset_radian = 0;
 8002cc0:	480a      	ldr	r0, [pc, #40]	; (8002cec <startCalibrationMode+0x3c>)
 8002cc2:	2200      	movs	r2, #0
  calib_process.enc_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8002cc4:	ed81 7b00 	vstr	d7, [r1]
  cmd[0].out_v_final = 2.0;
 8002cc8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  manual_offset_radian = 0;
 8002ccc:	6002      	str	r2, [r0, #0]
  cmd[0].speed = 0;
 8002cce:	601a      	str	r2, [r3, #0]
  cmd[1].speed = 0;
 8002cd0:	615a      	str	r2, [r3, #20]
  cmd[0].out_v_final = 2.0;
 8002cd2:	60d9      	str	r1, [r3, #12]
  cmd[1].out_v_final = 2.0;
 8002cd4:	6219      	str	r1, [r3, #32]
}
 8002cd6:	bd08      	pop	{r3, pc}
 8002cd8:	000009c4 	.word	0x000009c4
 8002cdc:	00000000 	.word	0x00000000
 8002ce0:	0800d7b0 	.word	0x0800d7b0
 8002ce4:	200003b8 	.word	0x200003b8
 8002ce8:	200003f4 	.word	0x200003f4
 8002cec:	20000448 	.word	0x20000448

08002cf0 <sendCanData>:
{
 8002cf0:	b570      	push	{r4, r5, r6, lr}
  sendSpeed(flash.board_id, 0, motor_real[0].rps, (float)ma702[0].enc_raw * 2 * M_PI / 65535);
 8002cf2:	4c65      	ldr	r4, [pc, #404]	; (8002e88 <sendCanData+0x198>)
 8002cf4:	4e65      	ldr	r6, [pc, #404]	; (8002e8c <sendCanData+0x19c>)
 8002cf6:	edd4 7a01 	vldr	s15, [r4, #4]
 8002cfa:	4d65      	ldr	r5, [pc, #404]	; (8002e90 <sendCanData+0x1a0>)
 8002cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 8002d00:	b082      	sub	sp, #8
  sendSpeed(flash.board_id, 0, motor_real[0].rps, (float)ma702[0].enc_raw * 2 * M_PI / 65535);
 8002d02:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d06:	ee17 0a90 	vmov	r0, s15
 8002d0a:	f7fd fc1d 	bl	8000548 <__aeabi_f2d>
 8002d0e:	a35c      	add	r3, pc, #368	; (adr r3, 8002e80 <sendCanData+0x190>)
 8002d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d14:	f7fd fc70 	bl	80005f8 <__aeabi_dmul>
 8002d18:	f7fd ff66 	bl	8000be8 <__aeabi_d2f>
 8002d1c:	ed96 0a02 	vldr	s0, [r6, #8]
 8002d20:	ee00 0a90 	vmov	s1, r0
 8002d24:	2100      	movs	r1, #0
 8002d26:	68a8      	ldr	r0, [r5, #8]
 8002d28:	f7fe fc0c 	bl	8001544 <sendSpeed>
  sendSpeed(flash.board_id, 1, motor_real[1].rps, (float)ma702[1].enc_raw * 2 * M_PI / 65535);
 8002d2c:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
  switch (transfer_cnt) {
 8002d30:	4c58      	ldr	r4, [pc, #352]	; (8002e94 <sendCanData+0x1a4>)
  sendSpeed(flash.board_id, 1, motor_real[1].rps, (float)ma702[1].enc_raw * 2 * M_PI / 65535);
 8002d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d36:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d3a:	ee17 0a90 	vmov	r0, s15
 8002d3e:	f7fd fc03 	bl	8000548 <__aeabi_f2d>
 8002d42:	a34f      	add	r3, pc, #316	; (adr r3, 8002e80 <sendCanData+0x190>)
 8002d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d48:	f7fd fc56 	bl	80005f8 <__aeabi_dmul>
 8002d4c:	f7fd ff4c 	bl	8000be8 <__aeabi_d2f>
 8002d50:	ed96 0a07 	vldr	s0, [r6, #28]
 8002d54:	ee00 0a90 	vmov	s1, r0
 8002d58:	2101      	movs	r1, #1
 8002d5a:	68a8      	ldr	r0, [r5, #8]
 8002d5c:	f7fe fbf2 	bl	8001544 <sendSpeed>
  switch (transfer_cnt) {
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	2b32      	cmp	r3, #50	; 0x32
 8002d64:	d824      	bhi.n	8002db0 <sendCanData+0xc0>
 8002d66:	e8df f003 	tbb	[pc, r3]
 8002d6a:	231a      	.short	0x231a
 8002d6c:	23412334 	.word	0x23412334
 8002d70:	235b234e 	.word	0x235b234e
 8002d74:	237b236b 	.word	0x237b236b
 8002d78:	23232327 	.word	0x23232327
 8002d7c:	23232323 	.word	0x23232323
 8002d80:	23232323 	.word	0x23232323
 8002d84:	23232323 	.word	0x23232323
 8002d88:	23232323 	.word	0x23232323
 8002d8c:	23232323 	.word	0x23232323
 8002d90:	23232323 	.word	0x23232323
 8002d94:	23232323 	.word	0x23232323
 8002d98:	23232323 	.word	0x23232323
 8002d9c:	88          	.byte	0x88
 8002d9d:	00          	.byte	0x00
      sendVoltage(flash.board_id, 0, getBatteryVoltage());
 8002d9e:	68a8      	ldr	r0, [r5, #8]
 8002da0:	9001      	str	r0, [sp, #4]
 8002da2:	f7fe f98d 	bl	80010c0 <getBatteryVoltage>
 8002da6:	9801      	ldr	r0, [sp, #4]
 8002da8:	2100      	movs	r1, #0
 8002daa:	f7fe fbf1 	bl	8001590 <sendVoltage>
  transfer_cnt++;
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	6023      	str	r3, [r4, #0]
}
 8002db4:	b002      	add	sp, #8
 8002db6:	bd70      	pop	{r4, r5, r6, pc}
      sendFloat(0x501 + flash.board_id * 2, flash.rps_per_v_cw[1]);
 8002db8:	68a8      	ldr	r0, [r5, #8]
 8002dba:	ed95 0a04 	vldr	s0, [r5, #16]
 8002dbe:	0040      	lsls	r0, r0, #1
 8002dc0:	f200 5001 	addw	r0, r0, #1281	; 0x501
 8002dc4:	f7fe fb9e 	bl	8001504 <sendFloat>
  transfer_cnt++;
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	6023      	str	r3, [r4, #0]
}
 8002dce:	b002      	add	sp, #8
 8002dd0:	bd70      	pop	{r4, r5, r6, pc}
      sendVoltage(flash.board_id, 1, getBatteryVoltage());
 8002dd2:	68a8      	ldr	r0, [r5, #8]
 8002dd4:	9001      	str	r0, [sp, #4]
 8002dd6:	f7fe f973 	bl	80010c0 <getBatteryVoltage>
 8002dda:	9801      	ldr	r0, [sp, #4]
 8002ddc:	2101      	movs	r1, #1
 8002dde:	f7fe fbd7 	bl	8001590 <sendVoltage>
  transfer_cnt++;
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	3301      	adds	r3, #1
 8002de6:	6023      	str	r3, [r4, #0]
}
 8002de8:	b002      	add	sp, #8
 8002dea:	bd70      	pop	{r4, r5, r6, pc}
      sendCurrent(flash.board_id, 0, getCurrentM0());
 8002dec:	68a8      	ldr	r0, [r5, #8]
 8002dee:	9001      	str	r0, [sp, #4]
 8002df0:	f7fe f97e 	bl	80010f0 <getCurrentM0>
 8002df4:	9801      	ldr	r0, [sp, #4]
 8002df6:	2100      	movs	r1, #0
 8002df8:	f7fe fc12 	bl	8001620 <sendCurrent>
  transfer_cnt++;
 8002dfc:	6823      	ldr	r3, [r4, #0]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	6023      	str	r3, [r4, #0]
}
 8002e02:	b002      	add	sp, #8
 8002e04:	bd70      	pop	{r4, r5, r6, pc}
      sendCurrent(flash.board_id, 1, getCurrentM1());
 8002e06:	68a8      	ldr	r0, [r5, #8]
 8002e08:	9001      	str	r0, [sp, #4]
 8002e0a:	f7fe f98d 	bl	8001128 <getCurrentM1>
 8002e0e:	9801      	ldr	r0, [sp, #4]
 8002e10:	2101      	movs	r1, #1
 8002e12:	f7fe fc05 	bl	8001620 <sendCurrent>
  transfer_cnt++;
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	6023      	str	r3, [r4, #0]
}
 8002e1c:	b002      	add	sp, #8
 8002e1e:	bd70      	pop	{r4, r5, r6, pc}
      sendTemperature(flash.board_id, 0, getTempM0());
 8002e20:	68ad      	ldr	r5, [r5, #8]
 8002e22:	f7fe f9cd 	bl	80011c0 <getTempM0>
 8002e26:	ee07 0a90 	vmov	s15, r0
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002e30:	4628      	mov	r0, r5
 8002e32:	f7fe fbd1 	bl	80015d8 <sendTemperature>
  transfer_cnt++;
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	6023      	str	r3, [r4, #0]
}
 8002e3c:	b002      	add	sp, #8
 8002e3e:	bd70      	pop	{r4, r5, r6, pc}
      sendTemperature(flash.board_id, 1, getTempM1());
 8002e40:	68ad      	ldr	r5, [r5, #8]
 8002e42:	f7fe f98d 	bl	8001160 <getTempM1>
 8002e46:	ee07 0a90 	vmov	s15, r0
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002e50:	4628      	mov	r0, r5
 8002e52:	f7fe fbc1 	bl	80015d8 <sendTemperature>
  transfer_cnt++;
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	6023      	str	r3, [r4, #0]
}
 8002e5c:	b002      	add	sp, #8
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}
      sendFloat(0x500 + flash.board_id * 2, flash.rps_per_v_cw[0]);
 8002e60:	68a8      	ldr	r0, [r5, #8]
 8002e62:	ed95 0a03 	vldr	s0, [r5, #12]
 8002e66:	f500 7020 	add.w	r0, r0, #640	; 0x280
 8002e6a:	0040      	lsls	r0, r0, #1
 8002e6c:	f7fe fb4a 	bl	8001504 <sendFloat>
  transfer_cnt++;
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	3301      	adds	r3, #1
 8002e74:	6023      	str	r3, [r4, #0]
}
 8002e76:	b002      	add	sp, #8
 8002e78:	bd70      	pop	{r4, r5, r6, pc}
  switch (transfer_cnt) {
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	e799      	b.n	8002db2 <sendCanData+0xc2>
 8002e7e:	bf00      	nop
 8002e80:	7658a371 	.word	0x7658a371
 8002e84:	3f092214 	.word	0x3f092214
 8002e88:	20000580 	.word	0x20000580
 8002e8c:	2000045c 	.word	0x2000045c
 8002e90:	20000340 	.word	0x20000340
 8002e94:	20000508 	.word	0x20000508

08002e98 <protect>:
{
 8002e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e9a:	ed2d 8b02 	vpush	{d8}
 8002e9e:	b085      	sub	sp, #20
  if (getCurrentM0() > 6.0 || getCurrentM1() > 6.0) {
 8002ea0:	f7fe f926 	bl	80010f0 <getCurrentM0>
 8002ea4:	eeb1 8a08 	vmov.f32	s16, #24	; 0x40c00000  6.0
 8002ea8:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8002eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb0:	f300 80c0 	bgt.w	8003034 <protect+0x19c>
 8002eb4:	f7fe f938 	bl	8001128 <getCurrentM1>
 8002eb8:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8002ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec0:	f300 80b8 	bgt.w	8003034 <protect+0x19c>
  if (getBatteryVoltage() < THR_BATTERY_UNVER_VOLTAGE) {
 8002ec4:	f7fe f8fc 	bl	80010c0 <getBatteryVoltage>
 8002ec8:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8002ecc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	f100 8178 	bmi.w	80031c8 <protect+0x330>
  if (getBatteryVoltage() > THR_BATTERY_OVER_VOLTAGE) {
 8002ed8:	f7fe f8f2 	bl	80010c0 <getBatteryVoltage>
 8002edc:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8002ee0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee8:	f300 8118 	bgt.w	800311c <protect+0x284>
  if (getTempM0() > THR_MOTOR_OVER_TEMPERATURE || getTempM1() > THR_MOTOR_OVER_TEMPERATURE) {
 8002eec:	f7fe f968 	bl	80011c0 <getTempM0>
 8002ef0:	2846      	cmp	r0, #70	; 0x46
 8002ef2:	dc53      	bgt.n	8002f9c <protect+0x104>
 8002ef4:	f7fe f934 	bl	8001160 <getTempM1>
 8002ef8:	2846      	cmp	r0, #70	; 0x46
 8002efa:	dc4f      	bgt.n	8002f9c <protect+0x104>
  if (pid[0].load_limit_cnt > MOTOR_OVER_LOAD_CNT_LIMIT || pid[1].load_limit_cnt > MOTOR_OVER_LOAD_CNT_LIMIT) {
 8002efc:	4ca8      	ldr	r4, [pc, #672]	; (80031a0 <protect+0x308>)
 8002efe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002f00:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002f04:	429a      	cmp	r2, r3
 8002f06:	dc03      	bgt.n	8002f10 <protect+0x78>
 8002f08:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	f340 80fc 	ble.w	8003108 <protect+0x270>
    forceStopAllPwmOutputAndTimer();
 8002f10:	f001 febe 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
    p("over load!! %d %d", pid[0].load_limit_cnt, pid[1].load_limit_cnt);
 8002f14:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002f16:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002f18:	48a2      	ldr	r0, [pc, #648]	; (80031a4 <protect+0x30c>)
    error_id = OVER_LOAD;
 8002f1a:	4fa3      	ldr	r7, [pc, #652]	; (80031a8 <protect+0x310>)
    p("over load!! %d %d", pid[0].load_limit_cnt, pid[1].load_limit_cnt);
 8002f1c:	f002 f87a 	bl	8005014 <p>
    setLedBlue(false);
 8002f20:	2000      	movs	r0, #0
 8002f22:	f7fe fcab 	bl	800187c <setLedBlue>
    setLedGreen(false);
 8002f26:	2000      	movs	r0, #0
 8002f28:	f7fe fcb0 	bl	800188c <setLedGreen>
    setLedRed(true);
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	f7fe fc9d 	bl	800186c <setLedRed>
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 8002f32:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002f34:	6d63      	ldr	r3, [r4, #84]	; 0x54
    error_id = OVER_LOAD;
 8002f36:	2108      	movs	r1, #8
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 8002f38:	429a      	cmp	r2, r3
    error_id = OVER_LOAD;
 8002f3a:	8039      	strh	r1, [r7, #0]
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 8002f3c:	f300 80e8 	bgt.w	8003110 <protect+0x278>
      error_value = pid[1].load_limit_cnt;
 8002f40:	ee07 3a90 	vmov	s15, r3
 8002f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      error_info = 1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	4e98      	ldr	r6, [pc, #608]	; (80031ac <protect+0x314>)
 8002f4c:	4d98      	ldr	r5, [pc, #608]	; (80031b0 <protect+0x318>)
  while (power_enable_cnt > 0) {
 8002f4e:	4c99      	ldr	r4, [pc, #612]	; (80031b4 <protect+0x31c>)
  p("reset!!!");
 8002f50:	4899      	ldr	r0, [pc, #612]	; (80031b8 <protect+0x320>)
 8002f52:	802b      	strh	r3, [r5, #0]
 8002f54:	edc6 7a00 	vstr	s15, [r6]
 8002f58:	f002 f85c 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	b19b      	cbz	r3, 8002f88 <protect+0xf0>
    power_enable_cnt--;
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	6023      	str	r3, [r4, #0]
    sendCanData();
 8002f66:	f7ff fec3 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 8002f6a:	ed96 0a00 	vldr	s0, [r6]
 8002f6e:	f9b5 2000 	ldrsh.w	r2, [r5]
 8002f72:	f9b7 1000 	ldrsh.w	r1, [r7]
 8002f76:	2000      	movs	r0, #0
 8002f78:	f7fe fb76 	bl	8001668 <sendError>
    HAL_Delay(2);
 8002f7c:	2002      	movs	r0, #2
 8002f7e:	f002 f939 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1eb      	bne.n	8002f60 <protect+0xc8>
  HAL_Delay(2);
 8002f88:	2002      	movs	r0, #2
 8002f8a:	f002 f933 	bl	80051f4 <HAL_Delay>
}
 8002f8e:	b005      	add	sp, #20
 8002f90:	ecbd 8b02 	vpop	{d8}
 8002f94:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  HAL_NVIC_SystemReset();
 8002f98:	f003 bce4 	b.w	8006964 <HAL_NVIC_SystemReset>
    forceStopAllPwmOutputAndTimer();
 8002f9c:	f001 fe78 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
    p("OVER Motor temperature!! M0 : %3d M1 : %3d", getTempM0(), getTempM1());
 8002fa0:	f7fe f90e 	bl	80011c0 <getTempM0>
 8002fa4:	9002      	str	r0, [sp, #8]
 8002fa6:	f7fe f8db 	bl	8001160 <getTempM1>
 8002faa:	9902      	ldr	r1, [sp, #8]
    error_id = MOTOR_OVER_HEAT;
 8002fac:	4f7e      	ldr	r7, [pc, #504]	; (80031a8 <protect+0x310>)
    p("OVER Motor temperature!! M0 : %3d M1 : %3d", getTempM0(), getTempM1());
 8002fae:	4602      	mov	r2, r0
 8002fb0:	4882      	ldr	r0, [pc, #520]	; (80031bc <protect+0x324>)
 8002fb2:	f002 f82f 	bl	8005014 <p>
    setLedBlue(true);
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	f7fe fc60 	bl	800187c <setLedBlue>
    setLedGreen(true);
 8002fbc:	2001      	movs	r0, #1
 8002fbe:	f7fe fc65 	bl	800188c <setLedGreen>
    setLedRed(true);
 8002fc2:	2001      	movs	r0, #1
 8002fc4:	f7fe fc52 	bl	800186c <setLedRed>
    error_id = MOTOR_OVER_HEAT;
 8002fc8:	2304      	movs	r3, #4
 8002fca:	803b      	strh	r3, [r7, #0]
    if (getTempM0() > getTempM1()) {
 8002fcc:	f7fe f8f8 	bl	80011c0 <getTempM0>
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	f7fe f8c5 	bl	8001160 <getTempM1>
 8002fd6:	4284      	cmp	r4, r0
 8002fd8:	f300 808c 	bgt.w	80030f4 <protect+0x25c>
      error_info = 1;
 8002fdc:	4d74      	ldr	r5, [pc, #464]	; (80031b0 <protect+0x318>)
 8002fde:	2301      	movs	r3, #1
 8002fe0:	802b      	strh	r3, [r5, #0]
      error_value = (float)getTempM1();
 8002fe2:	f7fe f8bd 	bl	8001160 <getTempM1>
 8002fe6:	ee07 0a90 	vmov	s15, r0
 8002fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      error_value = (float)getTempM0();
 8002fee:	4e6f      	ldr	r6, [pc, #444]	; (80031ac <protect+0x314>)
  while (power_enable_cnt > 0) {
 8002ff0:	4c70      	ldr	r4, [pc, #448]	; (80031b4 <protect+0x31c>)
  p("reset!!!");
 8002ff2:	4871      	ldr	r0, [pc, #452]	; (80031b8 <protect+0x320>)
      error_value = (float)getTempM0();
 8002ff4:	edc6 7a00 	vstr	s15, [r6]
  p("reset!!!");
 8002ff8:	f002 f80c 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	b19b      	cbz	r3, 8003028 <protect+0x190>
    power_enable_cnt--;
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	3b01      	subs	r3, #1
 8003004:	6023      	str	r3, [r4, #0]
    sendCanData();
 8003006:	f7ff fe73 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 800300a:	ed96 0a00 	vldr	s0, [r6]
 800300e:	f9b5 2000 	ldrsh.w	r2, [r5]
 8003012:	f9b7 1000 	ldrsh.w	r1, [r7]
 8003016:	2000      	movs	r0, #0
 8003018:	f7fe fb26 	bl	8001668 <sendError>
    HAL_Delay(2);
 800301c:	2002      	movs	r0, #2
 800301e:	f002 f8e9 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1eb      	bne.n	8003000 <protect+0x168>
  HAL_Delay(2);
 8003028:	2002      	movs	r0, #2
 800302a:	f002 f8e3 	bl	80051f4 <HAL_Delay>
  HAL_NVIC_SystemReset();
 800302e:	f003 fc99 	bl	8006964 <HAL_NVIC_SystemReset>
}
 8003032:	e763      	b.n	8002efc <protect+0x64>
    forceStopAllPwmOutputAndTimer();
 8003034:	f001 fe2c 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
    p("over current!! : %+6.2f %+6.2f\n", getCurrentM0(), getCurrentM1());
 8003038:	f7fe f85a 	bl	80010f0 <getCurrentM0>
 800303c:	ee10 4a10 	vmov	r4, s0
 8003040:	f7fe f872 	bl	8001128 <getCurrentM1>
 8003044:	4620      	mov	r0, r4
 8003046:	ee10 4a10 	vmov	r4, s0
 800304a:	f7fd fa7d 	bl	8000548 <__aeabi_f2d>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4620      	mov	r0, r4
 8003054:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003058:	f7fd fa76 	bl	8000548 <__aeabi_f2d>
 800305c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003060:	e9cd 0100 	strd	r0, r1, [sp]
 8003064:	4856      	ldr	r0, [pc, #344]	; (80031c0 <protect+0x328>)
    error_id = OVER_CURRENT;
 8003066:	4f50      	ldr	r7, [pc, #320]	; (80031a8 <protect+0x310>)
    p("over current!! : %+6.2f %+6.2f\n", getCurrentM0(), getCurrentM1());
 8003068:	f001 ffd4 	bl	8005014 <p>
    setLedBlue(false);
 800306c:	2000      	movs	r0, #0
 800306e:	f7fe fc05 	bl	800187c <setLedBlue>
    setLedGreen(true);
 8003072:	2001      	movs	r0, #1
 8003074:	f7fe fc0a 	bl	800188c <setLedGreen>
    setLedRed(true);
 8003078:	2001      	movs	r0, #1
 800307a:	f7fe fbf7 	bl	800186c <setLedRed>
    error_id = OVER_CURRENT;
 800307e:	2302      	movs	r3, #2
 8003080:	803b      	strh	r3, [r7, #0]
    if (getCurrentM0() > getCurrentM1()) {
 8003082:	f7fe f835 	bl	80010f0 <getCurrentM0>
 8003086:	eeb0 8a40 	vmov.f32	s16, s0
 800308a:	f7fe f84d 	bl	8001128 <getCurrentM1>
 800308e:	eeb4 8ac0 	vcmpe.f32	s16, s0
 8003092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003096:	dc27      	bgt.n	80030e8 <protect+0x250>
      error_info = 1;
 8003098:	4d45      	ldr	r5, [pc, #276]	; (80031b0 <protect+0x318>)
 800309a:	2301      	movs	r3, #1
 800309c:	802b      	strh	r3, [r5, #0]
      error_value = getCurrentM1();
 800309e:	f7fe f843 	bl	8001128 <getCurrentM1>
      error_value = getCurrentM0();
 80030a2:	4e42      	ldr	r6, [pc, #264]	; (80031ac <protect+0x314>)
  while (power_enable_cnt > 0) {
 80030a4:	4c43      	ldr	r4, [pc, #268]	; (80031b4 <protect+0x31c>)
  p("reset!!!");
 80030a6:	4844      	ldr	r0, [pc, #272]	; (80031b8 <protect+0x320>)
      error_value = getCurrentM0();
 80030a8:	ed86 0a00 	vstr	s0, [r6]
  p("reset!!!");
 80030ac:	f001 ffb2 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	b19b      	cbz	r3, 80030dc <protect+0x244>
    power_enable_cnt--;
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	3b01      	subs	r3, #1
 80030b8:	6023      	str	r3, [r4, #0]
    sendCanData();
 80030ba:	f7ff fe19 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 80030be:	ed96 0a00 	vldr	s0, [r6]
 80030c2:	f9b5 2000 	ldrsh.w	r2, [r5]
 80030c6:	f9b7 1000 	ldrsh.w	r1, [r7]
 80030ca:	2000      	movs	r0, #0
 80030cc:	f7fe facc 	bl	8001668 <sendError>
    HAL_Delay(2);
 80030d0:	2002      	movs	r0, #2
 80030d2:	f002 f88f 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 80030d6:	6823      	ldr	r3, [r4, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1eb      	bne.n	80030b4 <protect+0x21c>
  HAL_Delay(2);
 80030dc:	2002      	movs	r0, #2
 80030de:	f002 f889 	bl	80051f4 <HAL_Delay>
  HAL_NVIC_SystemReset();
 80030e2:	f003 fc3f 	bl	8006964 <HAL_NVIC_SystemReset>
}
 80030e6:	e6ed      	b.n	8002ec4 <protect+0x2c>
      error_info = 0;
 80030e8:	4d31      	ldr	r5, [pc, #196]	; (80031b0 <protect+0x318>)
 80030ea:	2300      	movs	r3, #0
 80030ec:	802b      	strh	r3, [r5, #0]
      error_value = getCurrentM0();
 80030ee:	f7fd ffff 	bl	80010f0 <getCurrentM0>
 80030f2:	e7d6      	b.n	80030a2 <protect+0x20a>
      error_info = 0;
 80030f4:	4d2e      	ldr	r5, [pc, #184]	; (80031b0 <protect+0x318>)
 80030f6:	2300      	movs	r3, #0
 80030f8:	802b      	strh	r3, [r5, #0]
      error_value = (float)getTempM0();
 80030fa:	f7fe f861 	bl	80011c0 <getTempM0>
 80030fe:	ee07 0a90 	vmov	s15, r0
 8003102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003106:	e772      	b.n	8002fee <protect+0x156>
}
 8003108:	b005      	add	sp, #20
 800310a:	ecbd 8b02 	vpop	{d8}
 800310e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      error_value = pid[0].load_limit_cnt;
 8003110:	ee07 2a90 	vmov	s15, r2
      error_info = 0;
 8003114:	2300      	movs	r3, #0
      error_value = pid[0].load_limit_cnt;
 8003116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800311a:	e716      	b.n	8002f4a <protect+0xb2>
    setPwmAll(0);
 800311c:	2000      	movs	r0, #0
 800311e:	f001 fda7 	bl	8004c70 <setPwmAll>
    p("OVER voltage!! %6.3f", getBatteryVoltage());
 8003122:	f7fd ffcd 	bl	80010c0 <getBatteryVoltage>
 8003126:	ee10 0a10 	vmov	r0, s0
 800312a:	f7fd fa0d 	bl	8000548 <__aeabi_f2d>
 800312e:	460b      	mov	r3, r1
 8003130:	4602      	mov	r2, r0
 8003132:	4824      	ldr	r0, [pc, #144]	; (80031c4 <protect+0x32c>)
    error_id = OVER_VOLTAGE;
 8003134:	4f1c      	ldr	r7, [pc, #112]	; (80031a8 <protect+0x310>)
    error_info = 0;
 8003136:	4d1e      	ldr	r5, [pc, #120]	; (80031b0 <protect+0x318>)
    error_value = getBatteryVoltage();
 8003138:	4e1c      	ldr	r6, [pc, #112]	; (80031ac <protect+0x314>)
  while (power_enable_cnt > 0) {
 800313a:	4c1e      	ldr	r4, [pc, #120]	; (80031b4 <protect+0x31c>)
    p("OVER voltage!! %6.3f", getBatteryVoltage());
 800313c:	f001 ff6a 	bl	8005014 <p>
    setLedBlue(true);
 8003140:	2001      	movs	r0, #1
 8003142:	f7fe fb9b 	bl	800187c <setLedBlue>
    setLedGreen(false);
 8003146:	2000      	movs	r0, #0
 8003148:	f7fe fba0 	bl	800188c <setLedGreen>
    setLedRed(true);
 800314c:	2001      	movs	r0, #1
 800314e:	f7fe fb8d 	bl	800186c <setLedRed>
    error_info = 0;
 8003152:	2300      	movs	r3, #0
    error_id = OVER_VOLTAGE;
 8003154:	2220      	movs	r2, #32
    error_info = 0;
 8003156:	802b      	strh	r3, [r5, #0]
    error_id = OVER_VOLTAGE;
 8003158:	803a      	strh	r2, [r7, #0]
    error_value = getBatteryVoltage();
 800315a:	f7fd ffb1 	bl	80010c0 <getBatteryVoltage>
  p("reset!!!");
 800315e:	4816      	ldr	r0, [pc, #88]	; (80031b8 <protect+0x320>)
    error_value = getBatteryVoltage();
 8003160:	ed86 0a00 	vstr	s0, [r6]
  p("reset!!!");
 8003164:	f001 ff56 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	b19b      	cbz	r3, 8003194 <protect+0x2fc>
    power_enable_cnt--;
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	3b01      	subs	r3, #1
 8003170:	6023      	str	r3, [r4, #0]
    sendCanData();
 8003172:	f7ff fdbd 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 8003176:	ed96 0a00 	vldr	s0, [r6]
 800317a:	f9b5 2000 	ldrsh.w	r2, [r5]
 800317e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8003182:	2000      	movs	r0, #0
 8003184:	f7fe fa70 	bl	8001668 <sendError>
    HAL_Delay(2);
 8003188:	2002      	movs	r0, #2
 800318a:	f002 f833 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1eb      	bne.n	800316c <protect+0x2d4>
  HAL_Delay(2);
 8003194:	2002      	movs	r0, #2
 8003196:	f002 f82d 	bl	80051f4 <HAL_Delay>
  HAL_NVIC_SystemReset();
 800319a:	f003 fbe3 	bl	8006964 <HAL_NVIC_SystemReset>
}
 800319e:	e6a5      	b.n	8002eec <protect+0x54>
 80031a0:	20000488 	.word	0x20000488
 80031a4:	0800db88 	.word	0x0800db88
 80031a8:	20000436 	.word	0x20000436
 80031ac:	2000043c 	.word	0x2000043c
 80031b0:	20000438 	.word	0x20000438
 80031b4:	200004e0 	.word	0x200004e0
 80031b8:	0800db00 	.word	0x0800db00
 80031bc:	0800db5c 	.word	0x0800db5c
 80031c0:	0800db0c 	.word	0x0800db0c
 80031c4:	0800db44 	.word	0x0800db44
    forceStopAllPwmOutputAndTimer();
 80031c8:	f001 fd62 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
    p("UNDER voltage!! %6.3f", getBatteryVoltage());
 80031cc:	f7fd ff78 	bl	80010c0 <getBatteryVoltage>
 80031d0:	ee10 0a10 	vmov	r0, s0
 80031d4:	f7fd f9b8 	bl	8000548 <__aeabi_f2d>
 80031d8:	460b      	mov	r3, r1
 80031da:	4602      	mov	r2, r0
 80031dc:	481b      	ldr	r0, [pc, #108]	; (800324c <protect+0x3b4>)
    error_id = UNDER_VOLTAGE;
 80031de:	4f1c      	ldr	r7, [pc, #112]	; (8003250 <protect+0x3b8>)
    error_info = 0;
 80031e0:	4d1c      	ldr	r5, [pc, #112]	; (8003254 <protect+0x3bc>)
    error_value = getBatteryVoltage();
 80031e2:	4e1d      	ldr	r6, [pc, #116]	; (8003258 <protect+0x3c0>)
  while (power_enable_cnt > 0) {
 80031e4:	4c1d      	ldr	r4, [pc, #116]	; (800325c <protect+0x3c4>)
    p("UNDER voltage!! %6.3f", getBatteryVoltage());
 80031e6:	f001 ff15 	bl	8005014 <p>
    setLedBlue(true);
 80031ea:	2001      	movs	r0, #1
 80031ec:	f7fe fb46 	bl	800187c <setLedBlue>
    setLedGreen(false);
 80031f0:	2000      	movs	r0, #0
 80031f2:	f7fe fb4b 	bl	800188c <setLedGreen>
    setLedRed(true);
 80031f6:	2001      	movs	r0, #1
 80031f8:	f7fe fb38 	bl	800186c <setLedRed>
    error_info = 0;
 80031fc:	2300      	movs	r3, #0
    error_id = UNDER_VOLTAGE;
 80031fe:	2201      	movs	r2, #1
    error_info = 0;
 8003200:	802b      	strh	r3, [r5, #0]
    error_id = UNDER_VOLTAGE;
 8003202:	803a      	strh	r2, [r7, #0]
    error_value = getBatteryVoltage();
 8003204:	f7fd ff5c 	bl	80010c0 <getBatteryVoltage>
  p("reset!!!");
 8003208:	4815      	ldr	r0, [pc, #84]	; (8003260 <protect+0x3c8>)
    error_value = getBatteryVoltage();
 800320a:	ed86 0a00 	vstr	s0, [r6]
  p("reset!!!");
 800320e:	f001 ff01 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 8003212:	6823      	ldr	r3, [r4, #0]
 8003214:	b19b      	cbz	r3, 800323e <protect+0x3a6>
    power_enable_cnt--;
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	3b01      	subs	r3, #1
 800321a:	6023      	str	r3, [r4, #0]
    sendCanData();
 800321c:	f7ff fd68 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 8003220:	ed96 0a00 	vldr	s0, [r6]
 8003224:	f9b5 2000 	ldrsh.w	r2, [r5]
 8003228:	f9b7 1000 	ldrsh.w	r1, [r7]
 800322c:	2000      	movs	r0, #0
 800322e:	f7fe fa1b 	bl	8001668 <sendError>
    HAL_Delay(2);
 8003232:	2002      	movs	r0, #2
 8003234:	f001 ffde 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8003238:	6823      	ldr	r3, [r4, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1eb      	bne.n	8003216 <protect+0x37e>
  HAL_Delay(2);
 800323e:	2002      	movs	r0, #2
 8003240:	f001 ffd8 	bl	80051f4 <HAL_Delay>
  HAL_NVIC_SystemReset();
 8003244:	f003 fb8e 	bl	8006964 <HAL_NVIC_SystemReset>
}
 8003248:	e646      	b.n	8002ed8 <protect+0x40>
 800324a:	bf00      	nop
 800324c:	0800db2c 	.word	0x0800db2c
 8003250:	20000436 	.word	0x20000436
 8003254:	20000438 	.word	0x20000438
 8003258:	2000043c 	.word	0x2000043c
 800325c:	200004e0 	.word	0x200004e0
 8003260:	0800db00 	.word	0x0800db00
 8003264:	00000000 	.word	0x00000000

08003268 <SystemClock_Config>:
{
 8003268:	b510      	push	{r4, lr}
 800326a:	b0a0      	sub	sp, #128	; 0x80
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800326c:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800326e:	223c      	movs	r2, #60	; 0x3c
 8003270:	a810      	add	r0, sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003272:	e9cd 110b 	strd	r1, r1, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003276:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800327a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800327e:	9108      	str	r1, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003280:	9101      	str	r1, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003282:	9109      	str	r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003284:	f008 f992 	bl	800b5ac <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003288:	2201      	movs	r2, #1
 800328a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800328e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003292:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003294:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003296:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800329a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800329e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032a0:	e9cd 420d 	strd	r4, r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032a4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80032a6:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80032a8:	f003 ff24 	bl	80070f4 <HAL_RCC_OscConfig>
 80032ac:	b108      	cbz	r0, 80032b2 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 80032ae:	b672      	cpsid	i
  while (1) {
 80032b0:	e7fe      	b.n	80032b0 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032b2:	220f      	movs	r2, #15
 80032b4:	4603      	mov	r3, r0
 80032b6:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80032b8:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80032be:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032c0:	e9cd 3203 	strd	r3, r2, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032c4:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80032c6:	9205      	str	r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80032c8:	f004 f9dc 	bl	8007684 <HAL_RCC_ClockConfig>
 80032cc:	4603      	mov	r3, r0
 80032ce:	b108      	cbz	r0, 80032d4 <SystemClock_Config+0x6c>
 80032d0:	b672      	cpsid	i
  while (1) {
 80032d2:	e7fe      	b.n	80032d2 <SystemClock_Config+0x6a>
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80032d4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8003300 <SystemClock_Config+0x98>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 80032d8:	f243 1101 	movw	r1, #12545	; 0x3101
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80032dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80032e0:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80032e2:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 80032e6:	9110      	str	r1, [sp, #64]	; 0x40
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80032e8:	9312      	str	r3, [sp, #72]	; 0x48
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80032ea:	921a      	str	r2, [sp, #104]	; 0x68
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80032ec:	f004 fb14 	bl	8007918 <HAL_RCCEx_PeriphCLKConfig>
 80032f0:	b108      	cbz	r0, 80032f6 <SystemClock_Config+0x8e>
 80032f2:	b672      	cpsid	i
  while (1) {
 80032f4:	e7fe      	b.n	80032f4 <SystemClock_Config+0x8c>
}
 80032f6:	b020      	add	sp, #128	; 0x80
 80032f8:	bd10      	pop	{r4, pc}
 80032fa:	bf00      	nop
 80032fc:	f3af 8000 	nop.w
	...

08003308 <main>:
{
 8003308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800330c:	ed2d 8b04 	vpush	{d8-d9}
 8003310:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8003312:	f001 ff4b 	bl	80051ac <HAL_Init>
  SystemClock_Config();
 8003316:	f7ff ffa7 	bl	8003268 <SystemClock_Config>
  MX_GPIO_Init();
 800331a:	f7fe fabf 	bl	800189c <MX_GPIO_Init>
  MX_DMA_Init();
 800331e:	f7fe f9c7 	bl	80016b0 <MX_DMA_Init>
  MX_ADC1_Init();
 8003322:	f7fd fcb1 	bl	8000c88 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003326:	f7fd fd3f 	bl	8000da8 <MX_ADC2_Init>
  MX_ADC3_Init();
 800332a:	f7fd fdb1 	bl	8000e90 <MX_ADC3_Init>
  MX_CAN_Init();
 800332e:	f7fe f82d 	bl	800138c <MX_CAN_Init>
  MX_SPI1_Init();
 8003332:	f000 feef 	bl	8004114 <MX_SPI1_Init>
  MX_TIM1_Init();
 8003336:	f001 fa6b 	bl	8004810 <MX_TIM1_Init>
  MX_TIM8_Init();
 800333a:	f001 faf1 	bl	8004920 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800333e:	f001 fd9d 	bl	8004e7c <MX_USART1_UART_Init>
  initFirstSin();
 8003342:	f001 fb75 	bl	8004a30 <initFirstSin>
  setLedRed(true);
 8003346:	2001      	movs	r0, #1
 8003348:	f7fe fa90 	bl	800186c <setLedRed>
  setLedGreen(true);
 800334c:	2001      	movs	r0, #1
 800334e:	f7fe fa9d 	bl	800188c <setLedGreen>
  setLedBlue(true);
 8003352:	2001      	movs	r0, #1
 8003354:	f7fe fa92 	bl	800187c <setLedBlue>
  HAL_Delay(100);
 8003358:	2064      	movs	r0, #100	; 0x64
 800335a:	f001 ff4b 	bl	80051f4 <HAL_Delay>
  loadFlashData();
 800335e:	f7fe fa41 	bl	80017e4 <loadFlashData>
  p("\n\n** Orion VV driver V4 start! **\n");
 8003362:	48d2      	ldr	r0, [pc, #840]	; (80036ac <main+0x3a4>)
 8003364:	f001 fe56 	bl	8005014 <p>
    pid[i].pid_kp = 0.2;
 8003368:	49d1      	ldr	r1, [pc, #836]	; (80036b0 <main+0x3a8>)
 800336a:	4ad2      	ldr	r2, [pc, #840]	; (80036b4 <main+0x3ac>)
 800336c:	604a      	str	r2, [r1, #4]
    pid[i].pid_ki = 0.3;
 800336e:	4ad2      	ldr	r2, [pc, #840]	; (80036b8 <main+0x3b0>)
 8003370:	60ca      	str	r2, [r1, #12]
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 8003372:	48d2      	ldr	r0, [pc, #840]	; (80036bc <main+0x3b4>)
    pid[i].error_integral_limit = 4.0;
 8003374:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
    pid[i].pid_kd = 0.0;
 8003378:	2300      	movs	r3, #0
    pid[i].error_integral_limit = 4.0;
 800337a:	61ca      	str	r2, [r1, #28]
    pid[i].diff_voltage_limit = 5.0;  // 2.0 -> 4.0 -> 6.0
 800337c:	4ad0      	ldr	r2, [pc, #832]	; (80036c0 <main+0x3b8>)
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 800337e:	ed90 8a03 	vldr	s16, [r0, #12]
    pid[i].pid_kd = 0.0;
 8003382:	608b      	str	r3, [r1, #8]
    pid[i].diff_voltage_limit = 5.0;  // 2.0 -> 4.0 -> 6.0
 8003384:	624a      	str	r2, [r1, #36]	; 0x24
    cmd[i].speed = 0;
 8003386:	49cf      	ldr	r1, [pc, #828]	; (80036c4 <main+0x3bc>)
    enc_offset[i].zero_calib = flash.calib[i];
 8003388:	6800      	ldr	r0, [r0, #0]
    cmd[i].speed = 0;
 800338a:	600b      	str	r3, [r1, #0]
    cmd[i].timeout_cnt = -1;
 800338c:	f04f 32ff 	mov.w	r2, #4294967295
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 8003390:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    cmd[i].timeout_cnt = -1;
 8003394:	610a      	str	r2, [r1, #16]
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 8003396:	eeb4 8ae7 	vcmpe.f32	s16, s15
    enc_offset[i].zero_calib = flash.calib[i];
 800339a:	4acb      	ldr	r2, [pc, #812]	; (80036c8 <main+0x3c0>)
    cmd[i].out_v = 0;
 800339c:	608b      	str	r3, [r1, #8]
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 800339e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cmd[i].out_v_final = 0;
 80033a2:	60cb      	str	r3, [r1, #12]
    enc_offset[i].zero_calib = flash.calib[i];
 80033a4:	6050      	str	r0, [r2, #4]
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033a6:	dd07      	ble.n	80033b8 <main+0xb0>
 80033a8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033ac:	eeb4 8ac7 	vcmpe.f32	s16, s14
 80033b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b4:	f100 8662 	bmi.w	800407c <main+0xd74>
      motor_param[i].voltage_per_rps = V_PER_RPS_DEFAULT;
 80033b8:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 80036cc <main+0x3c4>
    pid[i].pid_kd = 0.0;
 80033bc:	49bc      	ldr	r1, [pc, #752]	; (80036b0 <main+0x3a8>)
    cmd[i].speed = 0;
 80033be:	4ec1      	ldr	r6, [pc, #772]	; (80036c4 <main+0x3bc>)
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033c0:	4dbe      	ldr	r5, [pc, #760]	; (80036bc <main+0x3b4>)
 80033c2:	4cc3      	ldr	r4, [pc, #780]	; (80036d0 <main+0x3c8>)
 80033c4:	edd5 8a04 	vldr	s17, [r5, #16]
    enc_offset[i].zero_calib = flash.calib[i];
 80033c8:	686d      	ldr	r5, [r5, #4]
 80033ca:	ed84 7a00 	vstr	s14, [r4]
    pid[i].pid_kd = 0.0;
 80033ce:	2300      	movs	r3, #0
 80033d0:	634b      	str	r3, [r1, #52]	; 0x34
    cmd[i].speed = 0;
 80033d2:	6173      	str	r3, [r6, #20]
    cmd[i].out_v = 0;
 80033d4:	61f3      	str	r3, [r6, #28]
    cmd[i].out_v_final = 0;
 80033d6:	6233      	str	r3, [r6, #32]
    pid[i].pid_kp = 0.2;
 80033d8:	4bb6      	ldr	r3, [pc, #728]	; (80036b4 <main+0x3ac>)
 80033da:	630b      	str	r3, [r1, #48]	; 0x30
    pid[i].pid_ki = 0.3;
 80033dc:	4bb6      	ldr	r3, [pc, #728]	; (80036b8 <main+0x3b0>)
 80033de:	638b      	str	r3, [r1, #56]	; 0x38
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    pid[i].error_integral_limit = 4.0;
 80033e4:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80033e8:	648b      	str	r3, [r1, #72]	; 0x48
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033ea:	eef4 8ae7 	vcmpe.f32	s17, s15
    pid[i].diff_voltage_limit = 5.0;  // 2.0 -> 4.0 -> 6.0
 80033ee:	4bb4      	ldr	r3, [pc, #720]	; (80036c0 <main+0x3b8>)
 80033f0:	650b      	str	r3, [r1, #80]	; 0x50
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    cmd[i].timeout_cnt = -1;
 80033f6:	f04f 33ff 	mov.w	r3, #4294967295
    enc_offset[i].zero_calib = flash.calib[i];
 80033fa:	60d5      	str	r5, [r2, #12]
    cmd[i].timeout_cnt = -1;
 80033fc:	6273      	str	r3, [r6, #36]	; 0x24
    if (1 < flash.rps_per_v_cw[i] && flash.rps_per_v_cw[i] < 10) {
 80033fe:	dd07      	ble.n	8003410 <main+0x108>
 8003400:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003404:	eef4 8ac7 	vcmpe.f32	s17, s14
 8003408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340c:	f100 8632 	bmi.w	8004074 <main+0xd6c>
      motor_param[i].voltage_per_rps = V_PER_RPS_DEFAULT;
 8003410:	ed9f 7aae 	vldr	s14, [pc, #696]	; 80036cc <main+0x3c4>
 8003414:	ed84 7a02 	vstr	s14, [r4, #8]
  p("CAN ADDR 0x%03x\nenc offset M0 %6.3f M1 %6.3f\nRPS/V M0 %6.3f M1 %6.3f\n", flash.board_id, flash.calib[0], flash.calib[1], flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]);
 8003418:	f7fd f896 	bl	8000548 <__aeabi_f2d>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	ee18 0a90 	vmov	r0, s17
 8003424:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003428:	f7fd f88e 	bl	8000548 <__aeabi_f2d>
 800342c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003430:	ee18 0a10 	vmov	r0, s16
 8003434:	f7fd f888 	bl	8000548 <__aeabi_f2d>
 8003438:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800343c:	4628      	mov	r0, r5
 800343e:	f7fd f883 	bl	8000548 <__aeabi_f2d>
 8003442:	e9cd 0100 	strd	r0, r1, [sp]
 8003446:	4d9d      	ldr	r5, [pc, #628]	; (80036bc <main+0x3b4>)
 8003448:	48a2      	ldr	r0, [pc, #648]	; (80036d4 <main+0x3cc>)
 800344a:	68a9      	ldr	r1, [r5, #8]
  p("Kv M0 %6.3f M1 %6.3f rpm/V\n", flash.rps_per_v_cw[0] * 60, flash.rps_per_v_cw[1] * 60);
 800344c:	ed9f 9aa2 	vldr	s18, [pc, #648]	; 80036d8 <main+0x3d0>
  p("CAN ADDR 0x%03x\nenc offset M0 %6.3f M1 %6.3f\nRPS/V M0 %6.3f M1 %6.3f\n", flash.board_id, flash.calib[0], flash.calib[1], flash.rps_per_v_cw[0], flash.rps_per_v_cw[1]);
 8003450:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003454:	f001 fdde 	bl	8005014 <p>
  HAL_Delay(1);
 8003458:	2001      	movs	r0, #1
 800345a:	f001 fecb 	bl	80051f4 <HAL_Delay>
  p("Kv M0 %6.3f M1 %6.3f rpm/V\n", flash.rps_per_v_cw[0] * 60, flash.rps_per_v_cw[1] * 60);
 800345e:	edd5 7a03 	vldr	s15, [r5, #12]
 8003462:	ee67 7a89 	vmul.f32	s15, s15, s18
  for (int i = 0; i < 2; i++) {
 8003466:	2600      	movs	r6, #0
  p("Kv M0 %6.3f M1 %6.3f rpm/V\n", flash.rps_per_v_cw[0] * 60, flash.rps_per_v_cw[1] * 60);
 8003468:	ee17 0a90 	vmov	r0, s15
 800346c:	f7fd f86c 	bl	8000548 <__aeabi_f2d>
 8003470:	edd5 7a04 	vldr	s15, [r5, #16]
 8003474:	ee67 7a89 	vmul.f32	s15, s15, s18
 8003478:	4602      	mov	r2, r0
 800347a:	460b      	mov	r3, r1
 800347c:	ee17 0a90 	vmov	r0, s15
 8003480:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003484:	f7fd f860 	bl	8000548 <__aeabi_f2d>
 8003488:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800348c:	e9cd 0100 	strd	r0, r1, [sp]
 8003490:	4892      	ldr	r0, [pc, #584]	; (80036dc <main+0x3d4>)
 8003492:	f001 fdbf 	bl	8005014 <p>
  __HAL_SPI_ENABLE(&hspi1);
 8003496:	4b92      	ldr	r3, [pc, #584]	; (80036e0 <main+0x3d8>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8003498:	4892      	ldr	r0, [pc, #584]	; (80036e4 <main+0x3dc>)
  __HAL_SPI_ENABLE(&hspi1);
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	6813      	ldr	r3, [r2, #0]
 800349e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034a2:	6013      	str	r3, [r2, #0]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80034a4:	2180      	movs	r1, #128	; 0x80
 80034a6:	2201      	movs	r2, #1
 80034a8:	f003 fe1e 	bl	80070e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80034ac:	2201      	movs	r2, #1
 80034ae:	2140      	movs	r1, #64	; 0x40
 80034b0:	488c      	ldr	r0, [pc, #560]	; (80036e4 <main+0x3dc>)
 80034b2:	f003 fe19 	bl	80070e8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80034b6:	2001      	movs	r0, #1
 80034b8:	f001 fe9c 	bl	80051f4 <HAL_Delay>
  motor_param[0].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[0] * SPEED_REAL_LIMIT_GAIN;
 80034bc:	ed95 6a03 	vldr	s12, [r5, #12]
  motor_param[1].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[1] * SPEED_REAL_LIMIT_GAIN;
 80034c0:	edd5 6a04 	vldr	s13, [r5, #16]
  motor_param[0].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[0] * SPEED_REAL_LIMIT_GAIN;
 80034c4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 80036e8 <main+0x3e0>
    p("0x%02x ", readRegisterMA702(i, 1));  // Z offset-H
 80034c8:	4d88      	ldr	r5, [pc, #544]	; (80036ec <main+0x3e4>)
  motor_param[0].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[0] * SPEED_REAL_LIMIT_GAIN;
 80034ca:	eec7 7a06 	vdiv.f32	s15, s14, s12
  motor_param[1].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[1] * SPEED_REAL_LIMIT_GAIN;
 80034ce:	ee87 8a26 	vdiv.f32	s16, s14, s13
  p("output voltage limit : %5.2f %5.2f\n", motor_param[0].output_voltage_limit, motor_param[1].output_voltage_limit);
 80034d2:	ee17 0a90 	vmov	r0, s15
  motor_param[0].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[0] * SPEED_REAL_LIMIT_GAIN;
 80034d6:	edc4 7a01 	vstr	s15, [r4, #4]
  motor_param[1].output_voltage_limit = SPEED_CMD_LIMIT_RPS / flash.rps_per_v_cw[1] * SPEED_REAL_LIMIT_GAIN;
 80034da:	ed84 8a03 	vstr	s16, [r4, #12]
  p("output voltage limit : %5.2f %5.2f\n", motor_param[0].output_voltage_limit, motor_param[1].output_voltage_limit);
 80034de:	f7fd f833 	bl	8000548 <__aeabi_f2d>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	ee18 0a10 	vmov	r0, s16
 80034ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80034ee:	f7fd f82b 	bl	8000548 <__aeabi_f2d>
 80034f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034f6:	e9cd 0100 	strd	r0, r1, [sp]
 80034fa:	487d      	ldr	r0, [pc, #500]	; (80036f0 <main+0x3e8>)
 80034fc:	f001 fd8a 	bl	8005014 <p>
  HAL_Delay(1);
 8003500:	2001      	movs	r0, #1
 8003502:	f001 fe77 	bl	80051f4 <HAL_Delay>
  p("0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x09 0x0E 0x10 0x1B\n");
 8003506:	487b      	ldr	r0, [pc, #492]	; (80036f4 <main+0x3ec>)
 8003508:	f001 fd84 	bl	8005014 <p>
    HAL_Delay(10);
 800350c:	b2f4      	uxtb	r4, r6
 800350e:	200a      	movs	r0, #10
 8003510:	f001 fe70 	bl	80051f4 <HAL_Delay>
    writeRegisterMA702(i, 5, 0xFF);
 8003514:	22ff      	movs	r2, #255	; 0xff
 8003516:	2105      	movs	r1, #5
 8003518:	4620      	mov	r0, r4
 800351a:	f000 fecb 	bl	80042b4 <writeRegisterMA702>
    HAL_Delay(10);
 800351e:	200a      	movs	r0, #10
 8003520:	f001 fe68 	bl	80051f4 <HAL_Delay>
    writeRegisterMA702(i, 6, 0x1C);
 8003524:	221c      	movs	r2, #28
 8003526:	2106      	movs	r1, #6
 8003528:	4620      	mov	r0, r4
 800352a:	f000 fec3 	bl	80042b4 <writeRegisterMA702>
    HAL_Delay(10);
 800352e:	200a      	movs	r0, #10
 8003530:	f001 fe60 	bl	80051f4 <HAL_Delay>
    writeRegisterMA702(i, 0x10, 0x9C);
 8003534:	229c      	movs	r2, #156	; 0x9c
 8003536:	2110      	movs	r1, #16
 8003538:	4620      	mov	r0, r4
 800353a:	f000 febb 	bl	80042b4 <writeRegisterMA702>
    HAL_Delay(10);
 800353e:	200a      	movs	r0, #10
 8003540:	f001 fe58 	bl	80051f4 <HAL_Delay>
    writeRegisterMA702(i, 0x1B, 0x43);
 8003544:	2243      	movs	r2, #67	; 0x43
 8003546:	211b      	movs	r1, #27
 8003548:	4620      	mov	r0, r4
 800354a:	f000 feb3 	bl	80042b4 <writeRegisterMA702>
    HAL_Delay(10);
 800354e:	200a      	movs	r0, #10
 8003550:	f001 fe50 	bl	80051f4 <HAL_Delay>
    writeRegisterMA702(i, 0x0E, 0x77);
 8003554:	2277      	movs	r2, #119	; 0x77
 8003556:	210e      	movs	r1, #14
 8003558:	4620      	mov	r0, r4
 800355a:	f000 feab 	bl	80042b4 <writeRegisterMA702>
    HAL_Delay(10);
 800355e:	200a      	movs	r0, #10
 8003560:	f001 fe48 	bl	80051f4 <HAL_Delay>
    p("reg = 0x%02x", readRegisterMA702(i, 0));  // Z offset-L
 8003564:	2100      	movs	r1, #0
 8003566:	4620      	mov	r0, r4
 8003568:	f000 fe3e 	bl	80041e8 <readRegisterMA702>
 800356c:	4601      	mov	r1, r0
 800356e:	4862      	ldr	r0, [pc, #392]	; (80036f8 <main+0x3f0>)
 8003570:	f001 fd50 	bl	8005014 <p>
    HAL_Delay(1);
 8003574:	2001      	movs	r0, #1
 8003576:	f001 fe3d 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 1));  // Z offset-H
 800357a:	2101      	movs	r1, #1
 800357c:	4620      	mov	r0, r4
 800357e:	f000 fe33 	bl	80041e8 <readRegisterMA702>
 8003582:	4601      	mov	r1, r0
 8003584:	4628      	mov	r0, r5
 8003586:	f001 fd45 	bl	8005014 <p>
    HAL_Delay(1);
 800358a:	2001      	movs	r0, #1
 800358c:	f001 fe32 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 2));  // BCT (off-axis param)
 8003590:	2102      	movs	r1, #2
 8003592:	4620      	mov	r0, r4
 8003594:	f000 fe28 	bl	80041e8 <readRegisterMA702>
 8003598:	4601      	mov	r1, r0
 800359a:	4628      	mov	r0, r5
 800359c:	f001 fd3a 	bl	8005014 <p>
    HAL_Delay(1);
 80035a0:	2001      	movs	r0, #1
 80035a2:	f001 fe27 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 3));  // ETY,ETX
 80035a6:	2103      	movs	r1, #3
 80035a8:	4620      	mov	r0, r4
 80035aa:	f000 fe1d 	bl	80041e8 <readRegisterMA702>
 80035ae:	4601      	mov	r1, r0
 80035b0:	4628      	mov	r0, r5
 80035b2:	f001 fd2f 	bl	8005014 <p>
    HAL_Delay(1);
 80035b6:	2001      	movs	r0, #1
 80035b8:	f001 fe1c 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 4));  // PPT-L/ILIP
 80035bc:	2104      	movs	r1, #4
 80035be:	4620      	mov	r0, r4
 80035c0:	f000 fe12 	bl	80041e8 <readRegisterMA702>
 80035c4:	4601      	mov	r1, r0
 80035c6:	4628      	mov	r0, r5
 80035c8:	f001 fd24 	bl	8005014 <p>
    HAL_Delay(1);
 80035cc:	2001      	movs	r0, #1
 80035ce:	f001 fe11 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 5));  // PPT-H
 80035d2:	2105      	movs	r1, #5
 80035d4:	4620      	mov	r0, r4
 80035d6:	f000 fe07 	bl	80041e8 <readRegisterMA702>
 80035da:	4601      	mov	r1, r0
 80035dc:	4628      	mov	r0, r5
 80035de:	f001 fd19 	bl	8005014 <p>
    HAL_Delay(1);
 80035e2:	2001      	movs	r0, #1
 80035e4:	f001 fe06 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 6));  // MGLT/MGHT
 80035e8:	2106      	movs	r1, #6
 80035ea:	4620      	mov	r0, r4
 80035ec:	f000 fdfc 	bl	80041e8 <readRegisterMA702>
 80035f0:	4601      	mov	r1, r0
 80035f2:	4628      	mov	r0, r5
 80035f4:	f001 fd0e 	bl	8005014 <p>
    HAL_Delay(1);
 80035f8:	2001      	movs	r0, #1
 80035fa:	f001 fdfb 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 9));  // RD
 80035fe:	2109      	movs	r1, #9
 8003600:	4620      	mov	r0, r4
 8003602:	f000 fdf1 	bl	80041e8 <readRegisterMA702>
 8003606:	4601      	mov	r1, r0
 8003608:	4628      	mov	r0, r5
 800360a:	f001 fd03 	bl	8005014 <p>
    HAL_Delay(1);
 800360e:	2001      	movs	r0, #1
 8003610:	f001 fdf0 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 0xE));  // FW
 8003614:	210e      	movs	r1, #14
 8003616:	4620      	mov	r0, r4
 8003618:	f000 fde6 	bl	80041e8 <readRegisterMA702>
 800361c:	4601      	mov	r1, r0
 800361e:	4628      	mov	r0, r5
 8003620:	f001 fcf8 	bl	8005014 <p>
    HAL_Delay(1);
 8003624:	2001      	movs	r0, #1
 8003626:	f001 fde5 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 0x10));  // HYS
 800362a:	2110      	movs	r1, #16
 800362c:	4620      	mov	r0, r4
 800362e:	f000 fddb 	bl	80041e8 <readRegisterMA702>
 8003632:	4601      	mov	r1, r0
 8003634:	4628      	mov	r0, r5
 8003636:	f001 fced 	bl	8005014 <p>
    HAL_Delay(1);
 800363a:	2001      	movs	r0, #1
 800363c:	f001 fdda 	bl	80051f4 <HAL_Delay>
    p("0x%02x ", readRegisterMA702(i, 0x1B));  // MGH&L
 8003640:	211b      	movs	r1, #27
 8003642:	4620      	mov	r0, r4
 8003644:	f000 fdd0 	bl	80041e8 <readRegisterMA702>
 8003648:	4601      	mov	r1, r0
 800364a:	4628      	mov	r0, r5
 800364c:	f001 fce2 	bl	8005014 <p>
    HAL_Delay(1);
 8003650:	2001      	movs	r0, #1
 8003652:	f001 fdcf 	bl	80051f4 <HAL_Delay>
    p("\n");
 8003656:	4829      	ldr	r0, [pc, #164]	; (80036fc <main+0x3f4>)
 8003658:	f001 fcdc 	bl	8005014 <p>
  for (int i = 0; i < 2; i++) {
 800365c:	2e00      	cmp	r6, #0
 800365e:	f000 84fb 	beq.w	8004058 <main+0xd50>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003662:	2100      	movs	r1, #0
 8003664:	4826      	ldr	r0, [pc, #152]	; (8003700 <main+0x3f8>)
 8003666:	f002 f825 	bl	80056b4 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800366a:	2100      	movs	r1, #0
 800366c:	4825      	ldr	r0, [pc, #148]	; (8003704 <main+0x3fc>)
 800366e:	f002 f821 	bl	80056b4 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8003672:	2100      	movs	r1, #0
 8003674:	4824      	ldr	r0, [pc, #144]	; (8003708 <main+0x400>)
 8003676:	f002 f81d 	bl	80056b4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 800367a:	4821      	ldr	r0, [pc, #132]	; (8003700 <main+0x3f8>)
 800367c:	f001 ff82 	bl	8005584 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8003680:	4820      	ldr	r0, [pc, #128]	; (8003704 <main+0x3fc>)
 8003682:	f001 ff7f 	bl	8005584 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8003686:	4820      	ldr	r0, [pc, #128]	; (8003708 <main+0x400>)
 8003688:	f001 ff7c 	bl	8005584 <HAL_ADC_Start>
  htim1.Instance->CNT = 0;
 800368c:	481f      	ldr	r0, [pc, #124]	; (800370c <main+0x404>)
  htim8.Instance->CNT = 10;
 800368e:	4b20      	ldr	r3, [pc, #128]	; (8003710 <main+0x408>)
  htim1.Instance->CNT = 0;
 8003690:	6802      	ldr	r2, [r0, #0]
  htim8.Instance->CNT = 10;
 8003692:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CNT = 0;
 8003694:	2400      	movs	r4, #0
 8003696:	6254      	str	r4, [r2, #36]	; 0x24
  htim8.Instance->CNT = 10;
 8003698:	220a      	movs	r2, #10
 800369a:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim1);
 800369c:	f004 fb42 	bl	8007d24 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80036a0:	4632      	mov	r2, r6
 80036a2:	491c      	ldr	r1, [pc, #112]	; (8003714 <main+0x40c>)
 80036a4:	481c      	ldr	r0, [pc, #112]	; (8003718 <main+0x410>)
 80036a6:	f005 fee7 	bl	8009478 <HAL_UART_Receive_IT>
 80036aa:	e037      	b.n	800371c <main+0x414>
 80036ac:	0800db9c 	.word	0x0800db9c
 80036b0:	20000488 	.word	0x20000488
 80036b4:	3e4ccccd 	.word	0x3e4ccccd
 80036b8:	3e99999a 	.word	0x3e99999a
 80036bc:	20000340 	.word	0x20000340
 80036c0:	40a00000 	.word	0x40a00000
 80036c4:	200003f4 	.word	0x200003f4
 80036c8:	2000041c 	.word	0x2000041c
 80036cc:	3e19999a 	.word	0x3e19999a
 80036d0:	2000044c 	.word	0x2000044c
 80036d4:	0800dbc0 	.word	0x0800dbc0
 80036d8:	42700000 	.word	0x42700000
 80036dc:	0800dc08 	.word	0x0800dc08
 80036e0:	2000051c 	.word	0x2000051c
 80036e4:	48000400 	.word	0x48000400
 80036e8:	42960000 	.word	0x42960000
 80036ec:	0800dc90 	.word	0x0800dc90
 80036f0:	0800dc24 	.word	0x0800dc24
 80036f4:	0800dc48 	.word	0x0800dc48
 80036f8:	0800dc80 	.word	0x0800dc80
 80036fc:	0800daac 	.word	0x0800daac
 8003700:	20000224 	.word	0x20000224
 8003704:	20000274 	.word	0x20000274
 8003708:	200002c4 	.word	0x200002c4
 800370c:	200005cc 	.word	0x200005cc
 8003710:	20000618 	.word	0x20000618
 8003714:	2000050c 	.word	0x2000050c
 8003718:	200019cc 	.word	0x200019cc
  p("waiting startup voltage.... : %3.1fV\n", THR_BATTERY_UNVER_VOLTAGE + 2);
 800371c:	4ba8      	ldr	r3, [pc, #672]	; (80039c0 <main+0x6b8>)
 800371e:	48a9      	ldr	r0, [pc, #676]	; (80039c4 <main+0x6bc>)
 8003720:	2200      	movs	r2, #0
    if (getBatteryVoltage() > THR_BATTERY_UNVER_VOLTAGE + 2.0) {
 8003722:	eeb3 8a06 	vmov.f32	s16, #54	; 0x41b00000  22.0
  p("waiting startup voltage.... : %3.1fV\n", THR_BATTERY_UNVER_VOLTAGE + 2);
 8003726:	f001 fc75 	bl	8005014 <p>
    HAL_Delay(1);
 800372a:	2001      	movs	r0, #1
 800372c:	f001 fd62 	bl	80051f4 <HAL_Delay>
    if (getBatteryVoltage() > THR_BATTERY_UNVER_VOLTAGE + 2.0) {
 8003730:	f7fd fcc6 	bl	80010c0 <getBatteryVoltage>
 8003734:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      over_startup_voltage = 0;
 800373c:	bfd8      	it	le
 800373e:	2400      	movle	r4, #0
    if (getBatteryVoltage() > THR_BATTERY_UNVER_VOLTAGE + 2.0) {
 8003740:	ddf3      	ble.n	800372a <main+0x422>
      over_startup_voltage++;
 8003742:	3401      	adds	r4, #1
  while (over_startup_voltage < 500) {
 8003744:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 8003748:	d1ef      	bne.n	800372a <main+0x422>
  p("ADC : %5d %5d GD %4.2f Batt %4.2f\n", adc_raw.cs_m0, adc_raw.cs_m1, getGateDriverDCDCVoltage(), getBatteryVoltage());
 800374a:	4c9f      	ldr	r4, [pc, #636]	; (80039c8 <main+0x6c0>)
 800374c:	e9d4 6200 	ldrd	r6, r2, [r4]
 8003750:	9206      	str	r2, [sp, #24]
 8003752:	f7fd fd65 	bl	8001220 <getGateDriverDCDCVoltage>
 8003756:	ee10 5a10 	vmov	r5, s0
 800375a:	f7fd fcb1 	bl	80010c0 <getBatteryVoltage>
 800375e:	ee10 0a10 	vmov	r0, s0
 8003762:	f7fc fef1 	bl	8000548 <__aeabi_f2d>
 8003766:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800376a:	4628      	mov	r0, r5
 800376c:	f7fc feec 	bl	8000548 <__aeabi_f2d>
 8003770:	9a06      	ldr	r2, [sp, #24]
 8003772:	e9cd 0100 	strd	r0, r1, [sp]
 8003776:	4895      	ldr	r0, [pc, #596]	; (80039cc <main+0x6c4>)
 8003778:	4631      	mov	r1, r6
 800377a:	f001 fc4b 	bl	8005014 <p>
  if (adc_raw.cs_m0 < 100 && adc_raw.cs_m1 < 100) {
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	2b63      	cmp	r3, #99	; 0x63
 8003782:	f300 8473 	bgt.w	800406c <main+0xd64>
 8003786:	6863      	ldr	r3, [r4, #4]
 8003788:	2b63      	cmp	r3, #99	; 0x63
 800378a:	bfd4      	ite	le
 800378c:	2300      	movle	r3, #0
 800378e:	2301      	movgt	r3, #1
 8003790:	02db      	lsls	r3, r3, #11
  HAL_TIM_PWM_Init(&htim8);
 8003792:	488f      	ldr	r0, [pc, #572]	; (80039d0 <main+0x6c8>)
 8003794:	61e3      	str	r3, [r4, #28]
 8003796:	f004 fb17 	bl	8007dc8 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Init(&htim1);
 800379a:	488e      	ldr	r0, [pc, #568]	; (80039d4 <main+0x6cc>)
 800379c:	4d8e      	ldr	r5, [pc, #568]	; (80039d8 <main+0x6d0>)
 800379e:	4c8f      	ldr	r4, [pc, #572]	; (80039dc <main+0x6d4>)
 80037a0:	f8df 8248 	ldr.w	r8, [pc, #584]	; 80039ec <main+0x6e4>
 80037a4:	4f8e      	ldr	r7, [pc, #568]	; (80039e0 <main+0x6d8>)
 80037a6:	4e8f      	ldr	r6, [pc, #572]	; (80039e4 <main+0x6dc>)
 80037a8:	f004 fb0e 	bl	8007dc8 <HAL_TIM_PWM_Init>
  setPwmAll(TIM_PWM_CENTER);
 80037ac:	f44f 7061 	mov.w	r0, #900	; 0x384
 80037b0:	f001 fa5e 	bl	8004c70 <setPwmAll>
 80037b4:	2301      	movs	r3, #1
 80037b6:	9309      	str	r3, [sp, #36]	; 0x24
 80037b8:	461a      	mov	r2, r3
    switch (turn_on_channel) {
 80037ba:	1e93      	subs	r3, r2, #2
 80037bc:	3a01      	subs	r2, #1
 80037be:	9208      	str	r2, [sp, #32]
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	f200 848f 	bhi.w	80040e4 <main+0xddc>
 80037c6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80037ca:	00f1      	.short	0x00f1
 80037cc:	00df00e8 	.word	0x00df00e8
 80037d0:	000500a0 	.word	0x000500a0
        HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);  // M1 high & low
 80037d4:	2108      	movs	r1, #8
 80037d6:	487e      	ldr	r0, [pc, #504]	; (80039d0 <main+0x6c8>)
 80037d8:	f004 fee8 	bl	80085ac <HAL_TIMEx_PWMN_Start>
        HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);  // M0 high & low
 80037dc:	487d      	ldr	r0, [pc, #500]	; (80039d4 <main+0x6cc>)
 80037de:	2108      	movs	r1, #8
 80037e0:	f004 fee4 	bl	80085ac <HAL_TIMEx_PWMN_Start>
    interrupt_timer_cnt = 0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	602b      	str	r3, [r5, #0]
    while (interrupt_timer_cnt < INTERRUPT_KHZ_1MS * 50) {
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037ee:	f080 8103 	bcs.w	80039f8 <main+0x6f0>
        p("Current MM0 %+6.3f M1 %+6.3f ch:%d\n", getCurrentM0(), getCurrentM1(), turn_on_channel);
 80037f2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80039f0 <main+0x6e8>
  p("reset!!!");
 80037f6:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 80039f4 <main+0x6ec>
      if (isNotZeroCurrent() || getBatteryVoltage() < THR_BATTERY_UNVER_VOLTAGE) {
 80037fa:	eeb3 8a04 	vmov.f32	s16, #52	; 0x41a00000  20.0
 80037fe:	f7fd fd8b 	bl	8001318 <isNotZeroCurrent>
 8003802:	b930      	cbnz	r0, 8003812 <main+0x50a>
 8003804:	f7fd fc5c 	bl	80010c0 <getBatteryVoltage>
 8003808:	eeb4 0ac8 	vcmpe.f32	s0, s16
 800380c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003810:	d53f      	bpl.n	8003892 <main+0x58a>
        power_enable_cnt = 500;
 8003812:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003816:	6023      	str	r3, [r4, #0]
        forceStopAllPwmOutputAndTimer();
 8003818:	f001 fa3a 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
        p("Current MM0 %+6.3f M1 %+6.3f ch:%d\n", getCurrentM0(), getCurrentM1(), turn_on_channel);
 800381c:	f7fd fc68 	bl	80010f0 <getCurrentM0>
 8003820:	ee10 9a10 	vmov	r9, s0
 8003824:	f7fd fc80 	bl	8001128 <getCurrentM1>
 8003828:	4648      	mov	r0, r9
 800382a:	ee10 9a10 	vmov	r9, s0
 800382e:	f7fc fe8b 	bl	8000548 <__aeabi_f2d>
 8003832:	460a      	mov	r2, r1
 8003834:	4601      	mov	r1, r0
 8003836:	4613      	mov	r3, r2
 8003838:	460a      	mov	r2, r1
 800383a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800383e:	4648      	mov	r0, r9
 8003840:	9b08      	ldr	r3, [sp, #32]
 8003842:	9302      	str	r3, [sp, #8]
 8003844:	f7fc fe80 	bl	8000548 <__aeabi_f2d>
 8003848:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800384c:	e9cd 0100 	strd	r0, r1, [sp]
 8003850:	4658      	mov	r0, fp
 8003852:	f001 fbdf 	bl	8005014 <p>
  p("reset!!!");
 8003856:	4650      	mov	r0, sl
 8003858:	f001 fbdc 	bl	8005014 <p>
  while (power_enable_cnt > 0) {
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	b19b      	cbz	r3, 8003888 <main+0x580>
    power_enable_cnt--;
 8003860:	6823      	ldr	r3, [r4, #0]
 8003862:	3b01      	subs	r3, #1
 8003864:	6023      	str	r3, [r4, #0]
    sendCanData();
 8003866:	f7ff fa43 	bl	8002cf0 <sendCanData>
    sendError(0, error_id, error_info, error_value);
 800386a:	ed98 0a00 	vldr	s0, [r8]
 800386e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003872:	f9b6 1000 	ldrsh.w	r1, [r6]
 8003876:	2000      	movs	r0, #0
 8003878:	f7fd fef6 	bl	8001668 <sendError>
    HAL_Delay(2);
 800387c:	2002      	movs	r0, #2
 800387e:	f001 fcb9 	bl	80051f4 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8003882:	6823      	ldr	r3, [r4, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1eb      	bne.n	8003860 <main+0x558>
  HAL_Delay(2);
 8003888:	2002      	movs	r0, #2
 800388a:	f001 fcb3 	bl	80051f4 <HAL_Delay>
  HAL_NVIC_SystemReset();
 800388e:	f003 f869 	bl	8006964 <HAL_NVIC_SystemReset>
    while (interrupt_timer_cnt < INTERRUPT_KHZ_1MS * 50) {
 8003892:	682b      	ldr	r3, [r5, #0]
 8003894:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003898:	d3b1      	bcc.n	80037fe <main+0x4f6>
    p("ch:%2d CurrentCheck OK!! M0 %+6.3f M1 %+6.3f Battery %5.2f GD %5.2f\n", turn_on_channel, getCurrentM0(), getCurrentM1(), getBatteryVoltage(), getGateDriverDCDCVoltage());
 800389a:	f7fd fc29 	bl	80010f0 <getCurrentM0>
 800389e:	ed8d 0a06 	vstr	s0, [sp, #24]
 80038a2:	f7fd fc41 	bl	8001128 <getCurrentM1>
 80038a6:	ee10 aa10 	vmov	sl, s0
 80038aa:	f7fd fc09 	bl	80010c0 <getBatteryVoltage>
 80038ae:	ee10 ba10 	vmov	fp, s0
 80038b2:	f7fd fcb5 	bl	8001220 <getGateDriverDCDCVoltage>
 80038b6:	9806      	ldr	r0, [sp, #24]
 80038b8:	ed8d 0a06 	vstr	s0, [sp, #24]
 80038bc:	f7fc fe44 	bl	8000548 <__aeabi_f2d>
 80038c0:	9b06      	ldr	r3, [sp, #24]
 80038c2:	460a      	mov	r2, r1
 80038c4:	4601      	mov	r1, r0
 80038c6:	4618      	mov	r0, r3
 80038c8:	4613      	mov	r3, r2
 80038ca:	460a      	mov	r2, r1
 80038cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80038d0:	f7fc fe3a 	bl	8000548 <__aeabi_f2d>
 80038d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038d8:	4658      	mov	r0, fp
 80038da:	f7fc fe35 	bl	8000548 <__aeabi_f2d>
 80038de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80038e2:	4650      	mov	r0, sl
 80038e4:	f7fc fe30 	bl	8000548 <__aeabi_f2d>
 80038e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80038ec:	e9cd 0100 	strd	r0, r1, [sp]
 80038f0:	9908      	ldr	r1, [sp, #32]
 80038f2:	483d      	ldr	r0, [pc, #244]	; (80039e8 <main+0x6e0>)
 80038f4:	f001 fb8e 	bl	8005014 <p>
  while (turn_on_channel < 6) {
 80038f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038fa:	2b06      	cmp	r3, #6
 80038fc:	f000 80a8 	beq.w	8003a50 <main+0x748>
 8003900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003902:	3301      	adds	r3, #1
 8003904:	9309      	str	r3, [sp, #36]	; 0x24
 8003906:	461a      	mov	r2, r3
 8003908:	e757      	b.n	80037ba <main+0x4b2>
        HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);  // M1 high & low
 800390a:	2104      	movs	r1, #4
 800390c:	4830      	ldr	r0, [pc, #192]	; (80039d0 <main+0x6c8>)
 800390e:	f004 fe4d 	bl	80085ac <HAL_TIMEx_PWMN_Start>
        HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);  // M0 high & low
 8003912:	4830      	ldr	r0, [pc, #192]	; (80039d4 <main+0x6cc>)
 8003914:	2104      	movs	r1, #4
 8003916:	f004 fe49 	bl	80085ac <HAL_TIMEx_PWMN_Start>
    interrupt_timer_cnt = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	602b      	str	r3, [r5, #0]
    while (interrupt_timer_cnt < INTERRUPT_KHZ_1MS * 50) {
 800391e:	682b      	ldr	r3, [r5, #0]
 8003920:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003924:	f4ff af65 	bcc.w	80037f2 <main+0x4ea>
    p("ch:%2d CurrentCheck OK!! M0 %+6.3f M1 %+6.3f Battery %5.2f GD %5.2f\n", turn_on_channel, getCurrentM0(), getCurrentM1(), getBatteryVoltage(), getGateDriverDCDCVoltage());
 8003928:	f7fd fbe2 	bl	80010f0 <getCurrentM0>
 800392c:	ed8d 0a06 	vstr	s0, [sp, #24]
 8003930:	f7fd fbfa 	bl	8001128 <getCurrentM1>
 8003934:	ee10 ba10 	vmov	fp, s0
 8003938:	f7fd fbc2 	bl	80010c0 <getBatteryVoltage>
 800393c:	ee10 aa10 	vmov	sl, s0
 8003940:	f7fd fc6e 	bl	8001220 <getGateDriverDCDCVoltage>
 8003944:	9806      	ldr	r0, [sp, #24]
 8003946:	ed8d 0a06 	vstr	s0, [sp, #24]
 800394a:	f7fc fdfd 	bl	8000548 <__aeabi_f2d>
 800394e:	9b06      	ldr	r3, [sp, #24]
 8003950:	460a      	mov	r2, r1
 8003952:	4601      	mov	r1, r0
 8003954:	4618      	mov	r0, r3
 8003956:	4613      	mov	r3, r2
 8003958:	460a      	mov	r2, r1
 800395a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800395e:	f7fc fdf3 	bl	8000548 <__aeabi_f2d>
 8003962:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003966:	4650      	mov	r0, sl
 8003968:	f7fc fdee 	bl	8000548 <__aeabi_f2d>
 800396c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003970:	4658      	mov	r0, fp
 8003972:	f7fc fde9 	bl	8000548 <__aeabi_f2d>
 8003976:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800397a:	e9cd 0100 	strd	r0, r1, [sp]
 800397e:	9908      	ldr	r1, [sp, #32]
 8003980:	4819      	ldr	r0, [pc, #100]	; (80039e8 <main+0x6e0>)
 8003982:	f001 fb47 	bl	8005014 <p>
  while (turn_on_channel < 6) {
 8003986:	e7bb      	b.n	8003900 <main+0x5f8>
        HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);  // M1 high & low
 8003988:	2100      	movs	r1, #0
 800398a:	4811      	ldr	r0, [pc, #68]	; (80039d0 <main+0x6c8>)
 800398c:	f004 fe0e 	bl	80085ac <HAL_TIMEx_PWMN_Start>
        HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);  // M0 high & low
 8003990:	2100      	movs	r1, #0
 8003992:	4810      	ldr	r0, [pc, #64]	; (80039d4 <main+0x6cc>)
 8003994:	f004 fe0a 	bl	80085ac <HAL_TIMEx_PWMN_Start>
        break;
 8003998:	e7bf      	b.n	800391a <main+0x612>
        HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);  // M0 low
 800399a:	2108      	movs	r1, #8
 800399c:	480c      	ldr	r0, [pc, #48]	; (80039d0 <main+0x6c8>)
 800399e:	f004 fa9b 	bl	8007ed8 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // M1 low
 80039a2:	2108      	movs	r1, #8
 80039a4:	480b      	ldr	r0, [pc, #44]	; (80039d4 <main+0x6cc>)
 80039a6:	f004 fa97 	bl	8007ed8 <HAL_TIM_PWM_Start>
        break;
 80039aa:	e7b6      	b.n	800391a <main+0x612>
        HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);  // M0 low
 80039ac:	2104      	movs	r1, #4
 80039ae:	4808      	ldr	r0, [pc, #32]	; (80039d0 <main+0x6c8>)
 80039b0:	f004 fa92 	bl	8007ed8 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);  // M1 low
 80039b4:	2104      	movs	r1, #4
 80039b6:	4807      	ldr	r0, [pc, #28]	; (80039d4 <main+0x6cc>)
 80039b8:	f004 fa8e 	bl	8007ed8 <HAL_TIM_PWM_Start>
        break;
 80039bc:	e7ad      	b.n	800391a <main+0x612>
 80039be:	bf00      	nop
 80039c0:	40360000 	.word	0x40360000
 80039c4:	0800dc98 	.word	0x0800dc98
 80039c8:	20000200 	.word	0x20000200
 80039cc:	0800dcc0 	.word	0x0800dcc0
 80039d0:	20000618 	.word	0x20000618
 80039d4:	200005cc 	.word	0x200005cc
 80039d8:	20000440 	.word	0x20000440
 80039dc:	200004e0 	.word	0x200004e0
 80039e0:	20000438 	.word	0x20000438
 80039e4:	20000436 	.word	0x20000436
 80039e8:	0800dd08 	.word	0x0800dd08
 80039ec:	2000043c 	.word	0x2000043c
 80039f0:	0800dce4 	.word	0x0800dce4
 80039f4:	0800db00 	.word	0x0800db00
    p("ch:%2d CurrentCheck OK!! M0 %+6.3f M1 %+6.3f Battery %5.2f GD %5.2f\n", turn_on_channel, getCurrentM0(), getCurrentM1(), getBatteryVoltage(), getGateDriverDCDCVoltage());
 80039f8:	f7fd fb7a 	bl	80010f0 <getCurrentM0>
 80039fc:	ee10 7a10 	vmov	r7, s0
 8003a00:	f7fd fb92 	bl	8001128 <getCurrentM1>
 8003a04:	ee10 4a10 	vmov	r4, s0
 8003a08:	f7fd fb5a 	bl	80010c0 <getBatteryVoltage>
 8003a0c:	ee10 6a10 	vmov	r6, s0
 8003a10:	f7fd fc06 	bl	8001220 <getGateDriverDCDCVoltage>
 8003a14:	4638      	mov	r0, r7
 8003a16:	ee10 7a10 	vmov	r7, s0
 8003a1a:	f7fc fd95 	bl	8000548 <__aeabi_f2d>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4638      	mov	r0, r7
 8003a24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003a28:	f7fc fd8e 	bl	8000548 <__aeabi_f2d>
 8003a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a30:	4630      	mov	r0, r6
 8003a32:	f7fc fd89 	bl	8000548 <__aeabi_f2d>
 8003a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a3a:	4620      	mov	r0, r4
 8003a3c:	f7fc fd84 	bl	8000548 <__aeabi_f2d>
 8003a40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003a44:	e9cd 0100 	strd	r0, r1, [sp]
 8003a48:	48cf      	ldr	r0, [pc, #828]	; (8003d88 <main+0xa80>)
 8003a4a:	2105      	movs	r1, #5
 8003a4c:	f001 fae2 	bl	8005014 <p>
  if (isPushedSW1()) {
 8003a50:	f7fd fedc 	bl	800180c <isPushedSW1>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	f000 8302 	beq.w	800405e <main+0xd56>
    flash.board_id = 0;
 8003a5a:	2000      	movs	r0, #0
    flash.board_id = 1;
 8003a5c:	4bcb      	ldr	r3, [pc, #812]	; (8003d8c <main+0xa84>)
 8003a5e:	461c      	mov	r4, r3
 8003a60:	6098      	str	r0, [r3, #8]
    writeCanBoardID(flash.board_id);
 8003a62:	f7fd fe99 	bl	8001798 <writeCanBoardID>
    p("sed board id %d\n", flash.board_id);
 8003a66:	48ca      	ldr	r0, [pc, #808]	; (8003d90 <main+0xa88>)
 8003a68:	68a1      	ldr	r1, [r4, #8]
 8003a6a:	f001 fad3 	bl	8005014 <p>
    HAL_Delay(1000);
 8003a6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a72:	f001 fbbf 	bl	80051f4 <HAL_Delay>
  if (isPushedSW4()) {
 8003a76:	f7fd feed 	bl	8001854 <isPushedSW4>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	f040 8302 	bne.w	8004084 <main+0xd7c>
  CAN_Filter_Init(flash.board_id);
 8003a80:	4bc2      	ldr	r3, [pc, #776]	; (8003d8c <main+0xa84>)
 8003a82:	f8df 9338 	ldr.w	r9, [pc, #824]	; 8003dbc <main+0xab4>
 8003a86:	8918      	ldrh	r0, [r3, #8]
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003a88:	ed9f 8ac2 	vldr	s16, [pc, #776]	; 8003d94 <main+0xa8c>
 8003a8c:	4fc2      	ldr	r7, [pc, #776]	; (8003d98 <main+0xa90>)
 8003a8e:	4cc3      	ldr	r4, [pc, #780]	; (8003d9c <main+0xa94>)
 8003a90:	4ec3      	ldr	r6, [pc, #780]	; (8003da0 <main+0xa98>)
 8003a92:	f8df 832c 	ldr.w	r8, [pc, #812]	; 8003dc0 <main+0xab8>
 8003a96:	f8df a32c 	ldr.w	sl, [pc, #812]	; 8003dc4 <main+0xabc>
        manual_offset_radian = 0;
 8003a9a:	eddf 8ac2 	vldr	s17, [pc, #776]	; 8003da4 <main+0xa9c>
  CAN_Filter_Init(flash.board_id);
 8003a9e:	f7fd fce9 	bl	8001474 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8003aa2:	48c1      	ldr	r0, [pc, #772]	; (8003da8 <main+0xaa0>)
 8003aa4:	f002 fc94 	bl	80063d0 <HAL_CAN_Start>
  p("start main loop!\n");
 8003aa8:	48c0      	ldr	r0, [pc, #768]	; (8003dac <main+0xaa4>)
 8003aaa:	f001 fab3 	bl	8005014 <p>
  setLedRed(false);
 8003aae:	2000      	movs	r0, #0
 8003ab0:	f7fd fedc 	bl	800186c <setLedRed>
  setLedGreen(false);
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f7fd fee9 	bl	800188c <setLedGreen>
  setLedBlue(false);
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7fd fede 	bl	800187c <setLedBlue>
  if (uart_rx_flag) {
 8003ac0:	f899 3000 	ldrb.w	r3, [r9]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d17e      	bne.n	8003bc6 <main+0x8be>
  int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8003ac8:	6872      	ldr	r2, [r6, #4]
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	eba3 0b02 	sub.w	fp, r3, r2
  if (temp < -HARF_OF_ENC_CNT_MAX) {
 8003ad0:	f51b 4f00 	cmn.w	fp, #32768	; 0x8000
 8003ad4:	f280 8122 	bge.w	8003d1c <main+0xa14>
    temp += ENC_CNT_MAX;
 8003ad8:	f50b 3b80 	add.w	fp, fp, #65536	; 0x10000
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003adc:	ee07 ba90 	vmov	s15, fp
 8003ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003ae4:	6863      	ldr	r3, [r4, #4]
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003ae6:	ee67 7a88 	vmul.f32	s15, s15, s16
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003aea:	2b00      	cmp	r3, #0
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003aec:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003af0:	ea8b 71eb 	eor.w	r1, fp, fp, asr #31
 8003af4:	bfb8      	it	lt
 8003af6:	425b      	neglt	r3, r3
 8003af8:	eba1 71eb 	sub.w	r1, r1, fp, asr #31
 8003afc:	428b      	cmp	r3, r1
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003afe:	ee17 3a10 	vmov	r3, s14
    motor_real[motor].diff_cnt_max = temp;
 8003b02:	bfb8      	it	lt
 8003b04:	f8c4 b004 	strlt.w	fp, [r4, #4]
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bfb8      	it	lt
 8003b0c:	425b      	neglt	r3, r3
 8003b0e:	2b4b      	cmp	r3, #75	; 0x4b
 8003b10:	dd04      	ble.n	8003b1c <main+0x814>
 8003b12:	f8d8 3000 	ldr.w	r3, [r8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 828c 	beq.w	8004034 <main+0xd2c>
  motor_real[motor].pre_enc_cnt_raw = ma702[motor].enc_raw;
 8003b1c:	6022      	str	r2, [r4, #0]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8003b1e:	edc4 7a02 	vstr	s15, [r4, #8]
  motor_real[motor].pre_rps = motor_real[motor].rps;
 8003b22:	edc4 7a03 	vstr	s15, [r4, #12]
  int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8003b26:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8003b28:	6963      	ldr	r3, [r4, #20]
 8003b2a:	eba3 0b02 	sub.w	fp, r3, r2
  if (temp < -HARF_OF_ENC_CNT_MAX) {
 8003b2e:	f51b 4f00 	cmn.w	fp, #32768	; 0x8000
 8003b32:	f280 80ed 	bge.w	8003d10 <main+0xa08>
    temp += ENC_CNT_MAX;
 8003b36:	f50b 3b80 	add.w	fp, fp, #65536	; 0x10000
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b3a:	ee07 ba90 	vmov	s15, fp
 8003b3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003b42:	69a3      	ldr	r3, [r4, #24]
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b44:	ee67 7a88 	vmul.f32	s15, s15, s16
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003b48:	2b00      	cmp	r3, #0
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b4a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8003b4e:	ea8b 71eb 	eor.w	r1, fp, fp, asr #31
 8003b52:	bfb8      	it	lt
 8003b54:	425b      	neglt	r3, r3
 8003b56:	eba1 71eb 	sub.w	r1, r1, fp, asr #31
 8003b5a:	428b      	cmp	r3, r1
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b5c:	ee17 3a10 	vmov	r3, s14
    motor_real[motor].diff_cnt_max = temp;
 8003b60:	bfb8      	it	lt
 8003b62:	f8c4 b018 	strlt.w	fp, [r4, #24]
  if (abs((float)temp / ENC_CNT_MAX * 1000) > SPEED_CMD_LIMIT_RPS * 1.5 && free_wheel_cnt == 0) {
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bfb8      	it	lt
 8003b6a:	425b      	neglt	r3, r3
 8003b6c:	2b4b      	cmp	r3, #75	; 0x4b
 8003b6e:	dd04      	ble.n	8003b7a <main+0x872>
 8003b70:	f8d8 3000 	ldr.w	r3, [r8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 824b 	beq.w	8004010 <main+0xd08>
  motor_real[motor].pre_enc_cnt_raw = ma702[motor].enc_raw;
 8003b7a:	6162      	str	r2, [r4, #20]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8003b7c:	edc4 7a07 	vstr	s15, [r4, #28]
  motor_real[motor].pre_rps = motor_real[motor].rps;
 8003b80:	edc4 7a08 	vstr	s15, [r4, #32]
    sendCanData();
 8003b84:	f7ff f8b4 	bl	8002cf0 <sendCanData>
    if (calib_process.enc_calib_cnt != 0) {
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f040 823d 	bne.w	800400a <main+0xd02>
    } else if (calib_process.motor_calib_cnt != 0) {
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 8236 	beq.w	8004004 <main+0xcfc>
      motorCalibrationMode();
 8003b98:	f7fe fd72 	bl	8002680 <motorCalibrationMode>
    protect();
 8003b9c:	f7ff f97c 	bl	8002e98 <protect>
    setLedRed(true);
 8003ba0:	2001      	movs	r0, #1
 8003ba2:	f7fd fe63 	bl	800186c <setLedRed>
    main_loop_remain_counter = INTERRUPT_KHZ_1MS - interrupt_timer_cnt;
 8003ba6:	682b      	ldr	r3, [r5, #0]
 8003ba8:	f1c3 0314 	rsb	r3, r3, #20
 8003bac:	f8ca 3000 	str.w	r3, [sl]
    while (interrupt_timer_cnt <= INTERRUPT_KHZ_1MS)
 8003bb0:	682b      	ldr	r3, [r5, #0]
 8003bb2:	2b14      	cmp	r3, #20
 8003bb4:	d9fc      	bls.n	8003bb0 <main+0x8a8>
    interrupt_timer_cnt = 0;
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	6028      	str	r0, [r5, #0]
    setLedRed(false);
 8003bba:	f7fd fe57 	bl	800186c <setLedRed>
  if (uart_rx_flag) {
 8003bbe:	f899 3000 	ldrb.w	r3, [r9]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d080      	beq.n	8003ac8 <main+0x7c0>
    uart_rx_flag = false;
 8003bc6:	2300      	movs	r3, #0
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8003bc8:	4979      	ldr	r1, [pc, #484]	; (8003db0 <main+0xaa8>)
 8003bca:	487a      	ldr	r0, [pc, #488]	; (8003db4 <main+0xaac>)
    uart_rx_flag = false;
 8003bcc:	f889 3000 	strb.w	r3, [r9]
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f005 fc51 	bl	8009478 <HAL_UART_Receive_IT>
    switch (uart_rx_buf[0]) {
 8003bd6:	4b76      	ldr	r3, [pc, #472]	; (8003db0 <main+0xaa8>)
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	3b30      	subs	r3, #48	; 0x30
 8003bdc:	2b49      	cmp	r3, #73	; 0x49
 8003bde:	f63f af73 	bhi.w	8003ac8 <main+0x7c0>
 8003be2:	a201      	add	r2, pc, #4	; (adr r2, 8003be8 <main+0x8e0>)
 8003be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be8:	08003ff9 	.word	0x08003ff9
 8003bec:	08003ac9 	.word	0x08003ac9
 8003bf0:	08003ac9 	.word	0x08003ac9
 8003bf4:	08003ac9 	.word	0x08003ac9
 8003bf8:	08003ac9 	.word	0x08003ac9
 8003bfc:	08003ac9 	.word	0x08003ac9
 8003c00:	08003ac9 	.word	0x08003ac9
 8003c04:	08003ac9 	.word	0x08003ac9
 8003c08:	08003ac9 	.word	0x08003ac9
 8003c0c:	08003ac9 	.word	0x08003ac9
 8003c10:	08003ac9 	.word	0x08003ac9
 8003c14:	08003ac9 	.word	0x08003ac9
 8003c18:	08003ac9 	.word	0x08003ac9
 8003c1c:	08003ac9 	.word	0x08003ac9
 8003c20:	08003ac9 	.word	0x08003ac9
 8003c24:	08003ac9 	.word	0x08003ac9
 8003c28:	08003ac9 	.word	0x08003ac9
 8003c2c:	08003ac9 	.word	0x08003ac9
 8003c30:	08003ac9 	.word	0x08003ac9
 8003c34:	08003ac9 	.word	0x08003ac9
 8003c38:	08003ac9 	.word	0x08003ac9
 8003c3c:	08003ac9 	.word	0x08003ac9
 8003c40:	08003ac9 	.word	0x08003ac9
 8003c44:	08003ac9 	.word	0x08003ac9
 8003c48:	08003ac9 	.word	0x08003ac9
 8003c4c:	08003ac9 	.word	0x08003ac9
 8003c50:	08003ac9 	.word	0x08003ac9
 8003c54:	08003ac9 	.word	0x08003ac9
 8003c58:	08003ac9 	.word	0x08003ac9
 8003c5c:	08003ac9 	.word	0x08003ac9
 8003c60:	08003ac9 	.word	0x08003ac9
 8003c64:	08003ac9 	.word	0x08003ac9
 8003c68:	08003ac9 	.word	0x08003ac9
 8003c6c:	08003ac9 	.word	0x08003ac9
 8003c70:	08003ac9 	.word	0x08003ac9
 8003c74:	08003ac9 	.word	0x08003ac9
 8003c78:	08003ac9 	.word	0x08003ac9
 8003c7c:	08003ac9 	.word	0x08003ac9
 8003c80:	08003ac9 	.word	0x08003ac9
 8003c84:	08003ac9 	.word	0x08003ac9
 8003c88:	08003ac9 	.word	0x08003ac9
 8003c8c:	08003ac9 	.word	0x08003ac9
 8003c90:	08003ac9 	.word	0x08003ac9
 8003c94:	08003ac9 	.word	0x08003ac9
 8003c98:	08003ac9 	.word	0x08003ac9
 8003c9c:	08003ac9 	.word	0x08003ac9
 8003ca0:	08003ac9 	.word	0x08003ac9
 8003ca4:	08003ac9 	.word	0x08003ac9
 8003ca8:	08003ac9 	.word	0x08003ac9
 8003cac:	08003fe5 	.word	0x08003fe5
 8003cb0:	08003ac9 	.word	0x08003ac9
 8003cb4:	08003fb5 	.word	0x08003fb5
 8003cb8:	08003f87 	.word	0x08003f87
 8003cbc:	08003f41 	.word	0x08003f41
 8003cc0:	08003f13 	.word	0x08003f13
 8003cc4:	08003ee5 	.word	0x08003ee5
 8003cc8:	08003eb7 	.word	0x08003eb7
 8003ccc:	08003ac9 	.word	0x08003ac9
 8003cd0:	08003ac9 	.word	0x08003ac9
 8003cd4:	08003ac9 	.word	0x08003ac9
 8003cd8:	08003ac9 	.word	0x08003ac9
 8003cdc:	08003ac9 	.word	0x08003ac9
 8003ce0:	08003e97 	.word	0x08003e97
 8003ce4:	08003ac9 	.word	0x08003ac9
 8003ce8:	08003ac9 	.word	0x08003ac9
 8003cec:	08003e6d 	.word	0x08003e6d
 8003cf0:	08003e27 	.word	0x08003e27
 8003cf4:	08003e0f 	.word	0x08003e0f
 8003cf8:	08003dc9 	.word	0x08003dc9
 8003cfc:	08003ac9 	.word	0x08003ac9
 8003d00:	08003ac9 	.word	0x08003ac9
 8003d04:	08003d57 	.word	0x08003d57
 8003d08:	08003ac9 	.word	0x08003ac9
 8003d0c:	08003d29 	.word	0x08003d29
  } else if (temp > HARF_OF_ENC_CNT_MAX) {
 8003d10:	f5bb 4f00 	cmp.w	fp, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8003d14:	bfc8      	it	gt
 8003d16:	f5ab 3b80 	subgt.w	fp, fp, #65536	; 0x10000
 8003d1a:	e70e      	b.n	8003b3a <main+0x832>
  } else if (temp > HARF_OF_ENC_CNT_MAX) {
 8003d1c:	f5bb 4f00 	cmp.w	fp, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8003d20:	bfc8      	it	gt
 8003d22:	f5ab 3b80 	subgt.w	fp, fp, #65536	; 0x10000
 8003d26:	e6d9      	b.n	8003adc <main+0x7d4>
        motor_real[0].k += 0.1;
 8003d28:	6920      	ldr	r0, [r4, #16]
 8003d2a:	f7fc fc0d 	bl	8000548 <__aeabi_f2d>
 8003d2e:	a314      	add	r3, pc, #80	; (adr r3, 8003d80 <main+0xa78>)
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f7fc faaa 	bl	800028c <__adddf3>
 8003d38:	f7fc ff56 	bl	8000be8 <__aeabi_d2f>
 8003d3c:	6120      	str	r0, [r4, #16]
        motor_real[1].k += 0.1;
 8003d3e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003d40:	f7fc fc02 	bl	8000548 <__aeabi_f2d>
 8003d44:	a30e      	add	r3, pc, #56	; (adr r3, 8003d80 <main+0xa78>)
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	f7fc fa9f 	bl	800028c <__adddf3>
 8003d4e:	f7fc ff4b 	bl	8000be8 <__aeabi_d2f>
 8003d52:	6260      	str	r0, [r4, #36]	; 0x24
        break;
 8003d54:	e6b8      	b.n	8003ac8 <main+0x7c0>
        cmd[0].speed += 0.5;
 8003d56:	4b18      	ldr	r3, [pc, #96]	; (8003db8 <main+0xab0>)
 8003d58:	ed93 7a00 	vldr	s14, [r3]
        cmd[1].speed += 0.5;
 8003d5c:	edd3 7a05 	vldr	s15, [r3, #20]
        cmd[0].speed += 0.5;
 8003d60:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003d64:	ee37 7a26 	vadd.f32	s14, s14, s13
        cmd[1].speed += 0.5;
 8003d68:	ee77 7aa6 	vadd.f32	s15, s15, s13
        cmd[1].speed -= 0.5;
 8003d6c:	461a      	mov	r2, r3
        cmd[0].speed -= 0.5;
 8003d6e:	ed83 7a00 	vstr	s14, [r3]
        cmd[1].speed -= 0.5;
 8003d72:	edc3 7a05 	vstr	s15, [r3, #20]
        cmd[0].timeout_cnt = -1;
 8003d76:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7a:	6113      	str	r3, [r2, #16]
        cmd[1].timeout_cnt = -1;
 8003d7c:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 8003d7e:	e6a3      	b.n	8003ac8 <main+0x7c0>
 8003d80:	9999999a 	.word	0x9999999a
 8003d84:	3fb99999 	.word	0x3fb99999
 8003d88:	0800dd08 	.word	0x0800dd08
 8003d8c:	20000340 	.word	0x20000340
 8003d90:	0800dd50 	.word	0x0800dd50
 8003d94:	3c7a0000 	.word	0x3c7a0000
 8003d98:	200003b8 	.word	0x200003b8
 8003d9c:	2000045c 	.word	0x2000045c
 8003da0:	20000580 	.word	0x20000580
 8003da4:	00000000 	.word	0x00000000
 8003da8:	20000318 	.word	0x20000318
 8003dac:	0800dd7c 	.word	0x0800dd7c
 8003db0:	2000050c 	.word	0x2000050c
 8003db4:	200019cc 	.word	0x200019cc
 8003db8:	200003f4 	.word	0x200003f4
 8003dbc:	20000516 	.word	0x20000516
 8003dc0:	20000004 	.word	0x20000004
 8003dc4:	20000444 	.word	0x20000444
        pid[0].pid_kd += 0.1;
 8003dc8:	4bb7      	ldr	r3, [pc, #732]	; (80040a8 <main+0xda0>)
 8003dca:	6898      	ldr	r0, [r3, #8]
 8003dcc:	f7fc fbbc 	bl	8000548 <__aeabi_f2d>
 8003dd0:	a3b1      	add	r3, pc, #708	; (adr r3, 8004098 <main+0xd90>)
 8003dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd6:	f7fc fa59 	bl	800028c <__adddf3>
 8003dda:	f7fc ff05 	bl	8000be8 <__aeabi_d2f>
 8003dde:	4bb2      	ldr	r3, [pc, #712]	; (80040a8 <main+0xda0>)
 8003de0:	4683      	mov	fp, r0
 8003de2:	6098      	str	r0, [r3, #8]
        pid[1].pid_kd += 0.1;
 8003de4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003de6:	f7fc fbaf 	bl	8000548 <__aeabi_f2d>
 8003dea:	a3ab      	add	r3, pc, #684	; (adr r3, 8004098 <main+0xd90>)
 8003dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df0:	f7fc fa4c 	bl	800028c <__adddf3>
        pid[1].pid_kd -= 0.1;
 8003df4:	f7fc fef8 	bl	8000be8 <__aeabi_d2f>
 8003df8:	4bab      	ldr	r3, [pc, #684]	; (80040a8 <main+0xda0>)
 8003dfa:	6358      	str	r0, [r3, #52]	; 0x34
        p("\nKD %+5.2f\n", pid[0].pid_kd);
 8003dfc:	4658      	mov	r0, fp
 8003dfe:	f7fc fba3 	bl	8000548 <__aeabi_f2d>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	48a9      	ldr	r0, [pc, #676]	; (80040ac <main+0xda4>)
 8003e08:	f001 f904 	bl	8005014 <p>
        break;
 8003e0c:	e65c      	b.n	8003ac8 <main+0x7c0>
        cmd[0].speed -= 0.5;
 8003e0e:	4ba8      	ldr	r3, [pc, #672]	; (80040b0 <main+0xda8>)
 8003e10:	ed93 7a00 	vldr	s14, [r3]
        cmd[1].speed -= 0.5;
 8003e14:	edd3 7a05 	vldr	s15, [r3, #20]
        cmd[0].speed -= 0.5;
 8003e18:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003e1c:	ee37 7a66 	vsub.f32	s14, s14, s13
        cmd[1].speed -= 0.5;
 8003e20:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003e24:	e7a2      	b.n	8003d6c <main+0xa64>
        pid[0].pid_ki += 0.1;
 8003e26:	4ba0      	ldr	r3, [pc, #640]	; (80040a8 <main+0xda0>)
 8003e28:	68d8      	ldr	r0, [r3, #12]
 8003e2a:	f7fc fb8d 	bl	8000548 <__aeabi_f2d>
 8003e2e:	a39a      	add	r3, pc, #616	; (adr r3, 8004098 <main+0xd90>)
 8003e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e34:	f7fc fa2a 	bl	800028c <__adddf3>
 8003e38:	f7fc fed6 	bl	8000be8 <__aeabi_d2f>
 8003e3c:	4b9a      	ldr	r3, [pc, #616]	; (80040a8 <main+0xda0>)
 8003e3e:	4683      	mov	fp, r0
 8003e40:	60d8      	str	r0, [r3, #12]
        pid[1].pid_ki += 0.1;
 8003e42:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003e44:	f7fc fb80 	bl	8000548 <__aeabi_f2d>
 8003e48:	a393      	add	r3, pc, #588	; (adr r3, 8004098 <main+0xd90>)
 8003e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4e:	f7fc fa1d 	bl	800028c <__adddf3>
        pid[1].pid_ki -= 0.1;
 8003e52:	f7fc fec9 	bl	8000be8 <__aeabi_d2f>
 8003e56:	4b94      	ldr	r3, [pc, #592]	; (80040a8 <main+0xda0>)
 8003e58:	6398      	str	r0, [r3, #56]	; 0x38
        p("\nKI %+5.2f\n", pid[0].pid_ki);
 8003e5a:	4658      	mov	r0, fp
 8003e5c:	f7fc fb74 	bl	8000548 <__aeabi_f2d>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4893      	ldr	r0, [pc, #588]	; (80040b4 <main+0xdac>)
 8003e66:	f001 f8d5 	bl	8005014 <p>
        break;
 8003e6a:	e62d      	b.n	8003ac8 <main+0x7c0>
        manual_offset_radian += 0.01;
 8003e6c:	4b92      	ldr	r3, [pc, #584]	; (80040b8 <main+0xdb0>)
 8003e6e:	6818      	ldr	r0, [r3, #0]
 8003e70:	f7fc fb6a 	bl	8000548 <__aeabi_f2d>
 8003e74:	a38a      	add	r3, pc, #552	; (adr r3, 80040a0 <main+0xd98>)
 8003e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7a:	f7fc fa07 	bl	800028c <__adddf3>
        manual_offset_radian -= 0.01;
 8003e7e:	f7fc feb3 	bl	8000be8 <__aeabi_d2f>
 8003e82:	4b8d      	ldr	r3, [pc, #564]	; (80040b8 <main+0xdb0>)
 8003e84:	6018      	str	r0, [r3, #0]
        p("offset %+4.2f\n", manual_offset_radian);
 8003e86:	f7fc fb5f 	bl	8000548 <__aeabi_f2d>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	488b      	ldr	r0, [pc, #556]	; (80040bc <main+0xdb4>)
 8003e90:	f001 f8c0 	bl	8005014 <p>
        break;
 8003e94:	e618      	b.n	8003ac8 <main+0x7c0>
        p("run mode!\n");
 8003e96:	488a      	ldr	r0, [pc, #552]	; (80040c0 <main+0xdb8>)
 8003e98:	f001 f8bc 	bl	8005014 <p>
        manual_offset_radian = 0;
 8003e9c:	4b86      	ldr	r3, [pc, #536]	; (80040b8 <main+0xdb0>)
 8003e9e:	edc3 8a00 	vstr	s17, [r3]
        cmd[0].out_v = 0;
 8003ea2:	4b83      	ldr	r3, [pc, #524]	; (80040b0 <main+0xda8>)
        calib_process.enc_calib_cnt = 0;
 8003ea4:	2200      	movs	r2, #0
        cmd[0].out_v = 0;
 8003ea6:	edc3 8a02 	vstr	s17, [r3, #8]
        cmd[1].out_v = 0;
 8003eaa:	edc3 8a07 	vstr	s17, [r3, #28]
        calib_process.enc_calib_cnt = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e9c7 2300 	strd	r2, r3, [r7]
        break;
 8003eb4:	e608      	b.n	8003ac8 <main+0x7c0>
        motor_real[0].k -= 0.1;
 8003eb6:	6920      	ldr	r0, [r4, #16]
 8003eb8:	f7fc fb46 	bl	8000548 <__aeabi_f2d>
 8003ebc:	a376      	add	r3, pc, #472	; (adr r3, 8004098 <main+0xd90>)
 8003ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec2:	f7fc f9e1 	bl	8000288 <__aeabi_dsub>
 8003ec6:	f7fc fe8f 	bl	8000be8 <__aeabi_d2f>
 8003eca:	6120      	str	r0, [r4, #16]
        motor_real[1].k -= 0.1;
 8003ecc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003ece:	f7fc fb3b 	bl	8000548 <__aeabi_f2d>
 8003ed2:	a371      	add	r3, pc, #452	; (adr r3, 8004098 <main+0xd90>)
 8003ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed8:	f7fc f9d6 	bl	8000288 <__aeabi_dsub>
 8003edc:	f7fc fe84 	bl	8000be8 <__aeabi_d2f>
 8003ee0:	6260      	str	r0, [r4, #36]	; 0x24
        break;
 8003ee2:	e5f1      	b.n	8003ac8 <main+0x7c0>
        pid[0].pid_kd -= 0.1;
 8003ee4:	4b70      	ldr	r3, [pc, #448]	; (80040a8 <main+0xda0>)
 8003ee6:	6898      	ldr	r0, [r3, #8]
 8003ee8:	f7fc fb2e 	bl	8000548 <__aeabi_f2d>
 8003eec:	a36a      	add	r3, pc, #424	; (adr r3, 8004098 <main+0xd90>)
 8003eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef2:	f7fc f9c9 	bl	8000288 <__aeabi_dsub>
 8003ef6:	f7fc fe77 	bl	8000be8 <__aeabi_d2f>
 8003efa:	4b6b      	ldr	r3, [pc, #428]	; (80040a8 <main+0xda0>)
 8003efc:	4683      	mov	fp, r0
 8003efe:	6098      	str	r0, [r3, #8]
        pid[1].pid_kd -= 0.1;
 8003f00:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003f02:	f7fc fb21 	bl	8000548 <__aeabi_f2d>
 8003f06:	a364      	add	r3, pc, #400	; (adr r3, 8004098 <main+0xd90>)
 8003f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0c:	f7fc f9bc 	bl	8000288 <__aeabi_dsub>
 8003f10:	e770      	b.n	8003df4 <main+0xaec>
        pid[0].pid_ki -= 0.1;
 8003f12:	4b65      	ldr	r3, [pc, #404]	; (80040a8 <main+0xda0>)
 8003f14:	68d8      	ldr	r0, [r3, #12]
 8003f16:	f7fc fb17 	bl	8000548 <__aeabi_f2d>
 8003f1a:	a35f      	add	r3, pc, #380	; (adr r3, 8004098 <main+0xd90>)
 8003f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f20:	f7fc f9b2 	bl	8000288 <__aeabi_dsub>
 8003f24:	f7fc fe60 	bl	8000be8 <__aeabi_d2f>
 8003f28:	4b5f      	ldr	r3, [pc, #380]	; (80040a8 <main+0xda0>)
 8003f2a:	4683      	mov	fp, r0
 8003f2c:	60d8      	str	r0, [r3, #12]
        pid[1].pid_ki -= 0.1;
 8003f2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f30:	f7fc fb0a 	bl	8000548 <__aeabi_f2d>
 8003f34:	a358      	add	r3, pc, #352	; (adr r3, 8004098 <main+0xd90>)
 8003f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3a:	f7fc f9a5 	bl	8000288 <__aeabi_dsub>
 8003f3e:	e788      	b.n	8003e52 <main+0xb4a>
        pid[0].pid_kp += 0.1;
 8003f40:	4b59      	ldr	r3, [pc, #356]	; (80040a8 <main+0xda0>)
 8003f42:	6858      	ldr	r0, [r3, #4]
 8003f44:	f7fc fb00 	bl	8000548 <__aeabi_f2d>
 8003f48:	a353      	add	r3, pc, #332	; (adr r3, 8004098 <main+0xd90>)
 8003f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4e:	f7fc f99d 	bl	800028c <__adddf3>
 8003f52:	f7fc fe49 	bl	8000be8 <__aeabi_d2f>
 8003f56:	4b54      	ldr	r3, [pc, #336]	; (80040a8 <main+0xda0>)
 8003f58:	4683      	mov	fp, r0
 8003f5a:	6058      	str	r0, [r3, #4]
        pid[1].pid_kp += 0.1;
 8003f5c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f5e:	f7fc faf3 	bl	8000548 <__aeabi_f2d>
 8003f62:	a34d      	add	r3, pc, #308	; (adr r3, 8004098 <main+0xd90>)
 8003f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f68:	f7fc f990 	bl	800028c <__adddf3>
        pid[1].pid_kp -= 0.1;
 8003f6c:	f7fc fe3c 	bl	8000be8 <__aeabi_d2f>
 8003f70:	4b4d      	ldr	r3, [pc, #308]	; (80040a8 <main+0xda0>)
 8003f72:	6318      	str	r0, [r3, #48]	; 0x30
        p("\nKP %+5.2f\n", pid[0].pid_kp);
 8003f74:	4658      	mov	r0, fp
 8003f76:	f7fc fae7 	bl	8000548 <__aeabi_f2d>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4851      	ldr	r0, [pc, #324]	; (80040c4 <main+0xdbc>)
 8003f80:	f001 f848 	bl	8005014 <p>
        break;
 8003f84:	e5a0      	b.n	8003ac8 <main+0x7c0>
        pid[0].pid_kp -= 0.1;
 8003f86:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <main+0xda0>)
 8003f88:	6858      	ldr	r0, [r3, #4]
 8003f8a:	f7fc fadd 	bl	8000548 <__aeabi_f2d>
 8003f8e:	a342      	add	r3, pc, #264	; (adr r3, 8004098 <main+0xd90>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	f7fc f978 	bl	8000288 <__aeabi_dsub>
 8003f98:	f7fc fe26 	bl	8000be8 <__aeabi_d2f>
 8003f9c:	4b42      	ldr	r3, [pc, #264]	; (80040a8 <main+0xda0>)
 8003f9e:	4683      	mov	fp, r0
 8003fa0:	6058      	str	r0, [r3, #4]
        pid[1].pid_kp -= 0.1;
 8003fa2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003fa4:	f7fc fad0 	bl	8000548 <__aeabi_f2d>
 8003fa8:	a33b      	add	r3, pc, #236	; (adr r3, 8004098 <main+0xd90>)
 8003faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fae:	f7fc f96b 	bl	8000288 <__aeabi_dsub>
 8003fb2:	e7db      	b.n	8003f6c <main+0xc64>
        p("\n\nstart calib mode!\n\n");
 8003fb4:	4844      	ldr	r0, [pc, #272]	; (80040c8 <main+0xdc0>)
 8003fb6:	f001 f82d 	bl	8005014 <p>
  p("calibration mode!\n");
 8003fba:	4844      	ldr	r0, [pc, #272]	; (80040cc <main+0xdc4>)
 8003fbc:	f001 f82a 	bl	8005014 <p>
  manual_offset_radian = 0;
 8003fc0:	4b3d      	ldr	r3, [pc, #244]	; (80040b8 <main+0xdb0>)
  cmd[0].speed = 0;
 8003fc2:	4a3b      	ldr	r2, [pc, #236]	; (80040b0 <main+0xda8>)
  manual_offset_radian = 0;
 8003fc4:	edc3 8a00 	vstr	s17, [r3]
  cmd[0].out_v_final = 2.0;
 8003fc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003fcc:	60d3      	str	r3, [r2, #12]
  cmd[1].out_v_final = 2.0;
 8003fce:	6213      	str	r3, [r2, #32]
  cmd[0].speed = 0;
 8003fd0:	edc2 8a00 	vstr	s17, [r2]
  cmd[1].speed = 0;
 8003fd4:	edc2 8a05 	vstr	s17, [r2, #20]
  calib_process.enc_calib_cnt = MOTOR_CALIB_INIT_CNT;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003fde:	e9c7 2300 	strd	r2, r3, [r7]
}
 8003fe2:	e571      	b.n	8003ac8 <main+0x7c0>
        manual_offset_radian -= 0.01;
 8003fe4:	4b34      	ldr	r3, [pc, #208]	; (80040b8 <main+0xdb0>)
 8003fe6:	6818      	ldr	r0, [r3, #0]
 8003fe8:	f7fc faae 	bl	8000548 <__aeabi_f2d>
 8003fec:	a32c      	add	r3, pc, #176	; (adr r3, 80040a0 <main+0xd98>)
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f7fc f949 	bl	8000288 <__aeabi_dsub>
 8003ff6:	e742      	b.n	8003e7e <main+0xb76>
        p("enter sleep!\n");
 8003ff8:	4835      	ldr	r0, [pc, #212]	; (80040d0 <main+0xdc8>)
 8003ffa:	f001 f80b 	bl	8005014 <p>
        forceStopAllPwmOutputAndTimer();
 8003ffe:	f000 fe47 	bl	8004c90 <forceStopAllPwmOutputAndTimer>
        while (1)
 8004002:	e7fe      	b.n	8004002 <main+0xcfa>
      runMode();
 8004004:	f7fd ff6c 	bl	8001ee0 <runMode>
 8004008:	e5c8      	b.n	8003b9c <main+0x894>
      encoderCalibrationMode();
 800400a:	f7fe f951 	bl	80022b0 <encoderCalibrationMode>
 800400e:	e5c5      	b.n	8003b9c <main+0x894>
 8004010:	9306      	str	r3, [sp, #24]
    setPwmOutPutFreeWheel();
 8004012:	f000 fe8f 	bl	8004d34 <setPwmOutPutFreeWheel>
    free_wheel_cnt += 10;
 8004016:	f8d8 2000 	ldr.w	r2, [r8]
    enc_over_speed_cnt_error_flag = true;
 800401a:	4b2e      	ldr	r3, [pc, #184]	; (80040d4 <main+0xdcc>)
    free_wheel_cnt += 10;
 800401c:	320a      	adds	r2, #10
 800401e:	f8c8 2000 	str.w	r2, [r8]
    enc_over_speed_cnt_error_flag = true;
 8004022:	2201      	movs	r2, #1
 8004024:	701a      	strb	r2, [r3, #0]
    enc_over_speed_cnt_error_enc_idx = 0;
 8004026:	4a2c      	ldr	r2, [pc, #176]	; (80040d8 <main+0xdd0>)
 8004028:	9b06      	ldr	r3, [sp, #24]
 800402a:	6013      	str	r3, [r2, #0]
    enc_over_speed_cnt_error_enc_cnt = temp;
 800402c:	4b2b      	ldr	r3, [pc, #172]	; (80040dc <main+0xdd4>)
 800402e:	f8c3 b000 	str.w	fp, [r3]
    return;
 8004032:	e5a7      	b.n	8003b84 <main+0x87c>
 8004034:	9306      	str	r3, [sp, #24]
    setPwmOutPutFreeWheel();
 8004036:	f000 fe7d 	bl	8004d34 <setPwmOutPutFreeWheel>
    free_wheel_cnt += 10;
 800403a:	f8d8 2000 	ldr.w	r2, [r8]
    enc_over_speed_cnt_error_flag = true;
 800403e:	4b25      	ldr	r3, [pc, #148]	; (80040d4 <main+0xdcc>)
    free_wheel_cnt += 10;
 8004040:	320a      	adds	r2, #10
 8004042:	f8c8 2000 	str.w	r2, [r8]
    enc_over_speed_cnt_error_flag = true;
 8004046:	2201      	movs	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
    enc_over_speed_cnt_error_enc_idx = 0;
 800404a:	4a23      	ldr	r2, [pc, #140]	; (80040d8 <main+0xdd0>)
 800404c:	9b06      	ldr	r3, [sp, #24]
 800404e:	6013      	str	r3, [r2, #0]
    enc_over_speed_cnt_error_enc_cnt = temp;
 8004050:	4b22      	ldr	r3, [pc, #136]	; (80040dc <main+0xdd4>)
 8004052:	f8c3 b000 	str.w	fp, [r3]
    return;
 8004056:	e566      	b.n	8003b26 <main+0x81e>
 8004058:	2601      	movs	r6, #1
 800405a:	f7ff ba57 	b.w	800350c <main+0x204>
  } else if (isPushedSW2()) {
 800405e:	f7fd fbe1 	bl	8001824 <isPushedSW2>
 8004062:	2800      	cmp	r0, #0
 8004064:	f43f ad07 	beq.w	8003a76 <main+0x76e>
    flash.board_id = 1;
 8004068:	2001      	movs	r0, #1
 800406a:	e4f7      	b.n	8003a5c <main+0x754>
    adc_raw.cs_adc_offset = 2048;
 800406c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004070:	f7ff bb8f 	b.w	8003792 <main+0x48a>
      motor_param[i].voltage_per_rps = 1 / flash.rps_per_v_cw[i];
 8004074:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8004078:	f7ff b9cc 	b.w	8003414 <main+0x10c>
 800407c:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8004080:	f7ff b99c 	b.w	80033bc <main+0xb4>
    startCalibrationMode();
 8004084:	f7fe fe14 	bl	8002cb0 <startCalibrationMode>
    p("enc calibration mode!!\n");
 8004088:	4815      	ldr	r0, [pc, #84]	; (80040e0 <main+0xdd8>)
 800408a:	f000 ffc3 	bl	8005014 <p>
    while (isPushedSW4())
 800408e:	f7fd fbe1 	bl	8001854 <isPushedSW4>
 8004092:	2800      	cmp	r0, #0
 8004094:	d1fb      	bne.n	800408e <main+0xd86>
 8004096:	e4f3      	b.n	8003a80 <main+0x778>
 8004098:	9999999a 	.word	0x9999999a
 800409c:	3fb99999 	.word	0x3fb99999
 80040a0:	47ae147b 	.word	0x47ae147b
 80040a4:	3f847ae1 	.word	0x3f847ae1
 80040a8:	20000488 	.word	0x20000488
 80040ac:	0800dae4 	.word	0x0800dae4
 80040b0:	200003f4 	.word	0x200003f4
 80040b4:	0800dad8 	.word	0x0800dad8
 80040b8:	20000448 	.word	0x20000448
 80040bc:	0800dabc 	.word	0x0800dabc
 80040c0:	0800dab0 	.word	0x0800dab0
 80040c4:	0800dacc 	.word	0x0800dacc
 80040c8:	0800da98 	.word	0x0800da98
 80040cc:	0800d7b0 	.word	0x0800d7b0
 80040d0:	0800daf0 	.word	0x0800daf0
 80040d4:	20000434 	.word	0x20000434
 80040d8:	20000430 	.word	0x20000430
 80040dc:	2000042c 	.word	0x2000042c
 80040e0:	0800dd64 	.word	0x0800dd64
        HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);  // M0 low
 80040e4:	2100      	movs	r1, #0
 80040e6:	4808      	ldr	r0, [pc, #32]	; (8004108 <main+0xe00>)
 80040e8:	f003 fef6 	bl	8007ed8 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);  // M1 low
 80040ec:	4807      	ldr	r0, [pc, #28]	; (800410c <main+0xe04>)
 80040ee:	2100      	movs	r1, #0
 80040f0:	f003 fef2 	bl	8007ed8 <HAL_TIM_PWM_Start>
    interrupt_timer_cnt = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	602b      	str	r3, [r5, #0]
    while (interrupt_timer_cnt < INTERRUPT_KHZ_1MS * 50) {
 80040f8:	682b      	ldr	r3, [r5, #0]
 80040fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040fe:	f4ff ab78 	bcc.w	80037f2 <main+0x4ea>
 8004102:	f7ff bbca 	b.w	800389a <main+0x592>
 8004106:	bf00      	nop
 8004108:	20000618 	.word	0x20000618
 800410c:	200005cc 	.word	0x200005cc

08004110 <Error_Handler>:
 8004110:	b672      	cpsid	i
  while (1) {
 8004112:	e7fe      	b.n	8004112 <Error_Handler+0x2>

08004114 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004114:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004116:	4811      	ldr	r0, [pc, #68]	; (800415c <MX_SPI1_Init+0x48>)
 8004118:	4c11      	ldr	r4, [pc, #68]	; (8004160 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800411a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800411e:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004122:	2202      	movs	r2, #2
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004124:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004126:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800412a:	2401      	movs	r4, #1
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800412c:	6102      	str	r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800412e:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004132:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004136:	e9c0 4205 	strd	r4, r2, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800413a:	2108      	movs	r1, #8
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 800413c:	2207      	movs	r2, #7
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800413e:	e9c0 1307 	strd	r1, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004142:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004146:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800414a:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800414c:	f003 fcf0 	bl	8007b30 <HAL_SPI_Init>
 8004150:	b900      	cbnz	r0, 8004154 <MX_SPI1_Init+0x40>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004152:	bd10      	pop	{r4, pc}
 8004154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004158:	f7ff bfda 	b.w	8004110 <Error_Handler>
 800415c:	2000051c 	.word	0x2000051c
 8004160:	40013000 	.word	0x40013000

08004164 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004164:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8004166:	4a1e      	ldr	r2, [pc, #120]	; (80041e0 <HAL_SPI_MspInit+0x7c>)
 8004168:	6801      	ldr	r1, [r0, #0]
{
 800416a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800416c:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 800416e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004170:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004174:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004178:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 800417a:	d001      	beq.n	8004180 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800417c:	b009      	add	sp, #36	; 0x24
 800417e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004180:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004184:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004188:	2403      	movs	r4, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 800418a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800418c:	4815      	ldr	r0, [pc, #84]	; (80041e4 <HAL_SPI_MspInit+0x80>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800418e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004192:	619a      	str	r2, [r3, #24]
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800419a:	9200      	str	r2, [sp, #0]
 800419c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419e:	695a      	ldr	r2, [r3, #20]
 80041a0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80041a4:	615a      	str	r2, [r3, #20]
 80041a6:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041a8:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ae:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041b0:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041b2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80041b4:	2228      	movs	r2, #40	; 0x28
 80041b6:	2302      	movs	r3, #2
 80041b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041bc:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041be:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c0:	f002 fea4 	bl	8006f0c <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c4:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80041c6:	2210      	movs	r2, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c8:	4806      	ldr	r0, [pc, #24]	; (80041e4 <HAL_SPI_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80041ca:	9202      	str	r2, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041cc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80041ce:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041d2:	e9cd 4505 	strd	r4, r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041d6:	f002 fe99 	bl	8006f0c <HAL_GPIO_Init>
}
 80041da:	b009      	add	sp, #36	; 0x24
 80041dc:	bd30      	pop	{r4, r5, pc}
 80041de:	bf00      	nop
 80041e0:	40013000 	.word	0x40013000
 80041e4:	48000400 	.word	0x48000400

080041e8 <readRegisterMA702>:
}

volatile static uint32_t delay_cnt = 0;

uint8_t readRegisterMA702(uint8_t enc, uint8_t address)
{
 80041e8:	b570      	push	{r4, r5, r6, lr}
 80041ea:	460e      	mov	r6, r1
  if (enc == 0)
 80041ec:	4604      	mov	r4, r0
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d14c      	bne.n	800428c <readRegisterMA702+0xa4>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80041f2:	482d      	ldr	r0, [pc, #180]	; (80042a8 <readRegisterMA702+0xc0>)
 80041f4:	4622      	mov	r2, r4
 80041f6:	2140      	movs	r1, #64	; 0x40
 80041f8:	f002 ff76 	bl	80070e8 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }

  hspi1.Instance->DR = 0x4000 | ((address & 0x1F) << 8);
 80041fc:	4d2b      	ldr	r5, [pc, #172]	; (80042ac <readRegisterMA702+0xc4>)
 80041fe:	0236      	lsls	r6, r6, #8
 8004200:	682a      	ldr	r2, [r5, #0]
 8004202:	f406 56f8 	and.w	r6, r6, #7936	; 0x1f00
 8004206:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800420a:	60d6      	str	r6, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 800420c:	6893      	ldr	r3, [r2, #8]
 800420e:	07d9      	lsls	r1, r3, #31
 8004210:	d5fc      	bpl.n	800420c <readRegisterMA702+0x24>
  {
  }
  if (enc == 0)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004212:	4825      	ldr	r0, [pc, #148]	; (80042a8 <readRegisterMA702+0xc0>)
 8004214:	2201      	movs	r2, #1
  if (enc == 0)
 8004216:	bb24      	cbnz	r4, 8004262 <readRegisterMA702+0x7a>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004218:	2140      	movs	r1, #64	; 0x40
 800421a:	f002 ff65 	bl	80070e8 <HAL_GPIO_WritePin>

    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
 800421e:	4b24      	ldr	r3, [pc, #144]	; (80042b0 <readRegisterMA702+0xc8>)
 8004220:	601c      	str	r4, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	2a01      	cmp	r2, #1
 8004226:	d805      	bhi.n	8004234 <readRegisterMA702+0x4c>
 8004228:	6819      	ldr	r1, [r3, #0]
 800422a:	3101      	adds	r1, #1
 800422c:	6019      	str	r1, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	2a01      	cmp	r2, #1
 8004232:	d9f9      	bls.n	8004228 <readRegisterMA702+0x40>
    {
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004234:	481c      	ldr	r0, [pc, #112]	; (80042a8 <readRegisterMA702+0xc0>)
 8004236:	2200      	movs	r2, #0
 8004238:	2140      	movs	r1, #64	; 0x40
 800423a:	f002 ff55 	bl	80070e8 <HAL_GPIO_WritePin>
    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
    {
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }
  uint16_t temp = hspi1.Instance->DR;
 800423e:	682a      	ldr	r2, [r5, #0]

  hspi1.Instance->DR = 0;
 8004240:	2300      	movs	r3, #0
  uint16_t temp = hspi1.Instance->DR;
 8004242:	68d1      	ldr	r1, [r2, #12]
  hspi1.Instance->DR = 0;
 8004244:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8004246:	6893      	ldr	r3, [r2, #8]
 8004248:	07db      	lsls	r3, r3, #31
 800424a:	d5fc      	bpl.n	8004246 <readRegisterMA702+0x5e>
  {
  }

  if (enc == 0)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800424c:	4816      	ldr	r0, [pc, #88]	; (80042a8 <readRegisterMA702+0xc0>)
 800424e:	2201      	movs	r2, #1
  if (enc == 0)
 8004250:	bb14      	cbnz	r4, 8004298 <readRegisterMA702+0xb0>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004252:	2140      	movs	r1, #64	; 0x40
 8004254:	f002 ff48 	bl	80070e8 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
  }

  return hspi1.Instance->DR >> 8;
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	68d8      	ldr	r0, [r3, #12]
}
 800425c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004260:	bd70      	pop	{r4, r5, r6, pc}
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004262:	2180      	movs	r1, #128	; 0x80
 8004264:	f002 ff40 	bl	80070e8 <HAL_GPIO_WritePin>
    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
 8004268:	4b11      	ldr	r3, [pc, #68]	; (80042b0 <readRegisterMA702+0xc8>)
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2a01      	cmp	r2, #1
 8004272:	d805      	bhi.n	8004280 <readRegisterMA702+0x98>
 8004274:	6819      	ldr	r1, [r3, #0]
 8004276:	3101      	adds	r1, #1
 8004278:	6019      	str	r1, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	2a01      	cmp	r2, #1
 800427e:	d9f9      	bls.n	8004274 <readRegisterMA702+0x8c>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004280:	4809      	ldr	r0, [pc, #36]	; (80042a8 <readRegisterMA702+0xc0>)
 8004282:	2200      	movs	r2, #0
 8004284:	2180      	movs	r1, #128	; 0x80
 8004286:	f002 ff2f 	bl	80070e8 <HAL_GPIO_WritePin>
 800428a:	e7d8      	b.n	800423e <readRegisterMA702+0x56>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800428c:	4806      	ldr	r0, [pc, #24]	; (80042a8 <readRegisterMA702+0xc0>)
 800428e:	2200      	movs	r2, #0
 8004290:	2180      	movs	r1, #128	; 0x80
 8004292:	f002 ff29 	bl	80070e8 <HAL_GPIO_WritePin>
 8004296:	e7b1      	b.n	80041fc <readRegisterMA702+0x14>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004298:	2180      	movs	r1, #128	; 0x80
 800429a:	f002 ff25 	bl	80070e8 <HAL_GPIO_WritePin>
  return hspi1.Instance->DR >> 8;
 800429e:	682b      	ldr	r3, [r5, #0]
 80042a0:	68d8      	ldr	r0, [r3, #12]
}
 80042a2:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80042a6:	bd70      	pop	{r4, r5, r6, pc}
 80042a8:	48000400 	.word	0x48000400
 80042ac:	2000051c 	.word	0x2000051c
 80042b0:	20000518 	.word	0x20000518

080042b4 <writeRegisterMA702>:

uint8_t writeRegisterMA702(uint8_t enc, uint8_t address, uint8_t value)
{
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	460c      	mov	r4, r1
 80042b8:	4617      	mov	r7, r2

  if (enc == 0)
 80042ba:	4605      	mov	r5, r0
 80042bc:	2800      	cmp	r0, #0
 80042be:	d13e      	bne.n	800433e <writeRegisterMA702+0x8a>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80042c0:	4602      	mov	r2, r0
 80042c2:	2140      	movs	r1, #64	; 0x40
 80042c4:	4825      	ldr	r0, [pc, #148]	; (800435c <writeRegisterMA702+0xa8>)
 80042c6:	f002 ff0f 	bl	80070e8 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }

  hspi1.Instance->DR = 0x8000 | ((address & 0x1F) << 8) | value;
 80042ca:	4e25      	ldr	r6, [pc, #148]	; (8004360 <writeRegisterMA702+0xac>)
 80042cc:	0223      	lsls	r3, r4, #8
 80042ce:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 80042d2:	6831      	ldr	r1, [r6, #0]
 80042d4:	433b      	orrs	r3, r7
 80042d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042da:	60cb      	str	r3, [r1, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 80042dc:	688b      	ldr	r3, [r1, #8]
 80042de:	07da      	lsls	r2, r3, #31
 80042e0:	d5fc      	bpl.n	80042dc <writeRegisterMA702+0x28>
  {
  }
  if (enc == 0)
 80042e2:	b9f5      	cbnz	r5, 8004322 <writeRegisterMA702+0x6e>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80042e4:	2140      	movs	r1, #64	; 0x40
 80042e6:	2201      	movs	r2, #1
 80042e8:	481c      	ldr	r0, [pc, #112]	; (800435c <writeRegisterMA702+0xa8>)
 80042ea:	f002 fefd 	bl	80070e8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80042ee:	2014      	movs	r0, #20
 80042f0:	f000 ff80 	bl	80051f4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80042f4:	4819      	ldr	r0, [pc, #100]	; (800435c <writeRegisterMA702+0xa8>)
 80042f6:	462a      	mov	r2, r5
 80042f8:	2140      	movs	r1, #64	; 0x40
 80042fa:	f002 fef5 	bl	80070e8 <HAL_GPIO_WritePin>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
    HAL_Delay(20);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }
  uint16_t temp = hspi1.Instance->DR;
 80042fe:	6831      	ldr	r1, [r6, #0]

  hspi1.Instance->DR = 0;
 8004300:	2300      	movs	r3, #0
  uint16_t temp = hspi1.Instance->DR;
 8004302:	68ca      	ldr	r2, [r1, #12]
  hspi1.Instance->DR = 0;
 8004304:	60cb      	str	r3, [r1, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8004306:	688b      	ldr	r3, [r1, #8]
 8004308:	07db      	lsls	r3, r3, #31
 800430a:	d5fc      	bpl.n	8004306 <writeRegisterMA702+0x52>
  {
  }

  if (enc == 0)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800430c:	4813      	ldr	r0, [pc, #76]	; (800435c <writeRegisterMA702+0xa8>)
 800430e:	2201      	movs	r2, #1
  if (enc == 0)
 8004310:	b9dd      	cbnz	r5, 800434a <writeRegisterMA702+0x96>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004312:	2140      	movs	r1, #64	; 0x40
 8004314:	f002 fee8 	bl	80070e8 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
  }

  return hspi1.Instance->DR >> 8;
 8004318:	6833      	ldr	r3, [r6, #0]
 800431a:	68d8      	ldr	r0, [r3, #12]
}
 800431c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8004322:	2201      	movs	r2, #1
 8004324:	2180      	movs	r1, #128	; 0x80
 8004326:	480d      	ldr	r0, [pc, #52]	; (800435c <writeRegisterMA702+0xa8>)
 8004328:	f002 fede 	bl	80070e8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800432c:	2014      	movs	r0, #20
 800432e:	f000 ff61 	bl	80051f4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004332:	480a      	ldr	r0, [pc, #40]	; (800435c <writeRegisterMA702+0xa8>)
 8004334:	2200      	movs	r2, #0
 8004336:	2180      	movs	r1, #128	; 0x80
 8004338:	f002 fed6 	bl	80070e8 <HAL_GPIO_WritePin>
 800433c:	e7df      	b.n	80042fe <writeRegisterMA702+0x4a>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800433e:	4807      	ldr	r0, [pc, #28]	; (800435c <writeRegisterMA702+0xa8>)
 8004340:	2200      	movs	r2, #0
 8004342:	2180      	movs	r1, #128	; 0x80
 8004344:	f002 fed0 	bl	80070e8 <HAL_GPIO_WritePin>
 8004348:	e7bf      	b.n	80042ca <writeRegisterMA702+0x16>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800434a:	2180      	movs	r1, #128	; 0x80
 800434c:	f002 fecc 	bl	80070e8 <HAL_GPIO_WritePin>
  return hspi1.Instance->DR >> 8;
 8004350:	6833      	ldr	r3, [r6, #0]
 8004352:	68d8      	ldr	r0, [r3, #12]
}
 8004354:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800435a:	bf00      	nop
 800435c:	48000400 	.word	0x48000400
 8004360:	2000051c 	.word	0x2000051c
 8004364:	00000000 	.word	0x00000000

08004368 <updateMA702_M0>:

inline void updateMA702_M0(void)
{
 8004368:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800436a:	2200      	movs	r2, #0
 800436c:	2140      	movs	r1, #64	; 0x40
 800436e:	4830      	ldr	r0, [pc, #192]	; (8004430 <updateMA702_M0+0xc8>)

  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8004370:	4c30      	ldr	r4, [pc, #192]	; (8004434 <updateMA702_M0+0xcc>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8004372:	f002 feb9 	bl	80070e8 <HAL_GPIO_WritePin>

  ma702[1].enc_raw = hspi1.Instance->DR;
 8004376:	4b30      	ldr	r3, [pc, #192]	; (8004438 <updateMA702_M0+0xd0>)
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8004378:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  ma702[1].enc_raw = hspi1.Instance->DR;
 800437a:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 800437c:	2300      	movs	r3, #0
  ma702[1].enc_raw = hspi1.Instance->DR;
 800437e:	68d1      	ldr	r1, [r2, #12]
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8004380:	6325      	str	r5, [r4, #48]	; 0x30
  hspi1.Instance->DR = 0;
 8004382:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8004384:	6893      	ldr	r3, [r2, #8]
 8004386:	07db      	lsls	r3, r3, #31
 8004388:	d5fc      	bpl.n	8004384 <updateMA702_M0+0x1c>
  {
  }
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800438a:	68d6      	ldr	r6, [r2, #12]

  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 800438c:	4b2b      	ldr	r3, [pc, #172]	; (800443c <updateMA702_M0+0xd4>)
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800438e:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8004392:	4016      	ands	r6, r2
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 8004394:	fb83 2306 	smull	r2, r3, r3, r6
 8004398:	4433      	add	r3, r6
 800439a:	f241 5255 	movw	r2, #5461	; 0x1555
 800439e:	131b      	asrs	r3, r3, #12
 80043a0:	fb02 6313 	mls	r3, r2, r3, r6
 80043a4:	1ad2      	subs	r2, r2, r3
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80043a6:	ee07 2a90 	vmov	s15, r2
 80043aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80043ae:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004440 <updateMA702_M0+0xd8>
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 80043b2:	62e2      	str	r2, [r4, #44]	; 0x2c
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80043b4:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80043b8:	62a6      	str	r6, [r4, #40]	; 0x28
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80043ba:	ee17 0a90 	vmov	r0, s15
 80043be:	f7fc f8c3 	bl	8000548 <__aeabi_f2d>
 80043c2:	a319      	add	r3, pc, #100	; (adr r3, 8004428 <updateMA702_M0+0xc0>)
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f7fc f916 	bl	80005f8 <__aeabi_dmul>
 80043cc:	f7fc fc0c 	bl	8000be8 <__aeabi_d2f>
  int temp = ma702[enc].pre_enc_raw - ma702[enc].enc_raw;
 80043d0:	1bad      	subs	r5, r5, r6
  if (temp < -HARF_OF_ENC_CNT_MAX)
 80043d2:	f515 4f00 	cmn.w	r5, #32768	; 0x8000
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 80043d6:	6260      	str	r0, [r4, #36]	; 0x24
  if (temp < -HARF_OF_ENC_CNT_MAX)
 80043d8:	da1d      	bge.n	8004416 <updateMA702_M0+0xae>
    temp += ENC_CNT_MAX;
 80043da:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
  if (abs(ma702[enc].diff_max) < abs(temp))
 80043de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  ma702[enc].diff_enc = temp;
 80043e0:	6365      	str	r5, [r4, #52]	; 0x34
  if (abs(ma702[enc].diff_max) < abs(temp))
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
 80043e8:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
 80043ec:	bfb8      	it	lt
 80043ee:	425b      	neglt	r3, r3
 80043f0:	4293      	cmp	r3, r2
  if (abs(ma702[enc].diff_min) > abs(temp))
 80043f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  updateDiff(1);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80043f4:	480e      	ldr	r0, [pc, #56]	; (8004430 <updateMA702_M0+0xc8>)
    ma702[enc].diff_max_cnt = ma702[enc].enc_raw;
 80043f6:	bfb8      	it	lt
 80043f8:	e9c4 560f 	strdlt	r5, r6, [r4, #60]	; 0x3c
  if (abs(ma702[enc].diff_min) > abs(temp))
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bfb8      	it	lt
 8004400:	425b      	neglt	r3, r3
 8004402:	429a      	cmp	r2, r3
    ma702[enc].diff_min = temp;
 8004404:	bfbc      	itt	lt
 8004406:	63a5      	strlt	r5, [r4, #56]	; 0x38
    ma702[enc].diff_min_cnt = ma702[enc].enc_raw;
 8004408:	6466      	strlt	r6, [r4, #68]	; 0x44
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800440a:	2201      	movs	r2, #1
}
 800440c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8004410:	2140      	movs	r1, #64	; 0x40
 8004412:	f002 be69 	b.w	80070e8 <HAL_GPIO_WritePin>
  else if (temp > HARF_OF_ENC_CNT_MAX)
 8004416:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 800441a:	bfc8      	it	gt
 800441c:	f5a5 3580 	subgt.w	r5, r5, #65536	; 0x10000
 8004420:	e7dd      	b.n	80043de <updateMA702_M0+0x76>
 8004422:	bf00      	nop
 8004424:	f3af 8000 	nop.w
 8004428:	54442d18 	.word	0x54442d18
 800442c:	400921fb 	.word	0x400921fb
 8004430:	48000400 	.word	0x48000400
 8004434:	20000580 	.word	0x20000580
 8004438:	2000051c 	.word	0x2000051c
 800443c:	c003000d 	.word	0xc003000d
 8004440:	39c00300 	.word	0x39c00300
 8004444:	00000000 	.word	0x00000000

08004448 <updateMA702_M1>:

inline void updateMA702_M1(void)
{
 8004448:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800444a:	2200      	movs	r2, #0
 800444c:	2180      	movs	r1, #128	; 0x80
 800444e:	4830      	ldr	r0, [pc, #192]	; (8004510 <updateMA702_M1+0xc8>)

  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8004450:	4c30      	ldr	r4, [pc, #192]	; (8004514 <updateMA702_M1+0xcc>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8004452:	f002 fe49 	bl	80070e8 <HAL_GPIO_WritePin>

  ma702[0].enc_raw = hspi1.Instance->DR;
 8004456:	4b30      	ldr	r3, [pc, #192]	; (8004518 <updateMA702_M1+0xd0>)
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8004458:	6865      	ldr	r5, [r4, #4]
  ma702[0].enc_raw = hspi1.Instance->DR;
 800445a:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 800445c:	2300      	movs	r3, #0
  ma702[0].enc_raw = hspi1.Instance->DR;
 800445e:	68d1      	ldr	r1, [r2, #12]
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8004460:	60e5      	str	r5, [r4, #12]
  hspi1.Instance->DR = 0;
 8004462:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8004464:	6893      	ldr	r3, [r2, #8]
 8004466:	07db      	lsls	r3, r3, #31
 8004468:	d5fc      	bpl.n	8004464 <updateMA702_M1+0x1c>
  {
  }
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800446a:	68d6      	ldr	r6, [r2, #12]

  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 800446c:	4b2b      	ldr	r3, [pc, #172]	; (800451c <updateMA702_M1+0xd4>)
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 800446e:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8004472:	4016      	ands	r6, r2
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8004474:	fb83 2306 	smull	r2, r3, r3, r6
 8004478:	4433      	add	r3, r6
 800447a:	f241 5255 	movw	r2, #5461	; 0x1555
 800447e:	131b      	asrs	r3, r3, #12
 8004480:	fb02 6313 	mls	r3, r2, r3, r6
 8004484:	1ad2      	subs	r2, r2, r3
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8004486:	ee07 2a90 	vmov	s15, r2
 800448a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800448e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004520 <updateMA702_M1+0xd8>
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8004492:	60a2      	str	r2, [r4, #8]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8004494:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8004498:	6066      	str	r6, [r4, #4]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 800449a:	ee17 0a90 	vmov	r0, s15
 800449e:	f7fc f853 	bl	8000548 <__aeabi_f2d>
 80044a2:	a319      	add	r3, pc, #100	; (adr r3, 8004508 <updateMA702_M1+0xc0>)
 80044a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a8:	f7fc f8a6 	bl	80005f8 <__aeabi_dmul>
 80044ac:	f7fc fb9c 	bl	8000be8 <__aeabi_d2f>
  int temp = ma702[enc].pre_enc_raw - ma702[enc].enc_raw;
 80044b0:	1bad      	subs	r5, r5, r6
  if (temp < -HARF_OF_ENC_CNT_MAX)
 80044b2:	f515 4f00 	cmn.w	r5, #32768	; 0x8000
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 80044b6:	6020      	str	r0, [r4, #0]
  if (temp < -HARF_OF_ENC_CNT_MAX)
 80044b8:	da1d      	bge.n	80044f6 <updateMA702_M1+0xae>
    temp += ENC_CNT_MAX;
 80044ba:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
  if (abs(ma702[enc].diff_max) < abs(temp))
 80044be:	69a3      	ldr	r3, [r4, #24]
  ma702[enc].diff_enc = temp;
 80044c0:	6125      	str	r5, [r4, #16]
  if (abs(ma702[enc].diff_max) < abs(temp))
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
 80044c8:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
 80044cc:	bfb8      	it	lt
 80044ce:	425b      	neglt	r3, r3
 80044d0:	4293      	cmp	r3, r2
  if (abs(ma702[enc].diff_min) > abs(temp))
 80044d2:	6963      	ldr	r3, [r4, #20]

  updateDiff(0);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80044d4:	480e      	ldr	r0, [pc, #56]	; (8004510 <updateMA702_M1+0xc8>)
    ma702[enc].diff_max_cnt = ma702[enc].enc_raw;
 80044d6:	bfb8      	it	lt
 80044d8:	e9c4 5606 	strdlt	r5, r6, [r4, #24]
  if (abs(ma702[enc].diff_min) > abs(temp))
 80044dc:	2b00      	cmp	r3, #0
 80044de:	bfb8      	it	lt
 80044e0:	425b      	neglt	r3, r3
 80044e2:	429a      	cmp	r2, r3
    ma702[enc].diff_min = temp;
 80044e4:	bfbc      	itt	lt
 80044e6:	6165      	strlt	r5, [r4, #20]
    ma702[enc].diff_min_cnt = ma702[enc].enc_raw;
 80044e8:	6226      	strlt	r6, [r4, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80044ea:	2201      	movs	r2, #1
}
 80044ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80044f0:	2180      	movs	r1, #128	; 0x80
 80044f2:	f002 bdf9 	b.w	80070e8 <HAL_GPIO_WritePin>
  else if (temp > HARF_OF_ENC_CNT_MAX)
 80044f6:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 80044fa:	bfc8      	it	gt
 80044fc:	f5a5 3580 	subgt.w	r5, r5, #65536	; 0x10000
 8004500:	e7dd      	b.n	80044be <updateMA702_M1+0x76>
 8004502:	bf00      	nop
 8004504:	f3af 8000 	nop.w
 8004508:	54442d18 	.word	0x54442d18
 800450c:	400921fb 	.word	0x400921fb
 8004510:	48000400 	.word	0x48000400
 8004514:	20000580 	.word	0x20000580
 8004518:	2000051c 	.word	0x2000051c
 800451c:	c003000d 	.word	0xc003000d
 8004520:	39c00300 	.word	0x39c00300

08004524 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004524:	4b0a      	ldr	r3, [pc, #40]	; (8004550 <HAL_MspInit+0x2c>)
 8004526:	699a      	ldr	r2, [r3, #24]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	619a      	str	r2, [r3, #24]
 800452e:	699a      	ldr	r2, [r3, #24]
{
 8004530:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004532:	f002 0201 	and.w	r2, r2, #1
 8004536:	9200      	str	r2, [sp, #0]
 8004538:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800453a:	69da      	ldr	r2, [r3, #28]
 800453c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004540:	61da      	str	r2, [r3, #28]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004548:	9301      	str	r3, [sp, #4]
 800454a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800454c:	b002      	add	sp, #8
 800454e:	4770      	bx	lr
 8004550:	40021000 	.word	0x40021000

08004554 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004554:	e7fe      	b.n	8004554 <NMI_Handler>
 8004556:	bf00      	nop

08004558 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004558:	e7fe      	b.n	8004558 <HardFault_Handler>
 800455a:	bf00      	nop

0800455c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800455c:	e7fe      	b.n	800455c <MemManage_Handler>
 800455e:	bf00      	nop

08004560 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004560:	e7fe      	b.n	8004560 <BusFault_Handler>
 8004562:	bf00      	nop

08004564 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004564:	e7fe      	b.n	8004564 <UsageFault_Handler>
 8004566:	bf00      	nop

08004568 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop

0800456c <DebugMon_Handler>:
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop

08004570 <PendSV_Handler>:
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop

08004574 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004574:	f000 be2c 	b.w	80051d0 <HAL_IncTick>

08004578 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004578:	4801      	ldr	r0, [pc, #4]	; (8004580 <DMA1_Channel4_IRQHandler+0x8>)
 800457a:	f002 baeb 	b.w	8006b54 <HAL_DMA_IRQHandler>
 800457e:	bf00      	nop
 8004580:	20001988 	.word	0x20001988

08004584 <USB_HP_CAN_TX_IRQHandler>:
void USB_HP_CAN_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004584:	4801      	ldr	r0, [pc, #4]	; (800458c <USB_HP_CAN_TX_IRQHandler+0x8>)
 8004586:	f002 b865 	b.w	8006654 <HAL_CAN_IRQHandler>
 800458a:	bf00      	nop
 800458c:	20000318 	.word	0x20000318

08004590 <USB_LP_CAN_RX0_IRQHandler>:
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8004592:	f002 b85f 	b.w	8006654 <HAL_CAN_IRQHandler>
 8004596:	bf00      	nop
 8004598:	20000318 	.word	0x20000318

0800459c <CAN_RX1_IRQHandler>:
 800459c:	4801      	ldr	r0, [pc, #4]	; (80045a4 <CAN_RX1_IRQHandler+0x8>)
 800459e:	f002 b859 	b.w	8006654 <HAL_CAN_IRQHandler>
 80045a2:	bf00      	nop
 80045a4:	20000318 	.word	0x20000318

080045a8 <CAN_SCE_IRQHandler>:
 80045a8:	4801      	ldr	r0, [pc, #4]	; (80045b0 <CAN_SCE_IRQHandler+0x8>)
 80045aa:	f002 b853 	b.w	8006654 <HAL_CAN_IRQHandler>
 80045ae:	bf00      	nop
 80045b0:	20000318 	.word	0x20000318

080045b4 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80045b4:	4801      	ldr	r0, [pc, #4]	; (80045bc <TIM1_UP_TIM16_IRQHandler+0x8>)
 80045b6:	f003 bdb7 	b.w	8008128 <HAL_TIM_IRQHandler>
 80045ba:	bf00      	nop
 80045bc:	200005cc 	.word	0x200005cc

080045c0 <TIM1_CC_IRQHandler>:
 80045c0:	4801      	ldr	r0, [pc, #4]	; (80045c8 <TIM1_CC_IRQHandler+0x8>)
 80045c2:	f003 bdb1 	b.w	8008128 <HAL_TIM_IRQHandler>
 80045c6:	bf00      	nop
 80045c8:	200005cc 	.word	0x200005cc

080045cc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80045cc:	4801      	ldr	r0, [pc, #4]	; (80045d4 <USART1_IRQHandler+0x8>)
 80045ce:	f004 b9fb 	b.w	80089c8 <HAL_UART_IRQHandler>
 80045d2:	bf00      	nop
 80045d4:	200019cc 	.word	0x200019cc

080045d8 <TIM8_UP_IRQHandler>:
void TIM8_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80045d8:	4801      	ldr	r0, [pc, #4]	; (80045e0 <TIM8_UP_IRQHandler+0x8>)
 80045da:	f003 bda5 	b.w	8008128 <HAL_TIM_IRQHandler>
 80045de:	bf00      	nop
 80045e0:	20000618 	.word	0x20000618

080045e4 <TIM8_CC_IRQHandler>:
 80045e4:	4801      	ldr	r0, [pc, #4]	; (80045ec <TIM8_CC_IRQHandler+0x8>)
 80045e6:	f003 bd9f 	b.w	8008128 <HAL_TIM_IRQHandler>
 80045ea:	bf00      	nop
 80045ec:	20000618 	.word	0x20000618

080045f0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80045f0:	2001      	movs	r0, #1
 80045f2:	4770      	bx	lr

080045f4 <_kill>:

int _kill(int pid, int sig)
{
 80045f4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80045f6:	f007 f82b 	bl	800b650 <__errno>
 80045fa:	2316      	movs	r3, #22
 80045fc:	6003      	str	r3, [r0, #0]
	return -1;
}
 80045fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004602:	bd08      	pop	{r3, pc}

08004604 <_exit>:

void _exit (int status)
{
 8004604:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004606:	f007 f823 	bl	800b650 <__errno>
 800460a:	2316      	movs	r3, #22
 800460c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800460e:	e7fe      	b.n	800460e <_exit+0xa>

08004610 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004610:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004612:	1e16      	subs	r6, r2, #0
 8004614:	dd07      	ble.n	8004626 <_read+0x16>
 8004616:	460c      	mov	r4, r1
 8004618:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800461a:	f3af 8000 	nop.w
 800461e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004622:	42a5      	cmp	r5, r4
 8004624:	d1f9      	bne.n	800461a <_read+0xa>
	}

return len;
}
 8004626:	4630      	mov	r0, r6
 8004628:	bd70      	pop	{r4, r5, r6, pc}
 800462a:	bf00      	nop

0800462c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800462c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800462e:	1e16      	subs	r6, r2, #0
 8004630:	dd07      	ble.n	8004642 <_write+0x16>
 8004632:	460c      	mov	r4, r1
 8004634:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8004636:	f814 0b01 	ldrb.w	r0, [r4], #1
 800463a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800463e:	42ac      	cmp	r4, r5
 8004640:	d1f9      	bne.n	8004636 <_write+0xa>
	}
	return len;
}
 8004642:	4630      	mov	r0, r6
 8004644:	bd70      	pop	{r4, r5, r6, pc}
 8004646:	bf00      	nop

08004648 <_close>:

int _close(int file)
{
	return -1;
}
 8004648:	f04f 30ff 	mov.w	r0, #4294967295
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004654:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004656:	2000      	movs	r0, #0
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop

0800465c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800465c:	2001      	movs	r0, #1
 800465e:	4770      	bx	lr

08004660 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004660:	2000      	movs	r0, #0
 8004662:	4770      	bx	lr

08004664 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004664:	490c      	ldr	r1, [pc, #48]	; (8004698 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004666:	4a0d      	ldr	r2, [pc, #52]	; (800469c <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8004668:	680b      	ldr	r3, [r1, #0]
{
 800466a:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800466c:	4c0c      	ldr	r4, [pc, #48]	; (80046a0 <_sbrk+0x3c>)
 800466e:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8004670:	b12b      	cbz	r3, 800467e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004672:	4418      	add	r0, r3
 8004674:	4290      	cmp	r0, r2
 8004676:	d807      	bhi.n	8004688 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8004678:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800467a:	4618      	mov	r0, r3
 800467c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800467e:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <_sbrk+0x40>)
 8004680:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8004682:	4418      	add	r0, r3
 8004684:	4290      	cmp	r0, r2
 8004686:	d9f7      	bls.n	8004678 <_sbrk+0x14>
    errno = ENOMEM;
 8004688:	f006 ffe2 	bl	800b650 <__errno>
 800468c:	230c      	movs	r3, #12
 800468e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004694:	4618      	mov	r0, r3
 8004696:	bd10      	pop	{r4, pc}
 8004698:	200005c8 	.word	0x200005c8
 800469c:	20008000 	.word	0x20008000
 80046a0:	00000400 	.word	0x00000400
 80046a4:	20001ef8 	.word	0x20001ef8

080046a8 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046a8:	4a03      	ldr	r2, [pc, #12]	; (80046b8 <SystemInit+0x10>)
 80046aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80046ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046b2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046b6:	4770      	bx	lr
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <HAL_TIM_PWM_MspInit>:
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef * tim_pwmHandle)
{
 80046bc:	b500      	push	{lr}
  if (tim_pwmHandle->Instance == TIM1) {
 80046be:	4a22      	ldr	r2, [pc, #136]	; (8004748 <HAL_TIM_PWM_MspInit+0x8c>)
 80046c0:	6803      	ldr	r3, [r0, #0]
 80046c2:	4293      	cmp	r3, r2
{
 80046c4:	b083      	sub	sp, #12
  if (tim_pwmHandle->Instance == TIM1) {
 80046c6:	d005      	beq.n	80046d4 <HAL_TIM_PWM_MspInit+0x18>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  } else if (tim_pwmHandle->Instance == TIM8) {
 80046c8:	4a20      	ldr	r2, [pc, #128]	; (800474c <HAL_TIM_PWM_MspInit+0x90>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d01f      	beq.n	800470e <HAL_TIM_PWM_MspInit+0x52>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }
}
 80046ce:	b003      	add	sp, #12
 80046d0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046d4:	4b1e      	ldr	r3, [pc, #120]	; (8004750 <HAL_TIM_PWM_MspInit+0x94>)
 80046d6:	6998      	ldr	r0, [r3, #24]
 80046d8:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 80046dc:	6198      	str	r0, [r3, #24]
 80046de:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80046e0:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80046e6:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046e8:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80046ea:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046ec:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80046ee:	f002 f8ed 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80046f2:	2019      	movs	r0, #25
 80046f4:	f002 f928 	bl	8006948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80046f8:	2200      	movs	r2, #0
 80046fa:	201b      	movs	r0, #27
 80046fc:	4611      	mov	r1, r2
 80046fe:	f002 f8e5 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004702:	201b      	movs	r0, #27
}
 8004704:	b003      	add	sp, #12
 8004706:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800470a:	f002 b91d 	b.w	8006948 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800470e:	4b10      	ldr	r3, [pc, #64]	; (8004750 <HAL_TIM_PWM_MspInit+0x94>)
 8004710:	6998      	ldr	r0, [r3, #24]
 8004712:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8004716:	6198      	str	r0, [r3, #24]
 8004718:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 800471a:	2200      	movs	r2, #0
    __HAL_RCC_TIM8_CLK_ENABLE();
 800471c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8004720:	4611      	mov	r1, r2
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004722:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8004724:	202c      	movs	r0, #44	; 0x2c
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004726:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8004728:	f002 f8d0 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 800472c:	202c      	movs	r0, #44	; 0x2c
 800472e:	f002 f90b 	bl	8006948 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8004732:	2200      	movs	r2, #0
 8004734:	202e      	movs	r0, #46	; 0x2e
 8004736:	4611      	mov	r1, r2
 8004738:	f002 f8c8 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800473c:	202e      	movs	r0, #46	; 0x2e
}
 800473e:	b003      	add	sp, #12
 8004740:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004744:	f002 b900 	b.w	8006948 <HAL_NVIC_EnableIRQ>
 8004748:	40012c00 	.word	0x40012c00
 800474c:	40013400 	.word	0x40013400
 8004750:	40021000 	.word	0x40021000

08004754 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef * timHandle)
{
 8004754:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if (timHandle->Instance == TIM1) {
 8004756:	6803      	ldr	r3, [r0, #0]
 8004758:	4a28      	ldr	r2, [pc, #160]	; (80047fc <HAL_TIM_MspPostInit+0xa8>)
{
 800475a:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800475c:	2400      	movs	r4, #0
  if (timHandle->Instance == TIM1) {
 800475e:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004760:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8004764:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8004768:	9408      	str	r4, [sp, #32]
  if (timHandle->Instance == TIM1) {
 800476a:	d004      	beq.n	8004776 <HAL_TIM_MspPostInit+0x22>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  } else if (timHandle->Instance == TIM8) {
 800476c:	4a24      	ldr	r2, [pc, #144]	; (8004800 <HAL_TIM_MspPostInit+0xac>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d02d      	beq.n	80047ce <HAL_TIM_MspPostInit+0x7a>

    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }
}
 8004772:	b00b      	add	sp, #44	; 0x2c
 8004774:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004776:	4b23      	ldr	r3, [pc, #140]	; (8004804 <HAL_TIM_MspPostInit+0xb0>)
 8004778:	695a      	ldr	r2, [r3, #20]
 800477a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800477e:	615a      	str	r2, [r3, #20]
 8004780:	695a      	ldr	r2, [r3, #20]
 8004782:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004786:	9201      	str	r2, [sp, #4]
 8004788:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004790:	615a      	str	r2, [r3, #20]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004798:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800479a:	2506      	movs	r5, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 800479e:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 80047a2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 80047a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80047ac:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ae:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047b0:	f002 fbac 	bl	8006f0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80047b4:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b6:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b8:	4813      	ldr	r0, [pc, #76]	; (8004808 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80047ba:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047bc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047be:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047c2:	e9cd 4406 	strd	r4, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047c6:	f002 fba1 	bl	8006f0c <HAL_GPIO_Init>
}
 80047ca:	b00b      	add	sp, #44	; 0x2c
 80047cc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ce:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <HAL_TIM_MspPostInit+0xb0>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047d0:	480e      	ldr	r0, [pc, #56]	; (800480c <HAL_TIM_MspPostInit+0xb8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047d2:	695a      	ldr	r2, [r3, #20]
 80047d4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80047d8:	615a      	str	r2, [r3, #20]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047e0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 80047e2:	f44f 54ee 	mov.w	r4, #7616	; 0x1dc0
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80047e6:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 80047e8:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047ea:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 80047ec:	e9cd 4504 	strd	r4, r5, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047f0:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80047f2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047f4:	f002 fb8a 	bl	8006f0c <HAL_GPIO_Init>
}
 80047f8:	b00b      	add	sp, #44	; 0x2c
 80047fa:	bd30      	pop	{r4, r5, pc}
 80047fc:	40012c00 	.word	0x40012c00
 8004800:	40013400 	.word	0x40013400
 8004804:	40021000 	.word	0x40021000
 8004808:	48000400 	.word	0x48000400
 800480c:	48000800 	.word	0x48000800

08004810 <MX_TIM1_Init>:
{
 8004810:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004812:	2400      	movs	r4, #0
{
 8004814:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004816:	222c      	movs	r2, #44	; 0x2c
 8004818:	4621      	mov	r1, r4
 800481a:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800481c:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004820:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8004824:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8004828:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800482c:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800482e:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004830:	f006 febc 	bl	800b5ac <memset>
  htim1.Instance = TIM1;
 8004834:	4838      	ldr	r0, [pc, #224]	; (8004918 <MX_TIM1_Init+0x108>)
  htim1.Init.Prescaler = 1;
 8004836:	4a39      	ldr	r2, [pc, #228]	; (800491c <MX_TIM1_Init+0x10c>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004838:	6184      	str	r4, [r0, #24]
  htim1.Init.Prescaler = 1;
 800483a:	2301      	movs	r3, #1
 800483c:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 1800;
 8004840:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8004844:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 8004848:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800484c:	f003 fabc 	bl	8007dc8 <HAL_TIM_PWM_Init>
 8004850:	2800      	cmp	r0, #0
 8004852:	d144      	bne.n	80048de <MX_TIM1_Init+0xce>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8004854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004858:	2270      	movs	r2, #112	; 0x70
 800485a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 800485e:	482e      	ldr	r0, [pc, #184]	; (8004918 <MX_TIM1_Init+0x108>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8004860:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004862:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8004864:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004866:	f003 ff49 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 800486a:	2800      	cmp	r0, #0
 800486c:	d14a      	bne.n	8004904 <MX_TIM1_Init+0xf4>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800486e:	2000      	movs	r0, #0
 8004870:	2100      	movs	r1, #0
  sConfigOC.Pulse = 0;
 8004872:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004874:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004878:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800487a:	4827      	ldr	r0, [pc, #156]	; (8004918 <MX_TIM1_Init+0x108>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800487c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800487e:	a904      	add	r1, sp, #16
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004880:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004884:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004886:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8004888:	f003 fd46 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 800488c:	2800      	cmp	r0, #0
 800488e:	d136      	bne.n	80048fe <MX_TIM1_Init+0xee>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004890:	4821      	ldr	r0, [pc, #132]	; (8004918 <MX_TIM1_Init+0x108>)
 8004892:	2204      	movs	r2, #4
 8004894:	a904      	add	r1, sp, #16
 8004896:	f003 fd3f 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 800489a:	bb68      	cbnz	r0, 80048f8 <MX_TIM1_Init+0xe8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 800489c:	481e      	ldr	r0, [pc, #120]	; (8004918 <MX_TIM1_Init+0x108>)
 800489e:	2208      	movs	r2, #8
 80048a0:	a904      	add	r1, sp, #16
 80048a2:	f003 fd39 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 80048a6:	bb20      	cbnz	r0, 80048f2 <MX_TIM1_Init+0xe2>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80048a8:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8004910 <MX_TIM1_Init+0x100>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80048ac:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = 10;
 80048ae:	240a      	movs	r4, #10
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 80048b4:	4818      	ldr	r0, [pc, #96]	; (8004918 <MX_TIM1_Init+0x108>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80048b6:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 80048b8:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80048ba:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.DeadTime = 10;
 80048be:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80048c2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80048c6:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80048ca:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 80048ce:	f003 ff5b 	bl	8008788 <HAL_TIMEx_ConfigBreakDeadTime>
 80048d2:	b938      	cbnz	r0, 80048e4 <MX_TIM1_Init+0xd4>
  HAL_TIM_MspPostInit(&htim1);
 80048d4:	4810      	ldr	r0, [pc, #64]	; (8004918 <MX_TIM1_Init+0x108>)
 80048d6:	f7ff ff3d 	bl	8004754 <HAL_TIM_MspPostInit>
}
 80048da:	b018      	add	sp, #96	; 0x60
 80048dc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80048de:	f7ff fc17 	bl	8004110 <Error_Handler>
 80048e2:	e7b7      	b.n	8004854 <MX_TIM1_Init+0x44>
    Error_Handler();
 80048e4:	f7ff fc14 	bl	8004110 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80048e8:	480b      	ldr	r0, [pc, #44]	; (8004918 <MX_TIM1_Init+0x108>)
 80048ea:	f7ff ff33 	bl	8004754 <HAL_TIM_MspPostInit>
}
 80048ee:	b018      	add	sp, #96	; 0x60
 80048f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80048f2:	f7ff fc0d 	bl	8004110 <Error_Handler>
 80048f6:	e7d7      	b.n	80048a8 <MX_TIM1_Init+0x98>
    Error_Handler();
 80048f8:	f7ff fc0a 	bl	8004110 <Error_Handler>
 80048fc:	e7ce      	b.n	800489c <MX_TIM1_Init+0x8c>
    Error_Handler();
 80048fe:	f7ff fc07 	bl	8004110 <Error_Handler>
 8004902:	e7c5      	b.n	8004890 <MX_TIM1_Init+0x80>
    Error_Handler();
 8004904:	f7ff fc04 	bl	8004110 <Error_Handler>
 8004908:	e7b1      	b.n	800486e <MX_TIM1_Init+0x5e>
 800490a:	bf00      	nop
 800490c:	f3af 8000 	nop.w
 8004910:	02000000 	.word	0x02000000
 8004914:	00000000 	.word	0x00000000
 8004918:	200005cc 	.word	0x200005cc
 800491c:	40012c00 	.word	0x40012c00

08004920 <MX_TIM8_Init>:
{
 8004920:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004922:	2400      	movs	r4, #0
{
 8004924:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004926:	222c      	movs	r2, #44	; 0x2c
 8004928:	4621      	mov	r1, r4
 800492a:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800492c:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004930:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8004934:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8004938:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800493c:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800493e:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004940:	f006 fe34 	bl	800b5ac <memset>
  htim8.Instance = TIM8;
 8004944:	4838      	ldr	r0, [pc, #224]	; (8004a28 <MX_TIM8_Init+0x108>)
  htim8.Init.Prescaler = 1;
 8004946:	4a39      	ldr	r2, [pc, #228]	; (8004a2c <MX_TIM8_Init+0x10c>)
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004948:	6184      	str	r4, [r0, #24]
  htim8.Init.Prescaler = 1;
 800494a:	2301      	movs	r3, #1
 800494c:	e9c0 2300 	strd	r2, r3, [r0]
  htim8.Init.Period = 1800;
 8004950:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8004954:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim8.Init.RepetitionCounter = 0;
 8004958:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 800495c:	f003 fa34 	bl	8007dc8 <HAL_TIM_PWM_Init>
 8004960:	2800      	cmp	r0, #0
 8004962:	d145      	bne.n	80049f0 <MX_TIM8_Init+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8004964:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004968:	2270      	movs	r2, #112	; 0x70
 800496a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK) {
 800496e:	482e      	ldr	r0, [pc, #184]	; (8004a28 <MX_TIM8_Init+0x108>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8004970:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK) {
 8004972:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8004974:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK) {
 8004976:	f003 fec1 	bl	80086fc <HAL_TIMEx_MasterConfigSynchronization>
 800497a:	2800      	cmp	r0, #0
 800497c:	d14b      	bne.n	8004a16 <MX_TIM8_Init+0xf6>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800497e:	2000      	movs	r0, #0
 8004980:	2100      	movs	r1, #0
  sConfigOC.Pulse = 0;
 8004982:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004984:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004988:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800498a:	4827      	ldr	r0, [pc, #156]	; (8004a28 <MX_TIM8_Init+0x108>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800498c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800498e:	a904      	add	r1, sp, #16
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004990:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004994:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004996:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8004998:	f003 fcbe 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 800499c:	2800      	cmp	r0, #0
 800499e:	d137      	bne.n	8004a10 <MX_TIM8_Init+0xf0>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80049a0:	4821      	ldr	r0, [pc, #132]	; (8004a28 <MX_TIM8_Init+0x108>)
 80049a2:	2204      	movs	r2, #4
 80049a4:	a904      	add	r1, sp, #16
 80049a6:	f003 fcb7 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 80049aa:	bb70      	cbnz	r0, 8004a0a <MX_TIM8_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 80049ac:	481e      	ldr	r0, [pc, #120]	; (8004a28 <MX_TIM8_Init+0x108>)
 80049ae:	2208      	movs	r2, #8
 80049b0:	a904      	add	r1, sp, #16
 80049b2:	f003 fcb1 	bl	8008318 <HAL_TIM_PWM_ConfigChannel>
 80049b6:	bb28      	cbnz	r0, 8004a04 <MX_TIM8_Init+0xe4>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80049b8:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8004a20 <MX_TIM8_Init+0x100>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80049bc:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80049be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049c2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 10;
 80049c6:	240a      	movs	r4, #10
  sBreakDeadTimeConfig.BreakFilter = 4;
 80049c8:	2204      	movs	r2, #4
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK) {
 80049ca:	4817      	ldr	r0, [pc, #92]	; (8004a28 <MX_TIM8_Init+0x108>)
  sBreakDeadTimeConfig.BreakFilter = 4;
 80049cc:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK) {
 80049ce:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80049d0:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.DeadTime = 10;
 80049d4:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80049d8:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80049dc:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80049de:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK) {
 80049e0:	f003 fed2 	bl	8008788 <HAL_TIMEx_ConfigBreakDeadTime>
 80049e4:	b938      	cbnz	r0, 80049f6 <MX_TIM8_Init+0xd6>
  HAL_TIM_MspPostInit(&htim8);
 80049e6:	4810      	ldr	r0, [pc, #64]	; (8004a28 <MX_TIM8_Init+0x108>)
 80049e8:	f7ff feb4 	bl	8004754 <HAL_TIM_MspPostInit>
}
 80049ec:	b018      	add	sp, #96	; 0x60
 80049ee:	bd10      	pop	{r4, pc}
    Error_Handler();
 80049f0:	f7ff fb8e 	bl	8004110 <Error_Handler>
 80049f4:	e7b6      	b.n	8004964 <MX_TIM8_Init+0x44>
    Error_Handler();
 80049f6:	f7ff fb8b 	bl	8004110 <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 80049fa:	480b      	ldr	r0, [pc, #44]	; (8004a28 <MX_TIM8_Init+0x108>)
 80049fc:	f7ff feaa 	bl	8004754 <HAL_TIM_MspPostInit>
}
 8004a00:	b018      	add	sp, #96	; 0x60
 8004a02:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004a04:	f7ff fb84 	bl	8004110 <Error_Handler>
 8004a08:	e7d6      	b.n	80049b8 <MX_TIM8_Init+0x98>
    Error_Handler();
 8004a0a:	f7ff fb81 	bl	8004110 <Error_Handler>
 8004a0e:	e7cd      	b.n	80049ac <MX_TIM8_Init+0x8c>
    Error_Handler();
 8004a10:	f7ff fb7e 	bl	8004110 <Error_Handler>
 8004a14:	e7c4      	b.n	80049a0 <MX_TIM8_Init+0x80>
    Error_Handler();
 8004a16:	f7ff fb7b 	bl	8004110 <Error_Handler>
 8004a1a:	e7b0      	b.n	800497e <MX_TIM8_Init+0x5e>
 8004a1c:	f3af 8000 	nop.w
 8004a20:	02000000 	.word	0x02000000
 8004a24:	00000004 	.word	0x00000004
 8004a28:	20000618 	.word	0x20000618
 8004a2c:	40013400 	.word	0x40013400

08004a30 <initFirstSin>:
}

/* USER CODE BEGIN 1 */
float rad_to_sin_cnv_array[1024] = {0};
inline void initFirstSin(void)
{
 8004a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  for (int i = 0; i < 1024; i++) {
    float temp_rad = (float)i / 256 * M_PI * 2;
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8004a32:	4d19      	ldr	r5, [pc, #100]	; (8004a98 <initFirstSin+0x68>)
 8004a34:	2300      	movs	r3, #0
    float temp_rad = (float)i / 256 * M_PI * 2;
 8004a36:	a716      	add	r7, pc, #88	; (adr r7, 8004a90 <initFirstSin+0x60>)
 8004a38:	e9d7 6700 	ldrd	r6, r7, [r7]
{
 8004a3c:	ed2d 8b02 	vpush	{d8}
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8004a40:	f845 3b04 	str.w	r3, [r5], #4
    float temp_rad = (float)i / 256 * M_PI * 2;
 8004a44:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8004a9c <initFirstSin+0x6c>
  for (int i = 0; i < 1024; i++) {
 8004a48:	2401      	movs	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8004a4a:	ee07 4a90 	vmov	s15, r4
 8004a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int i = 0; i < 1024; i++) {
 8004a52:	3401      	adds	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8004a54:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004a58:	ee17 0a90 	vmov	r0, s15
 8004a5c:	f7fb fd74 	bl	8000548 <__aeabi_f2d>
 8004a60:	4632      	mov	r2, r6
 8004a62:	463b      	mov	r3, r7
 8004a64:	f7fb fdc8 	bl	80005f8 <__aeabi_dmul>
 8004a68:	f7fc f8be 	bl	8000be8 <__aeabi_d2f>
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8004a6c:	f7fb fd6c 	bl	8000548 <__aeabi_f2d>
 8004a70:	ec41 0b10 	vmov	d0, r0, r1
 8004a74:	f004 fd74 	bl	8009560 <sin>
 8004a78:	ec51 0b10 	vmov	r0, r1, d0
 8004a7c:	f7fc f8b4 	bl	8000be8 <__aeabi_d2f>
  for (int i = 0; i < 1024; i++) {
 8004a80:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8004a84:	f845 0b04 	str.w	r0, [r5], #4
  for (int i = 0; i < 1024; i++) {
 8004a88:	d1df      	bne.n	8004a4a <initFirstSin+0x1a>
    // printf("rad %4.3f sin %4.3f\n",temp_rad,rad_to_sin_cnv_array[i]);
    // HAL_Delay(1);
  }
}
 8004a8a:	ecbd 8b02 	vpop	{d8}
 8004a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a90:	54442d18 	.word	0x54442d18
 8004a94:	401921fb 	.word	0x401921fb
 8004a98:	20000664 	.word	0x20000664
 8004a9c:	3b800000 	.word	0x3b800000

08004aa0 <setOutputRadianM0>:

inline void setOutputRadianM0(float out_rad, float output_voltage, float battery_voltage, float output_voltage_limit)
{
  int voltage_propotional_cnt;

  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM) {
 8004aa0:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 8004aa4:	eef0 0ae0 	vabs.f32	s1, s1
 8004aa8:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8004aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    battery_voltage = BATTERY_VOLTAGE_BOTTOM;
  }
  if (output_voltage < 0) {
    output_voltage = -output_voltage;
  }
  if (output_voltage > output_voltage_limit) {
 8004ab0:	eef4 1ae0 	vcmpe.f32	s3, s1
 8004ab4:	bfb8      	it	lt
 8004ab6:	eeb0 1a67 	vmovlt.f32	s2, s15
 8004aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output_voltage = 0;
 8004abe:	bf48      	it	mi
 8004ac0:	eddf 0a2d 	vldrmi	s1, [pc, #180]	; 8004b78 <setOutputRadianM0+0xd8>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004ac4:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8004ac8:	b510      	push	{r4, lr}
 8004aca:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004ace:	ed9f 8a2b 	vldr	s16, [pc, #172]	; 8004b7c <setOutputRadianM0+0xdc>
 8004ad2:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8004ad6:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004ada:	ee17 0a90 	vmov	r0, s15
 8004ade:	f7fb fd33 	bl	8000548 <__aeabi_f2d>
 8004ae2:	a31f      	add	r3, pc, #124	; (adr r3, 8004b60 <setOutputRadianM0+0xc0>)
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	f7fb fd86 	bl	80005f8 <__aeabi_dmul>
 8004aec:	f7fc f834 	bl	8000b58 <__aeabi_d2iz>
 8004af0:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8004af4:	4620      	mov	r0, r4
 8004af6:	f7fb fd27 	bl	8000548 <__aeabi_f2d>
 8004afa:	a31b      	add	r3, pc, #108	; (adr r3, 8004b68 <setOutputRadianM0+0xc8>)
 8004afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b00:	f7fb fbc4 	bl	800028c <__adddf3>
 8004b04:	a31a      	add	r3, pc, #104	; (adr r3, 8004b70 <setOutputRadianM0+0xd0>)
 8004b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0a:	f7fb fd75 	bl	80005f8 <__aeabi_dmul>
 8004b0e:	f7fc f84b 	bl	8000ba8 <__aeabi_d2uiz>
  htim1.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004b12:	4b1b      	ldr	r3, [pc, #108]	; (8004b80 <setOutputRadianM0+0xe0>)
 8004b14:	b2c0      	uxtb	r0, r0
 8004b16:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8004b1a:	edd1 7a00 	vldr	s15, [r1]
  htim1.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004b1e:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim1.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004b22:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim1.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004b26:	4b17      	ldr	r3, [pc, #92]	; (8004b84 <setOutputRadianM0+0xe4>)
 8004b28:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8004b2c:	eeb0 7a48 	vmov.f32	s14, s16
 8004b30:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8004b34:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004b36:	eef0 7a48 	vmov.f32	s15, s16
 8004b3a:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim1.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004b3e:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim1.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004b42:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim1.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004b46:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim1.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim1.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004b4e:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim1.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004b52:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim1.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004b56:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8004b5a:	ecbd 8b02 	vpop	{d8}
 8004b5e:	bd10      	pop	{r4, pc}
 8004b60:	b4395810 	.word	0xb4395810
 8004b64:	3ff276c8 	.word	0x3ff276c8
 8004b68:	54442d18 	.word	0x54442d18
 8004b6c:	402921fb 	.word	0x402921fb
 8004b70:	3d5bfeba 	.word	0x3d5bfeba
 8004b74:	40444ad1 	.word	0x40444ad1
 8004b78:	00000000 	.word	0x00000000
 8004b7c:	44610000 	.word	0x44610000
 8004b80:	20000664 	.word	0x20000664
 8004b84:	200005cc 	.word	0x200005cc

08004b88 <setOutputRadianM1>:

inline void setOutputRadianM1(float out_rad, float output_voltage, float battery_voltage, float output_voltage_limit)
{
  int voltage_propotional_cnt;
  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM) {
 8004b88:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 8004b8c:	eef0 0ae0 	vabs.f32	s1, s1
 8004b90:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8004b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    battery_voltage = BATTERY_VOLTAGE_BOTTOM;
  }
  if (output_voltage < 0) {
    output_voltage = -output_voltage;
  }
  if (output_voltage > output_voltage_limit) {
 8004b98:	eef4 1ae0 	vcmpe.f32	s3, s1
 8004b9c:	bfb8      	it	lt
 8004b9e:	eeb0 1a67 	vmovlt.f32	s2, s15
 8004ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output_voltage = 0;
 8004ba6:	bf48      	it	mi
 8004ba8:	eddf 0a2d 	vldrmi	s1, [pc, #180]	; 8004c60 <setOutputRadianM1+0xd8>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004bac:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004bb6:	ed9f 8a2b 	vldr	s16, [pc, #172]	; 8004c64 <setOutputRadianM1+0xdc>
 8004bba:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8004bbe:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTER * X2_PER_R3;
 8004bc2:	ee17 0a90 	vmov	r0, s15
 8004bc6:	f7fb fcbf 	bl	8000548 <__aeabi_f2d>
 8004bca:	a31f      	add	r3, pc, #124	; (adr r3, 8004c48 <setOutputRadianM1+0xc0>)
 8004bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd0:	f7fb fd12 	bl	80005f8 <__aeabi_dmul>
 8004bd4:	f7fb ffc0 	bl	8000b58 <__aeabi_d2iz>
 8004bd8:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f7fb fcb3 	bl	8000548 <__aeabi_f2d>
 8004be2:	a31b      	add	r3, pc, #108	; (adr r3, 8004c50 <setOutputRadianM1+0xc8>)
 8004be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be8:	f7fb fb50 	bl	800028c <__adddf3>
 8004bec:	a31a      	add	r3, pc, #104	; (adr r3, 8004c58 <setOutputRadianM1+0xd0>)
 8004bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf2:	f7fb fd01 	bl	80005f8 <__aeabi_dmul>
 8004bf6:	f7fb ffd7 	bl	8000ba8 <__aeabi_d2uiz>
  htim8.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004bfa:	4b1b      	ldr	r3, [pc, #108]	; (8004c68 <setOutputRadianM1+0xe0>)
 8004bfc:	b2c0      	uxtb	r0, r0
 8004bfe:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8004c02:	edd1 7a00 	vldr	s15, [r1]
  htim8.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004c06:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim8.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004c0a:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim8.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004c0e:	4b17      	ldr	r3, [pc, #92]	; (8004c6c <setOutputRadianM1+0xe4>)
 8004c10:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8004c14:	eeb0 7a48 	vmov.f32	s14, s16
 8004c18:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8004c1c:	681b      	ldr	r3, [r3, #0]
  htim8.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004c1e:	eef0 7a48 	vmov.f32	s15, s16
 8004c22:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim8.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004c26:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim8.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004c2a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim8.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004c2e:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim8.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004c32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim8.Instance->CCR1 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8004c36:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim8.Instance->CCR2 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8004c3a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim8.Instance->CCR3 = TIM_PWM_CENTER + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8004c3e:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8004c42:	ecbd 8b02 	vpop	{d8}
 8004c46:	bd10      	pop	{r4, pc}
 8004c48:	b4395810 	.word	0xb4395810
 8004c4c:	3ff276c8 	.word	0x3ff276c8
 8004c50:	54442d18 	.word	0x54442d18
 8004c54:	402921fb 	.word	0x402921fb
 8004c58:	3d5bfeba 	.word	0x3d5bfeba
 8004c5c:	40444ad1 	.word	0x40444ad1
 8004c60:	00000000 	.word	0x00000000
 8004c64:	44610000 	.word	0x44610000
 8004c68:	20000664 	.word	0x20000664
 8004c6c:	20000618 	.word	0x20000618

08004c70 <setPwmAll>:

void setPwmAll(uint32_t pwm_cnt)
{
  htim8.Instance->CCR1 = pwm_cnt;
 8004c70:	4a05      	ldr	r2, [pc, #20]	; (8004c88 <setPwmAll+0x18>)
  htim8.Instance->CCR2 = pwm_cnt;
  htim8.Instance->CCR3 = pwm_cnt;
  htim1.Instance->CCR1 = pwm_cnt;
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <setPwmAll+0x1c>)
  htim8.Instance->CCR1 = pwm_cnt;
 8004c74:	6812      	ldr	r2, [r2, #0]
  htim1.Instance->CCR1 = pwm_cnt;
 8004c76:	681b      	ldr	r3, [r3, #0]
  htim8.Instance->CCR1 = pwm_cnt;
 8004c78:	6350      	str	r0, [r2, #52]	; 0x34
  htim8.Instance->CCR2 = pwm_cnt;
 8004c7a:	6390      	str	r0, [r2, #56]	; 0x38
  htim8.Instance->CCR3 = pwm_cnt;
 8004c7c:	63d0      	str	r0, [r2, #60]	; 0x3c
  htim1.Instance->CCR1 = pwm_cnt;
 8004c7e:	6358      	str	r0, [r3, #52]	; 0x34
  htim1.Instance->CCR2 = pwm_cnt;
 8004c80:	6398      	str	r0, [r3, #56]	; 0x38
  htim1.Instance->CCR3 = pwm_cnt;
 8004c82:	63d8      	str	r0, [r3, #60]	; 0x3c
}
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	20000618 	.word	0x20000618
 8004c8c:	200005cc 	.word	0x200005cc

08004c90 <forceStopAllPwmOutputAndTimer>:

void forceStopAllPwmOutputAndTimer(void)
{
 8004c90:	b538      	push	{r3, r4, r5, lr}
  htim8.Instance->CCR1 = pwm_cnt;
 8004c92:	4d26      	ldr	r5, [pc, #152]	; (8004d2c <forceStopAllPwmOutputAndTimer+0x9c>)
  htim1.Instance->CCR1 = pwm_cnt;
 8004c94:	4c26      	ldr	r4, [pc, #152]	; (8004d30 <forceStopAllPwmOutputAndTimer+0xa0>)
  htim8.Instance->CCR1 = pwm_cnt;
 8004c96:	6829      	ldr	r1, [r5, #0]
  htim1.Instance->CCR1 = pwm_cnt;
 8004c98:	6822      	ldr	r2, [r4, #0]
  htim8.Instance->CCR1 = pwm_cnt;
 8004c9a:	f44f 7361 	mov.w	r3, #900	; 0x384
 8004c9e:	634b      	str	r3, [r1, #52]	; 0x34
  setPwmAll(TIM_PWM_CENTER);

  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004ca0:	4620      	mov	r0, r4
  htim8.Instance->CCR2 = pwm_cnt;
 8004ca2:	638b      	str	r3, [r1, #56]	; 0x38
  htim8.Instance->CCR3 = pwm_cnt;
 8004ca4:	63cb      	str	r3, [r1, #60]	; 0x3c
  htim1.Instance->CCR1 = pwm_cnt;
 8004ca6:	6353      	str	r3, [r2, #52]	; 0x34
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004ca8:	2100      	movs	r1, #0
  htim1.Instance->CCR2 = pwm_cnt;
 8004caa:	6393      	str	r3, [r2, #56]	; 0x38
  htim1.Instance->CCR3 = pwm_cnt;
 8004cac:	63d3      	str	r3, [r2, #60]	; 0x3c
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004cae:	f003 f9b9 	bl	8008024 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8004cb2:	2104      	movs	r1, #4
 8004cb4:	4620      	mov	r0, r4
 8004cb6:	f003 f9b5 	bl	8008024 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8004cba:	2108      	movs	r1, #8
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f003 f9b1 	bl	8008024 <HAL_TIM_PWM_Stop>

  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8004cc2:	2100      	movs	r1, #0
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	f003 f9ad 	bl	8008024 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8004cca:	2104      	movs	r1, #4
 8004ccc:	4628      	mov	r0, r5
 8004cce:	f003 f9a9 	bl	8008024 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8004cd2:	2108      	movs	r1, #8
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	f003 f9a5 	bl	8008024 <HAL_TIM_PWM_Stop>

  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8004cda:	2100      	movs	r1, #0
 8004cdc:	4620      	mov	r0, r4
 8004cde:	f003 fcc7 	bl	8008670 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8004ce2:	2104      	movs	r1, #4
 8004ce4:	4620      	mov	r0, r4
 8004ce6:	f003 fcc3 	bl	8008670 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8004cea:	2108      	movs	r1, #8
 8004cec:	4620      	mov	r0, r4
 8004cee:	f003 fcbf 	bl	8008670 <HAL_TIMEx_PWMN_Stop>

  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f003 fcbb 	bl	8008670 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 8004cfa:	2104      	movs	r1, #4
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f003 fcb7 	bl	8008670 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 8004d02:	2108      	movs	r1, #8
 8004d04:	4628      	mov	r0, r5
 8004d06:	f003 fcb3 	bl	8008670 <HAL_TIMEx_PWMN_Stop>

  HAL_TIM_Base_Stop_IT(&htim1);
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f003 f844 	bl	8007d98 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Stop_IT(&htim8);
 8004d10:	4628      	mov	r0, r5
 8004d12:	f003 f841 	bl	8007d98 <HAL_TIM_Base_Stop_IT>

  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim8);
 8004d16:	6829      	ldr	r1, [r5, #0]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 8004d18:	6822      	ldr	r2, [r4, #0]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim8);
 8004d1a:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8004d1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d20:	644b      	str	r3, [r1, #68]	; 0x44
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 8004d22:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004d24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d28:	6453      	str	r3, [r2, #68]	; 0x44
}
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20000618 	.word	0x20000618
 8004d30:	200005cc 	.word	0x200005cc

08004d34 <setPwmOutPutFreeWheel>:
  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
}

void setPwmOutPutFreeWheel(void)
{
 8004d34:	b538      	push	{r3, r4, r5, lr}
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004d36:	4d23      	ldr	r5, [pc, #140]	; (8004dc4 <setPwmOutPutFreeWheel+0x90>)
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);

  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004d38:	4c23      	ldr	r4, [pc, #140]	; (8004dc8 <setPwmOutPutFreeWheel+0x94>)
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004d3a:	6828      	ldr	r0, [r5, #0]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	4611      	mov	r1, r2
 8004d40:	f003 fc24 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004d44:	6828      	ldr	r0, [r5, #0]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2104      	movs	r1, #4
 8004d4a:	f003 fc1f 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
 8004d4e:	6828      	ldr	r0, [r5, #0]
 8004d50:	2200      	movs	r2, #0
 8004d52:	2108      	movs	r1, #8
 8004d54:	f003 fc1a 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004d58:	2200      	movs	r2, #0
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	6820      	ldr	r0, [r4, #0]
 8004d5e:	f003 fc15 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004d62:	6820      	ldr	r0, [r4, #0]
 8004d64:	2200      	movs	r2, #0
 8004d66:	2104      	movs	r1, #4
 8004d68:	f003 fc10 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2108      	movs	r1, #8
 8004d70:	6820      	ldr	r0, [r4, #0]
 8004d72:	f003 fc0b 	bl	800858c <TIM_CCxChannelCmd>

  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCxN_DISABLE);
 8004d76:	682a      	ldr	r2, [r5, #0]
  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCxN_DISABLE);
  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCxN_DISABLE);

  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCxN_DISABLE);
 8004d78:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~tmp;
 8004d7a:	6a11      	ldr	r1, [r2, #32]
 8004d7c:	f021 0104 	bic.w	r1, r1, #4
 8004d80:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d82:	6a11      	ldr	r1, [r2, #32]
 8004d84:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004d86:	6a11      	ldr	r1, [r2, #32]
 8004d88:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004d8c:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d8e:	6a11      	ldr	r1, [r2, #32]
 8004d90:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004d92:	6a11      	ldr	r1, [r2, #32]
 8004d94:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004d98:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d9a:	6a11      	ldr	r1, [r2, #32]
 8004d9c:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004d9e:	6a1a      	ldr	r2, [r3, #32]
 8004da0:	f022 0204 	bic.w	r2, r2, #4
 8004da4:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004da6:	6a1a      	ldr	r2, [r3, #32]
 8004da8:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004daa:	6a1a      	ldr	r2, [r3, #32]
 8004dac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004db0:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004db2:	6a1a      	ldr	r2, [r3, #32]
 8004db4:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004db6:	6a1a      	ldr	r2, [r3, #32]
 8004db8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dbc:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004dbe:	6a1a      	ldr	r2, [r3, #32]
 8004dc0:	621a      	str	r2, [r3, #32]
  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCxN_DISABLE);
  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCxN_DISABLE);
}
 8004dc2:	bd38      	pop	{r3, r4, r5, pc}
 8004dc4:	200005cc 	.word	0x200005cc
 8004dc8:	20000618 	.word	0x20000618

08004dcc <resumePwmOutput>:

void resumePwmOutput(void)
{
 8004dcc:	b538      	push	{r3, r4, r5, lr}
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004dce:	4d29      	ldr	r5, [pc, #164]	; (8004e74 <resumePwmOutput+0xa8>)
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);

  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004dd0:	4c29      	ldr	r4, [pc, #164]	; (8004e78 <resumePwmOutput+0xac>)
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004dd2:	6828      	ldr	r0, [r5, #0]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	f003 fbd8 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ddc:	6828      	ldr	r0, [r5, #0]
 8004dde:	2201      	movs	r2, #1
 8004de0:	2104      	movs	r1, #4
 8004de2:	f003 fbd3 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
 8004de6:	6828      	ldr	r0, [r5, #0]
 8004de8:	2201      	movs	r2, #1
 8004dea:	2108      	movs	r1, #8
 8004dec:	f003 fbce 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004df0:	6820      	ldr	r0, [r4, #0]
 8004df2:	2201      	movs	r2, #1
 8004df4:	2100      	movs	r1, #0
 8004df6:	f003 fbc9 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	2104      	movs	r1, #4
 8004e00:	f003 fbc4 	bl	800858c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
 8004e04:	2201      	movs	r2, #1
 8004e06:	2108      	movs	r1, #8
 8004e08:	6820      	ldr	r0, [r4, #0]
 8004e0a:	f003 fbbf 	bl	800858c <TIM_CCxChannelCmd>

  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCxN_ENABLE);
 8004e0e:	682a      	ldr	r2, [r5, #0]
  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_2, TIM_CCxN_ENABLE);
  TIM_CCxNChannelCmd(htim1.Instance, TIM_CHANNEL_3, TIM_CCxN_ENABLE);

  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCxN_ENABLE);
 8004e10:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~tmp;
 8004e12:	6a11      	ldr	r1, [r2, #32]
 8004e14:	f021 0104 	bic.w	r1, r1, #4
 8004e18:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e1a:	6a11      	ldr	r1, [r2, #32]
 8004e1c:	f041 0104 	orr.w	r1, r1, #4
 8004e20:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004e22:	6a11      	ldr	r1, [r2, #32]
 8004e24:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004e28:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e2a:	6a11      	ldr	r1, [r2, #32]
 8004e2c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8004e30:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004e32:	6a11      	ldr	r1, [r2, #32]
 8004e34:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004e38:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e3a:	6a11      	ldr	r1, [r2, #32]
 8004e3c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8004e40:	6211      	str	r1, [r2, #32]
  TIMx->CCER &= ~tmp;
 8004e42:	6a1a      	ldr	r2, [r3, #32]
 8004e44:	f022 0204 	bic.w	r2, r2, #4
 8004e48:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e4a:	6a1a      	ldr	r2, [r3, #32]
 8004e4c:	f042 0204 	orr.w	r2, r2, #4
 8004e50:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004e52:	6a1a      	ldr	r2, [r3, #32]
 8004e54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e58:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e5a:	6a1a      	ldr	r2, [r3, #32]
 8004e5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e60:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8004e62:	6a1a      	ldr	r2, [r3, #32]
 8004e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e68:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e6a:	6a1a      	ldr	r2, [r3, #32]
 8004e6c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e70:	621a      	str	r2, [r3, #32]
  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCxN_ENABLE);
  TIM_CCxNChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCxN_ENABLE);
}
 8004e72:	bd38      	pop	{r3, r4, r5, pc}
 8004e74:	200005cc 	.word	0x200005cc
 8004e78:	20000618 	.word	0x20000618

08004e7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004e7c:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004e7e:	480b      	ldr	r0, [pc, #44]	; (8004eac <MX_USART1_UART_Init+0x30>)
 8004e80:	4c0b      	ldr	r4, [pc, #44]	; (8004eb0 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 2000000;
 8004e82:	490c      	ldr	r1, [pc, #48]	; (8004eb4 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004e84:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e86:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 2000000;
 8004e88:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e8c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e90:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e94:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e98:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e9c:	f004 f93a 	bl	8009114 <HAL_UART_Init>
 8004ea0:	b900      	cbnz	r0, 8004ea4 <MX_USART1_UART_Init+0x28>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ea2:	bd10      	pop	{r4, pc}
 8004ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004ea8:	f7ff b932 	b.w	8004110 <Error_Handler>
 8004eac:	200019cc 	.word	0x200019cc
 8004eb0:	40013800 	.word	0x40013800
 8004eb4:	001e8480 	.word	0x001e8480

08004eb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8004ebc:	4b2e      	ldr	r3, [pc, #184]	; (8004f78 <HAL_UART_MspInit+0xc0>)
 8004ebe:	6802      	ldr	r2, [r0, #0]
{
 8004ec0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec2:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 8004ec4:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec6:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004eca:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8004ece:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 8004ed0:	d002      	beq.n	8004ed8 <HAL_UART_MspInit+0x20>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004ed2:	b008      	add	sp, #32
 8004ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ed8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004edc:	f04f 0803 	mov.w	r8, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ee0:	699a      	ldr	r2, [r3, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004ee2:	4e26      	ldr	r6, [pc, #152]	; (8004f7c <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ee4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ee8:	619a      	str	r2, [r3, #24]
 8004eea:	699a      	ldr	r2, [r3, #24]
 8004eec:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004ef0:	9200      	str	r2, [sp, #0]
 8004ef2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004efa:	615a      	str	r2, [r3, #20]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f02:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004f04:	2210      	movs	r2, #16
 8004f06:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f08:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f0a:	a902      	add	r1, sp, #8
 8004f0c:	4605      	mov	r5, r0
 8004f0e:	481c      	ldr	r0, [pc, #112]	; (8004f80 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004f10:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f14:	e9cd 8705 	strd	r8, r7, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f18:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f1a:	f001 fff7 	bl	8006f0c <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f1e:	2220      	movs	r2, #32
 8004f20:	2302      	movs	r3, #2
 8004f22:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f26:	4816      	ldr	r0, [pc, #88]	; (8004f80 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f28:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f2c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f2e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f30:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f32:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f34:	f001 ffea 	bl	8006f0c <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f38:	4a12      	ldr	r2, [pc, #72]	; (8004f84 <HAL_UART_MspInit+0xcc>)
 8004f3a:	2310      	movs	r3, #16
 8004f3c:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004f40:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f42:	2380      	movs	r3, #128	; 0x80
 8004f44:	e9c6 4302 	strd	r4, r3, [r6, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f48:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004f4c:	e9c6 4406 	strd	r4, r4, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004f50:	f001 fd34 	bl	80069bc <HAL_DMA_Init>
 8004f54:	b960      	cbnz	r0, 8004f70 <HAL_UART_MspInit+0xb8>
    HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8004f56:	2200      	movs	r2, #0
 8004f58:	210f      	movs	r1, #15
 8004f5a:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004f5c:	672e      	str	r6, [r5, #112]	; 0x70
 8004f5e:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 8004f60:	f001 fcb4 	bl	80068cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004f64:	2025      	movs	r0, #37	; 0x25
 8004f66:	f001 fcef 	bl	8006948 <HAL_NVIC_EnableIRQ>
}
 8004f6a:	b008      	add	sp, #32
 8004f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8004f70:	f7ff f8ce 	bl	8004110 <Error_Handler>
 8004f74:	e7ef      	b.n	8004f56 <HAL_UART_MspInit+0x9e>
 8004f76:	bf00      	nop
 8004f78:	40013800 	.word	0x40013800
 8004f7c:	20001988 	.word	0x20001988
 8004f80:	48000800 	.word	0x48000800
 8004f84:	40020044 	.word	0x40020044

08004f88 <HAL_UART_TxCpltCallback>:
volatile bool is_in_printf_func = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

  if (sending_first_buf)
 8004f88:	4a1a      	ldr	r2, [pc, #104]	; (8004ff4 <HAL_UART_TxCpltCallback+0x6c>)
{
 8004f8a:	b538      	push	{r3, r4, r5, lr}
  if (sending_first_buf)
 8004f8c:	7813      	ldrb	r3, [r2, #0]
 8004f8e:	b15b      	cbz	r3, 8004fa8 <HAL_UART_TxCpltCallback+0x20>
  {                            // FIRST buf complete
    sending_first_buf = false; // complete!
 8004f90:	2300      	movs	r3, #0

    if (second_buf_len > 0 && is_in_printf_func == false)
 8004f92:	4c19      	ldr	r4, [pc, #100]	; (8004ff8 <HAL_UART_TxCpltCallback+0x70>)
    sending_first_buf = false; // complete!
 8004f94:	7013      	strb	r3, [r2, #0]
    if (second_buf_len > 0 && is_in_printf_func == false)
 8004f96:	6823      	ldr	r3, [r4, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dd04      	ble.n	8004fa6 <HAL_UART_TxCpltCallback+0x1e>
 8004f9c:	4b17      	ldr	r3, [pc, #92]	; (8004ffc <HAL_UART_TxCpltCallback+0x74>)
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8004fa4:	b1db      	cbz	r3, 8004fde <HAL_UART_TxCpltCallback+0x56>
      sending_first_buf = true;
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
      first_buf_len = 0;
    }
  }
}
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
  else if (sending_second_buf)
 8004fa8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8004fac:	4b14      	ldr	r3, [pc, #80]	; (8005000 <HAL_UART_TxCpltCallback+0x78>)
 8004fae:	7818      	ldrb	r0, [r3, #0]
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	d0f8      	beq.n	8004fa6 <HAL_UART_TxCpltCallback+0x1e>
    if (first_buf_len > 0 && is_in_printf_func == false)
 8004fb4:	4c13      	ldr	r4, [pc, #76]	; (8005004 <HAL_UART_TxCpltCallback+0x7c>)
    sending_second_buf = false; // complete!
 8004fb6:	7019      	strb	r1, [r3, #0]
    if (first_buf_len > 0 && is_in_printf_func == false)
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	ddf3      	ble.n	8004fa6 <HAL_UART_TxCpltCallback+0x1e>
 8004fbe:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <HAL_UART_TxCpltCallback+0x74>)
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1ed      	bne.n	8004fa6 <HAL_UART_TxCpltCallback+0x1e>
      sending_first_buf = true;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	7013      	strb	r3, [r2, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
 8004fce:	6822      	ldr	r2, [r4, #0]
 8004fd0:	490d      	ldr	r1, [pc, #52]	; (8005008 <HAL_UART_TxCpltCallback+0x80>)
 8004fd2:	480e      	ldr	r0, [pc, #56]	; (800500c <HAL_UART_TxCpltCallback+0x84>)
 8004fd4:	b292      	uxth	r2, r2
 8004fd6:	f003 fc23 	bl	8008820 <HAL_UART_Transmit_DMA>
      first_buf_len = 0;
 8004fda:	6025      	str	r5, [r4, #0]
}
 8004fdc:	bd38      	pop	{r3, r4, r5, pc}
      sending_second_buf = true;
 8004fde:	4b08      	ldr	r3, [pc, #32]	; (8005000 <HAL_UART_TxCpltCallback+0x78>)
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8004fe0:	490b      	ldr	r1, [pc, #44]	; (8005010 <HAL_UART_TxCpltCallback+0x88>)
 8004fe2:	480a      	ldr	r0, [pc, #40]	; (800500c <HAL_UART_TxCpltCallback+0x84>)
      sending_second_buf = true;
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8004fe8:	6822      	ldr	r2, [r4, #0]
 8004fea:	b292      	uxth	r2, r2
 8004fec:	f003 fc18 	bl	8008820 <HAL_UART_Transmit_DMA>
      second_buf_len = 0;
 8004ff0:	6025      	str	r5, [r4, #0]
}
 8004ff2:	bd38      	pop	{r3, r4, r5, pc}
 8004ff4:	20001d7c 	.word	0x20001d7c
 8004ff8:	20001d78 	.word	0x20001d78
 8004ffc:	20001a54 	.word	0x20001a54
 8005000:	20001d7d 	.word	0x20001d7d
 8005004:	20001984 	.word	0x20001984
 8005008:	20001664 	.word	0x20001664
 800500c:	200019cc 	.word	0x200019cc
 8005010:	20001a58 	.word	0x20001a58

08005014 <p>:

void p(const char *format, ...)
{
 8005014:	b40f      	push	{r0, r1, r2, r3}
 8005016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  va_list ap;
  va_start(ap, format);
  is_in_printf_func = true;
 800501a:	4c35      	ldr	r4, [pc, #212]	; (80050f0 <p+0xdc>)

  if (sending_first_buf)
 800501c:	4d35      	ldr	r5, [pc, #212]	; (80050f4 <p+0xe0>)
{
 800501e:	b082      	sub	sp, #8
  is_in_printf_func = true;
 8005020:	2601      	movs	r6, #1
{
 8005022:	aa08      	add	r2, sp, #32
  is_in_printf_func = true;
 8005024:	7026      	strb	r6, [r4, #0]
  if (sending_first_buf)
 8005026:	782b      	ldrb	r3, [r5, #0]
{
 8005028:	f852 1b04 	ldr.w	r1, [r2], #4
  va_start(ap, format);
 800502c:	9201      	str	r2, [sp, #4]
  if (sending_first_buf)
 800502e:	b30b      	cbz	r3, 8005074 <p+0x60>
  {
    if (second_buf_len > UART_TEMP_BUF_SIZE / 2)
 8005030:	4e31      	ldr	r6, [pc, #196]	; (80050f8 <p+0xe4>)
 8005032:	6833      	ldr	r3, [r6, #0]
 8005034:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005038:	dd06      	ble.n	8005048 <p+0x34>
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
    first_buf_len = (int)strlen(first_buf);
    first_buf_len = 0;
    second_buf_len = 0;
  }
  is_in_printf_func = false;
 800503a:	2300      	movs	r3, #0
 800503c:	7023      	strb	r3, [r4, #0]
  return;
}
 800503e:	b002      	add	sp, #8
 8005040:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005044:	b004      	add	sp, #16
 8005046:	4770      	bx	lr
    second_buf_len += vsprintf(second_buf + second_buf_len, format, ap);
 8005048:	6830      	ldr	r0, [r6, #0]
 800504a:	4f2c      	ldr	r7, [pc, #176]	; (80050fc <p+0xe8>)
 800504c:	4438      	add	r0, r7
 800504e:	f006 faa3 	bl	800b598 <vsiprintf>
 8005052:	6833      	ldr	r3, [r6, #0]
 8005054:	4418      	add	r0, r3
 8005056:	6030      	str	r0, [r6, #0]
    if (sending_first_buf == false)
 8005058:	782b      	ldrb	r3, [r5, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1ed      	bne.n	800503a <p+0x26>
      second_buf_len = (int)strlen(second_buf);
 800505e:	4638      	mov	r0, r7
 8005060:	f7fb f906 	bl	8000270 <strlen>
 8005064:	6030      	str	r0, [r6, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len); // 2ms
 8005066:	6832      	ldr	r2, [r6, #0]
 8005068:	4825      	ldr	r0, [pc, #148]	; (8005100 <p+0xec>)
 800506a:	4639      	mov	r1, r7
 800506c:	b292      	uxth	r2, r2
 800506e:	f003 fbd7 	bl	8008820 <HAL_UART_Transmit_DMA>
 8005072:	e7e2      	b.n	800503a <p+0x26>
  else if (sending_second_buf)
 8005074:	4f23      	ldr	r7, [pc, #140]	; (8005104 <p+0xf0>)
 8005076:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800507a:	783b      	ldrb	r3, [r7, #0]
 800507c:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 8005080:	b303      	cbz	r3, 80050c4 <p+0xb0>
    if (first_buf_len > UART_TEMP_BUF_SIZE / 2)
 8005082:	4d21      	ldr	r5, [pc, #132]	; (8005108 <p+0xf4>)
 8005084:	682b      	ldr	r3, [r5, #0]
 8005086:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800508a:	dd05      	ble.n	8005098 <p+0x84>
      is_in_printf_func = false;
 800508c:	7020      	strb	r0, [r4, #0]
}
 800508e:	b002      	add	sp, #8
 8005090:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005094:	b004      	add	sp, #16
 8005096:	4770      	bx	lr
    first_buf_len += vsprintf(first_buf + first_buf_len, format, ap);
 8005098:	6828      	ldr	r0, [r5, #0]
 800509a:	4e1c      	ldr	r6, [pc, #112]	; (800510c <p+0xf8>)
 800509c:	4430      	add	r0, r6
 800509e:	f006 fa7b 	bl	800b598 <vsiprintf>
 80050a2:	682b      	ldr	r3, [r5, #0]
 80050a4:	4418      	add	r0, r3
 80050a6:	6028      	str	r0, [r5, #0]
    if (sending_second_buf == false)
 80050a8:	783b      	ldrb	r3, [r7, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1c5      	bne.n	800503a <p+0x26>
      first_buf_len = (int)strlen(first_buf);
 80050ae:	4630      	mov	r0, r6
 80050b0:	f7fb f8de 	bl	8000270 <strlen>
 80050b4:	6028      	str	r0, [r5, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80050b6:	682a      	ldr	r2, [r5, #0]
 80050b8:	4811      	ldr	r0, [pc, #68]	; (8005100 <p+0xec>)
 80050ba:	4631      	mov	r1, r6
 80050bc:	b292      	uxth	r2, r2
 80050be:	f003 fbaf 	bl	8008820 <HAL_UART_Transmit_DMA>
 80050c2:	e7ba      	b.n	800503a <p+0x26>
    first_buf_len = vsprintf(first_buf, format, ap);
 80050c4:	4811      	ldr	r0, [pc, #68]	; (800510c <p+0xf8>)
 80050c6:	4f10      	ldr	r7, [pc, #64]	; (8005108 <p+0xf4>)
 80050c8:	f006 fa66 	bl	800b598 <vsiprintf>
 80050cc:	6038      	str	r0, [r7, #0]
    sending_first_buf = true;
 80050ce:	702e      	strb	r6, [r5, #0]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80050d0:	683a      	ldr	r2, [r7, #0]
 80050d2:	490e      	ldr	r1, [pc, #56]	; (800510c <p+0xf8>)
 80050d4:	480a      	ldr	r0, [pc, #40]	; (8005100 <p+0xec>)
 80050d6:	b292      	uxth	r2, r2
 80050d8:	f003 fba2 	bl	8008820 <HAL_UART_Transmit_DMA>
    first_buf_len = (int)strlen(first_buf);
 80050dc:	480b      	ldr	r0, [pc, #44]	; (800510c <p+0xf8>)
 80050de:	f7fb f8c7 	bl	8000270 <strlen>
    second_buf_len = 0;
 80050e2:	4b05      	ldr	r3, [pc, #20]	; (80050f8 <p+0xe4>)
    first_buf_len = (int)strlen(first_buf);
 80050e4:	6038      	str	r0, [r7, #0]
    first_buf_len = 0;
 80050e6:	f8c7 8000 	str.w	r8, [r7]
    second_buf_len = 0;
 80050ea:	f8c3 8000 	str.w	r8, [r3]
 80050ee:	e7a4      	b.n	800503a <p+0x26>
 80050f0:	20001a54 	.word	0x20001a54
 80050f4:	20001d7c 	.word	0x20001d7c
 80050f8:	20001d78 	.word	0x20001d78
 80050fc:	20001a58 	.word	0x20001a58
 8005100:	200019cc 	.word	0x200019cc
 8005104:	20001d7d 	.word	0x20001d7d
 8005108:	20001984 	.word	0x20001984
 800510c:	20001664 	.word	0x20001664

08005110 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005148 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005114:	480d      	ldr	r0, [pc, #52]	; (800514c <LoopForever+0x6>)
  ldr r1, =_edata
 8005116:	490e      	ldr	r1, [pc, #56]	; (8005150 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005118:	4a0e      	ldr	r2, [pc, #56]	; (8005154 <LoopForever+0xe>)
  movs r3, #0
 800511a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800511c:	e002      	b.n	8005124 <LoopCopyDataInit>

0800511e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800511e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005122:	3304      	adds	r3, #4

08005124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005128:	d3f9      	bcc.n	800511e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800512a:	4a0b      	ldr	r2, [pc, #44]	; (8005158 <LoopForever+0x12>)
  ldr r4, =_ebss
 800512c:	4c0b      	ldr	r4, [pc, #44]	; (800515c <LoopForever+0x16>)
  movs r3, #0
 800512e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005130:	e001      	b.n	8005136 <LoopFillZerobss>

08005132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005134:	3204      	adds	r2, #4

08005136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005138:	d3fb      	bcc.n	8005132 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800513a:	f7ff fab5 	bl	80046a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800513e:	f006 fa8d 	bl	800b65c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005142:	f7fe f8e1 	bl	8003308 <main>

08005146 <LoopForever>:

LoopForever:
    b LoopForever
 8005146:	e7fe      	b.n	8005146 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005148:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800514c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005150:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8005154:	0800e394 	.word	0x0800e394
  ldr r2, =_sbss
 8005158:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800515c:	20001ef4 	.word	0x20001ef4

08005160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005160:	e7fe      	b.n	8005160 <ADC1_2_IRQHandler>
	...

08005164 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005164:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005166:	4a0e      	ldr	r2, [pc, #56]	; (80051a0 <HAL_InitTick+0x3c>)
 8005168:	4b0e      	ldr	r3, [pc, #56]	; (80051a4 <HAL_InitTick+0x40>)
 800516a:	7812      	ldrb	r2, [r2, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
{
 800516e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005170:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005174:	fbb0 f0f2 	udiv	r0, r0, r2
 8005178:	fbb3 f0f0 	udiv	r0, r3, r0
 800517c:	f001 fc04 	bl	8006988 <HAL_SYSTICK_Config>
 8005180:	b908      	cbnz	r0, 8005186 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005182:	2d0f      	cmp	r5, #15
 8005184:	d901      	bls.n	800518a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8005186:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8005188:	bd38      	pop	{r3, r4, r5, pc}
 800518a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800518c:	4602      	mov	r2, r0
 800518e:	4629      	mov	r1, r5
 8005190:	f04f 30ff 	mov.w	r0, #4294967295
 8005194:	f001 fb9a 	bl	80068cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005198:	4b03      	ldr	r3, [pc, #12]	; (80051a8 <HAL_InitTick+0x44>)
 800519a:	4620      	mov	r0, r4
 800519c:	601d      	str	r5, [r3, #0]
}
 800519e:	bd38      	pop	{r3, r4, r5, pc}
 80051a0:	2000000c 	.word	0x2000000c
 80051a4:	20000008 	.word	0x20000008
 80051a8:	20000010 	.word	0x20000010

080051ac <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051ac:	4a07      	ldr	r2, [pc, #28]	; (80051cc <HAL_Init+0x20>)
{
 80051ae:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051b0:	6813      	ldr	r3, [r2, #0]
 80051b2:	f043 0310 	orr.w	r3, r3, #16
 80051b6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051b8:	2003      	movs	r0, #3
 80051ba:	f001 fb75 	bl	80068a8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80051be:	200f      	movs	r0, #15
 80051c0:	f7ff ffd0 	bl	8005164 <HAL_InitTick>
  HAL_MspInit();
 80051c4:	f7ff f9ae 	bl	8004524 <HAL_MspInit>
}
 80051c8:	2000      	movs	r0, #0
 80051ca:	bd08      	pop	{r3, pc}
 80051cc:	40022000 	.word	0x40022000

080051d0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80051d0:	4a03      	ldr	r2, [pc, #12]	; (80051e0 <HAL_IncTick+0x10>)
 80051d2:	4b04      	ldr	r3, [pc, #16]	; (80051e4 <HAL_IncTick+0x14>)
 80051d4:	6811      	ldr	r1, [r2, #0]
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	440b      	add	r3, r1
 80051da:	6013      	str	r3, [r2, #0]
}
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	20001d80 	.word	0x20001d80
 80051e4:	2000000c 	.word	0x2000000c

080051e8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80051e8:	4b01      	ldr	r3, [pc, #4]	; (80051f0 <HAL_GetTick+0x8>)
 80051ea:	6818      	ldr	r0, [r3, #0]
}
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	20001d80 	.word	0x20001d80

080051f4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051f4:	b538      	push	{r3, r4, r5, lr}
 80051f6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80051f8:	f7ff fff6 	bl	80051e8 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051fc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80051fe:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8005200:	d002      	beq.n	8005208 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005202:	4b04      	ldr	r3, [pc, #16]	; (8005214 <HAL_Delay+0x20>)
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005208:	f7ff ffee 	bl	80051e8 <HAL_GetTick>
 800520c:	1b43      	subs	r3, r0, r5
 800520e:	42a3      	cmp	r3, r4
 8005210:	d3fa      	bcc.n	8005208 <HAL_Delay+0x14>
  {
  }
}
 8005212:	bd38      	pop	{r3, r4, r5, pc}
 8005214:	2000000c 	.word	0x2000000c

08005218 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005218:	6802      	ldr	r2, [r0, #0]
{
 800521a:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800521c:	6893      	ldr	r3, [r2, #8]
 800521e:	f003 0303 	and.w	r3, r3, #3
 8005222:	2b01      	cmp	r3, #1
 8005224:	d001      	beq.n	800522a <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005226:	2000      	movs	r0, #0
}
 8005228:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800522a:	6811      	ldr	r1, [r2, #0]
 800522c:	07cc      	lsls	r4, r1, #31
 800522e:	d5fa      	bpl.n	8005226 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005230:	6891      	ldr	r1, [r2, #8]
 8005232:	f001 010d 	and.w	r1, r1, #13
 8005236:	2901      	cmp	r1, #1
 8005238:	4604      	mov	r4, r0
 800523a:	d009      	beq.n	8005250 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800523c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800523e:	f042 0210 	orr.w	r2, r2, #16
 8005242:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005244:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005246:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005248:	f043 0301 	orr.w	r3, r3, #1
 800524c:	6463      	str	r3, [r4, #68]	; 0x44
}
 800524e:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8005250:	6893      	ldr	r3, [r2, #8]
 8005252:	2103      	movs	r1, #3
 8005254:	f043 0302 	orr.w	r3, r3, #2
 8005258:	6093      	str	r3, [r2, #8]
 800525a:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 800525c:	f7ff ffc4 	bl	80051e8 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8005266:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005268:	d403      	bmi.n	8005272 <ADC_Disable+0x5a>
 800526a:	e7dc      	b.n	8005226 <ADC_Disable+0xe>
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	07db      	lsls	r3, r3, #31
 8005270:	d5d9      	bpl.n	8005226 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005272:	f7ff ffb9 	bl	80051e8 <HAL_GetTick>
 8005276:	1b40      	subs	r0, r0, r5
 8005278:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800527a:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800527c:	d9f6      	bls.n	800526c <ADC_Disable+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800527e:	689a      	ldr	r2, [r3, #8]
 8005280:	07d2      	lsls	r2, r2, #31
 8005282:	d5f3      	bpl.n	800526c <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005284:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005286:	f043 0310 	orr.w	r3, r3, #16
 800528a:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800528c:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800528e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005290:	4303      	orrs	r3, r0
 8005292:	6463      	str	r3, [r4, #68]	; 0x44
}
 8005294:	bd38      	pop	{r3, r4, r5, pc}
 8005296:	bf00      	nop

08005298 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005298:	6802      	ldr	r2, [r0, #0]
{
 800529a:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800529c:	6893      	ldr	r3, [r2, #8]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	2b01      	cmp	r3, #1
{
 80052a4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052a6:	d025      	beq.n	80052f4 <ADC_Enable+0x5c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80052a8:	6891      	ldr	r1, [r2, #8]
 80052aa:	4b15      	ldr	r3, [pc, #84]	; (8005300 <ADC_Enable+0x68>)
 80052ac:	4219      	tst	r1, r3
 80052ae:	d008      	beq.n	80052c2 <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052b2:	f043 0310 	orr.w	r3, r3, #16
 80052b6:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80052ba:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052bc:	4303      	orrs	r3, r0
 80052be:	6463      	str	r3, [r4, #68]	; 0x44
}
 80052c0:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80052c2:	6893      	ldr	r3, [r2, #8]
 80052c4:	f043 0301 	orr.w	r3, r3, #1
 80052c8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80052ca:	f7ff ff8d 	bl	80051e8 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052ce:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 80052d0:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	07d9      	lsls	r1, r3, #31
 80052d6:	d40b      	bmi.n	80052f0 <ADC_Enable+0x58>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052d8:	f7ff ff86 	bl	80051e8 <HAL_GetTick>
 80052dc:	1b43      	subs	r3, r0, r5
 80052de:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052e0:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052e2:	d9f6      	bls.n	80052d2 <ADC_Enable+0x3a>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	07d2      	lsls	r2, r2, #31
 80052e8:	d5e2      	bpl.n	80052b0 <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	07d9      	lsls	r1, r3, #31
 80052ee:	d5f3      	bpl.n	80052d8 <ADC_Enable+0x40>
  return HAL_OK;
 80052f0:	2000      	movs	r0, #0
}
 80052f2:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052f4:	6813      	ldr	r3, [r2, #0]
 80052f6:	07d8      	lsls	r0, r3, #31
 80052f8:	d5d6      	bpl.n	80052a8 <ADC_Enable+0x10>
  return HAL_OK;
 80052fa:	2000      	movs	r0, #0
 80052fc:	e7f9      	b.n	80052f2 <ADC_Enable+0x5a>
 80052fe:	bf00      	nop
 8005300:	8000003f 	.word	0x8000003f

08005304 <HAL_ADC_Init>:
{
 8005304:	b530      	push	{r4, r5, lr}
 8005306:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8005308:	2300      	movs	r3, #0
 800530a:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 800530c:	2800      	cmp	r0, #0
 800530e:	f000 8099 	beq.w	8005444 <HAL_ADC_Init+0x140>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005312:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005314:	f013 0310 	ands.w	r3, r3, #16
 8005318:	4604      	mov	r4, r0
 800531a:	d117      	bne.n	800534c <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800531c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800531e:	2d00      	cmp	r5, #0
 8005320:	f000 8093 	beq.w	800544a <HAL_ADC_Init+0x146>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8005324:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8005326:	6891      	ldr	r1, [r2, #8]
 8005328:	00c9      	lsls	r1, r1, #3
 800532a:	d57f      	bpl.n	800542c <HAL_ADC_Init+0x128>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800532c:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800532e:	008d      	lsls	r5, r1, #2
 8005330:	d47c      	bmi.n	800542c <HAL_ADC_Init+0x128>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005332:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005334:	06c8      	lsls	r0, r1, #27
 8005336:	d400      	bmi.n	800533a <HAL_ADC_Init+0x36>
 8005338:	b163      	cbz	r3, 8005354 <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 800533a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800533c:	f023 0312 	bic.w	r3, r3, #18
    tmp_hal_status = HAL_ERROR; 
 8005340:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8005342:	f043 0310 	orr.w	r3, r3, #16
 8005346:	6423      	str	r3, [r4, #64]	; 0x40
}
 8005348:	b003      	add	sp, #12
 800534a:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800534c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800534e:	06da      	lsls	r2, r3, #27
 8005350:	d4f3      	bmi.n	800533a <HAL_ADC_Init+0x36>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8005352:	6802      	ldr	r2, [r0, #0]
 8005354:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8005356:	0759      	lsls	r1, r3, #29
 8005358:	d4ef      	bmi.n	800533a <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 800535a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800535c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005360:	f043 0302 	orr.w	r3, r3, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005364:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8005368:	6423      	str	r3, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800536a:	f000 80d8 	beq.w	800551e <HAL_ADC_Init+0x21a>
 800536e:	4b7d      	ldr	r3, [pc, #500]	; (8005564 <HAL_ADC_Init+0x260>)
 8005370:	429a      	cmp	r2, r3
 8005372:	f000 80dc 	beq.w	800552e <HAL_ADC_Init+0x22a>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005376:	497c      	ldr	r1, [pc, #496]	; (8005568 <HAL_ADC_Init+0x264>)
 8005378:	428a      	cmp	r2, r1
 800537a:	d073      	beq.n	8005464 <HAL_ADC_Init+0x160>
 800537c:	4b7b      	ldr	r3, [pc, #492]	; (800556c <HAL_ADC_Init+0x268>)
 800537e:	429a      	cmp	r2, r3
 8005380:	d071      	beq.n	8005466 <HAL_ADC_Init+0x162>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005382:	6893      	ldr	r3, [r2, #8]
 8005384:	f003 0303 	and.w	r3, r3, #3
 8005388:	2b01      	cmp	r3, #1
 800538a:	f000 80e2 	beq.w	8005552 <HAL_ADC_Init+0x24e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800538e:	4878      	ldr	r0, [pc, #480]	; (8005570 <HAL_ADC_Init+0x26c>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8005390:	6883      	ldr	r3, [r0, #8]
 8005392:	6861      	ldr	r1, [r4, #4]
 8005394:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005398:	430b      	orrs	r3, r1
 800539a:	6083      	str	r3, [r0, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800539c:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053a4:	7e60      	ldrb	r0, [r4, #25]
 80053a6:	3901      	subs	r1, #1
 80053a8:	bf18      	it	ne
 80053aa:	2101      	movne	r1, #1
 80053ac:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 80053b0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80053b4:	f894 1020 	ldrb.w	r1, [r4, #32]
 80053b8:	2901      	cmp	r1, #1
 80053ba:	f000 8094 	beq.w	80054e6 <HAL_ADC_Init+0x1e2>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80053be:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80053c0:	2901      	cmp	r1, #1
 80053c2:	d00c      	beq.n	80053de <HAL_ADC_Init+0xda>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80053c4:	4868      	ldr	r0, [pc, #416]	; (8005568 <HAL_ADC_Init+0x264>)
 80053c6:	4282      	cmp	r2, r0
 80053c8:	f000 809d 	beq.w	8005506 <HAL_ADC_Init+0x202>
 80053cc:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80053d0:	4282      	cmp	r2, r0
 80053d2:	f000 8098 	beq.w	8005506 <HAL_ADC_Init+0x202>
 80053d6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80053d8:	4318      	orrs	r0, r3
 80053da:	ea41 0300 	orr.w	r3, r1, r0
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80053de:	6891      	ldr	r1, [r2, #8]
 80053e0:	f011 0f0c 	tst.w	r1, #12
 80053e4:	d10c      	bne.n	8005400 <HAL_ADC_Init+0xfc>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80053e6:	68d1      	ldr	r1, [r2, #12]
 80053e8:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80053ec:	f021 0102 	bic.w	r1, r1, #2
 80053f0:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80053f2:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80053f6:	7e20      	ldrb	r0, [r4, #24]
 80053f8:	0049      	lsls	r1, r1, #1
 80053fa:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 80053fe:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8005400:	68d0      	ldr	r0, [r2, #12]
 8005402:	495c      	ldr	r1, [pc, #368]	; (8005574 <HAL_ADC_Init+0x270>)
 8005404:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005406:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8005408:	4319      	orrs	r1, r3
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800540a:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 800540c:	60d1      	str	r1, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800540e:	d072      	beq.n	80054f6 <HAL_ADC_Init+0x1f2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005410:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005412:	f023 030f 	bic.w	r3, r3, #15
 8005416:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8005418:	2000      	movs	r0, #0
 800541a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800541c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800541e:	f023 0303 	bic.w	r3, r3, #3
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	6423      	str	r3, [r4, #64]	; 0x40
}
 8005428:	b003      	add	sp, #12
 800542a:	bd30      	pop	{r4, r5, pc}
      ADC_STATE_CLR_SET(hadc->State,
 800542c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800542e:	f023 0312 	bic.w	r3, r3, #18
 8005432:	f043 0310 	orr.w	r3, r3, #16
 8005436:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005438:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800543a:	f043 0301 	orr.w	r3, r3, #1
 800543e:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005440:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005442:	e77a      	b.n	800533a <HAL_ADC_Init+0x36>
    return HAL_ERROR;
 8005444:	2001      	movs	r0, #1
}
 8005446:	b003      	add	sp, #12
 8005448:	bd30      	pop	{r4, r5, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 800544a:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 800544e:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8005450:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8005454:	f7fb fd84 	bl	8000f60 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8005458:	6822      	ldr	r2, [r4, #0]
 800545a:	6893      	ldr	r3, [r2, #8]
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	d511      	bpl.n	8005484 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005460:	462b      	mov	r3, r5
 8005462:	e760      	b.n	8005326 <HAL_ADC_Init+0x22>
 8005464:	4941      	ldr	r1, [pc, #260]	; (800556c <HAL_ADC_Init+0x268>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005466:	4842      	ldr	r0, [pc, #264]	; (8005570 <HAL_ADC_Init+0x26c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005468:	6893      	ldr	r3, [r2, #8]
 800546a:	f003 0303 	and.w	r3, r3, #3
 800546e:	2b01      	cmp	r3, #1
 8005470:	d058      	beq.n	8005524 <HAL_ADC_Init+0x220>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005472:	688b      	ldr	r3, [r1, #8]
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	2b01      	cmp	r3, #1
 800547a:	d189      	bne.n	8005390 <HAL_ADC_Init+0x8c>
 800547c:	680b      	ldr	r3, [r1, #0]
 800547e:	07db      	lsls	r3, r3, #31
 8005480:	d48c      	bmi.n	800539c <HAL_ADC_Init+0x98>
 8005482:	e785      	b.n	8005390 <HAL_ADC_Init+0x8c>
        tmp_hal_status = ADC_Disable(hadc);
 8005484:	4620      	mov	r0, r4
 8005486:	f7ff fec7 	bl	8005218 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800548a:	6c22      	ldr	r2, [r4, #64]	; 0x40
        tmp_hal_status = ADC_Disable(hadc);
 800548c:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800548e:	06d0      	lsls	r0, r2, #27
 8005490:	f53f af48 	bmi.w	8005324 <HAL_ADC_Init+0x20>
 8005494:	2b00      	cmp	r3, #0
 8005496:	f47f af45 	bne.w	8005324 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 800549a:	6c21      	ldr	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800549c:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 800549e:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 80054a2:	f021 0102 	bic.w	r1, r1, #2
 80054a6:	f041 0102 	orr.w	r1, r1, #2
 80054aa:	6421      	str	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80054ac:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054ae:	4932      	ldr	r1, [pc, #200]	; (8005578 <HAL_ADC_Init+0x274>)
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80054b0:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 80054b4:	6090      	str	r0, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80054b6:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054b8:	6809      	ldr	r1, [r1, #0]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80054ba:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80054be:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054c0:	482e      	ldr	r0, [pc, #184]	; (800557c <HAL_ADC_Init+0x278>)
 80054c2:	fba0 0101 	umull	r0, r1, r0, r1
 80054c6:	0c89      	lsrs	r1, r1, #18
 80054c8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80054cc:	0049      	lsls	r1, r1, #1
 80054ce:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80054d0:	9901      	ldr	r1, [sp, #4]
 80054d2:	2900      	cmp	r1, #0
 80054d4:	f43f af27 	beq.w	8005326 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 80054d8:	9901      	ldr	r1, [sp, #4]
 80054da:	3901      	subs	r1, #1
 80054dc:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80054de:	9901      	ldr	r1, [sp, #4]
 80054e0:	2900      	cmp	r1, #0
 80054e2:	d1f9      	bne.n	80054d8 <HAL_ADC_Init+0x1d4>
 80054e4:	e71f      	b.n	8005326 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80054e6:	bb30      	cbnz	r0, 8005536 <HAL_ADC_Init+0x232>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80054e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80054ea:	3901      	subs	r1, #1
 80054ec:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
 80054f0:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 80054f4:	e763      	b.n	80053be <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80054f6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80054f8:	69e3      	ldr	r3, [r4, #28]
 80054fa:	f021 010f 	bic.w	r1, r1, #15
 80054fe:	3b01      	subs	r3, #1
 8005500:	430b      	orrs	r3, r1
 8005502:	6313      	str	r3, [r2, #48]	; 0x30
 8005504:	e788      	b.n	8005418 <HAL_ADC_Init+0x114>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005506:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 800550a:	d01f      	beq.n	800554c <HAL_ADC_Init+0x248>
 800550c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005510:	d024      	beq.n	800555c <HAL_ADC_Init+0x258>
 8005512:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 8005516:	bf08      	it	eq
 8005518:	f44f 7180 	moveq.w	r1, #256	; 0x100
 800551c:	e75b      	b.n	80053d6 <HAL_ADC_Init+0xd2>
 800551e:	4911      	ldr	r1, [pc, #68]	; (8005564 <HAL_ADC_Init+0x260>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005520:	4817      	ldr	r0, [pc, #92]	; (8005580 <HAL_ADC_Init+0x27c>)
 8005522:	e7a1      	b.n	8005468 <HAL_ADC_Init+0x164>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005524:	6813      	ldr	r3, [r2, #0]
 8005526:	07dd      	lsls	r5, r3, #31
 8005528:	f53f af38 	bmi.w	800539c <HAL_ADC_Init+0x98>
 800552c:	e7a1      	b.n	8005472 <HAL_ADC_Init+0x16e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800552e:	4814      	ldr	r0, [pc, #80]	; (8005580 <HAL_ADC_Init+0x27c>)
 8005530:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005534:	e798      	b.n	8005468 <HAL_ADC_Init+0x164>
        ADC_STATE_CLR_SET(hadc->State,
 8005536:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005538:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 800553c:	f041 0120 	orr.w	r1, r1, #32
 8005540:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005542:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005544:	f041 0101 	orr.w	r1, r1, #1
 8005548:	6461      	str	r1, [r4, #68]	; 0x44
 800554a:	e738      	b.n	80053be <HAL_ADC_Init+0xba>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800554c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8005550:	e741      	b.n	80053d6 <HAL_ADC_Init+0xd2>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005552:	6813      	ldr	r3, [r2, #0]
 8005554:	07db      	lsls	r3, r3, #31
 8005556:	f53f af21 	bmi.w	800539c <HAL_ADC_Init+0x98>
 800555a:	e718      	b.n	800538e <HAL_ADC_Init+0x8a>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800555c:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8005560:	e739      	b.n	80053d6 <HAL_ADC_Init+0xd2>
 8005562:	bf00      	nop
 8005564:	50000100 	.word	0x50000100
 8005568:	50000400 	.word	0x50000400
 800556c:	50000500 	.word	0x50000500
 8005570:	50000700 	.word	0x50000700
 8005574:	fff0c007 	.word	0xfff0c007
 8005578:	20000008 	.word	0x20000008
 800557c:	431bde83 	.word	0x431bde83
 8005580:	50000300 	.word	0x50000300

08005584 <HAL_ADC_Start>:
{
 8005584:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005586:	6803      	ldr	r3, [r0, #0]
 8005588:	689d      	ldr	r5, [r3, #8]
 800558a:	f015 0504 	ands.w	r5, r5, #4
 800558e:	d12c      	bne.n	80055ea <HAL_ADC_Start+0x66>
    __HAL_LOCK(hadc);
 8005590:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005594:	2b01      	cmp	r3, #1
 8005596:	4604      	mov	r4, r0
 8005598:	d027      	beq.n	80055ea <HAL_ADC_Start+0x66>
 800559a:	2301      	movs	r3, #1
 800559c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 80055a0:	f7ff fe7a 	bl	8005298 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80055a4:	b9f0      	cbnz	r0, 80055e4 <HAL_ADC_Start+0x60>
      ADC_STATE_CLR_SET(hadc->State,
 80055a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80055a8:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80055aa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80055ae:	f022 0201 	bic.w	r2, r2, #1
 80055b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80055b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 80055ba:	6422      	str	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80055bc:	d017      	beq.n	80055ee <HAL_ADC_Start+0x6a>
 80055be:	4a3a      	ldr	r2, [pc, #232]	; (80056a8 <HAL_ADC_Start+0x124>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d068      	beq.n	8005696 <HAL_ADC_Start+0x112>
 80055c4:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 80055c8:	6892      	ldr	r2, [r2, #8]
 80055ca:	06d5      	lsls	r5, r2, #27
 80055cc:	d011      	beq.n	80055f2 <HAL_ADC_Start+0x6e>
 80055ce:	4937      	ldr	r1, [pc, #220]	; (80056ac <HAL_ADC_Start+0x128>)
 80055d0:	428b      	cmp	r3, r1
 80055d2:	d00e      	beq.n	80055f2 <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80055d4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80055d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80055da:	6422      	str	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80055dc:	68ca      	ldr	r2, [r1, #12]
 80055de:	0192      	lsls	r2, r2, #6
 80055e0:	d514      	bpl.n	800560c <HAL_ADC_Start+0x88>
 80055e2:	e00d      	b.n	8005600 <HAL_ADC_Start+0x7c>
      __HAL_UNLOCK(hadc);
 80055e4:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 80055e8:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 80055ea:	2002      	movs	r0, #2
}
 80055ec:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80055ee:	4a30      	ldr	r2, [pc, #192]	; (80056b0 <HAL_ADC_Start+0x12c>)
 80055f0:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80055f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80055f4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80055f8:	6422      	str	r2, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80055fa:	68da      	ldr	r2, [r3, #12]
 80055fc:	0191      	lsls	r1, r2, #6
 80055fe:	d505      	bpl.n	800560c <HAL_ADC_Start+0x88>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005600:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005602:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005606:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800560a:	6422      	str	r2, [r4, #64]	; 0x40
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800560c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800560e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005612:	bf1c      	itt	ne
 8005614:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8005616:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800561a:	6462      	str	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 800561c:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800561e:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8005624:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005628:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800562a:	d01a      	beq.n	8005662 <HAL_ADC_Start+0xde>
 800562c:	4a1e      	ldr	r2, [pc, #120]	; (80056a8 <HAL_ADC_Start+0x124>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d022      	beq.n	8005678 <HAL_ADC_Start+0xf4>
 8005632:	f8d2 1608 	ldr.w	r1, [r2, #1544]	; 0x608
 8005636:	06cd      	lsls	r5, r1, #27
 8005638:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 800563c:	d00c      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 800563e:	6891      	ldr	r1, [r2, #8]
 8005640:	f001 011f 	and.w	r1, r1, #31
 8005644:	2905      	cmp	r1, #5
 8005646:	d007      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 8005648:	6892      	ldr	r2, [r2, #8]
 800564a:	f002 021f 	and.w	r2, r2, #31
 800564e:	2a09      	cmp	r2, #9
 8005650:	d002      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 8005652:	4a16      	ldr	r2, [pc, #88]	; (80056ac <HAL_ADC_Start+0x128>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d1c7      	bne.n	80055e8 <HAL_ADC_Start+0x64>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	f042 0204 	orr.w	r2, r2, #4
 800565e:	609a      	str	r2, [r3, #8]
}
 8005660:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005662:	4a13      	ldr	r2, [pc, #76]	; (80056b0 <HAL_ADC_Start+0x12c>)
 8005664:	6891      	ldr	r1, [r2, #8]
 8005666:	06cc      	lsls	r4, r1, #27
 8005668:	d0f6      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 800566a:	6891      	ldr	r1, [r2, #8]
 800566c:	f001 011f 	and.w	r1, r1, #31
 8005670:	2905      	cmp	r1, #5
 8005672:	d0f1      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 8005674:	6892      	ldr	r2, [r2, #8]
 8005676:	e7ef      	b.n	8005658 <HAL_ADC_Start+0xd4>
 8005678:	4a0d      	ldr	r2, [pc, #52]	; (80056b0 <HAL_ADC_Start+0x12c>)
 800567a:	6891      	ldr	r1, [r2, #8]
 800567c:	06c9      	lsls	r1, r1, #27
 800567e:	d0eb      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 8005680:	6891      	ldr	r1, [r2, #8]
 8005682:	f001 011f 	and.w	r1, r1, #31
 8005686:	2905      	cmp	r1, #5
 8005688:	d0e6      	beq.n	8005658 <HAL_ADC_Start+0xd4>
 800568a:	6892      	ldr	r2, [r2, #8]
 800568c:	f002 021f 	and.w	r2, r2, #31
 8005690:	2a09      	cmp	r2, #9
 8005692:	d0e1      	beq.n	8005658 <HAL_ADC_Start+0xd4>
}
 8005694:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005696:	4a06      	ldr	r2, [pc, #24]	; (80056b0 <HAL_ADC_Start+0x12c>)
 8005698:	6892      	ldr	r2, [r2, #8]
 800569a:	06d2      	lsls	r2, r2, #27
 800569c:	d0a9      	beq.n	80055f2 <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800569e:	6c22      	ldr	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80056a0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80056a4:	e797      	b.n	80055d6 <HAL_ADC_Start+0x52>
 80056a6:	bf00      	nop
 80056a8:	50000100 	.word	0x50000100
 80056ac:	50000400 	.word	0x50000400
 80056b0:	50000300 	.word	0x50000300

080056b4 <HAL_ADCEx_Calibration_Start>:
{
 80056b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80056b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d040      	beq.n	8005740 <HAL_ADCEx_Calibration_Start+0x8c>
 80056be:	2701      	movs	r7, #1
 80056c0:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 80056c4:	4604      	mov	r4, r0
 80056c6:	460d      	mov	r5, r1
 80056c8:	f7ff fda6 	bl	8005218 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 80056cc:	4606      	mov	r6, r0
 80056ce:	2800      	cmp	r0, #0
 80056d0:	d131      	bne.n	8005736 <HAL_ADCEx_Calibration_Start+0x82>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80056d2:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 80056d4:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80056d6:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80056d8:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80056da:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80056de:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80056e0:	d103      	bne.n	80056ea <HAL_ADCEx_Calibration_Start+0x36>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80056e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80056ea:	689a      	ldr	r2, [r3, #8]
 80056ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80056f0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80056f2:	f7ff fd79 	bl	80051e8 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80056f6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 80056f8:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	da14      	bge.n	800572a <HAL_ADCEx_Calibration_Start+0x76>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005700:	f7ff fd72 	bl	80051e8 <HAL_GetTick>
 8005704:	1b43      	subs	r3, r0, r5
 8005706:	2b0a      	cmp	r3, #10
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005708:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800570a:	d9f6      	bls.n	80056fa <HAL_ADCEx_Calibration_Start+0x46>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	2a00      	cmp	r2, #0
 8005710:	daf3      	bge.n	80056fa <HAL_ADCEx_Calibration_Start+0x46>
          ADC_STATE_CLR_SET(hadc->State,
 8005712:	6c23      	ldr	r3, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8005714:	2200      	movs	r2, #0
          ADC_STATE_CLR_SET(hadc->State,
 8005716:	f023 0312 	bic.w	r3, r3, #18
 800571a:	f043 0310 	orr.w	r3, r3, #16
          return HAL_ERROR;
 800571e:	2601      	movs	r6, #1
          __HAL_UNLOCK(hadc);
 8005720:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          ADC_STATE_CLR_SET(hadc->State,
 8005724:	6423      	str	r3, [r4, #64]	; 0x40
}
 8005726:	4630      	mov	r0, r6
 8005728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800572a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800572c:	f023 0303 	bic.w	r3, r3, #3
 8005730:	f043 0301 	orr.w	r3, r3, #1
 8005734:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8005736:	2300      	movs	r3, #0
 8005738:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800573c:	4630      	mov	r0, r6
 800573e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8005740:	2602      	movs	r6, #2
}
 8005742:	4630      	mov	r0, r6
 8005744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005746:	bf00      	nop

08005748 <HAL_ADCEx_InjectedStart>:
{
 8005748:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800574a:	6803      	ldr	r3, [r0, #0]
 800574c:	689d      	ldr	r5, [r3, #8]
 800574e:	f015 0508 	ands.w	r5, r5, #8
 8005752:	d129      	bne.n	80057a8 <HAL_ADCEx_InjectedStart+0x60>
    __HAL_LOCK(hadc);
 8005754:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005758:	2b01      	cmp	r3, #1
 800575a:	4604      	mov	r4, r0
 800575c:	d024      	beq.n	80057a8 <HAL_ADCEx_InjectedStart+0x60>
 800575e:	2301      	movs	r3, #1
 8005760:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8005764:	f7ff fd98 	bl	8005298 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005768:	b9d8      	cbnz	r0, 80057a2 <HAL_ADCEx_InjectedStart+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 800576a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800576c:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800576e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005772:	f023 0301 	bic.w	r3, r3, #1
 8005776:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800577a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 800577e:	6423      	str	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005780:	d014      	beq.n	80057ac <HAL_ADCEx_InjectedStart+0x64>
 8005782:	4b32      	ldr	r3, [pc, #200]	; (800584c <HAL_ADCEx_InjectedStart+0x104>)
 8005784:	429a      	cmp	r2, r3
 8005786:	d042      	beq.n	800580e <HAL_ADCEx_InjectedStart+0xc6>
 8005788:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	06d9      	lsls	r1, r3, #27
 8005790:	d00e      	beq.n	80057b0 <HAL_ADCEx_InjectedStart+0x68>
 8005792:	4b2f      	ldr	r3, [pc, #188]	; (8005850 <HAL_ADCEx_InjectedStart+0x108>)
 8005794:	429a      	cmp	r2, r3
 8005796:	d00b      	beq.n	80057b0 <HAL_ADCEx_InjectedStart+0x68>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005798:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800579a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800579e:	6423      	str	r3, [r4, #64]	; 0x40
 80057a0:	e00a      	b.n	80057b8 <HAL_ADCEx_InjectedStart+0x70>
      __HAL_UNLOCK(hadc);
 80057a2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 80057a8:	2002      	movs	r0, #2
}
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80057ac:	4b29      	ldr	r3, [pc, #164]	; (8005854 <HAL_ADCEx_InjectedStart+0x10c>)
 80057ae:	689b      	ldr	r3, [r3, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057b2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80057b6:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80057b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057ba:	f413 7380 	ands.w	r3, r3, #256	; 0x100
        ADC_CLEAR_ERRORCODE(hadc);
 80057be:	bf08      	it	eq
 80057c0:	6463      	streq	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 80057c2:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80057c4:	2360      	movs	r3, #96	; 0x60
      __HAL_UNLOCK(hadc);
 80057c6:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80057ca:	6013      	str	r3, [r2, #0]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80057cc:	68d3      	ldr	r3, [r2, #12]
 80057ce:	019b      	lsls	r3, r3, #6
 80057d0:	d4e9      	bmi.n	80057a6 <HAL_ADCEx_InjectedStart+0x5e>
 80057d2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80057d6:	d01f      	beq.n	8005818 <HAL_ADCEx_InjectedStart+0xd0>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80057d8:	4b1c      	ldr	r3, [pc, #112]	; (800584c <HAL_ADCEx_InjectedStart+0x104>)
 80057da:	429a      	cmp	r2, r3
 80057dc:	d027      	beq.n	800582e <HAL_ADCEx_InjectedStart+0xe6>
 80057de:	f8d3 1608 	ldr.w	r1, [r3, #1544]	; 0x608
 80057e2:	06cd      	lsls	r5, r1, #27
 80057e4:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80057e8:	d00c      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 80057ea:	6899      	ldr	r1, [r3, #8]
 80057ec:	f001 011f 	and.w	r1, r1, #31
 80057f0:	2906      	cmp	r1, #6
 80057f2:	d007      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f003 031f 	and.w	r3, r3, #31
 80057fa:	2b07      	cmp	r3, #7
 80057fc:	d002      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 80057fe:	4b14      	ldr	r3, [pc, #80]	; (8005850 <HAL_ADCEx_InjectedStart+0x108>)
 8005800:	429a      	cmp	r2, r3
 8005802:	d1d0      	bne.n	80057a6 <HAL_ADCEx_InjectedStart+0x5e>
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8005804:	6893      	ldr	r3, [r2, #8]
 8005806:	f043 0308 	orr.w	r3, r3, #8
 800580a:	6093      	str	r3, [r2, #8]
}
 800580c:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800580e:	4b11      	ldr	r3, [pc, #68]	; (8005854 <HAL_ADCEx_InjectedStart+0x10c>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	06db      	lsls	r3, r3, #27
 8005814:	d0cc      	beq.n	80057b0 <HAL_ADCEx_InjectedStart+0x68>
 8005816:	e7bf      	b.n	8005798 <HAL_ADCEx_InjectedStart+0x50>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8005818:	4b0e      	ldr	r3, [pc, #56]	; (8005854 <HAL_ADCEx_InjectedStart+0x10c>)
 800581a:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 800581c:	06c9      	lsls	r1, r1, #27
 800581e:	d0f1      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8005820:	6899      	ldr	r1, [r3, #8]
 8005822:	f001 011f 	and.w	r1, r1, #31
 8005826:	2906      	cmp	r1, #6
 8005828:	d0ec      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	e7ea      	b.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 800582e:	4b09      	ldr	r3, [pc, #36]	; (8005854 <HAL_ADCEx_InjectedStart+0x10c>)
 8005830:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8005832:	06cc      	lsls	r4, r1, #27
 8005834:	d0e6      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8005836:	6899      	ldr	r1, [r3, #8]
 8005838:	f001 011f 	and.w	r1, r1, #31
 800583c:	2906      	cmp	r1, #6
 800583e:	d0e1      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	2b07      	cmp	r3, #7
 8005848:	d0dc      	beq.n	8005804 <HAL_ADCEx_InjectedStart+0xbc>
}
 800584a:	bd38      	pop	{r3, r4, r5, pc}
 800584c:	50000100 	.word	0x50000100
 8005850:	50000400 	.word	0x50000400
 8005854:	50000300 	.word	0x50000300

08005858 <HAL_ADCEx_InjectedGetValue>:
  switch(InjectedRank)
 8005858:	2903      	cmp	r1, #3
 800585a:	d007      	beq.n	800586c <HAL_ADCEx_InjectedGetValue+0x14>
 800585c:	2904      	cmp	r1, #4
 800585e:	d00d      	beq.n	800587c <HAL_ADCEx_InjectedGetValue+0x24>
 8005860:	2902      	cmp	r1, #2
 8005862:	d007      	beq.n	8005874 <HAL_ADCEx_InjectedGetValue+0x1c>
      tmp_jdr = hadc->Instance->JDR1;
 8005864:	6803      	ldr	r3, [r0, #0]
 8005866:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 800586a:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 800586c:	6803      	ldr	r3, [r0, #0]
 800586e:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
      break;
 8005872:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8005874:	6803      	ldr	r3, [r0, #0]
 8005876:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
      break;
 800587a:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 800587c:	6803      	ldr	r3, [r0, #0]
 800587e:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
      break;
 8005882:	4770      	bx	lr

08005884 <HAL_ADC_ConfigChannel>:
{
 8005884:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8005886:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800588a:	68cc      	ldr	r4, [r1, #12]
{
 800588c:	b083      	sub	sp, #12
 800588e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005890:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8005892:	f04f 0000 	mov.w	r0, #0
 8005896:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005898:	f000 8107 	beq.w	8005aaa <HAL_ADC_ConfigChannel+0x226>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800589c:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800589e:	2001      	movs	r0, #1
 80058a0:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80058a4:	6895      	ldr	r5, [r2, #8]
 80058a6:	076d      	lsls	r5, r5, #29
 80058a8:	d43a      	bmi.n	8005920 <HAL_ADC_ConfigChannel+0x9c>
    if (sConfig->Rank < 5U)
 80058aa:	6848      	ldr	r0, [r1, #4]
 80058ac:	2804      	cmp	r0, #4
 80058ae:	f200 808b 	bhi.w	80059c8 <HAL_ADC_ConfigChannel+0x144>
      MODIFY_REG(hadc->Instance->SQR1,
 80058b2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80058b6:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80058b8:	680d      	ldr	r5, [r1, #0]
 80058ba:	0040      	lsls	r0, r0, #1
 80058bc:	f04f 0c1f 	mov.w	ip, #31
 80058c0:	fa0c fc00 	lsl.w	ip, ip, r0
 80058c4:	ea26 0c0c 	bic.w	ip, r6, ip
 80058c8:	fa05 f000 	lsl.w	r0, r5, r0
 80058cc:	ea4c 0000 	orr.w	r0, ip, r0
 80058d0:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80058d2:	6890      	ldr	r0, [r2, #8]
 80058d4:	f010 0f0c 	tst.w	r0, #12
 80058d8:	d134      	bne.n	8005944 <HAL_ADC_ConfigChannel+0xc0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80058da:	2d09      	cmp	r5, #9
 80058dc:	f200 808b 	bhi.w	80059f6 <HAL_ADC_ConfigChannel+0x172>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80058e0:	6950      	ldr	r0, [r2, #20]
 80058e2:	688e      	ldr	r6, [r1, #8]
 80058e4:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 80058e8:	f04f 0c07 	mov.w	ip, #7
 80058ec:	fa0c fc0e 	lsl.w	ip, ip, lr
 80058f0:	fa06 f60e 	lsl.w	r6, r6, lr
 80058f4:	ea20 000c 	bic.w	r0, r0, ip
 80058f8:	4330      	orrs	r0, r6
 80058fa:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80058fc:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 80058fe:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005900:	694f      	ldr	r7, [r1, #20]
 8005902:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8005906:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8005908:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800590a:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 800590e:	2e03      	cmp	r6, #3
 8005910:	f200 8148 	bhi.w	8005ba4 <HAL_ADC_ConfigChannel+0x320>
 8005914:	e8df f016 	tbh	[pc, r6, lsl #1]
 8005918:	010a000d 	.word	0x010a000d
 800591c:	00f60100 	.word	0x00f60100
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005922:	f042 0220 	orr.w	r2, r2, #32
 8005926:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8005928:	2200      	movs	r2, #0
 800592a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800592e:	b003      	add	sp, #12
 8005930:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005932:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8005934:	4eaa      	ldr	r6, [pc, #680]	; (8005be0 <HAL_ADC_ConfigChannel+0x35c>)
 8005936:	403e      	ands	r6, r7
 8005938:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800593c:	4330      	orrs	r0, r6
 800593e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005942:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005944:	6890      	ldr	r0, [r2, #8]
 8005946:	f000 0003 	and.w	r0, r0, #3
 800594a:	2801      	cmp	r0, #1
 800594c:	f000 80a8 	beq.w	8005aa0 <HAL_ADC_ConfigChannel+0x21c>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005950:	2c01      	cmp	r4, #1
 8005952:	f000 80ad 	beq.w	8005ab0 <HAL_ADC_ConfigChannel+0x22c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005956:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 800595a:	2001      	movs	r0, #1
 800595c:	40a8      	lsls	r0, r5
 800595e:	ea21 0100 	bic.w	r1, r1, r0
 8005962:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005966:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800596a:	d079      	beq.n	8005a60 <HAL_ADC_ConfigChannel+0x1dc>
 800596c:	499d      	ldr	r1, [pc, #628]	; (8005be4 <HAL_ADC_ConfigChannel+0x360>)
 800596e:	428a      	cmp	r2, r1
 8005970:	d076      	beq.n	8005a60 <HAL_ADC_ConfigChannel+0x1dc>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005972:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005974:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005978:	d075      	beq.n	8005a66 <HAL_ADC_ConfigChannel+0x1e2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800597a:	2d11      	cmp	r5, #17
 800597c:	f040 80ae 	bne.w	8005adc <HAL_ADC_ConfigChannel+0x258>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005980:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005982:	01c4      	lsls	r4, r0, #7
 8005984:	d472      	bmi.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005986:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800598a:	d071      	beq.n	8005a70 <HAL_ADC_ConfigChannel+0x1ec>
 800598c:	4895      	ldr	r0, [pc, #596]	; (8005be4 <HAL_ADC_ConfigChannel+0x360>)
 800598e:	4282      	cmp	r2, r0
 8005990:	f000 80df 	beq.w	8005b52 <HAL_ADC_ConfigChannel+0x2ce>
 8005994:	4c94      	ldr	r4, [pc, #592]	; (8005be8 <HAL_ADC_ConfigChannel+0x364>)
 8005996:	42a2      	cmp	r2, r4
 8005998:	f000 80fe 	beq.w	8005b98 <HAL_ADC_ConfigChannel+0x314>
 800599c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80059a0:	4282      	cmp	r2, r0
 80059a2:	d066      	beq.n	8005a72 <HAL_ADC_ConfigChannel+0x1ee>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80059a4:	6890      	ldr	r0, [r2, #8]
 80059a6:	f000 0003 	and.w	r0, r0, #3
 80059aa:	2801      	cmp	r0, #1
 80059ac:	f000 80f6 	beq.w	8005b9c <HAL_ADC_ConfigChannel+0x318>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80059b0:	2d10      	cmp	r5, #16
 80059b2:	d05b      	beq.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80059b4:	2d11      	cmp	r5, #17
 80059b6:	d059      	beq.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80059b8:	2d12      	cmp	r5, #18
 80059ba:	d157      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80059bc:	688a      	ldr	r2, [r1, #8]
 80059be:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059c2:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80059c4:	608a      	str	r2, [r1, #8]
 80059c6:	e7af      	b.n	8005928 <HAL_ADC_ConfigChannel+0xa4>
    else if (sConfig->Rank < 10U)
 80059c8:	2809      	cmp	r0, #9
 80059ca:	d925      	bls.n	8005a18 <HAL_ADC_ConfigChannel+0x194>
    else if (sConfig->Rank < 15U)
 80059cc:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80059ce:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80059d2:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 80059d6:	f200 8087 	bhi.w	8005ae8 <HAL_ADC_ConfigChannel+0x264>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80059da:	6b96      	ldr	r6, [r2, #56]	; 0x38
 80059dc:	680d      	ldr	r5, [r1, #0]
 80059de:	383c      	subs	r0, #60	; 0x3c
 80059e0:	f04f 0c1f 	mov.w	ip, #31
 80059e4:	fa0c fc00 	lsl.w	ip, ip, r0
 80059e8:	ea26 060c 	bic.w	r6, r6, ip
 80059ec:	fa05 f000 	lsl.w	r0, r5, r0
 80059f0:	4330      	orrs	r0, r6
 80059f2:	6390      	str	r0, [r2, #56]	; 0x38
 80059f4:	e76d      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80059f6:	688f      	ldr	r7, [r1, #8]
 80059f8:	6990      	ldr	r0, [r2, #24]
 80059fa:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 80059fe:	3e1e      	subs	r6, #30
 8005a00:	f04f 0e07 	mov.w	lr, #7
 8005a04:	fa07 fc06 	lsl.w	ip, r7, r6
 8005a08:	fa0e f606 	lsl.w	r6, lr, r6
 8005a0c:	ea20 0006 	bic.w	r0, r0, r6
 8005a10:	ea40 000c 	orr.w	r0, r0, ip
 8005a14:	6190      	str	r0, [r2, #24]
 8005a16:	e771      	b.n	80058fc <HAL_ADC_ConfigChannel+0x78>
      MODIFY_REG(hadc->Instance->SQR2,
 8005a18:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005a1c:	0040      	lsls	r0, r0, #1
 8005a1e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8005a20:	680d      	ldr	r5, [r1, #0]
 8005a22:	381e      	subs	r0, #30
 8005a24:	f04f 0c1f 	mov.w	ip, #31
 8005a28:	fa0c fc00 	lsl.w	ip, ip, r0
 8005a2c:	ea26 060c 	bic.w	r6, r6, ip
 8005a30:	fa05 f000 	lsl.w	r0, r5, r0
 8005a34:	4330      	orrs	r0, r6
 8005a36:	6350      	str	r0, [r2, #52]	; 0x34
 8005a38:	e74b      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x4e>
        MODIFY_REG(hadc->Instance->SMPR1,
 8005a3a:	688c      	ldr	r4, [r1, #8]
 8005a3c:	6950      	ldr	r0, [r2, #20]
 8005a3e:	1c69      	adds	r1, r5, #1
 8005a40:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8005a44:	2607      	movs	r6, #7
 8005a46:	408c      	lsls	r4, r1
 8005a48:	fa06 f101 	lsl.w	r1, r6, r1
 8005a4c:	ea20 0101 	bic.w	r1, r0, r1
 8005a50:	4321      	orrs	r1, r4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a52:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8005a56:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a58:	d008      	beq.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
 8005a5a:	4962      	ldr	r1, [pc, #392]	; (8005be4 <HAL_ADC_ConfigChannel+0x360>)
 8005a5c:	428a      	cmp	r2, r1
 8005a5e:	d105      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a60:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a62:	4962      	ldr	r1, [pc, #392]	; (8005bec <HAL_ADC_ConfigChannel+0x368>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a64:	d189      	bne.n	800597a <HAL_ADC_ConfigChannel+0xf6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005a66:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005a68:	0206      	lsls	r6, r0, #8
 8005a6a:	d58c      	bpl.n	8005986 <HAL_ADC_ConfigChannel+0x102>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	e75b      	b.n	8005928 <HAL_ADC_ConfigChannel+0xa4>
 8005a70:	4c5c      	ldr	r4, [pc, #368]	; (8005be4 <HAL_ADC_ConfigChannel+0x360>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005a72:	6890      	ldr	r0, [r2, #8]
 8005a74:	f000 0003 	and.w	r0, r0, #3
 8005a78:	2801      	cmp	r0, #1
 8005a7a:	d061      	beq.n	8005b40 <HAL_ADC_ConfigChannel+0x2bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005a7c:	68a0      	ldr	r0, [r4, #8]
 8005a7e:	f000 0003 	and.w	r0, r0, #3
 8005a82:	2801      	cmp	r0, #1
 8005a84:	d068      	beq.n	8005b58 <HAL_ADC_ConfigChannel+0x2d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005a86:	2d10      	cmp	r5, #16
 8005a88:	d06a      	beq.n	8005b60 <HAL_ADC_ConfigChannel+0x2dc>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005a8a:	2d11      	cmp	r5, #17
 8005a8c:	d194      	bne.n	80059b8 <HAL_ADC_ConfigChannel+0x134>
 8005a8e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005a92:	d1eb      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005a94:	688a      	ldr	r2, [r1, #8]
 8005a96:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a9a:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005a9c:	608a      	str	r2, [r1, #8]
 8005a9e:	e743      	b.n	8005928 <HAL_ADC_ConfigChannel+0xa4>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005aa0:	6810      	ldr	r0, [r2, #0]
 8005aa2:	07c7      	lsls	r7, r0, #31
 8005aa4:	f57f af54 	bpl.w	8005950 <HAL_ADC_ConfigChannel+0xcc>
 8005aa8:	e7e0      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
  __HAL_LOCK(hadc);
 8005aaa:	2002      	movs	r0, #2
}
 8005aac:	b003      	add	sp, #12
 8005aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005ab0:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8005ab4:	40ac      	lsls	r4, r5
 8005ab6:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005ab8:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005aba:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005abe:	d9bc      	bls.n	8005a3a <HAL_ADC_ConfigChannel+0x1b6>
        MODIFY_REG(hadc->Instance->SMPR2,
 8005ac0:	688c      	ldr	r4, [r1, #8]
 8005ac2:	6990      	ldr	r0, [r2, #24]
 8005ac4:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005ac8:	391b      	subs	r1, #27
 8005aca:	2607      	movs	r6, #7
 8005acc:	408c      	lsls	r4, r1
 8005ace:	fa06 f101 	lsl.w	r1, r6, r1
 8005ad2:	ea20 0101 	bic.w	r1, r0, r1
 8005ad6:	4321      	orrs	r1, r4
 8005ad8:	6191      	str	r1, [r2, #24]
 8005ada:	e744      	b.n	8005966 <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005adc:	2d12      	cmp	r5, #18
 8005ade:	d1c5      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8005ae0:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005ae2:	0240      	lsls	r0, r0, #9
 8005ae4:	d4c2      	bmi.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
 8005ae6:	e74e      	b.n	8005986 <HAL_ADC_ConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005ae8:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8005aea:	680d      	ldr	r5, [r1, #0]
 8005aec:	385a      	subs	r0, #90	; 0x5a
 8005aee:	f04f 0c1f 	mov.w	ip, #31
 8005af2:	fa0c fc00 	lsl.w	ip, ip, r0
 8005af6:	ea26 060c 	bic.w	r6, r6, ip
 8005afa:	fa05 f000 	lsl.w	r0, r5, r0
 8005afe:	4330      	orrs	r0, r6
 8005b00:	63d0      	str	r0, [r2, #60]	; 0x3c
 8005b02:	e6e6      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8005b04:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 8005b06:	4e36      	ldr	r6, [pc, #216]	; (8005be0 <HAL_ADC_ConfigChannel+0x35c>)
 8005b08:	403e      	ands	r6, r7
 8005b0a:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8005b0e:	4330      	orrs	r0, r6
 8005b10:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005b14:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 8005b16:	e715      	b.n	8005944 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8005b18:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8005b1a:	4e31      	ldr	r6, [pc, #196]	; (8005be0 <HAL_ADC_ConfigChannel+0x35c>)
 8005b1c:	403e      	ands	r6, r7
 8005b1e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8005b22:	4330      	orrs	r0, r6
 8005b24:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005b28:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8005b2a:	e70b      	b.n	8005944 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8005b2c:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8005b2e:	4e2c      	ldr	r6, [pc, #176]	; (8005be0 <HAL_ADC_ConfigChannel+0x35c>)
 8005b30:	403e      	ands	r6, r7
 8005b32:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8005b36:	4330      	orrs	r0, r6
 8005b38:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005b3c:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8005b3e:	e701      	b.n	8005944 <HAL_ADC_ConfigChannel+0xc0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005b40:	6810      	ldr	r0, [r2, #0]
 8005b42:	07c6      	lsls	r6, r0, #31
 8005b44:	d59a      	bpl.n	8005a7c <HAL_ADC_ConfigChannel+0x1f8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b48:	f042 0220 	orr.w	r2, r2, #32
        tmp_hal_status = HAL_ERROR;
 8005b4c:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b4e:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8005b50:	e6ea      	b.n	8005928 <HAL_ADC_ConfigChannel+0xa4>
 8005b52:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8005b56:	e78c      	b.n	8005a72 <HAL_ADC_ConfigChannel+0x1ee>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005b58:	6820      	ldr	r0, [r4, #0]
 8005b5a:	07c0      	lsls	r0, r0, #31
 8005b5c:	d4f3      	bmi.n	8005b46 <HAL_ADC_ConfigChannel+0x2c2>
 8005b5e:	e792      	b.n	8005a86 <HAL_ADC_ConfigChannel+0x202>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005b60:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005b64:	d182      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b66:	4a22      	ldr	r2, [pc, #136]	; (8005bf0 <HAL_ADC_ConfigChannel+0x36c>)
 8005b68:	4c22      	ldr	r4, [pc, #136]	; (8005bf4 <HAL_ADC_ConfigChannel+0x370>)
 8005b6a:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005b6c:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b6e:	fba4 4202 	umull	r4, r2, r4, r2
 8005b72:	0c92      	lsrs	r2, r2, #18
 8005b74:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005b78:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005b7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005b7e:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005b80:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8005b82:	9a01      	ldr	r2, [sp, #4]
 8005b84:	2a00      	cmp	r2, #0
 8005b86:	f43f af71 	beq.w	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
            wait_loop_index--;
 8005b8a:	9a01      	ldr	r2, [sp, #4]
 8005b8c:	3a01      	subs	r2, #1
 8005b8e:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8005b90:	9a01      	ldr	r2, [sp, #4]
 8005b92:	2a00      	cmp	r2, #0
 8005b94:	d1f9      	bne.n	8005b8a <HAL_ADC_ConfigChannel+0x306>
 8005b96:	e769      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x1e8>
 8005b98:	4c17      	ldr	r4, [pc, #92]	; (8005bf8 <HAL_ADC_ConfigChannel+0x374>)
 8005b9a:	e76a      	b.n	8005a72 <HAL_ADC_ConfigChannel+0x1ee>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005b9c:	6812      	ldr	r2, [r2, #0]
 8005b9e:	07d7      	lsls	r7, r2, #31
 8005ba0:	d4d1      	bmi.n	8005b46 <HAL_ADC_ConfigChannel+0x2c2>
 8005ba2:	e705      	b.n	80059b0 <HAL_ADC_ConfigChannel+0x12c>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005ba4:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8005ba6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005baa:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8005bae:	ea4f 6685 	mov.w	r6, r5, lsl #26
 8005bb2:	d023      	beq.n	8005bfc <HAL_ADC_ConfigChannel+0x378>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005bb4:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8005bb6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005bba:	4286      	cmp	r6, r0
 8005bbc:	d023      	beq.n	8005c06 <HAL_ADC_ConfigChannel+0x382>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005bbe:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8005bc0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005bc4:	4286      	cmp	r6, r0
 8005bc6:	d023      	beq.n	8005c10 <HAL_ADC_ConfigChannel+0x38c>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005bc8:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8005bca:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005bce:	4286      	cmp	r6, r0
 8005bd0:	f47f aeb8 	bne.w	8005944 <HAL_ADC_ConfigChannel+0xc0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005bd4:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8005bd6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005bda:	66d0      	str	r0, [r2, #108]	; 0x6c
 8005bdc:	e6b2      	b.n	8005944 <HAL_ADC_ConfigChannel+0xc0>
 8005bde:	bf00      	nop
 8005be0:	83fff000 	.word	0x83fff000
 8005be4:	50000100 	.word	0x50000100
 8005be8:	50000400 	.word	0x50000400
 8005bec:	50000300 	.word	0x50000300
 8005bf0:	20000008 	.word	0x20000008
 8005bf4:	431bde83 	.word	0x431bde83
 8005bf8:	50000500 	.word	0x50000500
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005bfc:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8005bfe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005c02:	6610      	str	r0, [r2, #96]	; 0x60
 8005c04:	e7d6      	b.n	8005bb4 <HAL_ADC_ConfigChannel+0x330>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8005c06:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8005c08:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005c0c:	6650      	str	r0, [r2, #100]	; 0x64
 8005c0e:	e7d6      	b.n	8005bbe <HAL_ADC_ConfigChannel+0x33a>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005c10:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8005c12:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005c16:	6690      	str	r0, [r2, #104]	; 0x68
 8005c18:	e7d6      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x344>
 8005c1a:	bf00      	nop

08005c1c <HAL_ADCEx_InjectedConfigChannel>:
{
 8005c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c20:	4602      	mov	r2, r0
 8005c22:	b082      	sub	sp, #8
  __HAL_LOCK(hadc);
 8005c24:	f892 303c 	ldrb.w	r3, [r2, #60]	; 0x3c
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005c28:	6900      	ldr	r0, [r0, #16]
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005c2a:	68cd      	ldr	r5, [r1, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005c2c:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8005c2e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8005c30:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8005c32:	f000 81ae 	beq.w	8005f92 <HAL_ADCEx_InjectedConfigChannel+0x376>
 8005c36:	2301      	movs	r3, #1
 8005c38:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005c3c:	b358      	cbz	r0, 8005c96 <HAL_ADCEx_InjectedConfigChannel+0x7a>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8005c3e:	698f      	ldr	r7, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005c40:	429f      	cmp	r7, r3
 8005c42:	d028      	beq.n	8005c96 <HAL_ADCEx_InjectedConfigChannel+0x7a>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005c44:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f040 812e 	bne.w	8005ea8 <HAL_ADCEx_InjectedConfigChannel+0x28c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005c4c:	6a0c      	ldr	r4, [r1, #32]
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8005c4e:	64d7      	str	r7, [r2, #76]	; 0x4c
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005c50:	2c01      	cmp	r4, #1
 8005c52:	f000 81f0 	beq.w	8006036 <HAL_ADCEx_InjectedConfigChannel+0x41a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8005c56:	6813      	ldr	r3, [r2, #0]
 8005c58:	48ac      	ldr	r0, [pc, #688]	; (8005f0c <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8005c5a:	4283      	cmp	r3, r0
 8005c5c:	f107 37ff 	add.w	r7, r7, #4294967295
 8005c60:	f000 81e1 	beq.w	8006026 <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8005c64:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8005c68:	4283      	cmp	r3, r0
 8005c6a:	f000 81dc 	beq.w	8006026 <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8005c6e:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8005c70:	4338      	orrs	r0, r7
 8005c72:	4320      	orrs	r0, r4
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8005c74:	684c      	ldr	r4, [r1, #4]
 8005c76:	680e      	ldr	r6, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8005c78:	64d7      	str	r7, [r2, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8005c7a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005c7e:	0064      	lsls	r4, r4, #1
 8005c80:	3402      	adds	r4, #2
 8005c82:	271f      	movs	r7, #31
 8005c84:	40a6      	lsls	r6, r4
 8005c86:	fa07 f404 	lsl.w	r4, r7, r4
 8005c8a:	ea20 0004 	bic.w	r0, r0, r4
 8005c8e:	4330      	orrs	r0, r6
 8005c90:	6490      	str	r0, [r2, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c92:	2000      	movs	r0, #0
 8005c94:	e009      	b.n	8005caa <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005c96:	684b      	ldr	r3, [r1, #4]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	f000 80e9 	beq.w	8005e70 <HAL_ADCEx_InjectedConfigChannel+0x254>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c9e:	6c10      	ldr	r0, [r2, #64]	; 0x40
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8005ca0:	6813      	ldr	r3, [r2, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ca2:	f040 0020 	orr.w	r0, r0, #32
 8005ca6:	6410      	str	r0, [r2, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 8005ca8:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8005caa:	689c      	ldr	r4, [r3, #8]
 8005cac:	0726      	lsls	r6, r4, #28
 8005cae:	d40d      	bmi.n	8005ccc <HAL_ADCEx_InjectedConfigChannel+0xb0>
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005cb0:	7f4c      	ldrb	r4, [r1, #29]
 8005cb2:	2c00      	cmp	r4, #0
 8005cb4:	f040 80c5 	bne.w	8005e42 <HAL_ADCEx_InjectedConfigChannel+0x226>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8005cb8:	7f0c      	ldrb	r4, [r1, #28]
 8005cba:	68de      	ldr	r6, [r3, #12]
 8005cbc:	7f8f      	ldrb	r7, [r1, #30]
 8005cbe:	0524      	lsls	r4, r4, #20
 8005cc0:	f426 1640 	bic.w	r6, r6, #3145728	; 0x300000
 8005cc4:	ea44 5447 	orr.w	r4, r4, r7, lsl #21
 8005cc8:	4334      	orrs	r4, r6
 8005cca:	60dc      	str	r4, [r3, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005ccc:	689c      	ldr	r4, [r3, #8]
 8005cce:	f014 0f0c 	tst.w	r4, #12
 8005cd2:	d13d      	bne.n	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005cd4:	6a0c      	ldr	r4, [r1, #32]
 8005cd6:	2c01      	cmp	r4, #1
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8005cd8:	68dc      	ldr	r4, [r3, #12]
 8005cda:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005cde:	f000 8153 	beq.w	8005f88 <HAL_ADCEx_InjectedConfigChannel+0x36c>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005ce2:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005ce4:	7f4c      	ldrb	r4, [r1, #29]
 8005ce6:	2c01      	cmp	r4, #1
 8005ce8:	f000 8130 	beq.w	8005f4c <HAL_ADCEx_InjectedConfigChannel+0x330>
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8005cec:	680e      	ldr	r6, [r1, #0]
 8005cee:	2e09      	cmp	r6, #9
 8005cf0:	f240 8097 	bls.w	8005e22 <HAL_ADCEx_InjectedConfigChannel+0x206>
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8005cf4:	688f      	ldr	r7, [r1, #8]
 8005cf6:	699c      	ldr	r4, [r3, #24]
 8005cf8:	eb06 0c46 	add.w	ip, r6, r6, lsl #1
 8005cfc:	f1ac 0c1e 	sub.w	ip, ip, #30
 8005d00:	fa07 fe0c 	lsl.w	lr, r7, ip
 8005d04:	2707      	movs	r7, #7
 8005d06:	fa07 fc0c 	lsl.w	ip, r7, ip
 8005d0a:	ea24 040c 	bic.w	r4, r4, ip
 8005d0e:	ea44 040e 	orr.w	r4, r4, lr
 8005d12:	619c      	str	r4, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005d14:	68dc      	ldr	r4, [r3, #12]
 8005d16:	f3c4 0cc1 	ubfx	ip, r4, #3, #2
    switch (sConfigInjected->InjectedOffsetNumber)
 8005d1a:	690c      	ldr	r4, [r1, #16]
 8005d1c:	f104 3eff 	add.w	lr, r4, #4294967295
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005d20:	694c      	ldr	r4, [r1, #20]
 8005d22:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005d26:	fa04 f40c 	lsl.w	r4, r4, ip
    switch (sConfigInjected->InjectedOffsetNumber)
 8005d2a:	f1be 0f03 	cmp.w	lr, #3
 8005d2e:	f200 818e 	bhi.w	800604e <HAL_ADCEx_InjectedConfigChannel+0x432>
 8005d32:	e8df f01e 	tbh	[pc, lr, lsl #1]
 8005d36:	0004      	.short	0x0004
 8005d38:	00f70101 	.word	0x00f70101
 8005d3c:	00e1      	.short	0x00e1
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8005d3e:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 8005d40:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8005d44:	4e72      	ldr	r6, [pc, #456]	; (8005f10 <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
 8005d46:	403e      	ands	r6, r7
 8005d48:	4334      	orrs	r4, r6
 8005d4a:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005d4e:	661c      	str	r4, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d50:	689c      	ldr	r4, [r3, #8]
 8005d52:	f004 0403 	and.w	r4, r4, #3
 8005d56:	2c01      	cmp	r4, #1
 8005d58:	d041      	beq.n	8005dde <HAL_ADCEx_InjectedConfigChannel+0x1c2>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005d5a:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8005d5c:	680c      	ldr	r4, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005d5e:	d044      	beq.n	8005dea <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8005d60:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005d64:	2501      	movs	r5, #1
 8005d66:	40a5      	lsls	r5, r4
 8005d68:	ea21 0105 	bic.w	r1, r1, r5
 8005d6c:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d74:	d02c      	beq.n	8005dd0 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
 8005d76:	4967      	ldr	r1, [pc, #412]	; (8005f14 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8005d78:	428b      	cmp	r3, r1
 8005d7a:	d029      	beq.n	8005dd0 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d7c:	2c10      	cmp	r4, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d7e:	4966      	ldr	r1, [pc, #408]	; (8005f18 <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d80:	d029      	beq.n	8005dd6 <HAL_ADCEx_InjectedConfigChannel+0x1ba>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005d82:	2c11      	cmp	r4, #17
 8005d84:	d16e      	bne.n	8005e64 <HAL_ADCEx_InjectedConfigChannel+0x248>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005d86:	688d      	ldr	r5, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8005d88:	01ee      	lsls	r6, r5, #7
 8005d8a:	d41b      	bmi.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d90:	f000 8103 	beq.w	8005f9a <HAL_ADCEx_InjectedConfigChannel+0x37e>
 8005d94:	4d5f      	ldr	r5, [pc, #380]	; (8005f14 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8005d96:	42ab      	cmp	r3, r5
 8005d98:	f000 80de 	beq.w	8005f58 <HAL_ADCEx_InjectedConfigChannel+0x33c>
 8005d9c:	4e5b      	ldr	r6, [pc, #364]	; (8005f0c <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8005d9e:	42b3      	cmp	r3, r6
 8005da0:	f000 814d 	beq.w	800603e <HAL_ADCEx_InjectedConfigChannel+0x422>
 8005da4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005da8:	42ab      	cmp	r3, r5
 8005daa:	f000 80d7 	beq.w	8005f5c <HAL_ADCEx_InjectedConfigChannel+0x340>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005dae:	689d      	ldr	r5, [r3, #8]
 8005db0:	f005 0503 	and.w	r5, r5, #3
 8005db4:	2d01      	cmp	r5, #1
 8005db6:	f000 8130 	beq.w	800601a <HAL_ADCEx_InjectedConfigChannel+0x3fe>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005dba:	2c10      	cmp	r4, #16
 8005dbc:	d002      	beq.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005dbe:	2c11      	cmp	r4, #17
 8005dc0:	f040 80da 	bne.w	8005f78 <HAL_ADCEx_InjectedConfigChannel+0x35c>
  __HAL_UNLOCK(hadc);
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8005dca:	b002      	add	sp, #8
 8005dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8005dd0:	2c10      	cmp	r4, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005dd2:	4952      	ldr	r1, [pc, #328]	; (8005f1c <HAL_ADCEx_InjectedConfigChannel+0x300>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8005dd4:	d1d5      	bne.n	8005d82 <HAL_ADCEx_InjectedConfigChannel+0x166>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005dd6:	688d      	ldr	r5, [r1, #8]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8005dd8:	022f      	lsls	r7, r5, #8
 8005dda:	d5d7      	bpl.n	8005d8c <HAL_ADCEx_InjectedConfigChannel+0x170>
 8005ddc:	e7f2      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005dde:	681c      	ldr	r4, [r3, #0]
 8005de0:	07e4      	lsls	r4, r4, #31
 8005de2:	d4ef      	bmi.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005de4:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8005de6:	680c      	ldr	r4, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005de8:	d1ba      	bne.n	8005d60 <HAL_ADCEx_InjectedConfigChannel+0x144>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8005dea:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0
 8005dee:	40a5      	lsls	r5, r4
 8005df0:	4335      	orrs	r5, r6
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8005df2:	2c09      	cmp	r4, #9
        MODIFY_REG(hadc->Instance->SMPR2,
 8005df4:	688e      	ldr	r6, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8005df6:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8005dfa:	d870      	bhi.n	8005ede <HAL_ADCEx_InjectedConfigChannel+0x2c2>
        MODIFY_REG(hadc->Instance->SMPR1,
 8005dfc:	1c65      	adds	r5, r4, #1
 8005dfe:	6959      	ldr	r1, [r3, #20]
 8005e00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e04:	2707      	movs	r7, #7
 8005e06:	40ae      	lsls	r6, r5
 8005e08:	fa07 f505 	lsl.w	r5, r7, r5
 8005e0c:	ea21 0105 	bic.w	r1, r1, r5
 8005e10:	4331      	orrs	r1, r6
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8005e16:	6159      	str	r1, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e18:	d0d4      	beq.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8005e1a:	493e      	ldr	r1, [pc, #248]	; (8005f14 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8005e1c:	428b      	cmp	r3, r1
 8005e1e:	d1ad      	bne.n	8005d7c <HAL_ADCEx_InjectedConfigChannel+0x160>
 8005e20:	e7d0      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8005e22:	695c      	ldr	r4, [r3, #20]
 8005e24:	688f      	ldr	r7, [r1, #8]
 8005e26:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8005e2a:	f04f 0e07 	mov.w	lr, #7
 8005e2e:	fa0e fe08 	lsl.w	lr, lr, r8
 8005e32:	fa07 fc08 	lsl.w	ip, r7, r8
 8005e36:	ea24 040e 	bic.w	r4, r4, lr
 8005e3a:	ea44 040c 	orr.w	r4, r4, ip
 8005e3e:	615c      	str	r4, [r3, #20]
 8005e40:	e768      	b.n	8005d14 <HAL_ADCEx_InjectedConfigChannel+0xf8>
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8005e42:	68dc      	ldr	r4, [r3, #12]
 8005e44:	7f8e      	ldrb	r6, [r1, #30]
 8005e46:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8005e4a:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8005e4e:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8005e50:	7f0c      	ldrb	r4, [r1, #28]
 8005e52:	2c01      	cmp	r4, #1
 8005e54:	f47f af3a 	bne.w	8005ccc <HAL_ADCEx_InjectedConfigChannel+0xb0>
        tmp_hal_status = HAL_ERROR;
 8005e58:	4620      	mov	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e5a:	6c14      	ldr	r4, [r2, #64]	; 0x40
 8005e5c:	f044 0420 	orr.w	r4, r4, #32
 8005e60:	6414      	str	r4, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8005e62:	e733      	b.n	8005ccc <HAL_ADCEx_InjectedConfigChannel+0xb0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005e64:	2c12      	cmp	r4, #18
 8005e66:	d1ad      	bne.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8005e68:	688d      	ldr	r5, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8005e6a:	026d      	lsls	r5, r5, #9
 8005e6c:	d4aa      	bmi.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8005e6e:	e78d      	b.n	8005d8c <HAL_ADCEx_InjectedConfigChannel+0x170>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005e70:	6a0c      	ldr	r4, [r1, #32]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8005e72:	6808      	ldr	r0, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005e74:	2c01      	cmp	r4, #1
 8005e76:	f000 809b 	beq.w	8005fb0 <HAL_ADCEx_InjectedConfigChannel+0x394>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8005e7a:	6813      	ldr	r3, [r2, #0]
 8005e7c:	4e23      	ldr	r6, [pc, #140]	; (8005f0c <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8005e7e:	42b3      	cmp	r3, r6
 8005e80:	ea4f 2000 	mov.w	r0, r0, lsl #8
 8005e84:	f000 8097 	beq.w	8005fb6 <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8005e88:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8005e8c:	42b3      	cmp	r3, r6
 8005e8e:	f000 8092 	beq.w	8005fb6 <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8005e92:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8005e94:	4330      	orrs	r0, r6
 8005e96:	4320      	orrs	r0, r4
      MODIFY_REG(hadc->Instance->JSQR           ,
 8005e98:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8005e9a:	4e21      	ldr	r6, [pc, #132]	; (8005f20 <HAL_ADCEx_InjectedConfigChannel+0x304>)
 8005e9c:	4034      	ands	r4, r6
 8005e9e:	4304      	orrs	r4, r0
 8005ea0:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005ea2:	6490      	str	r0, [r2, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	e700      	b.n	8005caa <HAL_ADCEx_InjectedConfigChannel+0x8e>
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8005ea8:	684b      	ldr	r3, [r1, #4]
 8005eaa:	680f      	ldr	r7, [r1, #0]
 8005eac:	6c96      	ldr	r6, [r2, #72]	; 0x48
 8005eae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	3302      	adds	r3, #2
 8005eb6:	f04f 0c1f 	mov.w	ip, #31
 8005eba:	409f      	lsls	r7, r3
 8005ebc:	fa0c f303 	lsl.w	r3, ip, r3
 8005ec0:	ea26 0603 	bic.w	r6, r6, r3
      hadc->InjectionConfig.ChannelCount --;
 8005ec4:	3801      	subs	r0, #1
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8005ec6:	433e      	orrs	r6, r7
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8005ec8:	6813      	ldr	r3, [r2, #0]
      hadc->InjectionConfig.ChannelCount --;
 8005eca:	64d0      	str	r0, [r2, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8005ecc:	6496      	str	r6, [r2, #72]	; 0x48
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	d1e8      	bne.n	8005ea4 <HAL_ADCEx_InjectedConfigChannel+0x288>
        MODIFY_REG(hadc->Instance->JSQR              ,
 8005ed2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8005ed4:	4f12      	ldr	r7, [pc, #72]	; (8005f20 <HAL_ADCEx_InjectedConfigChannel+0x304>)
 8005ed6:	403c      	ands	r4, r7
 8005ed8:	4334      	orrs	r4, r6
 8005eda:	64dc      	str	r4, [r3, #76]	; 0x4c
 8005edc:	e6e5      	b.n	8005caa <HAL_ADCEx_InjectedConfigChannel+0x8e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8005ede:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8005ee2:	6999      	ldr	r1, [r3, #24]
 8005ee4:	3d1b      	subs	r5, #27
 8005ee6:	2707      	movs	r7, #7
 8005ee8:	40ae      	lsls	r6, r5
 8005eea:	fa07 f505 	lsl.w	r5, r7, r5
 8005eee:	ea21 0105 	bic.w	r1, r1, r5
 8005ef2:	4331      	orrs	r1, r6
 8005ef4:	6199      	str	r1, [r3, #24]
 8005ef6:	e73b      	b.n	8005d70 <HAL_ADCEx_InjectedConfigChannel+0x154>
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8005ef8:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 8005efa:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8005efe:	4e04      	ldr	r6, [pc, #16]	; (8005f10 <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
 8005f00:	403e      	ands	r6, r7
 8005f02:	4334      	orrs	r4, r6
 8005f04:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005f08:	66dc      	str	r4, [r3, #108]	; 0x6c
      break;
 8005f0a:	e721      	b.n	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
 8005f0c:	50000400 	.word	0x50000400
 8005f10:	83fff000 	.word	0x83fff000
 8005f14:	50000100 	.word	0x50000100
 8005f18:	50000700 	.word	0x50000700
 8005f1c:	50000300 	.word	0x50000300
 8005f20:	82082000 	.word	0x82082000
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8005f24:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 8005f26:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8005f2a:	4e5f      	ldr	r6, [pc, #380]	; (80060a8 <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 8005f2c:	403e      	ands	r6, r7
 8005f2e:	4334      	orrs	r4, r6
 8005f30:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005f34:	669c      	str	r4, [r3, #104]	; 0x68
      break;
 8005f36:	e70b      	b.n	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8005f38:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8005f3a:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8005f3e:	4e5a      	ldr	r6, [pc, #360]	; (80060a8 <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 8005f40:	403e      	ands	r6, r7
 8005f42:	4334      	orrs	r4, r6
 8005f44:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005f48:	665c      	str	r4, [r3, #100]	; 0x64
      break;
 8005f4a:	e701      	b.n	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
        tmp_hal_status = HAL_ERROR;
 8005f4c:	4620      	mov	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f4e:	6c14      	ldr	r4, [r2, #64]	; 0x40
 8005f50:	f044 0420 	orr.w	r4, r4, #32
 8005f54:	6414      	str	r4, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8005f56:	e6c9      	b.n	8005cec <HAL_ADCEx_InjectedConfigChannel+0xd0>
 8005f58:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005f5c:	689d      	ldr	r5, [r3, #8]
 8005f5e:	f005 0503 	and.w	r5, r5, #3
 8005f62:	2d01      	cmp	r5, #1
 8005f64:	d01b      	beq.n	8005f9e <HAL_ADCEx_InjectedConfigChannel+0x382>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005f66:	68b5      	ldr	r5, [r6, #8]
 8005f68:	f005 0503 	and.w	r5, r5, #3
 8005f6c:	2d01      	cmp	r5, #1
 8005f6e:	d02a      	beq.n	8005fc6 <HAL_ADCEx_InjectedConfigChannel+0x3aa>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005f70:	2c10      	cmp	r4, #16
 8005f72:	d02c      	beq.n	8005fce <HAL_ADCEx_InjectedConfigChannel+0x3b2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005f74:	2c11      	cmp	r4, #17
 8005f76:	d047      	beq.n	8006008 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005f78:	2c12      	cmp	r4, #18
 8005f7a:	f47f af23 	bne.w	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005f7e:	688b      	ldr	r3, [r1, #8]
 8005f80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005f84:	608b      	str	r3, [r1, #8]
 8005f86:	e71d      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8005f88:	7f4e      	ldrb	r6, [r1, #29]
 8005f8a:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8005f8e:	60dc      	str	r4, [r3, #12]
 8005f90:	e6ac      	b.n	8005cec <HAL_ADCEx_InjectedConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 8005f92:	2002      	movs	r0, #2
}
 8005f94:	b002      	add	sp, #8
 8005f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f9a:	4e44      	ldr	r6, [pc, #272]	; (80060ac <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8005f9c:	e7de      	b.n	8005f5c <HAL_ADCEx_InjectedConfigChannel+0x340>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005f9e:	681d      	ldr	r5, [r3, #0]
 8005fa0:	07ef      	lsls	r7, r5, #31
 8005fa2:	d5e0      	bpl.n	8005f66 <HAL_ADCEx_InjectedConfigChannel+0x34a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fa4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005fa6:	f043 0320 	orr.w	r3, r3, #32
        tmp_hal_status = HAL_ERROR;
 8005faa:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fac:	6413      	str	r3, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8005fae:	e709      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8005fb0:	6813      	ldr	r3, [r2, #0]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8005fb2:	0200      	lsls	r0, r0, #8
 8005fb4:	e770      	b.n	8005e98 <HAL_ADCEx_InjectedConfigChannel+0x27c>
 8005fb6:	2c14      	cmp	r4, #20
 8005fb8:	d043      	beq.n	8006042 <HAL_ADCEx_InjectedConfigChannel+0x426>
 8005fba:	2c1c      	cmp	r4, #28
 8005fbc:	d031      	beq.n	8006022 <HAL_ADCEx_InjectedConfigChannel+0x406>
{
 8005fbe:	2c08      	cmp	r4, #8
 8005fc0:	bf08      	it	eq
 8005fc2:	2434      	moveq	r4, #52	; 0x34
 8005fc4:	e765      	b.n	8005e92 <HAL_ADCEx_InjectedConfigChannel+0x276>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005fc6:	6835      	ldr	r5, [r6, #0]
 8005fc8:	07ed      	lsls	r5, r5, #31
 8005fca:	d4eb      	bmi.n	8005fa4 <HAL_ADCEx_InjectedConfigChannel+0x388>
 8005fcc:	e7d0      	b.n	8005f70 <HAL_ADCEx_InjectedConfigChannel+0x354>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005fd2:	f47f aef7 	bne.w	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005fd6:	4b36      	ldr	r3, [pc, #216]	; (80060b0 <HAL_ADCEx_InjectedConfigChannel+0x494>)
 8005fd8:	4d36      	ldr	r5, [pc, #216]	; (80060b4 <HAL_ADCEx_InjectedConfigChannel+0x498>)
 8005fda:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005fdc:	688c      	ldr	r4, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005fde:	fba5 5303 	umull	r5, r3, r5, r3
 8005fe2:	0c9b      	lsrs	r3, r3, #18
 8005fe4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005fe8:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005fea:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 8005fee:	608c      	str	r4, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005ff0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005ff2:	9b01      	ldr	r3, [sp, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	f43f aee5 	beq.w	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
            wait_loop_index--;
 8005ffa:	9b01      	ldr	r3, [sp, #4]
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006000:	9b01      	ldr	r3, [sp, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1f9      	bne.n	8005ffa <HAL_ADCEx_InjectedConfigChannel+0x3de>
 8006006:	e6dd      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8006008:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800600c:	f47f aeda 	bne.w	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8006010:	688b      	ldr	r3, [r1, #8]
 8006012:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006016:	608b      	str	r3, [r1, #8]
 8006018:	e6d4      	b.n	8005dc4 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	07db      	lsls	r3, r3, #31
 800601e:	d4c1      	bmi.n	8005fa4 <HAL_ADCEx_InjectedConfigChannel+0x388>
 8006020:	e6cb      	b.n	8005dba <HAL_ADCEx_InjectedConfigChannel+0x19e>
{
 8006022:	2410      	movs	r4, #16
 8006024:	e735      	b.n	8005e92 <HAL_ADCEx_InjectedConfigChannel+0x276>
 8006026:	2c14      	cmp	r4, #20
 8006028:	d00f      	beq.n	800604a <HAL_ADCEx_InjectedConfigChannel+0x42e>
 800602a:	2c1c      	cmp	r4, #28
 800602c:	d00b      	beq.n	8006046 <HAL_ADCEx_InjectedConfigChannel+0x42a>
 800602e:	2c08      	cmp	r4, #8
 8006030:	bf08      	it	eq
 8006032:	2434      	moveq	r4, #52	; 0x34
 8006034:	e61b      	b.n	8005c6e <HAL_ADCEx_InjectedConfigChannel+0x52>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8006036:	1e78      	subs	r0, r7, #1
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8006038:	6813      	ldr	r3, [r2, #0]
 800603a:	4607      	mov	r7, r0
 800603c:	e61a      	b.n	8005c74 <HAL_ADCEx_InjectedConfigChannel+0x58>
 800603e:	4e1e      	ldr	r6, [pc, #120]	; (80060b8 <HAL_ADCEx_InjectedConfigChannel+0x49c>)
 8006040:	e78c      	b.n	8005f5c <HAL_ADCEx_InjectedConfigChannel+0x340>
{
 8006042:	241c      	movs	r4, #28
 8006044:	e725      	b.n	8005e92 <HAL_ADCEx_InjectedConfigChannel+0x276>
 8006046:	2410      	movs	r4, #16
 8006048:	e611      	b.n	8005c6e <HAL_ADCEx_InjectedConfigChannel+0x52>
 800604a:	241c      	movs	r4, #28
 800604c:	e60f      	b.n	8005c6e <HAL_ADCEx_InjectedConfigChannel+0x52>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800604e:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8006050:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006054:	ebb4 6f86 	cmp.w	r4, r6, lsl #26
 8006058:	ea4f 6786 	mov.w	r7, r6, lsl #26
 800605c:	d014      	beq.n	8006088 <HAL_ADCEx_InjectedConfigChannel+0x46c>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800605e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8006060:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006064:	42a7      	cmp	r7, r4
 8006066:	d014      	beq.n	8006092 <HAL_ADCEx_InjectedConfigChannel+0x476>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8006068:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 800606a:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800606e:	42a7      	cmp	r7, r4
 8006070:	d014      	beq.n	800609c <HAL_ADCEx_InjectedConfigChannel+0x480>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8006072:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8006074:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8006078:	42a7      	cmp	r7, r4
 800607a:	f47f ae69 	bne.w	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800607e:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8006080:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006084:	66dc      	str	r4, [r3, #108]	; 0x6c
 8006086:	e663      	b.n	8005d50 <HAL_ADCEx_InjectedConfigChannel+0x134>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8006088:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800608a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800608e:	661c      	str	r4, [r3, #96]	; 0x60
 8006090:	e7e5      	b.n	800605e <HAL_ADCEx_InjectedConfigChannel+0x442>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8006092:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8006094:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006098:	665c      	str	r4, [r3, #100]	; 0x64
 800609a:	e7e5      	b.n	8006068 <HAL_ADCEx_InjectedConfigChannel+0x44c>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800609c:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 800609e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80060a2:	669c      	str	r4, [r3, #104]	; 0x68
 80060a4:	e7e5      	b.n	8006072 <HAL_ADCEx_InjectedConfigChannel+0x456>
 80060a6:	bf00      	nop
 80060a8:	83fff000 	.word	0x83fff000
 80060ac:	50000100 	.word	0x50000100
 80060b0:	20000008 	.word	0x20000008
 80060b4:	431bde83 	.word	0x431bde83
 80060b8:	50000500 	.word	0x50000500

080060bc <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80060bc:	6802      	ldr	r2, [r0, #0]
 80060be:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
{
 80060c2:	b4f0      	push	{r4, r5, r6, r7}
 80060c4:	4603      	mov	r3, r0
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80060c6:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80060c8:	4841      	ldr	r0, [pc, #260]	; (80061d0 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80060ca:	d00d      	beq.n	80060e8 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 80060cc:	4282      	cmp	r2, r0
 80060ce:	d009      	beq.n	80060e4 <HAL_ADCEx_MultiModeConfigChannel+0x28>
 80060d0:	f500 7040 	add.w	r0, r0, #768	; 0x300
 80060d4:	4282      	cmp	r2, r0
 80060d6:	d049      	beq.n	800616c <HAL_ADCEx_MultiModeConfigChannel+0xb0>
 80060d8:	4c3e      	ldr	r4, [pc, #248]	; (80061d4 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80060da:	42a2      	cmp	r2, r4
 80060dc:	d004      	beq.n	80060e8 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 80060de:	2001      	movs	r0, #1
} 
 80060e0:	bcf0      	pop	{r4, r5, r6, r7}
 80060e2:	4770      	bx	lr
 80060e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 80060e8:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
 80060ec:	f1bc 0f01 	cmp.w	ip, #1
 80060f0:	d042      	beq.n	8006178 <HAL_ADCEx_MultiModeConfigChannel+0xbc>
 80060f2:	2401      	movs	r4, #1
 80060f4:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80060f8:	6894      	ldr	r4, [r2, #8]
 80060fa:	0764      	lsls	r4, r4, #29
 80060fc:	d509      	bpl.n	8006112 <HAL_ADCEx_MultiModeConfigChannel+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006100:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006104:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006106:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8006108:	2200      	movs	r2, #0
 800610a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
} 
 800610e:	bcf0      	pop	{r4, r5, r6, r7}
 8006110:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8006112:	6884      	ldr	r4, [r0, #8]
 8006114:	0767      	lsls	r7, r4, #29
 8006116:	d4f2      	bmi.n	80060fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006118:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800611c:	d045      	beq.n	80061aa <HAL_ADCEx_MultiModeConfigChannel+0xee>
 800611e:	4f2c      	ldr	r7, [pc, #176]	; (80061d0 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8006120:	4c2d      	ldr	r4, [pc, #180]	; (80061d8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 8006122:	4e2e      	ldr	r6, [pc, #184]	; (80061dc <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8006124:	42ba      	cmp	r2, r7
 8006126:	bf18      	it	ne
 8006128:	4634      	movne	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800612a:	b345      	cbz	r5, 800617e <HAL_ADCEx_MultiModeConfigChannel+0xc2>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800612c:	68a6      	ldr	r6, [r4, #8]
 800612e:	684f      	ldr	r7, [r1, #4]
 8006130:	f426 4c60 	bic.w	ip, r6, #57344	; 0xe000
 8006134:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
 8006138:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 800613c:	ea46 060c 	orr.w	r6, r6, ip
 8006140:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006142:	6896      	ldr	r6, [r2, #8]
 8006144:	f006 0603 	and.w	r6, r6, #3
 8006148:	2e01      	cmp	r6, #1
 800614a:	d03c      	beq.n	80061c6 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800614c:	6882      	ldr	r2, [r0, #8]
 800614e:	f002 0203 	and.w	r2, r2, #3
 8006152:	2a01      	cmp	r2, #1
 8006154:	d02f      	beq.n	80061b6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8006156:	68a0      	ldr	r0, [r4, #8]
 8006158:	688a      	ldr	r2, [r1, #8]
 800615a:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 800615e:	432a      	orrs	r2, r5
 8006160:	f021 010f 	bic.w	r1, r1, #15
 8006164:	430a      	orrs	r2, r1
 8006166:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006168:	2000      	movs	r0, #0
 800616a:	e7cd      	b.n	8006108 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
  __HAL_LOCK(hadc);
 800616c:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
 8006170:	4818      	ldr	r0, [pc, #96]	; (80061d4 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8006172:	f1bc 0f01 	cmp.w	ip, #1
 8006176:	d1bc      	bne.n	80060f2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8006178:	2002      	movs	r0, #2
} 
 800617a:	bcf0      	pop	{r4, r5, r6, r7}
 800617c:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800617e:	68a1      	ldr	r1, [r4, #8]
 8006180:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8006184:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8006186:	6891      	ldr	r1, [r2, #8]
 8006188:	f001 0103 	and.w	r1, r1, #3
 800618c:	2901      	cmp	r1, #1
 800618e:	d016      	beq.n	80061be <HAL_ADCEx_MultiModeConfigChannel+0x102>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8006190:	6882      	ldr	r2, [r0, #8]
 8006192:	f002 0203 	and.w	r2, r2, #3
 8006196:	2a01      	cmp	r2, #1
 8006198:	d009      	beq.n	80061ae <HAL_ADCEx_MultiModeConfigChannel+0xf2>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800619a:	68a2      	ldr	r2, [r4, #8]
 800619c:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80061a0:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061a4:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80061a6:	60a2      	str	r2, [r4, #8]
 80061a8:	e7ae      	b.n	8006108 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80061aa:	4c0b      	ldr	r4, [pc, #44]	; (80061d8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80061ac:	e7bd      	b.n	800612a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80061ae:	6802      	ldr	r2, [r0, #0]
 80061b0:	07d2      	lsls	r2, r2, #31
 80061b2:	d4d9      	bmi.n	8006168 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80061b4:	e7f1      	b.n	800619a <HAL_ADCEx_MultiModeConfigChannel+0xde>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80061b6:	6802      	ldr	r2, [r0, #0]
 80061b8:	07d0      	lsls	r0, r2, #31
 80061ba:	d4d5      	bmi.n	8006168 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80061bc:	e7cb      	b.n	8006156 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80061be:	6812      	ldr	r2, [r2, #0]
 80061c0:	07d1      	lsls	r1, r2, #31
 80061c2:	d4d1      	bmi.n	8006168 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80061c4:	e7e4      	b.n	8006190 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80061c6:	6812      	ldr	r2, [r2, #0]
 80061c8:	07d6      	lsls	r6, r2, #31
 80061ca:	d5bf      	bpl.n	800614c <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80061cc:	e7cc      	b.n	8006168 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80061ce:	bf00      	nop
 80061d0:	50000100 	.word	0x50000100
 80061d4:	50000500 	.word	0x50000500
 80061d8:	50000300 	.word	0x50000300
 80061dc:	50000700 	.word	0x50000700

080061e0 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d07b      	beq.n	80062dc <HAL_CAN_Init+0xfc>
{
 80061e4:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80061e6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80061ea:	4604      	mov	r4, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d072      	beq.n	80062d6 <HAL_CAN_Init+0xf6>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80061f0:	6822      	ldr	r2, [r4, #0]
 80061f2:	6813      	ldr	r3, [r2, #0]
 80061f4:	f043 0301 	orr.w	r3, r3, #1
 80061f8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80061fa:	f7fe fff5 	bl	80051e8 <HAL_GetTick>
 80061fe:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006200:	e004      	b.n	800620c <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006202:	f7fe fff1 	bl	80051e8 <HAL_GetTick>
 8006206:	1b43      	subs	r3, r0, r5
 8006208:	2b0a      	cmp	r3, #10
 800620a:	d85b      	bhi.n	80062c4 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	07d1      	lsls	r1, r2, #31
 8006212:	d5f6      	bpl.n	8006202 <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	f022 0202 	bic.w	r2, r2, #2
 800621a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800621c:	f7fe ffe4 	bl	80051e8 <HAL_GetTick>
 8006220:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006222:	e004      	b.n	800622e <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006224:	f7fe ffe0 	bl	80051e8 <HAL_GetTick>
 8006228:	1b40      	subs	r0, r0, r5
 800622a:	280a      	cmp	r0, #10
 800622c:	d84a      	bhi.n	80062c4 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	685a      	ldr	r2, [r3, #4]
 8006232:	0792      	lsls	r2, r2, #30
 8006234:	d4f6      	bmi.n	8006224 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006236:	7e22      	ldrb	r2, [r4, #24]
 8006238:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	bf0c      	ite	eq
 800623e:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006242:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8006246:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006248:	7e62      	ldrb	r2, [r4, #25]
 800624a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	bf0c      	ite	eq
 8006250:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006254:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8006258:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800625a:	7ea2      	ldrb	r2, [r4, #26]
 800625c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	bf0c      	ite	eq
 8006262:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006266:	f022 0220 	bicne.w	r2, r2, #32
 800626a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800626c:	7ee2      	ldrb	r2, [r4, #27]
 800626e:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	bf0c      	ite	eq
 8006274:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006278:	f042 0210 	orrne.w	r2, r2, #16
 800627c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800627e:	7f22      	ldrb	r2, [r4, #28]
 8006280:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	bf0c      	ite	eq
 8006286:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800628a:	f022 0208 	bicne.w	r2, r2, #8
 800628e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006290:	7f62      	ldrb	r2, [r4, #29]
 8006292:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	bf0c      	ite	eq
 8006298:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800629c:	f022 0204 	bicne.w	r2, r2, #4
 80062a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80062a2:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 80062a6:	6921      	ldr	r1, [r4, #16]
 80062a8:	4302      	orrs	r2, r0
 80062aa:	430a      	orrs	r2, r1
 80062ac:	6960      	ldr	r0, [r4, #20]
 80062ae:	6861      	ldr	r1, [r4, #4]
 80062b0:	4302      	orrs	r2, r0
 80062b2:	3901      	subs	r1, #1
 80062b4:	430a      	orrs	r2, r1
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80062b6:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80062b8:	2101      	movs	r1, #1
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80062ba:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80062bc:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80062be:	f884 1020 	strb.w	r1, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80062c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80062c6:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80062c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062cc:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80062ce:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 80062d2:	2001      	movs	r0, #1
}
 80062d4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80062d6:	f7fb f879 	bl	80013cc <HAL_CAN_MspInit>
 80062da:	e789      	b.n	80061f0 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80062dc:	2001      	movs	r0, #1
}
 80062de:	4770      	bx	lr

080062e0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80062e0:	b470      	push	{r4, r5, r6}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80062e2:	f890 2020 	ldrb.w	r2, [r0, #32]
  CAN_TypeDef *can_ip = hcan->Instance;
 80062e6:	6804      	ldr	r4, [r0, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80062e8:	3a01      	subs	r2, #1
 80062ea:	2a01      	cmp	r2, #1
 80062ec:	d907      	bls.n	80062fe <HAL_CAN_ConfigFilter+0x1e>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80062ee:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80062f0:	4603      	mov	r3, r0
 80062f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 80062f6:	2001      	movs	r0, #1
  }
}
 80062f8:	bc70      	pop	{r4, r5, r6}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80062fa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80062fc:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80062fe:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006302:	694a      	ldr	r2, [r1, #20]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006304:	69cd      	ldr	r5, [r1, #28]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006306:	f043 0301 	orr.w	r3, r3, #1
 800630a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800630e:	f002 001f 	and.w	r0, r2, #31
 8006312:	2301      	movs	r3, #1
 8006314:	4083      	lsls	r3, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006316:	f8d4 021c 	ldr.w	r0, [r4, #540]	; 0x21c
 800631a:	ea20 0003 	bic.w	r0, r0, r3
 800631e:	f8c4 021c 	str.w	r0, [r4, #540]	; 0x21c
 8006322:	43d8      	mvns	r0, r3
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006324:	2d00      	cmp	r5, #0
 8006326:	d13d      	bne.n	80063a4 <HAL_CAN_ConfigFilter+0xc4>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006328:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800632c:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800632e:	4005      	ands	r5, r0
 8006330:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006334:	888d      	ldrh	r5, [r1, #4]
 8006336:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800633a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800633e:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006342:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006344:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006346:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800634a:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800634e:	698a      	ldr	r2, [r1, #24]
 8006350:	bb12      	cbnz	r2, 8006398 <HAL_CAN_ConfigFilter+0xb8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006352:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 8006356:	4002      	ands	r2, r0
 8006358:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800635c:	690a      	ldr	r2, [r1, #16]
 800635e:	b9aa      	cbnz	r2, 800638c <HAL_CAN_ConfigFilter+0xac>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006360:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8006364:	4010      	ands	r0, r2
 8006366:	f8c4 0214 	str.w	r0, [r4, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800636a:	6a0a      	ldr	r2, [r1, #32]
 800636c:	2a01      	cmp	r2, #1
 800636e:	d104      	bne.n	800637a <HAL_CAN_ConfigFilter+0x9a>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006370:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 8006374:	4313      	orrs	r3, r2
 8006376:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800637a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800637e:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 8006382:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006384:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
}
 8006388:	bc70      	pop	{r4, r5, r6}
 800638a:	4770      	bx	lr
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800638c:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8006390:	431a      	orrs	r2, r3
 8006392:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
 8006396:	e7e8      	b.n	800636a <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006398:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 800639c:	431a      	orrs	r2, r3
 800639e:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
 80063a2:	e7db      	b.n	800635c <HAL_CAN_ConfigFilter+0x7c>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80063a4:	2d01      	cmp	r5, #1
 80063a6:	d1d2      	bne.n	800634e <HAL_CAN_ConfigFilter+0x6e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80063a8:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80063ac:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80063ae:	431d      	orrs	r5, r3
 80063b0:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80063b4:	888d      	ldrh	r5, [r1, #4]
 80063b6:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80063ba:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80063be:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80063c2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80063c4:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80063c6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80063ca:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
 80063ce:	e7be      	b.n	800634e <HAL_CAN_ConfigFilter+0x6e>

080063d0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80063d0:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80063d2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80063d6:	2b01      	cmp	r3, #1
{
 80063d8:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80063da:	d006      	beq.n	80063ea <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80063dc:	6a43      	ldr	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80063de:	2601      	movs	r6, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80063e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063e4:	6243      	str	r3, [r0, #36]	; 0x24
  }
}
 80063e6:	4630      	mov	r0, r6
 80063e8:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80063ea:	6802      	ldr	r2, [r0, #0]
 80063ec:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 80063ee:	2302      	movs	r3, #2
 80063f0:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80063f4:	6813      	ldr	r3, [r2, #0]
 80063f6:	f023 0301 	bic.w	r3, r3, #1
 80063fa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80063fc:	f7fe fef4 	bl	80051e8 <HAL_GetTick>
 8006400:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006402:	e004      	b.n	800640e <HAL_CAN_Start+0x3e>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006404:	f7fe fef0 	bl	80051e8 <HAL_GetTick>
 8006408:	1b43      	subs	r3, r0, r5
 800640a:	2b0a      	cmp	r3, #10
 800640c:	d808      	bhi.n	8006420 <HAL_CAN_Start+0x50>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f013 0301 	ands.w	r3, r3, #1
 8006416:	d1f5      	bne.n	8006404 <HAL_CAN_Start+0x34>
    return HAL_OK;
 8006418:	461e      	mov	r6, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800641a:	6263      	str	r3, [r4, #36]	; 0x24
}
 800641c:	4630      	mov	r0, r6
 800641e:	bd70      	pop	{r4, r5, r6, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006420:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8006422:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006428:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800642a:	f884 2020 	strb.w	r2, [r4, #32]
}
 800642e:	4630      	mov	r0, r6
 8006430:	bd70      	pop	{r4, r5, r6, pc}
 8006432:	bf00      	nop

08006434 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006434:	b430      	push	{r4, r5}
 8006436:	4684      	mov	ip, r0
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006438:	f890 0020 	ldrb.w	r0, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800643c:	f8dc 5000 	ldr.w	r5, [ip]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006440:	3801      	subs	r0, #1
 8006442:	2801      	cmp	r0, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006444:	68ac      	ldr	r4, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8006446:	d83b      	bhi.n	80064c0 <HAL_CAN_AddTxMessage+0x8c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006448:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 800644c:	d108      	bne.n	8006460 <HAL_CAN_AddTxMessage+0x2c>
      return HAL_OK;
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800644e:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8006452:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

      return HAL_ERROR;
 8006456:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8006458:	bc30      	pop	{r4, r5}
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800645a:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 800645e:	4770      	bx	lr
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006460:	f3c4 6401 	ubfx	r4, r4, #24, #2
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006464:	2001      	movs	r0, #1
 8006466:	40a0      	lsls	r0, r4
 8006468:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 800646a:	688b      	ldr	r3, [r1, #8]
 800646c:	b38b      	cbz	r3, 80064d2 <HAL_CAN_AddTxMessage+0x9e>
                                                           pHeader->IDE |
 800646e:	68c8      	ldr	r0, [r1, #12]
 8006470:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006472:	6848      	ldr	r0, [r1, #4]
                                                           pHeader->IDE |
 8006474:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006478:	f104 0018 	add.w	r0, r4, #24
 800647c:	0100      	lsls	r0, r0, #4
 800647e:	502b      	str	r3, [r5, r0]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006480:	eb05 1c04 	add.w	ip, r5, r4, lsl #4
 8006484:	690b      	ldr	r3, [r1, #16]
 8006486:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800648a:	7d0b      	ldrb	r3, [r1, #20]
 800648c:	2b01      	cmp	r3, #1
 800648e:	ea4f 1104 	mov.w	r1, r4, lsl #4
 8006492:	d105      	bne.n	80064a0 <HAL_CAN_AddTxMessage+0x6c>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006494:	f8dc 3184 	ldr.w	r3, [ip, #388]	; 0x184
 8006498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800649c:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80064a0:	186b      	adds	r3, r5, r1
 80064a2:	6851      	ldr	r1, [r2, #4]
 80064a4:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80064a8:	6812      	ldr	r2, [r2, #0]
 80064aa:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80064ae:	f8dc 3180 	ldr.w	r3, [ip, #384]	; 0x180
 80064b2:	f043 0301 	orr.w	r3, r3, #1
      return HAL_OK;
 80064b6:	2000      	movs	r0, #0
}
 80064b8:	bc30      	pop	{r4, r5}
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80064ba:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
}
 80064be:	4770      	bx	lr
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80064c0:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 80064c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 80064c8:	2001      	movs	r0, #1
}
 80064ca:	bc30      	pop	{r4, r5}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80064cc:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 80064d0:	4770      	bx	lr
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80064d2:	68cb      	ldr	r3, [r1, #12]
 80064d4:	6808      	ldr	r0, [r1, #0]
 80064d6:	ea43 5040 	orr.w	r0, r3, r0, lsl #21
 80064da:	f104 0318 	add.w	r3, r4, #24
 80064de:	011b      	lsls	r3, r3, #4
 80064e0:	50e8      	str	r0, [r5, r3]
 80064e2:	e7cd      	b.n	8006480 <HAL_CAN_AddTxMessage+0x4c>

080064e4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80064e4:	b570      	push	{r4, r5, r6, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80064e6:	f890 e020 	ldrb.w	lr, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80064ea:	f10e 3eff 	add.w	lr, lr, #4294967295
 80064ee:	f1be 0f01 	cmp.w	lr, #1
{
 80064f2:	4684      	mov	ip, r0
  if ((state == HAL_CAN_STATE_READY) ||
 80064f4:	d873      	bhi.n	80065de <HAL_CAN_GetRxMessage+0xfa>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80064f6:	6800      	ldr	r0, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80064f8:	b951      	cbnz	r1, 8006510 <HAL_CAN_GetRxMessage+0x2c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80064fa:	68c4      	ldr	r4, [r0, #12]
 80064fc:	07a4      	lsls	r4, r4, #30
 80064fe:	d10a      	bne.n	8006516 <HAL_CAN_GetRxMessage+0x32>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006500:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8006504:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

        return HAL_ERROR;
 8006508:	2001      	movs	r0, #1
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800650a:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800650e:	bd70      	pop	{r4, r5, r6, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006510:	6904      	ldr	r4, [r0, #16]
 8006512:	07a6      	lsls	r6, r4, #30
 8006514:	d0f4      	beq.n	8006500 <HAL_CAN_GetRxMessage+0x1c>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006516:	eb00 1e01 	add.w	lr, r0, r1, lsl #4
 800651a:	010c      	lsls	r4, r1, #4
 800651c:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8006520:	f005 0504 	and.w	r5, r5, #4
 8006524:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006526:	2d00      	cmp	r5, #0
 8006528:	d060      	beq.n	80065ec <HAL_CAN_GetRxMessage+0x108>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800652a:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 800652e:	08ed      	lsrs	r5, r5, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006530:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006532:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8006536:	f005 0502 	and.w	r5, r5, #2
 800653a:	60d5      	str	r5, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800653c:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
 8006540:	072d      	lsls	r5, r5, #28
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006542:	bf58      	it	pl
 8006544:	f8de 51b4 	ldrpl.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006548:	f8de 61b4 	ldr.w	r6, [lr, #436]	; 0x1b4
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800654c:	bf54      	ite	pl
 800654e:	f005 050f 	andpl.w	r5, r5, #15
      pHeader->DLC = 8U;
 8006552:	2508      	movmi	r5, #8
 8006554:	6115      	str	r5, [r2, #16]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006556:	4420      	add	r0, r4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006558:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800655c:	f3c6 2607 	ubfx	r6, r6, #8, #8
 8006560:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006562:	0c2d      	lsrs	r5, r5, #16
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006564:	f8d0 61b8 	ldr.w	r6, [r0, #440]	; 0x1b8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006568:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800656a:	701e      	strb	r6, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800656c:	f8dc 2000 	ldr.w	r2, [ip]
 8006570:	4422      	add	r2, r4
 8006572:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8006576:	0a12      	lsrs	r2, r2, #8
 8006578:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800657a:	f8dc 2000 	ldr.w	r2, [ip]
 800657e:	4422      	add	r2, r4
 8006580:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8006584:	0c12      	lsrs	r2, r2, #16
 8006586:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006588:	f8dc 2000 	ldr.w	r2, [ip]
 800658c:	4422      	add	r2, r4
 800658e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8006592:	0e12      	lsrs	r2, r2, #24
 8006594:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006596:	f8dc 2000 	ldr.w	r2, [ip]
 800659a:	4422      	add	r2, r4
 800659c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80065a0:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80065a2:	f8dc 2000 	ldr.w	r2, [ip]
 80065a6:	4422      	add	r2, r4
 80065a8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80065ac:	0a12      	lsrs	r2, r2, #8
 80065ae:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80065b0:	f8dc 2000 	ldr.w	r2, [ip]
 80065b4:	4422      	add	r2, r4
 80065b6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80065ba:	0c12      	lsrs	r2, r2, #16
 80065bc:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80065be:	f8dc 2000 	ldr.w	r2, [ip]
 80065c2:	4422      	add	r2, r4
 80065c4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80065c8:	0e12      	lsrs	r2, r2, #24
 80065ca:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80065cc:	f8dc 2000 	ldr.w	r2, [ip]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80065d0:	b989      	cbnz	r1, 80065f6 <HAL_CAN_GetRxMessage+0x112>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80065d2:	68d3      	ldr	r3, [r2, #12]
 80065d4:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80065d8:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80065da:	60d3      	str	r3, [r2, #12]
}
 80065dc:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80065de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80065e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 80065e4:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80065e6:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 80065ea:	bd70      	pop	{r4, r5, r6, pc}
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80065ec:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 80065f0:	0d6d      	lsrs	r5, r5, #21
 80065f2:	6015      	str	r5, [r2, #0]
 80065f4:	e79d      	b.n	8006532 <HAL_CAN_GetRxMessage+0x4e>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80065f6:	6913      	ldr	r3, [r2, #16]
 80065f8:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80065fc:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80065fe:	6113      	str	r3, [r2, #16]
}
 8006600:	bd70      	pop	{r4, r5, r6, pc}
 8006602:	bf00      	nop

08006604 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8006604:	f890 2020 	ldrb.w	r2, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006608:	3a01      	subs	r2, #1
 800660a:	2a01      	cmp	r2, #1
{
 800660c:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 800660e:	d905      	bls.n	800661c <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006610:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006612:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8006616:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006618:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800661a:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800661c:	6802      	ldr	r2, [r0, #0]
 800661e:	6953      	ldr	r3, [r2, #20]
 8006620:	430b      	orrs	r3, r1
    return HAL_OK;
 8006622:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006624:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8006626:	4770      	bx	lr

08006628 <HAL_CAN_TxMailbox0CompleteCallback>:
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop

0800662c <HAL_CAN_TxMailbox1CompleteCallback>:
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop

08006630 <HAL_CAN_TxMailbox2CompleteCallback>:
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop

08006634 <HAL_CAN_TxMailbox0AbortCallback>:
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop

08006638 <HAL_CAN_TxMailbox1AbortCallback>:
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop

0800663c <HAL_CAN_TxMailbox2AbortCallback>:
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop

08006640 <HAL_CAN_RxFifo0FullCallback>:
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop

08006644 <HAL_CAN_RxFifo1FullCallback>:
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop

08006648 <HAL_CAN_SleepCallback>:
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop

0800664c <HAL_CAN_WakeUpFromRxMsgCallback>:
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop

08006650 <HAL_CAN_ErrorCallback>:
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop

08006654 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006654:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006658:	6803      	ldr	r3, [r0, #0]
 800665a:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800665c:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006660:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006662:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006666:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800666a:	f8d3 9018 	ldr.w	r9, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800666e:	f014 0601 	ands.w	r6, r4, #1
{
 8006672:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006674:	d025      	beq.n	80066c2 <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006676:	f017 0601 	ands.w	r6, r7, #1
 800667a:	f040 808f 	bne.w	800679c <HAL_CAN_IRQHandler+0x148>
 800667e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006682:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006686:	05f8      	lsls	r0, r7, #23
 8006688:	d50d      	bpl.n	80066a6 <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800668a:	682b      	ldr	r3, [r5, #0]
 800668c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006690:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006692:	05bb      	lsls	r3, r7, #22
 8006694:	f100 80be 	bmi.w	8006814 <HAL_CAN_IRQHandler+0x1c0>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006698:	0578      	lsls	r0, r7, #21
 800669a:	f100 80e4 	bmi.w	8006866 <HAL_CAN_IRQHandler+0x212>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800669e:	053b      	lsls	r3, r7, #20
 80066a0:	f140 80f0 	bpl.w	8006884 <HAL_CAN_IRQHandler+0x230>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80066a4:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80066a6:	03f8      	lsls	r0, r7, #15
 80066a8:	d50b      	bpl.n	80066c2 <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80066aa:	682b      	ldr	r3, [r5, #0]
 80066ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80066b0:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80066b2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80066b4:	f100 80ba 	bmi.w	800682c <HAL_CAN_IRQHandler+0x1d8>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80066b8:	037a      	lsls	r2, r7, #13
 80066ba:	f140 80cf 	bpl.w	800685c <HAL_CAN_IRQHandler+0x208>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80066be:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80066c2:	0727      	lsls	r7, r4, #28
 80066c4:	d502      	bpl.n	80066cc <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80066c6:	f01b 0f10 	tst.w	fp, #16
 80066ca:	d161      	bne.n	8006790 <HAL_CAN_IRQHandler+0x13c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80066cc:	0760      	lsls	r0, r4, #29
 80066ce:	d503      	bpl.n	80066d8 <HAL_CAN_IRQHandler+0x84>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80066d0:	f01b 0f08 	tst.w	fp, #8
 80066d4:	f040 808c 	bne.w	80067f0 <HAL_CAN_IRQHandler+0x19c>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80066d8:	07a1      	lsls	r1, r4, #30
 80066da:	d504      	bpl.n	80066e6 <HAL_CAN_IRQHandler+0x92>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	079a      	lsls	r2, r3, #30
 80066e2:	f040 808c 	bne.w	80067fe <HAL_CAN_IRQHandler+0x1aa>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80066e6:	0663      	lsls	r3, r4, #25
 80066e8:	d502      	bpl.n	80066f0 <HAL_CAN_IRQHandler+0x9c>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80066ea:	f01a 0f10 	tst.w	sl, #16
 80066ee:	d149      	bne.n	8006784 <HAL_CAN_IRQHandler+0x130>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80066f0:	06a7      	lsls	r7, r4, #26
 80066f2:	d502      	bpl.n	80066fa <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80066f4:	f01a 0f08 	tst.w	sl, #8
 80066f8:	d173      	bne.n	80067e2 <HAL_CAN_IRQHandler+0x18e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80066fa:	06e0      	lsls	r0, r4, #27
 80066fc:	d503      	bpl.n	8006706 <HAL_CAN_IRQHandler+0xb2>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80066fe:	682b      	ldr	r3, [r5, #0]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	0799      	lsls	r1, r3, #30
 8006704:	d162      	bne.n	80067cc <HAL_CAN_IRQHandler+0x178>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006706:	03a2      	lsls	r2, r4, #14
 8006708:	d502      	bpl.n	8006710 <HAL_CAN_IRQHandler+0xbc>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800670a:	f018 0f10 	tst.w	r8, #16
 800670e:	d161      	bne.n	80067d4 <HAL_CAN_IRQHandler+0x180>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006710:	03e3      	lsls	r3, r4, #15
 8006712:	d502      	bpl.n	800671a <HAL_CAN_IRQHandler+0xc6>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006714:	f018 0f08 	tst.w	r8, #8
 8006718:	d175      	bne.n	8006806 <HAL_CAN_IRQHandler+0x1b2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800671a:	0427      	lsls	r7, r4, #16
 800671c:	d505      	bpl.n	800672a <HAL_CAN_IRQHandler+0xd6>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800671e:	f018 0f04 	tst.w	r8, #4
 8006722:	d106      	bne.n	8006732 <HAL_CAN_IRQHandler+0xde>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006724:	682b      	ldr	r3, [r5, #0]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006726:	2204      	movs	r2, #4
 8006728:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800672a:	2e00      	cmp	r6, #0
 800672c:	d146      	bne.n	80067bc <HAL_CAN_IRQHandler+0x168>
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800672e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006732:	05e0      	lsls	r0, r4, #23
 8006734:	d504      	bpl.n	8006740 <HAL_CAN_IRQHandler+0xec>
 8006736:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 800673a:	bf18      	it	ne
 800673c:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006740:	05a1      	lsls	r1, r4, #22
 8006742:	d504      	bpl.n	800674e <HAL_CAN_IRQHandler+0xfa>
 8006744:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8006748:	bf18      	it	ne
 800674a:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800674e:	0562      	lsls	r2, r4, #21
 8006750:	d504      	bpl.n	800675c <HAL_CAN_IRQHandler+0x108>
 8006752:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8006756:	bf18      	it	ne
 8006758:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800675c:	0523      	lsls	r3, r4, #20
 800675e:	d5e1      	bpl.n	8006724 <HAL_CAN_IRQHandler+0xd0>
 8006760:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8006764:	d0de      	beq.n	8006724 <HAL_CAN_IRQHandler+0xd0>
        switch (esrflags & CAN_ESR_LEC)
 8006766:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 800676a:	f000 809a 	beq.w	80068a2 <HAL_CAN_IRQHandler+0x24e>
 800676e:	d861      	bhi.n	8006834 <HAL_CAN_IRQHandler+0x1e0>
 8006770:	f1b9 0f20 	cmp.w	r9, #32
 8006774:	f000 8083 	beq.w	800687e <HAL_CAN_IRQHandler+0x22a>
 8006778:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 800677c:	d168      	bne.n	8006850 <HAL_CAN_IRQHandler+0x1fc>
            errorcode |= HAL_CAN_ERROR_ACK;
 800677e:	f046 0620 	orr.w	r6, r6, #32
            break;
 8006782:	e05f      	b.n	8006844 <HAL_CAN_IRQHandler+0x1f0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006788:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800678c:	611a      	str	r2, [r3, #16]
 800678e:	e7af      	b.n	80066f0 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006794:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006798:	60da      	str	r2, [r3, #12]
 800679a:	e797      	b.n	80066cc <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800679c:	2201      	movs	r2, #1
 800679e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80067a0:	07bb      	lsls	r3, r7, #30
 80067a2:	d43b      	bmi.n	800681c <HAL_CAN_IRQHandler+0x1c8>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80067a4:	077e      	lsls	r6, r7, #29
 80067a6:	d460      	bmi.n	800686a <HAL_CAN_IRQHandler+0x216>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80067a8:	f017 0608 	ands.w	r6, r7, #8
 80067ac:	d06e      	beq.n	800688c <HAL_CAN_IRQHandler+0x238>
 80067ae:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80067b2:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80067b6:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80067ba:	e764      	b.n	8006686 <HAL_CAN_IRQHandler+0x32>
    hcan->ErrorCode |= errorcode;
 80067bc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80067be:	4333      	orrs	r3, r6
    HAL_CAN_ErrorCallback(hcan);
 80067c0:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 80067c2:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80067c4:	f7ff ff44 	bl	8006650 <HAL_CAN_ErrorCallback>
}
 80067c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80067cc:	4628      	mov	r0, r5
 80067ce:	f7fb fafb 	bl	8001dc8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80067d2:	e798      	b.n	8006706 <HAL_CAN_IRQHandler+0xb2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80067d4:	682b      	ldr	r3, [r5, #0]
 80067d6:	2210      	movs	r2, #16
 80067d8:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80067da:	4628      	mov	r0, r5
 80067dc:	f7ff ff34 	bl	8006648 <HAL_CAN_SleepCallback>
 80067e0:	e796      	b.n	8006710 <HAL_CAN_IRQHandler+0xbc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80067e2:	682b      	ldr	r3, [r5, #0]
 80067e4:	2208      	movs	r2, #8
 80067e6:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80067e8:	4628      	mov	r0, r5
 80067ea:	f7ff ff2b 	bl	8006644 <HAL_CAN_RxFifo1FullCallback>
 80067ee:	e784      	b.n	80066fa <HAL_CAN_IRQHandler+0xa6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	2208      	movs	r2, #8
 80067f4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80067f6:	4628      	mov	r0, r5
 80067f8:	f7ff ff22 	bl	8006640 <HAL_CAN_RxFifo0FullCallback>
 80067fc:	e76c      	b.n	80066d8 <HAL_CAN_IRQHandler+0x84>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80067fe:	4628      	mov	r0, r5
 8006800:	f7fb fac8 	bl	8001d94 <HAL_CAN_RxFifo0MsgPendingCallback>
 8006804:	e76f      	b.n	80066e6 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006806:	682b      	ldr	r3, [r5, #0]
 8006808:	2208      	movs	r2, #8
 800680a:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800680c:	4628      	mov	r0, r5
 800680e:	f7ff ff1d 	bl	800664c <HAL_CAN_WakeUpFromRxMsgCallback>
 8006812:	e782      	b.n	800671a <HAL_CAN_IRQHandler+0xc6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006814:	4628      	mov	r0, r5
 8006816:	f7ff ff09 	bl	800662c <HAL_CAN_TxMailbox1CompleteCallback>
 800681a:	e744      	b.n	80066a6 <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800681c:	f7ff ff04 	bl	8006628 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006820:	2600      	movs	r6, #0
 8006822:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006826:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800682a:	e72c      	b.n	8006686 <HAL_CAN_IRQHandler+0x32>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800682c:	4628      	mov	r0, r5
 800682e:	f7ff feff 	bl	8006630 <HAL_CAN_TxMailbox2CompleteCallback>
 8006832:	e746      	b.n	80066c2 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8006834:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 8006838:	d01e      	beq.n	8006878 <HAL_CAN_IRQHandler+0x224>
 800683a:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 800683e:	bf08      	it	eq
 8006840:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006844:	682b      	ldr	r3, [r5, #0]
 8006846:	699a      	ldr	r2, [r3, #24]
 8006848:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800684c:	619a      	str	r2, [r3, #24]
 800684e:	e76a      	b.n	8006726 <HAL_CAN_IRQHandler+0xd2>
        switch (esrflags & CAN_ESR_LEC)
 8006850:	f1b9 0f10 	cmp.w	r9, #16
 8006854:	d1f6      	bne.n	8006844 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_STF;
 8006856:	f046 0608 	orr.w	r6, r6, #8
            break;
 800685a:	e7f3      	b.n	8006844 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800685c:	033b      	lsls	r3, r7, #12
 800685e:	d51c      	bpl.n	800689a <HAL_CAN_IRQHandler+0x246>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006860:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8006864:	e72d      	b.n	80066c2 <HAL_CAN_IRQHandler+0x6e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006866:	4616      	mov	r6, r2
 8006868:	e71d      	b.n	80066a6 <HAL_CAN_IRQHandler+0x52>
 800686a:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800686e:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006872:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8006876:	e706      	b.n	8006686 <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8006878:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 800687c:	e7e2      	b.n	8006844 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_FOR;
 800687e:	f046 0610 	orr.w	r6, r6, #16
            break;
 8006882:	e7df      	b.n	8006844 <HAL_CAN_IRQHandler+0x1f0>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006884:	4628      	mov	r0, r5
 8006886:	f7ff fed7 	bl	8006638 <HAL_CAN_TxMailbox1AbortCallback>
 800688a:	e70c      	b.n	80066a6 <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800688c:	f7ff fed2 	bl	8006634 <HAL_CAN_TxMailbox0AbortCallback>
 8006890:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006894:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006898:	e6f5      	b.n	8006686 <HAL_CAN_IRQHandler+0x32>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800689a:	4628      	mov	r0, r5
 800689c:	f7ff fece 	bl	800663c <HAL_CAN_TxMailbox2AbortCallback>
 80068a0:	e70f      	b.n	80066c2 <HAL_CAN_IRQHandler+0x6e>
            errorcode |= HAL_CAN_ERROR_BR;
 80068a2:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80068a6:	e7cd      	b.n	8006844 <HAL_CAN_IRQHandler+0x1f0>

080068a8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068a8:	4907      	ldr	r1, [pc, #28]	; (80068c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80068aa:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068ac:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068ae:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068b2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068b6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068b8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068ba:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80068be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80068c2:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	e000ed00 	.word	0xe000ed00

080068cc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068cc:	4b1c      	ldr	r3, [pc, #112]	; (8006940 <HAL_NVIC_SetPriority+0x74>)
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068d4:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d6:	f1c3 0e07 	rsb	lr, r3, #7
 80068da:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068de:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068e2:	bf28      	it	cs
 80068e4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068e8:	f1bc 0f06 	cmp.w	ip, #6
 80068ec:	d91b      	bls.n	8006926 <HAL_NVIC_SetPriority+0x5a>
 80068ee:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068f0:	f04f 3cff 	mov.w	ip, #4294967295
 80068f4:	fa0c fc03 	lsl.w	ip, ip, r3
 80068f8:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068fc:	f04f 3cff 	mov.w	ip, #4294967295
 8006900:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006904:	ea21 010c 	bic.w	r1, r1, ip
 8006908:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800690a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800690c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006910:	db0c      	blt.n	800692c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006912:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006916:	0109      	lsls	r1, r1, #4
 8006918:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800691c:	b2c9      	uxtb	r1, r1
 800691e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006922:	f85d fb04 	ldr.w	pc, [sp], #4
 8006926:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006928:	4613      	mov	r3, r2
 800692a:	e7e7      	b.n	80068fc <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <HAL_NVIC_SetPriority+0x78>)
 800692e:	f000 000f 	and.w	r0, r0, #15
 8006932:	0109      	lsls	r1, r1, #4
 8006934:	4403      	add	r3, r0
 8006936:	b2c9      	uxtb	r1, r1
 8006938:	7619      	strb	r1, [r3, #24]
 800693a:	f85d fb04 	ldr.w	pc, [sp], #4
 800693e:	bf00      	nop
 8006940:	e000ed00 	.word	0xe000ed00
 8006944:	e000ecfc 	.word	0xe000ecfc

08006948 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006948:	2800      	cmp	r0, #0
 800694a:	db07      	blt.n	800695c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800694c:	0941      	lsrs	r1, r0, #5
 800694e:	4a04      	ldr	r2, [pc, #16]	; (8006960 <HAL_NVIC_EnableIRQ+0x18>)
 8006950:	f000 001f 	and.w	r0, r0, #31
 8006954:	2301      	movs	r3, #1
 8006956:	4083      	lsls	r3, r0
 8006958:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	e000e100 	.word	0xe000e100

08006964 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8006964:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006968:	4905      	ldr	r1, [pc, #20]	; (8006980 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800696a:	4b06      	ldr	r3, [pc, #24]	; (8006984 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800696c:	68ca      	ldr	r2, [r1, #12]
 800696e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006972:	4313      	orrs	r3, r2
 8006974:	60cb      	str	r3, [r1, #12]
 8006976:	f3bf 8f4f 	dsb	sy
    __NOP();
 800697a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800697c:	e7fd      	b.n	800697a <HAL_NVIC_SystemReset+0x16>
 800697e:	bf00      	nop
 8006980:	e000ed00 	.word	0xe000ed00
 8006984:	05fa0004 	.word	0x05fa0004

08006988 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006988:	3801      	subs	r0, #1
 800698a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800698e:	d210      	bcs.n	80069b2 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006990:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006992:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006996:	4c08      	ldr	r4, [pc, #32]	; (80069b8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006998:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800699a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 800699e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069a2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069a4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069a6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069a8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80069aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069ae:	6119      	str	r1, [r3, #16]
 80069b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80069b2:	2001      	movs	r0, #1
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	e000ed00 	.word	0xe000ed00

080069bc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80069bc:	2800      	cmp	r0, #0
 80069be:	d035      	beq.n	8006a2c <HAL_DMA_Init+0x70>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80069c0:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
{ 
 80069c4:	b410      	push	{r4}
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069c6:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 80069c8:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 80069ca:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80069cc:	6902      	ldr	r2, [r0, #16]
 80069ce:	4323      	orrs	r3, r4
 80069d0:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80069d2:	e9d0 4205 	ldrd	r4, r2, [r0, #20]
 80069d6:	4323      	orrs	r3, r4
 80069d8:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80069da:	69c2      	ldr	r2, [r0, #28]
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069dc:	4c14      	ldr	r4, [pc, #80]	; (8006a30 <HAL_DMA_Init+0x74>)
          hdma->Init.Mode                | hdma->Init.Priority;
 80069de:	4313      	orrs	r3, r2
  tmp = hdma->Instance->CCR;
 80069e0:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80069e2:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 80069e6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80069ea:	4313      	orrs	r3, r2
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069ec:	42a1      	cmp	r1, r4
  hdma->Instance->CCR = tmp;  
 80069ee:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80069f0:	d912      	bls.n	8006a18 <HAL_DMA_Init+0x5c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80069f2:	4b10      	ldr	r3, [pc, #64]	; (8006a34 <HAL_DMA_Init+0x78>)
 80069f4:	4a10      	ldr	r2, [pc, #64]	; (8006a38 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 80069f6:	4c11      	ldr	r4, [pc, #68]	; (8006a3c <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80069f8:	440b      	add	r3, r1
 80069fa:	fba2 2303 	umull	r2, r3, r2, r3
 80069fe:	091b      	lsrs	r3, r3, #4
 8006a00:	009b      	lsls	r3, r3, #2
  hdma->Lock = HAL_UNLOCKED;
 8006a02:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a06:	2200      	movs	r2, #0
  hdma->Lock = HAL_UNLOCKED;
 8006a08:	8401      	strh	r1, [r0, #32]
 8006a0a:	e9c0 430f 	strd	r4, r3, [r0, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a0e:	6382      	str	r2, [r0, #56]	; 0x38
}  
 8006a10:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8006a14:	4610      	mov	r0, r2
}  
 8006a16:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006a18:	4b09      	ldr	r3, [pc, #36]	; (8006a40 <HAL_DMA_Init+0x84>)
 8006a1a:	4a07      	ldr	r2, [pc, #28]	; (8006a38 <HAL_DMA_Init+0x7c>)
 8006a1c:	440b      	add	r3, r1
 8006a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a22:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA1;
 8006a24:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006a28:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8006a2a:	e7ea      	b.n	8006a02 <HAL_DMA_Init+0x46>
    return HAL_ERROR;
 8006a2c:	2001      	movs	r0, #1
}  
 8006a2e:	4770      	bx	lr
 8006a30:	40020407 	.word	0x40020407
 8006a34:	bffdfbf8 	.word	0xbffdfbf8
 8006a38:	cccccccd 	.word	0xcccccccd
 8006a3c:	40020400 	.word	0x40020400
 8006a40:	bffdfff8 	.word	0xbffdfff8

08006a44 <HAL_DMA_Start_IT>:
{
 8006a44:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8006a46:	f890 4020 	ldrb.w	r4, [r0, #32]
 8006a4a:	2c01      	cmp	r4, #1
 8006a4c:	d039      	beq.n	8006ac2 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a4e:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8006a52:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a54:	45a4      	cmp	ip, r4
  __HAL_LOCK(hdma);
 8006a56:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a5a:	d005      	beq.n	8006a68 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8006a62:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8006a64:	2002      	movs	r0, #2
} 
 8006a66:	4770      	bx	lr
  	hdma->State = HAL_DMA_STATE_BUSY;
 8006a68:	2502      	movs	r5, #2
 8006a6a:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006a6e:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006a70:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a72:	2500      	movs	r5, #0
 8006a74:	6385      	str	r5, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006a76:	6825      	ldr	r5, [r4, #0]
 8006a78:	f025 0501 	bic.w	r5, r5, #1
 8006a7c:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006a7e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8006a80:	fa0c f505 	lsl.w	r5, ip, r5
 8006a84:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8006a86:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a88:	6843      	ldr	r3, [r0, #4]
 8006a8a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8006a8c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8006a8e:	bf0b      	itete	eq
 8006a90:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8006a92:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8006a94:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8006a96:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8006a98:	b153      	cbz	r3, 8006ab0 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006a9a:	6823      	ldr	r3, [r4, #0]
 8006a9c:	f043 030e 	orr.w	r3, r3, #14
 8006aa0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	f043 0301 	orr.w	r3, r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8006aa8:	2000      	movs	r0, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006aaa:	6023      	str	r3, [r4, #0]
} 
 8006aac:	bc70      	pop	{r4, r5, r6}
 8006aae:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	f043 030a 	orr.w	r3, r3, #10
 8006ab6:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	f023 0304 	bic.w	r3, r3, #4
 8006abe:	6023      	str	r3, [r4, #0]
 8006ac0:	e7ef      	b.n	8006aa2 <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8006ac2:	2002      	movs	r0, #2
} 
 8006ac4:	bc70      	pop	{r4, r5, r6}
 8006ac6:	4770      	bx	lr

08006ac8 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ac8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8006acc:	2a02      	cmp	r2, #2
{
 8006ace:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ad0:	d006      	beq.n	8006ae0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ad2:	2204      	movs	r2, #4
 8006ad4:	6382      	str	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8006ad6:	2200      	movs	r2, #0
    return HAL_ERROR;
 8006ad8:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8006ada:	f883 2020 	strb.w	r2, [r3, #32]
}
 8006ade:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006ae0:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006ae2:	6c01      	ldr	r1, [r0, #64]	; 0x40
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006ae4:	6810      	ldr	r0, [r2, #0]
 8006ae6:	f020 000e 	bic.w	r0, r0, #14
 8006aea:	6010      	str	r0, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006aec:	6810      	ldr	r0, [r2, #0]
 8006aee:	f020 0001 	bic.w	r0, r0, #1
 8006af2:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006af4:	f04f 0c01 	mov.w	ip, #1
 8006af8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006afa:	fa0c f101 	lsl.w	r1, ip, r1
 8006afe:	6051      	str	r1, [r2, #4]
    __HAL_UNLOCK(hdma);
 8006b00:	2200      	movs	r2, #0
  return HAL_OK;
 8006b02:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY; 
 8006b04:	f883 c021 	strb.w	ip, [r3, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8006b08:	f883 2020 	strb.w	r2, [r3, #32]
}
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop

08006b10 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006b10:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8006b14:	2a02      	cmp	r2, #2
 8006b16:	d003      	beq.n	8006b20 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b18:	2204      	movs	r2, #4
 8006b1a:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8006b1c:	2001      	movs	r0, #1
}
 8006b1e:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006b20:	6802      	ldr	r2, [r0, #0]
 8006b22:	6811      	ldr	r1, [r2, #0]
 8006b24:	f021 010e 	bic.w	r1, r1, #14
{  
 8006b28:	b510      	push	{r4, lr}
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006b2a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006b2c:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006b2e:	6811      	ldr	r1, [r2, #0]
 8006b30:	f021 0101 	bic.w	r1, r1, #1
 8006b34:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006b36:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8006b38:	2101      	movs	r1, #1
 8006b3a:	4091      	lsls	r1, r2
    if(hdma->XferAbortCallback != NULL)
 8006b3c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006b3e:	6061      	str	r1, [r4, #4]
    __HAL_UNLOCK(hdma);
 8006b40:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8006b44:	f8a0 c020 	strh.w	ip, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8006b48:	b112      	cbz	r2, 8006b50 <HAL_DMA_Abort_IT+0x40>
      hdma->XferAbortCallback(hdma);
 8006b4a:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8006b4c:	2000      	movs	r0, #0
}
 8006b4e:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8006b50:	4610      	mov	r0, r2
}
 8006b52:	bd10      	pop	{r4, pc}

08006b54 <HAL_DMA_IRQHandler>:
{
 8006b54:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006b56:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006b58:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006b5a:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006b5c:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006b5e:	2304      	movs	r3, #4
 8006b60:	4093      	lsls	r3, r2
 8006b62:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8006b64:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006b66:	d00e      	beq.n	8006b86 <HAL_DMA_IRQHandler+0x32>
 8006b68:	f015 0f04 	tst.w	r5, #4
 8006b6c:	d00b      	beq.n	8006b86 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	0692      	lsls	r2, r2, #26
 8006b72:	d403      	bmi.n	8006b7c <HAL_DMA_IRQHandler+0x28>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006b74:	6822      	ldr	r2, [r4, #0]
 8006b76:	f022 0204 	bic.w	r2, r2, #4
 8006b7a:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8006b7c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006b7e:	6073      	str	r3, [r6, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8006b80:	b1ca      	cbz	r2, 8006bb6 <HAL_DMA_IRQHandler+0x62>
}  
 8006b82:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 8006b84:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006b86:	2302      	movs	r3, #2
 8006b88:	4093      	lsls	r3, r2
 8006b8a:	420b      	tst	r3, r1
 8006b8c:	d015      	beq.n	8006bba <HAL_DMA_IRQHandler+0x66>
 8006b8e:	f015 0f02 	tst.w	r5, #2
 8006b92:	d012      	beq.n	8006bba <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b94:	6822      	ldr	r2, [r4, #0]
 8006b96:	0692      	lsls	r2, r2, #26
 8006b98:	d406      	bmi.n	8006ba8 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8006b9a:	6822      	ldr	r2, [r4, #0]
 8006b9c:	f022 020a 	bic.w	r2, r2, #10
 8006ba0:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8006ba8:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8006baa:	6073      	str	r3, [r6, #4]
  	__HAL_UNLOCK(hdma);
 8006bac:	2100      	movs	r1, #0
 8006bae:	f880 1020 	strb.w	r1, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8006bb2:	2a00      	cmp	r2, #0
 8006bb4:	d1e5      	bne.n	8006b82 <HAL_DMA_IRQHandler+0x2e>
}  
 8006bb6:	bc70      	pop	{r4, r5, r6}
 8006bb8:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006bba:	2308      	movs	r3, #8
 8006bbc:	4093      	lsls	r3, r2
 8006bbe:	420b      	tst	r3, r1
 8006bc0:	d0f9      	beq.n	8006bb6 <HAL_DMA_IRQHandler+0x62>
 8006bc2:	072b      	lsls	r3, r5, #28
 8006bc4:	d5f7      	bpl.n	8006bb6 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006bc6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8006bc8:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006bca:	f023 030e 	bic.w	r3, r3, #14
 8006bce:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8006bd6:	f44f 7480 	mov.w	r4, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006bda:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma); 
 8006bdc:	8404      	strh	r4, [r0, #32]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006bde:	6383      	str	r3, [r0, #56]	; 0x38
    if(hdma->XferErrorCallback != NULL)
 8006be0:	2900      	cmp	r1, #0
 8006be2:	d0e8      	beq.n	8006bb6 <HAL_DMA_IRQHandler+0x62>
}  
 8006be4:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8006be6:	4708      	bx	r1

08006be8 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint8_t index = 0U;
  uint8_t nbiterations = 0U;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006bec:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8006d7c <HAL_FLASH_Program+0x194>
{
 8006bf0:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8006bf2:	f89a 3018 	ldrb.w	r3, [sl, #24]
 8006bf6:	2b01      	cmp	r3, #1
{
 8006bf8:	b083      	sub	sp, #12
  __HAL_LOCK(&pFlash);
 8006bfa:	f000 80ad 	beq.w	8006d58 <HAL_FLASH_Program+0x170>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	4606      	mov	r6, r0
 8006c02:	4688      	mov	r8, r1
 8006c04:	4693      	mov	fp, r2
 8006c06:	f88a 3018 	strb.w	r3, [sl, #24]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8006c0a:	f7fe faed 	bl	80051e8 <HAL_GetTick>
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006c0e:	4d5a      	ldr	r5, [pc, #360]	; (8006d78 <HAL_FLASH_Program+0x190>)
  uint32_t tickstart = HAL_GetTick();
 8006c10:	4604      	mov	r4, r0
  { 
    if (Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006c12:	f24c 3750 	movw	r7, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006c16:	e005      	b.n	8006c24 <HAL_FLASH_Program+0x3c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006c18:	f7fe fae6 	bl	80051e8 <HAL_GetTick>
 8006c1c:	1b00      	subs	r0, r0, r4
 8006c1e:	42b8      	cmp	r0, r7
 8006c20:	f200 8083 	bhi.w	8006d2a <HAL_FLASH_Program+0x142>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006c24:	68eb      	ldr	r3, [r5, #12]
 8006c26:	07db      	lsls	r3, r3, #31
 8006c28:	d4f6      	bmi.n	8006c18 <HAL_FLASH_Program+0x30>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006c2a:	68eb      	ldr	r3, [r5, #12]
 8006c2c:	0698      	lsls	r0, r3, #26
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006c2e:	bf44      	itt	mi
 8006c30:	2320      	movmi	r3, #32
 8006c32:	60eb      	strmi	r3, [r5, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006c34:	4b50      	ldr	r3, [pc, #320]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006c36:	68da      	ldr	r2, [r3, #12]
 8006c38:	06d1      	lsls	r1, r2, #27
 8006c3a:	d478      	bmi.n	8006d2e <HAL_FLASH_Program+0x146>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006c3c:	68df      	ldr	r7, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006c3e:	f017 0704 	ands.w	r7, r7, #4
 8006c42:	d174      	bne.n	8006d2e <HAL_FLASH_Program+0x146>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006c44:	2e01      	cmp	r6, #1
 8006c46:	f000 8094 	beq.w	8006d72 <HAL_FLASH_Program+0x18a>
      nbiterations = 4U;
 8006c4a:	2e02      	cmp	r6, #2
 8006c4c:	bf0c      	ite	eq
 8006c4e:	2302      	moveq	r3, #2
 8006c50:	2304      	movne	r3, #4
 8006c52:	9301      	str	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006c54:	4c48      	ldr	r4, [pc, #288]	; (8006d78 <HAL_FLASH_Program+0x190>)
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006c56:	f24c 3650 	movw	r6, #50000	; 0xc350
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006c5a:	013b      	lsls	r3, r7, #4
 8006c5c:	f1c3 0220 	rsb	r2, r3, #32
 8006c60:	f1a3 0120 	sub.w	r1, r3, #32
 8006c64:	fa09 f202 	lsl.w	r2, r9, r2
 8006c68:	fa2b f303 	lsr.w	r3, fp, r3
 8006c6c:	4313      	orrs	r3, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8ca 201c 	str.w	r2, [sl, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006c74:	6922      	ldr	r2, [r4, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8006c76:	fa29 f101 	lsr.w	r1, r9, r1
 8006c7a:	430b      	orrs	r3, r1
 8006c7c:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	6122      	str	r2, [r4, #16]
  *(__IO uint16_t*)Address = Data;
 8006c84:	f8a8 3000 	strh.w	r3, [r8]
  uint32_t tickstart = HAL_GetTick();
 8006c88:	f7fe faae 	bl	80051e8 <HAL_GetTick>
 8006c8c:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006c8e:	e004      	b.n	8006c9a <HAL_FLASH_Program+0xb2>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006c90:	f7fe faaa 	bl	80051e8 <HAL_GetTick>
 8006c94:	1b40      	subs	r0, r0, r5
 8006c96:	42b0      	cmp	r0, r6
 8006c98:	d81f      	bhi.n	8006cda <HAL_FLASH_Program+0xf2>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006c9a:	68e3      	ldr	r3, [r4, #12]
 8006c9c:	07db      	lsls	r3, r3, #31
 8006c9e:	d4f7      	bmi.n	8006c90 <HAL_FLASH_Program+0xa8>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006ca0:	68e3      	ldr	r3, [r4, #12]
 8006ca2:	0698      	lsls	r0, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006ca4:	bf44      	itt	mi
 8006ca6:	2320      	movmi	r3, #32
 8006ca8:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006caa:	68e3      	ldr	r3, [r4, #12]
 8006cac:	06d9      	lsls	r1, r3, #27
 8006cae:	d41a      	bmi.n	8006ce6 <HAL_FLASH_Program+0xfe>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006cb0:	68e0      	ldr	r0, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006cb2:	f010 0004 	ands.w	r0, r0, #4
 8006cb6:	d116      	bne.n	8006ce6 <HAL_FLASH_Program+0xfe>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006cb8:	6923      	ldr	r3, [r4, #16]
 8006cba:	f023 0301 	bic.w	r3, r3, #1
    for (index = 0U; index < nbiterations; index++)
 8006cbe:	3701      	adds	r7, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006cc0:	6123      	str	r3, [r4, #16]
    for (index = 0U; index < nbiterations; index++)
 8006cc2:	9b01      	ldr	r3, [sp, #4]
 8006cc4:	b2fa      	uxtb	r2, r7
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	f108 0802 	add.w	r8, r8, #2
 8006ccc:	d8c5      	bhi.n	8006c5a <HAL_FLASH_Program+0x72>
  __HAL_UNLOCK(&pFlash);
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8006cd4:	b003      	add	sp, #12
 8006cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006cda:	6923      	ldr	r3, [r4, #16]
 8006cdc:	f023 0301 	bic.w	r3, r3, #1
 8006ce0:	2003      	movs	r0, #3
 8006ce2:	6123      	str	r3, [r4, #16]
      if (status != HAL_OK)
 8006ce4:	e7f3      	b.n	8006cce <HAL_FLASH_Program+0xe6>
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006ce6:	4b24      	ldr	r3, [pc, #144]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f013 0310 	ands.w	r3, r3, #16
 8006cee:	d01a      	beq.n	8006d26 <HAL_FLASH_Program+0x13e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006cf0:	f8da 301c 	ldr.w	r3, [sl, #28]
 8006cf4:	f043 0302 	orr.w	r3, r3, #2
 8006cf8:	f8ca 301c 	str.w	r3, [sl, #28]
 8006cfc:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8006cfe:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006d00:	4a1d      	ldr	r2, [pc, #116]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006d02:	68d2      	ldr	r2, [r2, #12]
 8006d04:	0752      	lsls	r2, r2, #29
 8006d06:	d506      	bpl.n	8006d16 <HAL_FLASH_Program+0x12e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006d08:	f8da 201c 	ldr.w	r2, [sl, #28]
 8006d0c:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8006d10:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006d12:	f8ca 201c 	str.w	r2, [sl, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006d16:	4a18      	ldr	r2, [pc, #96]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006d18:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006d1a:	6913      	ldr	r3, [r2, #16]
 8006d1c:	f023 0301 	bic.w	r3, r3, #1
    return HAL_ERROR;
 8006d20:	2001      	movs	r0, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006d22:	6113      	str	r3, [r2, #16]
      if (status != HAL_OK)
 8006d24:	e7d3      	b.n	8006cce <HAL_FLASH_Program+0xe6>
 8006d26:	2104      	movs	r1, #4
 8006d28:	e7ea      	b.n	8006d00 <HAL_FLASH_Program+0x118>
 8006d2a:	2003      	movs	r0, #3
 8006d2c:	e7cf      	b.n	8006cce <HAL_FLASH_Program+0xe6>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006d2e:	4b12      	ldr	r3, [pc, #72]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	f013 0310 	ands.w	r3, r3, #16
 8006d36:	d113      	bne.n	8006d60 <HAL_FLASH_Program+0x178>
 8006d38:	2104      	movs	r1, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006d3a:	4a0f      	ldr	r2, [pc, #60]	; (8006d78 <HAL_FLASH_Program+0x190>)
 8006d3c:	68d2      	ldr	r2, [r2, #12]
 8006d3e:	0752      	lsls	r2, r2, #29
 8006d40:	d506      	bpl.n	8006d50 <HAL_FLASH_Program+0x168>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006d42:	f8da 201c 	ldr.w	r2, [sl, #28]
 8006d46:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8006d4a:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006d4c:	f8ca 201c 	str.w	r2, [sl, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006d50:	4a09      	ldr	r2, [pc, #36]	; (8006d78 <HAL_FLASH_Program+0x190>)
    return HAL_ERROR;
 8006d52:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006d54:	60d3      	str	r3, [r2, #12]
  if(status == HAL_OK)
 8006d56:	e7ba      	b.n	8006cce <HAL_FLASH_Program+0xe6>
  __HAL_LOCK(&pFlash);
 8006d58:	2002      	movs	r0, #2
}
 8006d5a:	b003      	add	sp, #12
 8006d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006d60:	f8da 301c 	ldr.w	r3, [sl, #28]
 8006d64:	f043 0302 	orr.w	r3, r3, #2
 8006d68:	f8ca 301c 	str.w	r3, [sl, #28]
 8006d6c:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8006d6e:	2310      	movs	r3, #16
 8006d70:	e7e3      	b.n	8006d3a <HAL_FLASH_Program+0x152>
      nbiterations = 1U;
 8006d72:	9601      	str	r6, [sp, #4]
 8006d74:	e76e      	b.n	8006c54 <HAL_FLASH_Program+0x6c>
 8006d76:	bf00      	nop
 8006d78:	40022000 	.word	0x40022000
 8006d7c:	20001d88 	.word	0x20001d88

08006d80 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006d80:	4b06      	ldr	r3, [pc, #24]	; (8006d9c <HAL_FLASH_Unlock+0x1c>)
 8006d82:	6918      	ldr	r0, [r3, #16]
 8006d84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d88:	d006      	beq.n	8006d98 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006d8a:	4905      	ldr	r1, [pc, #20]	; (8006da0 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006d8c:	4a05      	ldr	r2, [pc, #20]	; (8006da4 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006d8e:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006d90:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006d92:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8006d94:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	40022000 	.word	0x40022000
 8006da0:	45670123 	.word	0x45670123
 8006da4:	cdef89ab 	.word	0xcdef89ab

08006da8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006da8:	4a03      	ldr	r2, [pc, #12]	; (8006db8 <HAL_FLASH_Lock+0x10>)
 8006daa:	6913      	ldr	r3, [r2, #16]
 8006dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8006db0:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006db2:	6113      	str	r3, [r2, #16]
}
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40022000 	.word	0x40022000

08006dbc <FLASH_WaitForLastOperation>:
{
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006dc0:	f7fe fa12 	bl	80051e8 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006dc4:	4e1e      	ldr	r6, [pc, #120]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
  uint32_t tickstart = HAL_GetTick();
 8006dc6:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006dc8:	1c60      	adds	r0, r4, #1
 8006dca:	d112      	bne.n	8006df2 <FLASH_WaitForLastOperation+0x36>
 8006dcc:	4a1c      	ldr	r2, [pc, #112]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
 8006dce:	68d3      	ldr	r3, [r2, #12]
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	d4fc      	bmi.n	8006dce <FLASH_WaitForLastOperation+0x12>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
 8006dd6:	68da      	ldr	r2, [r3, #12]
 8006dd8:	0690      	lsls	r0, r2, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006dda:	bf44      	itt	mi
 8006ddc:	2220      	movmi	r2, #32
 8006dde:	60da      	strmi	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006de0:	4b17      	ldr	r3, [pc, #92]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
 8006de2:	68da      	ldr	r2, [r3, #12]
 8006de4:	06d1      	lsls	r1, r2, #27
 8006de6:	d40f      	bmi.n	8006e08 <FLASH_WaitForLastOperation+0x4c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006de8:	68d8      	ldr	r0, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006dea:	f010 0004 	ands.w	r0, r0, #4
 8006dee:	d10b      	bne.n	8006e08 <FLASH_WaitForLastOperation+0x4c>
}
 8006df0:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006df2:	68f3      	ldr	r3, [r6, #12]
 8006df4:	07db      	lsls	r3, r3, #31
 8006df6:	d5ed      	bpl.n	8006dd4 <FLASH_WaitForLastOperation+0x18>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006df8:	b124      	cbz	r4, 8006e04 <FLASH_WaitForLastOperation+0x48>
 8006dfa:	f7fe f9f5 	bl	80051e8 <HAL_GetTick>
 8006dfe:	1b40      	subs	r0, r0, r5
 8006e00:	42a0      	cmp	r0, r4
 8006e02:	d9e1      	bls.n	8006dc8 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8006e04:	2003      	movs	r0, #3
}
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006e08:	4b0d      	ldr	r3, [pc, #52]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	f013 0310 	ands.w	r3, r3, #16
 8006e10:	d014      	beq.n	8006e3c <FLASH_WaitForLastOperation+0x80>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006e12:	490c      	ldr	r1, [pc, #48]	; (8006e44 <FLASH_WaitForLastOperation+0x88>)
 8006e14:	69ca      	ldr	r2, [r1, #28]
 8006e16:	f042 0202 	orr.w	r2, r2, #2
 8006e1a:	2014      	movs	r0, #20
    flags |= FLASH_FLAG_WRPERR;
 8006e1c:	2310      	movs	r3, #16
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006e1e:	61ca      	str	r2, [r1, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006e20:	4a07      	ldr	r2, [pc, #28]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
 8006e22:	68d2      	ldr	r2, [r2, #12]
 8006e24:	0752      	lsls	r2, r2, #29
 8006e26:	d505      	bpl.n	8006e34 <FLASH_WaitForLastOperation+0x78>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006e28:	4906      	ldr	r1, [pc, #24]	; (8006e44 <FLASH_WaitForLastOperation+0x88>)
 8006e2a:	69ca      	ldr	r2, [r1, #28]
 8006e2c:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8006e30:	4603      	mov	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8006e32:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006e34:	4a02      	ldr	r2, [pc, #8]	; (8006e40 <FLASH_WaitForLastOperation+0x84>)
    return HAL_ERROR;
 8006e36:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006e38:	60d3      	str	r3, [r2, #12]
}
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	2004      	movs	r0, #4
 8006e3e:	e7ef      	b.n	8006e20 <FLASH_WaitForLastOperation+0x64>
 8006e40:	40022000 	.word	0x40022000
 8006e44:	20001d88 	.word	0x20001d88

08006e48 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t address = 0U;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006e4c:	4e2d      	ldr	r6, [pc, #180]	; (8006f04 <HAL_FLASHEx_Erase+0xbc>)
 8006e4e:	7e33      	ldrb	r3, [r6, #24]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d054      	beq.n	8006efe <HAL_FLASHEx_Erase+0xb6>
 8006e54:	2301      	movs	r3, #1
 8006e56:	7633      	strb	r3, [r6, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006e58:	6803      	ldr	r3, [r0, #0]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	4681      	mov	r9, r0
 8006e5e:	d031      	beq.n	8006ec4 <HAL_FLASHEx_Erase+0x7c>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006e60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006e64:	4688      	mov	r8, r1
 8006e66:	f7ff ffa9 	bl	8006dbc <FLASH_WaitForLastOperation>
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	bb78      	cbnz	r0, 8006ece <HAL_FLASHEx_Erase+0x86>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8006e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e72:	f8c8 3000 	str.w	r3, [r8]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006e76:	e9d9 5301 	ldrd	r5, r3, [r9, #4]
 8006e7a:	eb05 23c3 	add.w	r3, r5, r3, lsl #11
 8006e7e:	429d      	cmp	r5, r3
 8006e80:	d225      	bcs.n	8006ece <HAL_FLASHEx_Erase+0x86>
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006e82:	4c21      	ldr	r4, [pc, #132]	; (8006f08 <HAL_FLASHEx_Erase+0xc0>)
 8006e84:	e007      	b.n	8006e96 <HAL_FLASHEx_Erase+0x4e>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006e86:	e9d9 3201 	ldrd	r3, r2, [r9, #4]
            address += FLASH_PAGE_SIZE)
 8006e8a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006e8e:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 8006e92:	42ab      	cmp	r3, r5
 8006e94:	d91c      	bls.n	8006ed0 <HAL_FLASHEx_Erase+0x88>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006e96:	61f7      	str	r7, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006e98:	6923      	ldr	r3, [r4, #16]
 8006e9a:	f043 0302 	orr.w	r3, r3, #2
 8006e9e:	6123      	str	r3, [r4, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8006ea0:	6165      	str	r5, [r4, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006ea2:	6923      	ldr	r3, [r4, #16]
 8006ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ea8:	6123      	str	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006eaa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006eae:	f7ff ff85 	bl	8006dbc <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8006eb2:	6923      	ldr	r3, [r4, #16]
 8006eb4:	f023 0302 	bic.w	r3, r3, #2
 8006eb8:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d0e3      	beq.n	8006e86 <HAL_FLASHEx_Erase+0x3e>
            *PageError = address;
 8006ebe:	f8c8 5000 	str.w	r5, [r8]
            break;
 8006ec2:	e005      	b.n	8006ed0 <HAL_FLASHEx_Erase+0x88>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006ec8:	f7ff ff78 	bl	8006dbc <FLASH_WaitForLastOperation>
 8006ecc:	b120      	cbz	r0, 8006ed8 <HAL_FLASHEx_Erase+0x90>
  HAL_StatusTypeDef status = HAL_ERROR;
 8006ece:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	7633      	strb	r3, [r6, #24]
}
 8006ed4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006ed8:	4c0b      	ldr	r4, [pc, #44]	; (8006f08 <HAL_FLASHEx_Erase+0xc0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006eda:	61f0      	str	r0, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006edc:	6923      	ldr	r3, [r4, #16]
 8006ede:	f043 0304 	orr.w	r3, r3, #4
 8006ee2:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006ee4:	6923      	ldr	r3, [r4, #16]
 8006ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eea:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006eec:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006ef0:	f7ff ff64 	bl	8006dbc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	f023 0304 	bic.w	r3, r3, #4
 8006efa:	6123      	str	r3, [r4, #16]
 8006efc:	e7e8      	b.n	8006ed0 <HAL_FLASHEx_Erase+0x88>
  __HAL_LOCK(&pFlash);
 8006efe:	2002      	movs	r0, #2
}
 8006f00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f04:	20001d88 	.word	0x20001d88
 8006f08:	40022000 	.word	0x40022000

08006f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006f10:	680c      	ldr	r4, [r1, #0]
{
 8006f12:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006f14:	2c00      	cmp	r4, #0
 8006f16:	d077      	beq.n	8007008 <HAL_GPIO_Init+0xfc>
 8006f18:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f1c:	4e69      	ldr	r6, [pc, #420]	; (80070c4 <HAL_GPIO_Init+0x1b8>)
  uint32_t position = 0x00u;
 8006f1e:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006f20:	f04f 0b01 	mov.w	fp, #1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f24:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006f26:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8006f2a:	ea17 0a04 	ands.w	sl, r7, r4
 8006f2e:	d065      	beq.n	8006ffc <HAL_GPIO_Init+0xf0>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f30:	f8de 1004 	ldr.w	r1, [lr, #4]
 8006f34:	f001 0203 	and.w	r2, r1, #3
 8006f38:	1e55      	subs	r5, r2, #1
 8006f3a:	2d01      	cmp	r5, #1
 8006f3c:	d967      	bls.n	800700e <HAL_GPIO_Init+0x102>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f3e:	2a03      	cmp	r2, #3
 8006f40:	f040 80ab 	bne.w	800709a <HAL_GPIO_Init+0x18e>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006f44:	fa02 f20c 	lsl.w	r2, r2, ip
 8006f48:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8006f4a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006f4c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006f4e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f50:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8006f54:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f56:	d051      	beq.n	8006ffc <HAL_GPIO_Init+0xf0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f58:	4d5b      	ldr	r5, [pc, #364]	; (80070c8 <HAL_GPIO_Init+0x1bc>)
 8006f5a:	69aa      	ldr	r2, [r5, #24]
 8006f5c:	f042 0201 	orr.w	r2, r2, #1
 8006f60:	61aa      	str	r2, [r5, #24]
 8006f62:	69aa      	ldr	r2, [r5, #24]
 8006f64:	f002 0201 	and.w	r2, r2, #1
 8006f68:	9203      	str	r2, [sp, #12]
 8006f6a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8006f6c:	f023 0203 	bic.w	r2, r3, #3
 8006f70:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006f74:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f78:	f003 0503 	and.w	r5, r3, #3
 8006f7c:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp = SYSCFG->EXTICR[position >> 2u];
 8006f80:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f82:	250f      	movs	r5, #15
 8006f84:	fa05 f809 	lsl.w	r8, r5, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f88:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f8c:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f90:	d015      	beq.n	8006fbe <HAL_GPIO_Init+0xb2>
 8006f92:	4d4e      	ldr	r5, [pc, #312]	; (80070cc <HAL_GPIO_Init+0x1c0>)
 8006f94:	42a8      	cmp	r0, r5
 8006f96:	f000 808b 	beq.w	80070b0 <HAL_GPIO_Init+0x1a4>
 8006f9a:	4d4d      	ldr	r5, [pc, #308]	; (80070d0 <HAL_GPIO_Init+0x1c4>)
 8006f9c:	42a8      	cmp	r0, r5
 8006f9e:	f000 808b 	beq.w	80070b8 <HAL_GPIO_Init+0x1ac>
 8006fa2:	4d4c      	ldr	r5, [pc, #304]	; (80070d4 <HAL_GPIO_Init+0x1c8>)
 8006fa4:	42a8      	cmp	r0, r5
 8006fa6:	d07d      	beq.n	80070a4 <HAL_GPIO_Init+0x198>
 8006fa8:	4d4b      	ldr	r5, [pc, #300]	; (80070d8 <HAL_GPIO_Init+0x1cc>)
 8006faa:	42a8      	cmp	r0, r5
 8006fac:	bf13      	iteet	ne
 8006fae:	2505      	movne	r5, #5
 8006fb0:	f04f 0804 	moveq.w	r8, #4
 8006fb4:	fa08 f509 	lsleq.w	r5, r8, r9
 8006fb8:	fa05 f509 	lslne.w	r5, r5, r9
 8006fbc:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006fbe:	6097      	str	r7, [r2, #8]
        temp = EXTI->RTSR;
 8006fc0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8006fc2:	ea6f 050a 	mvn.w	r5, sl
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006fc6:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8006fc8:	bf54      	ite	pl
 8006fca:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006fcc:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR = temp;
 8006fd0:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8006fd2:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006fd4:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8006fd6:	bf54      	ite	pl
 8006fd8:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006fda:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR = temp;
 8006fde:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8006fe0:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006fe2:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8006fe4:	bf54      	ite	pl
 8006fe6:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006fe8:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR = temp;
 8006fec:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006fee:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006ff0:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8006ff2:	bf54      	ite	pl
 8006ff4:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006ff6:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR = temp;
 8006ffa:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8006ffc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ffe:	fa34 f203 	lsrs.w	r2, r4, r3
 8007002:	f10c 0c02 	add.w	ip, ip, #2
 8007006:	d18e      	bne.n	8006f26 <HAL_GPIO_Init+0x1a>
  }
}
 8007008:	b005      	add	sp, #20
 800700a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800700e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007012:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8007016:	f04f 0803 	mov.w	r8, #3
 800701a:	fa08 f80c 	lsl.w	r8, r8, ip
 800701e:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007022:	fa05 f50c 	lsl.w	r5, r5, ip
 8007026:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 800702a:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800702c:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8007030:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007034:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007038:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800703c:	409f      	lsls	r7, r3
 800703e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8007042:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007044:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8007046:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800704a:	f8de 7008 	ldr.w	r7, [lr, #8]
 800704e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007052:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007056:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007058:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800705a:	fa02 f20c 	lsl.w	r2, r2, ip
 800705e:	f47f af74 	bne.w	8006f4a <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3u];
 8007062:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007066:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800706a:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800706e:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8007072:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007074:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007078:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800707c:	fa07 f708 	lsl.w	r7, r7, r8
 8007080:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007082:	270f      	movs	r7, #15
 8007084:	fa07 f808 	lsl.w	r8, r7, r8
 8007088:	9f00      	ldr	r7, [sp, #0]
 800708a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800708e:	9f01      	ldr	r7, [sp, #4]
 8007090:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3u] = temp;
 8007094:	f8c9 7020 	str.w	r7, [r9, #32]
 8007098:	e757      	b.n	8006f4a <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800709a:	2503      	movs	r5, #3
 800709c:	fa05 f50c 	lsl.w	r5, r5, ip
 80070a0:	43ed      	mvns	r5, r5
 80070a2:	e7cf      	b.n	8007044 <HAL_GPIO_Init+0x138>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80070a4:	f04f 0803 	mov.w	r8, #3
 80070a8:	fa08 f509 	lsl.w	r5, r8, r9
 80070ac:	432f      	orrs	r7, r5
 80070ae:	e786      	b.n	8006fbe <HAL_GPIO_Init+0xb2>
 80070b0:	fa0b f509 	lsl.w	r5, fp, r9
 80070b4:	432f      	orrs	r7, r5
 80070b6:	e782      	b.n	8006fbe <HAL_GPIO_Init+0xb2>
 80070b8:	f04f 0802 	mov.w	r8, #2
 80070bc:	fa08 f509 	lsl.w	r5, r8, r9
 80070c0:	432f      	orrs	r7, r5
 80070c2:	e77c      	b.n	8006fbe <HAL_GPIO_Init+0xb2>
 80070c4:	40010400 	.word	0x40010400
 80070c8:	40021000 	.word	0x40021000
 80070cc:	48000400 	.word	0x48000400
 80070d0:	48000800 	.word	0x48000800
 80070d4:	48000c00 	.word	0x48000c00
 80070d8:	48001000 	.word	0x48001000

080070dc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80070dc:	6903      	ldr	r3, [r0, #16]
 80070de:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80070e0:	bf14      	ite	ne
 80070e2:	2001      	movne	r0, #1
 80070e4:	2000      	moveq	r0, #0
 80070e6:	4770      	bx	lr

080070e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80070e8:	b10a      	cbz	r2, 80070ee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070ea:	6181      	str	r1, [r0, #24]
 80070ec:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80070ee:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop

080070f4 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f000 8270 	beq.w	80075da <HAL_RCC_OscConfig+0x4e6>
{
 80070fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070fe:	6803      	ldr	r3, [r0, #0]
 8007100:	07d9      	lsls	r1, r3, #31
{
 8007102:	b083      	sub	sp, #12
 8007104:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007106:	d54d      	bpl.n	80071a4 <HAL_RCC_OscConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007108:	49ae      	ldr	r1, [pc, #696]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 800710a:	684a      	ldr	r2, [r1, #4]
 800710c:	f002 020c 	and.w	r2, r2, #12
 8007110:	2a04      	cmp	r2, #4
 8007112:	f000 8161 	beq.w	80073d8 <HAL_RCC_OscConfig+0x2e4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007116:	684a      	ldr	r2, [r1, #4]
 8007118:	f002 020c 	and.w	r2, r2, #12
 800711c:	2a08      	cmp	r2, #8
 800711e:	f000 8157 	beq.w	80073d0 <HAL_RCC_OscConfig+0x2dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007122:	6863      	ldr	r3, [r4, #4]
 8007124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007128:	d017      	beq.n	800715a <HAL_RCC_OscConfig+0x66>
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 818e 	beq.w	800744c <HAL_RCC_OscConfig+0x358>
 8007130:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007134:	f000 823c 	beq.w	80075b0 <HAL_RCC_OscConfig+0x4bc>
 8007138:	4ba2      	ldr	r3, [pc, #648]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007148:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800714a:	4a9e      	ldr	r2, [pc, #632]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 800714c:	68a1      	ldr	r1, [r4, #8]
 800714e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007150:	f023 030f 	bic.w	r3, r3, #15
 8007154:	430b      	orrs	r3, r1
 8007156:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007158:	e00a      	b.n	8007170 <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800715a:	4a9a      	ldr	r2, [pc, #616]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 800715c:	6813      	ldr	r3, [r2, #0]
 800715e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007162:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007164:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007166:	68a1      	ldr	r1, [r4, #8]
 8007168:	f023 030f 	bic.w	r3, r3, #15
 800716c:	430b      	orrs	r3, r1
 800716e:	62d3      	str	r3, [r2, #44]	; 0x2c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007170:	f7fe f83a 	bl	80051e8 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007174:	4f93      	ldr	r7, [pc, #588]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
        tickstart = HAL_GetTick();
 8007176:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007178:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800717c:	2601      	movs	r6, #1
 800717e:	e005      	b.n	800718c <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007180:	f7fe f832 	bl	80051e8 <HAL_GetTick>
 8007184:	1b40      	subs	r0, r0, r5
 8007186:	2864      	cmp	r0, #100	; 0x64
 8007188:	f200 815c 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 800718c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007190:	683a      	ldr	r2, [r7, #0]
 8007192:	fa98 f3a8 	rbit	r3, r8
 8007196:	fab3 f383 	clz	r3, r3
 800719a:	fa06 f303 	lsl.w	r3, r6, r3
 800719e:	4213      	tst	r3, r2
 80071a0:	d0ee      	beq.n	8007180 <HAL_RCC_OscConfig+0x8c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079f      	lsls	r7, r3, #30
 80071a6:	d53f      	bpl.n	8007228 <HAL_RCC_OscConfig+0x134>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80071a8:	4a86      	ldr	r2, [pc, #536]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 80071aa:	6851      	ldr	r1, [r2, #4]
 80071ac:	f011 0f0c 	tst.w	r1, #12
 80071b0:	f000 80c2 	beq.w	8007338 <HAL_RCC_OscConfig+0x244>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80071b4:	6851      	ldr	r1, [r2, #4]
 80071b6:	f001 010c 	and.w	r1, r1, #12
 80071ba:	2908      	cmp	r1, #8
 80071bc:	f000 80b8 	beq.w	8007330 <HAL_RCC_OscConfig+0x23c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071c0:	6922      	ldr	r2, [r4, #16]
 80071c2:	2a00      	cmp	r2, #0
 80071c4:	f000 8197 	beq.w	80074f6 <HAL_RCC_OscConfig+0x402>
 80071c8:	2501      	movs	r5, #1
 80071ca:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071ce:	fab3 f383 	clz	r3, r3
 80071d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80071d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80071da:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071dc:	4f79      	ldr	r7, [pc, #484]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
        __HAL_RCC_HSI_ENABLE();
 80071de:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 80071e0:	f7fe f802 	bl	80051e8 <HAL_GetTick>
 80071e4:	f04f 0802 	mov.w	r8, #2
 80071e8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071ea:	e005      	b.n	80071f8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071ec:	f7fd fffc 	bl	80051e8 <HAL_GetTick>
 80071f0:	1b80      	subs	r0, r0, r6
 80071f2:	2802      	cmp	r0, #2
 80071f4:	f200 8126 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 80071f8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	fa98 f3a8 	rbit	r3, r8
 8007202:	fab3 f383 	clz	r3, r3
 8007206:	fa05 f303 	lsl.w	r3, r5, r3
 800720a:	4213      	tst	r3, r2
 800720c:	d0ee      	beq.n	80071ec <HAL_RCC_OscConfig+0xf8>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800720e:	6839      	ldr	r1, [r7, #0]
 8007210:	22f8      	movs	r2, #248	; 0xf8
 8007212:	fa92 f2a2 	rbit	r2, r2
 8007216:	6963      	ldr	r3, [r4, #20]
 8007218:	fab2 f282 	clz	r2, r2
 800721c:	4093      	lsls	r3, r2
 800721e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8007222:	4313      	orrs	r3, r2
 8007224:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	071d      	lsls	r5, r3, #28
 800722a:	d420      	bmi.n	800726e <HAL_RCC_OscConfig+0x17a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800722c:	0758      	lsls	r0, r3, #29
 800722e:	d54a      	bpl.n	80072c6 <HAL_RCC_OscConfig+0x1d2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007230:	4b64      	ldr	r3, [pc, #400]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 8007232:	69da      	ldr	r2, [r3, #28]
 8007234:	00d1      	lsls	r1, r2, #3
 8007236:	f140 80ba 	bpl.w	80073ae <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 800723a:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800723c:	4e62      	ldr	r6, [pc, #392]	; (80073c8 <HAL_RCC_OscConfig+0x2d4>)
 800723e:	6833      	ldr	r3, [r6, #0]
 8007240:	05da      	lsls	r2, r3, #23
 8007242:	f140 80ef 	bpl.w	8007424 <HAL_RCC_OscConfig+0x330>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	2b01      	cmp	r3, #1
 800724a:	f000 8178 	beq.w	800753e <HAL_RCC_OscConfig+0x44a>
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 8123 	beq.w	800749a <HAL_RCC_OscConfig+0x3a6>
 8007254:	2b05      	cmp	r3, #5
 8007256:	4b5b      	ldr	r3, [pc, #364]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 8007258:	6a1a      	ldr	r2, [r3, #32]
 800725a:	f000 81b6 	beq.w	80075ca <HAL_RCC_OscConfig+0x4d6>
 800725e:	f022 0201 	bic.w	r2, r2, #1
 8007262:	621a      	str	r2, [r3, #32]
 8007264:	6a1a      	ldr	r2, [r3, #32]
 8007266:	f022 0204 	bic.w	r2, r2, #4
 800726a:	621a      	str	r2, [r3, #32]
 800726c:	e16c      	b.n	8007548 <HAL_RCC_OscConfig+0x454>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800726e:	69a2      	ldr	r2, [r4, #24]
 8007270:	2a00      	cmp	r2, #0
 8007272:	d076      	beq.n	8007362 <HAL_RCC_OscConfig+0x26e>
 8007274:	2601      	movs	r6, #1
 8007276:	fa96 f2a6 	rbit	r2, r6
      __HAL_RCC_LSI_ENABLE();
 800727a:	4b54      	ldr	r3, [pc, #336]	; (80073cc <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800727c:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80073c4 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_LSI_ENABLE();
 8007280:	fab2 f282 	clz	r2, r2
 8007284:	4413      	add	r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	2502      	movs	r5, #2
 800728a:	601e      	str	r6, [r3, #0]
      tickstart = HAL_GetTick();
 800728c:	f7fd ffac 	bl	80051e8 <HAL_GetTick>
 8007290:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007292:	e005      	b.n	80072a0 <HAL_RCC_OscConfig+0x1ac>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007294:	f7fd ffa8 	bl	80051e8 <HAL_GetTick>
 8007298:	1bc0      	subs	r0, r0, r7
 800729a:	2802      	cmp	r0, #2
 800729c:	f200 80d2 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 80072a0:	fa95 f3a5 	rbit	r3, r5
 80072a4:	fa95 f3a5 	rbit	r3, r5
 80072a8:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ac:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80072b0:	fa95 f3a5 	rbit	r3, r5
 80072b4:	fab3 f383 	clz	r3, r3
 80072b8:	fa06 f303 	lsl.w	r3, r6, r3
 80072bc:	4213      	tst	r3, r2
 80072be:	d0e9      	beq.n	8007294 <HAL_RCC_OscConfig+0x1a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	0758      	lsls	r0, r3, #29
 80072c4:	d4b4      	bmi.n	8007230 <HAL_RCC_OscConfig+0x13c>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072c6:	69e0      	ldr	r0, [r4, #28]
 80072c8:	b370      	cbz	r0, 8007328 <HAL_RCC_OscConfig+0x234>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80072ca:	4d3e      	ldr	r5, [pc, #248]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 80072cc:	686b      	ldr	r3, [r5, #4]
 80072ce:	f003 030c 	and.w	r3, r3, #12
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	f000 815b 	beq.w	800758e <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072d8:	2802      	cmp	r0, #2
 80072da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072de:	f000 817e 	beq.w	80075de <HAL_RCC_OscConfig+0x4ea>
 80072e2:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072e6:	fab3 f383 	clz	r3, r3
 80072ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80072ee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	2200      	movs	r2, #0
 80072f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072f8:	f7fd ff76 	bl	80051e8 <HAL_GetTick>
 80072fc:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8007300:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007302:	2601      	movs	r6, #1
 8007304:	e005      	b.n	8007312 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007306:	f7fd ff6f 	bl	80051e8 <HAL_GetTick>
 800730a:	1b00      	subs	r0, r0, r4
 800730c:	2802      	cmp	r0, #2
 800730e:	f200 8099 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 8007312:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007316:	682a      	ldr	r2, [r5, #0]
 8007318:	fa97 f3a7 	rbit	r3, r7
 800731c:	fab3 f383 	clz	r3, r3
 8007320:	fa06 f303 	lsl.w	r3, r6, r3
 8007324:	4213      	tst	r3, r2
 8007326:	d1ee      	bne.n	8007306 <HAL_RCC_OscConfig+0x212>
        }
      }
    }
  }

  return HAL_OK;
 8007328:	2000      	movs	r0, #0
}
 800732a:	b003      	add	sp, #12
 800732c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007330:	6852      	ldr	r2, [r2, #4]
 8007332:	03d6      	lsls	r6, r2, #15
 8007334:	f53f af44 	bmi.w	80071c0 <HAL_RCC_OscConfig+0xcc>
 8007338:	2202      	movs	r2, #2
 800733a:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800733e:	4921      	ldr	r1, [pc, #132]	; (80073c4 <HAL_RCC_OscConfig+0x2d0>)
 8007340:	6808      	ldr	r0, [r1, #0]
 8007342:	fa92 f2a2 	rbit	r2, r2
 8007346:	2101      	movs	r1, #1
 8007348:	fab2 f282 	clz	r2, r2
 800734c:	fa01 f202 	lsl.w	r2, r1, r2
 8007350:	4202      	tst	r2, r0
 8007352:	d056      	beq.n	8007402 <HAL_RCC_OscConfig+0x30e>
 8007354:	6922      	ldr	r2, [r4, #16]
 8007356:	428a      	cmp	r2, r1
 8007358:	d053      	beq.n	8007402 <HAL_RCC_OscConfig+0x30e>
        return HAL_ERROR;
 800735a:	2001      	movs	r0, #1
}
 800735c:	b003      	add	sp, #12
 800735e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007362:	2701      	movs	r7, #1
 8007364:	fa97 f1a7 	rbit	r1, r7
      __HAL_RCC_LSI_DISABLE();
 8007368:	4b18      	ldr	r3, [pc, #96]	; (80073cc <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800736a:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80073c4 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_LSI_DISABLE();
 800736e:	fab1 f181 	clz	r1, r1
 8007372:	440b      	add	r3, r1
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	2502      	movs	r5, #2
 8007378:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800737a:	f7fd ff35 	bl	80051e8 <HAL_GetTick>
 800737e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007380:	e004      	b.n	800738c <HAL_RCC_OscConfig+0x298>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007382:	f7fd ff31 	bl	80051e8 <HAL_GetTick>
 8007386:	1b80      	subs	r0, r0, r6
 8007388:	2802      	cmp	r0, #2
 800738a:	d85b      	bhi.n	8007444 <HAL_RCC_OscConfig+0x350>
 800738c:	fa95 f3a5 	rbit	r3, r5
 8007390:	fa95 f3a5 	rbit	r3, r5
 8007394:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007398:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800739c:	fa95 f3a5 	rbit	r3, r5
 80073a0:	fab3 f383 	clz	r3, r3
 80073a4:	fa07 f303 	lsl.w	r3, r7, r3
 80073a8:	4213      	tst	r3, r2
 80073aa:	d1ea      	bne.n	8007382 <HAL_RCC_OscConfig+0x28e>
 80073ac:	e788      	b.n	80072c0 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_PWR_CLK_ENABLE();
 80073ae:	69da      	ldr	r2, [r3, #28]
 80073b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80073b4:	61da      	str	r2, [r3, #28]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073bc:	9301      	str	r3, [sp, #4]
 80073be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80073c0:	2501      	movs	r5, #1
 80073c2:	e73b      	b.n	800723c <HAL_RCC_OscConfig+0x148>
 80073c4:	40021000 	.word	0x40021000
 80073c8:	40007000 	.word	0x40007000
 80073cc:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80073d0:	684a      	ldr	r2, [r1, #4]
 80073d2:	03d2      	lsls	r2, r2, #15
 80073d4:	f57f aea5 	bpl.w	8007122 <HAL_RCC_OscConfig+0x2e>
 80073d8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80073dc:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073e0:	49a7      	ldr	r1, [pc, #668]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 80073e2:	6808      	ldr	r0, [r1, #0]
 80073e4:	fa92 f2a2 	rbit	r2, r2
 80073e8:	2101      	movs	r1, #1
 80073ea:	fab2 f282 	clz	r2, r2
 80073ee:	fa01 f202 	lsl.w	r2, r1, r2
 80073f2:	4202      	tst	r2, r0
 80073f4:	f43f aed6 	beq.w	80071a4 <HAL_RCC_OscConfig+0xb0>
 80073f8:	6862      	ldr	r2, [r4, #4]
 80073fa:	2a00      	cmp	r2, #0
 80073fc:	f47f aed2 	bne.w	80071a4 <HAL_RCC_OscConfig+0xb0>
 8007400:	e7ab      	b.n	800735a <HAL_RCC_OscConfig+0x266>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007402:	4d9f      	ldr	r5, [pc, #636]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 8007404:	21f8      	movs	r1, #248	; 0xf8
 8007406:	6828      	ldr	r0, [r5, #0]
 8007408:	fa91 f1a1 	rbit	r1, r1
 800740c:	6962      	ldr	r2, [r4, #20]
 800740e:	fab1 f181 	clz	r1, r1
 8007412:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8007416:	408a      	lsls	r2, r1
 8007418:	4302      	orrs	r2, r0
 800741a:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800741c:	071d      	lsls	r5, r3, #28
 800741e:	f57f af05 	bpl.w	800722c <HAL_RCC_OscConfig+0x138>
 8007422:	e724      	b.n	800726e <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007424:	6833      	ldr	r3, [r6, #0]
 8007426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800742a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800742c:	f7fd fedc 	bl	80051e8 <HAL_GetTick>
 8007430:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007432:	6833      	ldr	r3, [r6, #0]
 8007434:	05db      	lsls	r3, r3, #23
 8007436:	f53f af06 	bmi.w	8007246 <HAL_RCC_OscConfig+0x152>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800743a:	f7fd fed5 	bl	80051e8 <HAL_GetTick>
 800743e:	1bc0      	subs	r0, r0, r7
 8007440:	2864      	cmp	r0, #100	; 0x64
 8007442:	d9f6      	bls.n	8007432 <HAL_RCC_OscConfig+0x33e>
            return HAL_TIMEOUT;
 8007444:	2003      	movs	r0, #3
}
 8007446:	b003      	add	sp, #12
 8007448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800744c:	4d8c      	ldr	r5, [pc, #560]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 800744e:	682b      	ldr	r3, [r5, #0]
 8007450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	682b      	ldr	r3, [r5, #0]
 8007458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800745c:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800745e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007460:	68a2      	ldr	r2, [r4, #8]
 8007462:	f023 030f 	bic.w	r3, r3, #15
 8007466:	4313      	orrs	r3, r2
 8007468:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 800746a:	f7fd febd 	bl	80051e8 <HAL_GetTick>
 800746e:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8007472:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007474:	2701      	movs	r7, #1
 8007476:	e004      	b.n	8007482 <HAL_RCC_OscConfig+0x38e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007478:	f7fd feb6 	bl	80051e8 <HAL_GetTick>
 800747c:	1b80      	subs	r0, r0, r6
 800747e:	2864      	cmp	r0, #100	; 0x64
 8007480:	d8e0      	bhi.n	8007444 <HAL_RCC_OscConfig+0x350>
 8007482:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007486:	682a      	ldr	r2, [r5, #0]
 8007488:	fa98 f3a8 	rbit	r3, r8
 800748c:	fab3 f383 	clz	r3, r3
 8007490:	fa07 f303 	lsl.w	r3, r7, r3
 8007494:	4213      	tst	r3, r2
 8007496:	d1ef      	bne.n	8007478 <HAL_RCC_OscConfig+0x384>
 8007498:	e683      	b.n	80071a2 <HAL_RCC_OscConfig+0xae>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800749a:	4e79      	ldr	r6, [pc, #484]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 800749c:	6a33      	ldr	r3, [r6, #32]
 800749e:	f023 0301 	bic.w	r3, r3, #1
 80074a2:	6233      	str	r3, [r6, #32]
 80074a4:	6a33      	ldr	r3, [r6, #32]
 80074a6:	f023 0304 	bic.w	r3, r3, #4
 80074aa:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80074ac:	f7fd fe9c 	bl	80051e8 <HAL_GetTick>
 80074b0:	f04f 0902 	mov.w	r9, #2
 80074b4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074b6:	f04f 0801 	mov.w	r8, #1
 80074ba:	e006      	b.n	80074ca <HAL_RCC_OscConfig+0x3d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074bc:	f7fd fe94 	bl	80051e8 <HAL_GetTick>
 80074c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80074c4:	1bc0      	subs	r0, r0, r7
 80074c6:	4298      	cmp	r0, r3
 80074c8:	d8bc      	bhi.n	8007444 <HAL_RCC_OscConfig+0x350>
 80074ca:	fa99 f3a9 	rbit	r3, r9
 80074ce:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074d2:	6a32      	ldr	r2, [r6, #32]
 80074d4:	fa99 f3a9 	rbit	r3, r9
 80074d8:	fab3 f383 	clz	r3, r3
 80074dc:	fa08 f303 	lsl.w	r3, r8, r3
 80074e0:	4213      	tst	r3, r2
 80074e2:	d1eb      	bne.n	80074bc <HAL_RCC_OscConfig+0x3c8>
    if(pwrclkchanged == SET)
 80074e4:	2d00      	cmp	r5, #0
 80074e6:	f43f aeee 	beq.w	80072c6 <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 80074ea:	4a65      	ldr	r2, [pc, #404]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 80074ec:	69d3      	ldr	r3, [r2, #28]
 80074ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074f2:	61d3      	str	r3, [r2, #28]
 80074f4:	e6e7      	b.n	80072c6 <HAL_RCC_OscConfig+0x1d2>
 80074f6:	2601      	movs	r6, #1
 80074f8:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80074fc:	fab3 f383 	clz	r3, r3
 8007500:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007504:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007508:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800750a:	4f5d      	ldr	r7, [pc, #372]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
        __HAL_RCC_HSI_DISABLE();
 800750c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800750e:	f7fd fe6b 	bl	80051e8 <HAL_GetTick>
 8007512:	f04f 0802 	mov.w	r8, #2
 8007516:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007518:	e004      	b.n	8007524 <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800751a:	f7fd fe65 	bl	80051e8 <HAL_GetTick>
 800751e:	1b40      	subs	r0, r0, r5
 8007520:	2802      	cmp	r0, #2
 8007522:	d88f      	bhi.n	8007444 <HAL_RCC_OscConfig+0x350>
 8007524:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007528:	683a      	ldr	r2, [r7, #0]
 800752a:	fa98 f3a8 	rbit	r3, r8
 800752e:	fab3 f383 	clz	r3, r3
 8007532:	fa06 f303 	lsl.w	r3, r6, r3
 8007536:	4213      	tst	r3, r2
 8007538:	d1ef      	bne.n	800751a <HAL_RCC_OscConfig+0x426>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	e674      	b.n	8007228 <HAL_RCC_OscConfig+0x134>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800753e:	4a50      	ldr	r2, [pc, #320]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
 8007540:	6a13      	ldr	r3, [r2, #32]
 8007542:	f043 0301 	orr.w	r3, r3, #1
 8007546:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8007548:	f7fd fe4e 	bl	80051e8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800754c:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8007680 <HAL_RCC_OscConfig+0x58c>
      tickstart = HAL_GetTick();
 8007550:	4606      	mov	r6, r0
 8007552:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007556:	2701      	movs	r7, #1
 8007558:	e007      	b.n	800756a <HAL_RCC_OscConfig+0x476>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800755a:	f7fd fe45 	bl	80051e8 <HAL_GetTick>
 800755e:	f241 3388 	movw	r3, #5000	; 0x1388
 8007562:	1b80      	subs	r0, r0, r6
 8007564:	4298      	cmp	r0, r3
 8007566:	f63f af6d 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 800756a:	fa99 f3a9 	rbit	r3, r9
 800756e:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007572:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8007576:	fa99 f3a9 	rbit	r3, r9
 800757a:	fab3 f383 	clz	r3, r3
 800757e:	fa07 f303 	lsl.w	r3, r7, r3
 8007582:	4213      	tst	r3, r2
 8007584:	d0e9      	beq.n	800755a <HAL_RCC_OscConfig+0x466>
    if(pwrclkchanged == SET)
 8007586:	2d00      	cmp	r5, #0
 8007588:	f43f ae9d 	beq.w	80072c6 <HAL_RCC_OscConfig+0x1d2>
 800758c:	e7ad      	b.n	80074ea <HAL_RCC_OscConfig+0x3f6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800758e:	2801      	cmp	r0, #1
 8007590:	f43f aecb 	beq.w	800732a <HAL_RCC_OscConfig+0x236>
        pll_config = RCC->CFGR;
 8007594:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007596:	6a22      	ldr	r2, [r4, #32]
 8007598:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800759c:	4291      	cmp	r1, r2
 800759e:	f47f aedc 	bne.w	800735a <HAL_RCC_OscConfig+0x266>
 80075a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80075a4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    return HAL_ERROR;
 80075a8:	1a18      	subs	r0, r3, r0
 80075aa:	bf18      	it	ne
 80075ac:	2001      	movne	r0, #1
 80075ae:	e6bc      	b.n	800732a <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80075b4:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80075be:	601a      	str	r2, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80075c6:	601a      	str	r2, [r3, #0]
 80075c8:	e5bf      	b.n	800714a <HAL_RCC_OscConfig+0x56>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075ca:	f042 0204 	orr.w	r2, r2, #4
 80075ce:	621a      	str	r2, [r3, #32]
 80075d0:	6a1a      	ldr	r2, [r3, #32]
 80075d2:	f042 0201 	orr.w	r2, r2, #1
 80075d6:	621a      	str	r2, [r3, #32]
 80075d8:	e7b6      	b.n	8007548 <HAL_RCC_OscConfig+0x454>
    return HAL_ERROR;
 80075da:	2001      	movs	r0, #1
}
 80075dc:	4770      	bx	lr
 80075de:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80075e2:	fab3 f383 	clz	r3, r3
 80075e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80075ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	2200      	movs	r2, #0
 80075f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80075f4:	f7fd fdf8 	bl	80051e8 <HAL_GetTick>
 80075f8:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80075fc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80075fe:	2701      	movs	r7, #1
 8007600:	e005      	b.n	800760e <HAL_RCC_OscConfig+0x51a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007602:	f7fd fdf1 	bl	80051e8 <HAL_GetTick>
 8007606:	1b80      	subs	r0, r0, r6
 8007608:	2802      	cmp	r0, #2
 800760a:	f63f af1b 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 800760e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007612:	682a      	ldr	r2, [r5, #0]
 8007614:	fa98 f3a8 	rbit	r3, r8
 8007618:	fab3 f383 	clz	r3, r3
 800761c:	fa07 f303 	lsl.w	r3, r7, r3
 8007620:	4213      	tst	r3, r2
 8007622:	d1ee      	bne.n	8007602 <HAL_RCC_OscConfig+0x50e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007624:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8007628:	686a      	ldr	r2, [r5, #4]
 800762a:	430b      	orrs	r3, r1
 800762c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8007630:	4313      	orrs	r3, r2
 8007632:	606b      	str	r3, [r5, #4]
 8007634:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007638:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800763c:	fab3 f383 	clz	r3, r3
 8007640:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007644:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007648:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800764a:	4d0d      	ldr	r5, [pc, #52]	; (8007680 <HAL_RCC_OscConfig+0x58c>)
        __HAL_RCC_PLL_ENABLE();
 800764c:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 800764e:	f7fd fdcb 	bl	80051e8 <HAL_GetTick>
 8007652:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8007656:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007658:	2601      	movs	r6, #1
 800765a:	e005      	b.n	8007668 <HAL_RCC_OscConfig+0x574>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800765c:	f7fd fdc4 	bl	80051e8 <HAL_GetTick>
 8007660:	1b00      	subs	r0, r0, r4
 8007662:	2802      	cmp	r0, #2
 8007664:	f63f aeee 	bhi.w	8007444 <HAL_RCC_OscConfig+0x350>
 8007668:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800766c:	682a      	ldr	r2, [r5, #0]
 800766e:	fa97 f3a7 	rbit	r3, r7
 8007672:	fab3 f383 	clz	r3, r3
 8007676:	fa06 f303 	lsl.w	r3, r6, r3
 800767a:	4213      	tst	r3, r2
 800767c:	d0ee      	beq.n	800765c <HAL_RCC_OscConfig+0x568>
 800767e:	e653      	b.n	8007328 <HAL_RCC_OscConfig+0x234>
 8007680:	40021000 	.word	0x40021000

08007684 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007684:	2800      	cmp	r0, #0
 8007686:	f000 80b2 	beq.w	80077ee <HAL_RCC_ClockConfig+0x16a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800768a:	4a65      	ldr	r2, [pc, #404]	; (8007820 <HAL_RCC_ClockConfig+0x19c>)
 800768c:	6813      	ldr	r3, [r2, #0]
 800768e:	f003 0307 	and.w	r3, r3, #7
 8007692:	428b      	cmp	r3, r1
{
 8007694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007698:	460d      	mov	r5, r1
 800769a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800769c:	d20c      	bcs.n	80076b8 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800769e:	6813      	ldr	r3, [r2, #0]
 80076a0:	f023 0307 	bic.w	r3, r3, #7
 80076a4:	430b      	orrs	r3, r1
 80076a6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076a8:	6813      	ldr	r3, [r2, #0]
 80076aa:	f003 0307 	and.w	r3, r3, #7
 80076ae:	428b      	cmp	r3, r1
 80076b0:	d002      	beq.n	80076b8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80076b2:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 80076b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	079f      	lsls	r7, r3, #30
 80076bc:	d506      	bpl.n	80076cc <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076be:	4959      	ldr	r1, [pc, #356]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 80076c0:	68a0      	ldr	r0, [r4, #8]
 80076c2:	684a      	ldr	r2, [r1, #4]
 80076c4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80076c8:	4302      	orrs	r2, r0
 80076ca:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076cc:	07de      	lsls	r6, r3, #31
 80076ce:	d52d      	bpl.n	800772c <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076d0:	6862      	ldr	r2, [r4, #4]
 80076d2:	2a01      	cmp	r2, #1
 80076d4:	f000 808d 	beq.w	80077f2 <HAL_RCC_ClockConfig+0x16e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076d8:	2a02      	cmp	r2, #2
 80076da:	bf0c      	ite	eq
 80076dc:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80076e0:	2302      	movne	r3, #2
 80076e2:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076e6:	494f      	ldr	r1, [pc, #316]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 80076e8:	6808      	ldr	r0, [r1, #0]
 80076ea:	fa93 f3a3 	rbit	r3, r3
 80076ee:	2101      	movs	r1, #1
 80076f0:	fab3 f383 	clz	r3, r3
 80076f4:	fa01 f303 	lsl.w	r3, r1, r3
 80076f8:	4203      	tst	r3, r0
 80076fa:	d0da      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80076fc:	4e49      	ldr	r6, [pc, #292]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 80076fe:	6873      	ldr	r3, [r6, #4]
 8007700:	f023 0303 	bic.w	r3, r3, #3
 8007704:	4313      	orrs	r3, r2
 8007706:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8007708:	f7fd fd6e 	bl	80051e8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800770c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007710:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007712:	e004      	b.n	800771e <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007714:	f7fd fd68 	bl	80051e8 <HAL_GetTick>
 8007718:	1bc0      	subs	r0, r0, r7
 800771a:	4540      	cmp	r0, r8
 800771c:	d879      	bhi.n	8007812 <HAL_RCC_ClockConfig+0x18e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800771e:	6873      	ldr	r3, [r6, #4]
 8007720:	6862      	ldr	r2, [r4, #4]
 8007722:	f003 030c 	and.w	r3, r3, #12
 8007726:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800772a:	d1f3      	bne.n	8007714 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800772c:	4a3c      	ldr	r2, [pc, #240]	; (8007820 <HAL_RCC_ClockConfig+0x19c>)
 800772e:	6813      	ldr	r3, [r2, #0]
 8007730:	f003 0307 	and.w	r3, r3, #7
 8007734:	42ab      	cmp	r3, r5
 8007736:	d909      	bls.n	800774c <HAL_RCC_ClockConfig+0xc8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007738:	6813      	ldr	r3, [r2, #0]
 800773a:	f023 0307 	bic.w	r3, r3, #7
 800773e:	432b      	orrs	r3, r5
 8007740:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007742:	6813      	ldr	r3, [r2, #0]
 8007744:	f003 0307 	and.w	r3, r3, #7
 8007748:	42ab      	cmp	r3, r5
 800774a:	d1b2      	bne.n	80076b2 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	0758      	lsls	r0, r3, #29
 8007750:	d506      	bpl.n	8007760 <HAL_RCC_ClockConfig+0xdc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007752:	4934      	ldr	r1, [pc, #208]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 8007754:	68e0      	ldr	r0, [r4, #12]
 8007756:	684a      	ldr	r2, [r1, #4]
 8007758:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800775c:	4302      	orrs	r2, r0
 800775e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007760:	0719      	lsls	r1, r3, #28
 8007762:	d507      	bpl.n	8007774 <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007764:	4a2f      	ldr	r2, [pc, #188]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 8007766:	6921      	ldr	r1, [r4, #16]
 8007768:	6853      	ldr	r3, [r2, #4]
 800776a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800776e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007772:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8007774:	492b      	ldr	r1, [pc, #172]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 8007776:	684a      	ldr	r2, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007778:	f002 030c 	and.w	r3, r2, #12
 800777c:	2b08      	cmp	r3, #8
 800777e:	d017      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x12c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007780:	4929      	ldr	r1, [pc, #164]	; (8007828 <HAL_RCC_ClockConfig+0x1a4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007782:	4b28      	ldr	r3, [pc, #160]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 8007784:	22f0      	movs	r2, #240	; 0xf0
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	fa92 f2a2 	rbit	r2, r2
 800778c:	fab2 f282 	clz	r2, r2
 8007790:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007794:	40d3      	lsrs	r3, r2
 8007796:	4a25      	ldr	r2, [pc, #148]	; (800782c <HAL_RCC_ClockConfig+0x1a8>)
  HAL_InitTick (uwTickPrio);
 8007798:	4825      	ldr	r0, [pc, #148]	; (8007830 <HAL_RCC_ClockConfig+0x1ac>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800779a:	5cd3      	ldrb	r3, [r2, r3]
 800779c:	4a25      	ldr	r2, [pc, #148]	; (8007834 <HAL_RCC_ClockConfig+0x1b0>)
  HAL_InitTick (uwTickPrio);
 800779e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80077a0:	fa21 f303 	lsr.w	r3, r1, r3
 80077a4:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80077a6:	f7fd fcdd 	bl	8005164 <HAL_InitTick>
  return HAL_OK;
 80077aa:	2000      	movs	r0, #0
}
 80077ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077b0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80077b4:	fa93 f3a3 	rbit	r3, r3
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80077b8:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 80077bc:	fab3 f383 	clz	r3, r3
 80077c0:	4c1d      	ldr	r4, [pc, #116]	; (8007838 <HAL_RCC_ClockConfig+0x1b4>)
 80077c2:	fa20 f303 	lsr.w	r3, r0, r3
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80077c6:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80077c8:	5ce3      	ldrb	r3, [r4, r3]
 80077ca:	210f      	movs	r1, #15
 80077cc:	fa91 f1a1 	rbit	r1, r1
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80077d0:	03d2      	lsls	r2, r2, #15
 80077d2:	d520      	bpl.n	8007816 <HAL_RCC_ClockConfig+0x192>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80077d4:	fab1 f181 	clz	r1, r1
 80077d8:	f000 000f 	and.w	r0, r0, #15
 80077dc:	4c17      	ldr	r4, [pc, #92]	; (800783c <HAL_RCC_ClockConfig+0x1b8>)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80077de:	4a12      	ldr	r2, [pc, #72]	; (8007828 <HAL_RCC_ClockConfig+0x1a4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80077e0:	40c8      	lsrs	r0, r1
 80077e2:	5c21      	ldrb	r1, [r4, r0]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80077e4:	fbb2 f2f1 	udiv	r2, r2, r1
 80077e8:	fb03 f102 	mul.w	r1, r3, r2
 80077ec:	e7c9      	b.n	8007782 <HAL_RCC_ClockConfig+0xfe>
    return HAL_ERROR;
 80077ee:	2001      	movs	r0, #1
}
 80077f0:	4770      	bx	lr
 80077f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80077f6:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077fa:	490a      	ldr	r1, [pc, #40]	; (8007824 <HAL_RCC_ClockConfig+0x1a0>)
 80077fc:	6809      	ldr	r1, [r1, #0]
 80077fe:	fa93 f3a3 	rbit	r3, r3
 8007802:	fab3 f383 	clz	r3, r3
 8007806:	fa02 f303 	lsl.w	r3, r2, r3
 800780a:	420b      	tst	r3, r1
 800780c:	f47f af76 	bne.w	80076fc <HAL_RCC_ClockConfig+0x78>
 8007810:	e74f      	b.n	80076b2 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8007812:	2003      	movs	r0, #3
 8007814:	e74e      	b.n	80076b4 <HAL_RCC_ClockConfig+0x30>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007816:	490a      	ldr	r1, [pc, #40]	; (8007840 <HAL_RCC_ClockConfig+0x1bc>)
 8007818:	fb03 f101 	mul.w	r1, r3, r1
 800781c:	e7b1      	b.n	8007782 <HAL_RCC_ClockConfig+0xfe>
 800781e:	bf00      	nop
 8007820:	40022000 	.word	0x40022000
 8007824:	40021000 	.word	0x40021000
 8007828:	007a1200 	.word	0x007a1200
 800782c:	0800dd90 	.word	0x0800dd90
 8007830:	20000010 	.word	0x20000010
 8007834:	20000008 	.word	0x20000008
 8007838:	0800dda8 	.word	0x0800dda8
 800783c:	0800ddb8 	.word	0x0800ddb8
 8007840:	003d0900 	.word	0x003d0900

08007844 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8007844:	4917      	ldr	r1, [pc, #92]	; (80078a4 <HAL_RCC_GetSysClockFreq+0x60>)
 8007846:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8007848:	f003 020c 	and.w	r2, r3, #12
 800784c:	2a08      	cmp	r2, #8
 800784e:	d001      	beq.n	8007854 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8007850:	4815      	ldr	r0, [pc, #84]	; (80078a8 <HAL_RCC_GetSysClockFreq+0x64>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8007852:	4770      	bx	lr
{
 8007854:	b410      	push	{r4}
 8007856:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800785a:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800785e:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8007862:	fab2 f282 	clz	r2, r2
 8007866:	4c11      	ldr	r4, [pc, #68]	; (80078ac <HAL_RCC_GetSysClockFreq+0x68>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007868:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800786a:	fa20 f202 	lsr.w	r2, r0, r2
 800786e:	5ca0      	ldrb	r0, [r4, r2]
 8007870:	220f      	movs	r2, #15
 8007872:	fa92 f2a2 	rbit	r2, r2
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007876:	03db      	lsls	r3, r3, #15
 8007878:	d50e      	bpl.n	8007898 <HAL_RCC_GetSysClockFreq+0x54>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800787a:	fab2 f282 	clz	r2, r2
 800787e:	f001 010f 	and.w	r1, r1, #15
 8007882:	4c0b      	ldr	r4, [pc, #44]	; (80078b0 <HAL_RCC_GetSysClockFreq+0x6c>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007884:	4b08      	ldr	r3, [pc, #32]	; (80078a8 <HAL_RCC_GetSysClockFreq+0x64>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007886:	40d1      	lsrs	r1, r2
 8007888:	5c62      	ldrb	r2, [r4, r1]
}
 800788a:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800788e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007892:	fb03 f000 	mul.w	r0, r3, r0
}
 8007896:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007898:	4b06      	ldr	r3, [pc, #24]	; (80078b4 <HAL_RCC_GetSysClockFreq+0x70>)
}
 800789a:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800789e:	fb03 f000 	mul.w	r0, r3, r0
}
 80078a2:	4770      	bx	lr
 80078a4:	40021000 	.word	0x40021000
 80078a8:	007a1200 	.word	0x007a1200
 80078ac:	0800dda8 	.word	0x0800dda8
 80078b0:	0800ddb8 	.word	0x0800ddb8
 80078b4:	003d0900 	.word	0x003d0900

080078b8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80078b8:	4b08      	ldr	r3, [pc, #32]	; (80078dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80078ba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	fa92 f2a2 	rbit	r2, r2
 80078c4:	fab2 f282 	clz	r2, r2
 80078c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078cc:	4904      	ldr	r1, [pc, #16]	; (80078e0 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 80078ce:	4805      	ldr	r0, [pc, #20]	; (80078e4 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80078d0:	40d3      	lsrs	r3, r2
 80078d2:	6800      	ldr	r0, [r0, #0]
 80078d4:	5ccb      	ldrb	r3, [r1, r3]
}    
 80078d6:	40d8      	lsrs	r0, r3
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40021000 	.word	0x40021000
 80078e0:	0800dda0 	.word	0x0800dda0
 80078e4:	20000008 	.word	0x20000008

080078e8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80078e8:	4b08      	ldr	r3, [pc, #32]	; (800790c <HAL_RCC_GetPCLK2Freq+0x24>)
 80078ea:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	fa92 f2a2 	rbit	r2, r2
 80078f4:	fab2 f282 	clz	r2, r2
 80078f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80078fc:	4904      	ldr	r1, [pc, #16]	; (8007910 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80078fe:	4805      	ldr	r0, [pc, #20]	; (8007914 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007900:	40d3      	lsrs	r3, r2
 8007902:	6800      	ldr	r0, [r0, #0]
 8007904:	5ccb      	ldrb	r3, [r1, r3]
} 
 8007906:	40d8      	lsrs	r0, r3
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	40021000 	.word	0x40021000
 8007910:	0800dda0 	.word	0x0800dda0
 8007914:	20000008 	.word	0x20000008

08007918 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800791c:	6803      	ldr	r3, [r0, #0]
 800791e:	03dd      	lsls	r5, r3, #15
{
 8007920:	b083      	sub	sp, #12
 8007922:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007924:	d540      	bpl.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x90>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007926:	4b7f      	ldr	r3, [pc, #508]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007928:	69da      	ldr	r2, [r3, #28]
 800792a:	00d0      	lsls	r0, r2, #3
 800792c:	f140 80ba 	bpl.w	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007930:	4d7d      	ldr	r5, [pc, #500]	; (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8007932:	682b      	ldr	r3, [r5, #0]
 8007934:	05d9      	lsls	r1, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8007936:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800793a:	f140 80c3 	bpl.w	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800793e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8007942:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007946:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800794a:	d020      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800794c:	6861      	ldr	r1, [r4, #4]
 800794e:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8007952:	429a      	cmp	r2, r3
 8007954:	d01c      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007956:	f8d8 1020 	ldr.w	r1, [r8, #32]
 800795a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800795e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8007962:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007966:	4f71      	ldr	r7, [pc, #452]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8007968:	fab2 f282 	clz	r2, r2
 800796c:	443a      	add	r2, r7
 800796e:	0092      	lsls	r2, r2, #2
 8007970:	2501      	movs	r5, #1
 8007972:	6015      	str	r5, [r2, #0]
 8007974:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007978:	fab3 f383 	clz	r3, r3
 800797c:	443b      	add	r3, r7
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	2200      	movs	r2, #0
 8007982:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007984:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8007986:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800798a:	f100 80af 	bmi.w	8007aec <HAL_RCCEx_PeriphCLKConfig+0x1d4>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800798e:	6861      	ldr	r1, [r4, #4]
 8007990:	4a64      	ldr	r2, [pc, #400]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007992:	6a13      	ldr	r3, [r2, #32]
 8007994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007998:	430b      	orrs	r3, r1
 800799a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800799c:	b11e      	cbz	r6, 80079a6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800799e:	69d3      	ldr	r3, [r2, #28]
 80079a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079a4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	07df      	lsls	r7, r3, #31
 80079aa:	d506      	bpl.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80079ac:	495d      	ldr	r1, [pc, #372]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80079ae:	68a0      	ldr	r0, [r4, #8]
 80079b0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80079b2:	f022 0203 	bic.w	r2, r2, #3
 80079b6:	4302      	orrs	r2, r0
 80079b8:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80079ba:	079e      	lsls	r6, r3, #30
 80079bc:	d506      	bpl.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80079be:	4959      	ldr	r1, [pc, #356]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80079c0:	68e0      	ldr	r0, [r4, #12]
 80079c2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80079c4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80079c8:	4302      	orrs	r2, r0
 80079ca:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079cc:	075d      	lsls	r5, r3, #29
 80079ce:	d506      	bpl.n	80079de <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80079d0:	4954      	ldr	r1, [pc, #336]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80079d2:	6920      	ldr	r0, [r4, #16]
 80079d4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80079d6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80079da:	4302      	orrs	r2, r0
 80079dc:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80079de:	0698      	lsls	r0, r3, #26
 80079e0:	d506      	bpl.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80079e2:	4950      	ldr	r1, [pc, #320]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80079e4:	69e0      	ldr	r0, [r4, #28]
 80079e6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80079e8:	f022 0210 	bic.w	r2, r2, #16
 80079ec:	4302      	orrs	r2, r0
 80079ee:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80079f0:	0399      	lsls	r1, r3, #14
 80079f2:	d506      	bpl.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80079f4:	494b      	ldr	r1, [pc, #300]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80079f6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80079f8:	684a      	ldr	r2, [r1, #4]
 80079fa:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80079fe:	4302      	orrs	r2, r0
 8007a00:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007a02:	065a      	lsls	r2, r3, #25
 8007a04:	d506      	bpl.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007a06:	4947      	ldr	r1, [pc, #284]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a08:	6a20      	ldr	r0, [r4, #32]
 8007a0a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007a0c:	f022 0220 	bic.w	r2, r2, #32
 8007a10:	4302      	orrs	r2, r0
 8007a12:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007a14:	071f      	lsls	r7, r3, #28
 8007a16:	d506      	bpl.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a18:	4942      	ldr	r1, [pc, #264]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a1a:	6960      	ldr	r0, [r4, #20]
 8007a1c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007a1e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007a22:	4302      	orrs	r2, r0
 8007a24:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a26:	06de      	lsls	r6, r3, #27
 8007a28:	d506      	bpl.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a2a:	493e      	ldr	r1, [pc, #248]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a2c:	69a0      	ldr	r0, [r4, #24]
 8007a2e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007a30:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8007a34:	4302      	orrs	r2, r0
 8007a36:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007a38:	059d      	lsls	r5, r3, #22
 8007a3a:	d506      	bpl.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a3c:	4939      	ldr	r1, [pc, #228]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a3e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8007a40:	684a      	ldr	r2, [r1, #4]
 8007a42:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007a46:	4302      	orrs	r2, r0
 8007a48:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007a4a:	0618      	lsls	r0, r3, #24
 8007a4c:	d506      	bpl.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007a4e:	4935      	ldr	r1, [pc, #212]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a50:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007a52:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007a54:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8007a58:	4302      	orrs	r2, r0
 8007a5a:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8007a5c:	05d9      	lsls	r1, r3, #23
 8007a5e:	d506      	bpl.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8007a60:	4930      	ldr	r1, [pc, #192]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a62:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007a64:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007a66:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8007a6a:	4302      	orrs	r2, r0
 8007a6c:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007a6e:	04da      	lsls	r2, r3, #19
 8007a70:	d506      	bpl.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007a72:	492c      	ldr	r1, [pc, #176]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a74:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007a76:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007a78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a7c:	4302      	orrs	r2, r0
 8007a7e:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8007a80:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8007a84:	d103      	bne.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007a86:	4618      	mov	r0, r3
}
 8007a88:	b003      	add	sp, #12
 8007a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007a8e:	4a25      	ldr	r2, [pc, #148]	; (8007b24 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8007a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a92:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007a94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  return HAL_OK;
 8007a98:	2000      	movs	r0, #0
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007a9a:	430b      	orrs	r3, r1
 8007a9c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8007a9e:	b003      	add	sp, #12
 8007aa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8007aa4:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aa6:	4d20      	ldr	r5, [pc, #128]	; (8007b28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8007aa8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007aac:	61da      	str	r2, [r3, #28]
 8007aae:	69db      	ldr	r3, [r3, #28]
 8007ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	05d9      	lsls	r1, r3, #23
      pwrclkchanged = SET;
 8007abc:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ac0:	f53f af3d 	bmi.w	800793e <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ac4:	682b      	ldr	r3, [r5, #0]
 8007ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007aca:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8007acc:	f7fd fb8c 	bl	80051e8 <HAL_GetTick>
 8007ad0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ad2:	682b      	ldr	r3, [r5, #0]
 8007ad4:	05da      	lsls	r2, r3, #23
 8007ad6:	f53f af32 	bmi.w	800793e <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ada:	f7fd fb85 	bl	80051e8 <HAL_GetTick>
 8007ade:	1bc0      	subs	r0, r0, r7
 8007ae0:	2864      	cmp	r0, #100	; 0x64
 8007ae2:	d9f6      	bls.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
          return HAL_TIMEOUT;
 8007ae4:	2003      	movs	r0, #3
}
 8007ae6:	b003      	add	sp, #12
 8007ae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8007aec:	f7fd fb7c 	bl	80051e8 <HAL_GetTick>
 8007af0:	f04f 0902 	mov.w	r9, #2
 8007af4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007af6:	e006      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007af8:	f7fd fb76 	bl	80051e8 <HAL_GetTick>
 8007afc:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b00:	1bc0      	subs	r0, r0, r7
 8007b02:	4298      	cmp	r0, r3
 8007b04:	d8ee      	bhi.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007b06:	fa99 f3a9 	rbit	r3, r9
 8007b0a:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b0e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8007b12:	fa99 f3a9 	rbit	r3, r9
 8007b16:	fab3 f383 	clz	r3, r3
 8007b1a:	fa05 f303 	lsl.w	r3, r5, r3
 8007b1e:	4213      	tst	r3, r2
 8007b20:	d0ea      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8007b22:	e734      	b.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007b24:	40021000 	.word	0x40021000
 8007b28:	40007000 	.word	0x40007000
 8007b2c:	10908100 	.word	0x10908100

08007b30 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d077      	beq.n	8007c24 <HAL_SPI_Init+0xf4>
{
 8007b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b38:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b3a:	4604      	mov	r4, r0
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	d058      	beq.n	8007bf2 <HAL_SPI_Init+0xc2>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b40:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b46:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d059      	beq.n	8007c0a <HAL_SPI_Init+0xda>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b56:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b58:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8007b60:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b62:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8007b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b6a:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b6c:	d947      	bls.n	8007bfe <HAL_SPI_Init+0xce>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007b6e:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 8007b72:	d159      	bne.n	8007c28 <HAL_SPI_Init+0xf8>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b74:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007b76:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b78:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8007b7c:	6862      	ldr	r2, [r4, #4]
 8007b7e:	68a3      	ldr	r3, [r4, #8]
 8007b80:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8007b84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007b88:	431a      	orrs	r2, r3
 8007b8a:	6923      	ldr	r3, [r4, #16]
 8007b8c:	f003 0302 	and.w	r3, r3, #2
 8007b90:	4313      	orrs	r3, r2
 8007b92:	6962      	ldr	r2, [r4, #20]
 8007b94:	f002 0201 	and.w	r2, r2, #1
 8007b98:	431a      	orrs	r2, r3
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007b9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b9c:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 8007ba0:	f003 0308 	and.w	r3, r3, #8
 8007ba4:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ba8:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007baa:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bae:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8007bb2:	69a6      	ldr	r6, [r4, #24]
 8007bb4:	6a23      	ldr	r3, [r4, #32]
 8007bb6:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8007bba:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	ea43 0308 	orr.w	r3, r3, r8
 8007bc4:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007bc6:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bc8:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007bca:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bce:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007bd0:	ea4e 0306 	orr.w	r3, lr, r6
 8007bd4:	ea43 030c 	orr.w	r3, r3, ip
 8007bd8:	4303      	orrs	r3, r0
 8007bda:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007bdc:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007bde:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007be0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8007be4:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007be6:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007be8:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007bea:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8007bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bf2:	6843      	ldr	r3, [r0, #4]
 8007bf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bf8:	d0a5      	beq.n	8007b46 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007bfa:	61c6      	str	r6, [r0, #28]
 8007bfc:	e7a3      	b.n	8007b46 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007bfe:	d00b      	beq.n	8007c18 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c04:	2500      	movs	r5, #0
 8007c06:	62a5      	str	r5, [r4, #40]	; 0x28
 8007c08:	e7b8      	b.n	8007b7c <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8007c0a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f7fc faa8 	bl	8004164 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007c14:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007c16:	e79e      	b.n	8007b56 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c18:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c1a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c1e:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8007c22:	e7ab      	b.n	8007b7c <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8007c24:	2001      	movs	r0, #1
}
 8007c26:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c28:	2000      	movs	r0, #0
 8007c2a:	e7eb      	b.n	8007c04 <HAL_SPI_Init+0xd4>

08007c2c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c2c:	6a03      	ldr	r3, [r0, #32]
 8007c2e:	f023 0301 	bic.w	r3, r3, #1
 8007c32:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c34:	6a03      	ldr	r3, [r0, #32]
{
 8007c36:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c38:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c3a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c3c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007c42:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007c46:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c48:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8007c4a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8007c4e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c50:	4d13      	ldr	r5, [pc, #76]	; (8007ca0 <TIM_OC1_SetConfig+0x74>)
 8007c52:	42a8      	cmp	r0, r5
 8007c54:	d00f      	beq.n	8007c76 <TIM_OC1_SetConfig+0x4a>
 8007c56:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007c5a:	42a8      	cmp	r0, r5
 8007c5c:	d00b      	beq.n	8007c76 <TIM_OC1_SetConfig+0x4a>
 8007c5e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007c62:	42a8      	cmp	r0, r5
 8007c64:	d007      	beq.n	8007c76 <TIM_OC1_SetConfig+0x4a>
 8007c66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007c6a:	42a8      	cmp	r0, r5
 8007c6c:	d003      	beq.n	8007c76 <TIM_OC1_SetConfig+0x4a>
 8007c6e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007c72:	42a8      	cmp	r0, r5
 8007c74:	d10d      	bne.n	8007c92 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c76:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c78:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007c7c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c7e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c82:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c86:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c8a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c8e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c92:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007c94:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007c96:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007c98:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8007c9a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8007c9c:	6203      	str	r3, [r0, #32]
}
 8007c9e:	4770      	bx	lr
 8007ca0:	40012c00 	.word	0x40012c00

08007ca4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ca4:	6a03      	ldr	r3, [r0, #32]
 8007ca6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007caa:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cac:	6a03      	ldr	r3, [r0, #32]
{
 8007cae:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cb2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cb4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cb6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007cba:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007cbe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cc0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007cc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cc6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cca:	4d15      	ldr	r5, [pc, #84]	; (8007d20 <TIM_OC3_SetConfig+0x7c>)
 8007ccc:	42a8      	cmp	r0, r5
 8007cce:	d010      	beq.n	8007cf2 <TIM_OC3_SetConfig+0x4e>
 8007cd0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007cd4:	42a8      	cmp	r0, r5
 8007cd6:	d00c      	beq.n	8007cf2 <TIM_OC3_SetConfig+0x4e>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cd8:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007cdc:	42a8      	cmp	r0, r5
 8007cde:	d00f      	beq.n	8007d00 <TIM_OC3_SetConfig+0x5c>
 8007ce0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007ce4:	42a8      	cmp	r0, r5
 8007ce6:	d00b      	beq.n	8007d00 <TIM_OC3_SetConfig+0x5c>
 8007ce8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007cec:	42a8      	cmp	r0, r5
 8007cee:	d10f      	bne.n	8007d10 <TIM_OC3_SetConfig+0x6c>
 8007cf0:	e006      	b.n	8007d00 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cf2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cf4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cf8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d00:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d04:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d08:	ea46 0c05 	orr.w	ip, r6, r5
 8007d0c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d10:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007d12:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007d14:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007d16:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8007d18:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007d1a:	6203      	str	r3, [r0, #32]
}
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	40012c00 	.word	0x40012c00

08007d24 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007d24:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d122      	bne.n	8007d72 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d2e:	4917      	ldr	r1, [pc, #92]	; (8007d8c <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007d30:	2202      	movs	r2, #2
 8007d32:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d36:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d38:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d3a:	f042 0201 	orr.w	r2, r2, #1
 8007d3e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d40:	d019      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
 8007d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d46:	d016      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
 8007d48:	4a11      	ldr	r2, [pc, #68]	; (8007d90 <HAL_TIM_Base_Start_IT+0x6c>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d013      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
 8007d4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00f      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
 8007d56:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d00b      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
 8007d5e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d007      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8007d6c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8007d6e:	601a      	str	r2, [r3, #0]
 8007d70:	4770      	bx	lr
    return HAL_ERROR;
 8007d72:	2001      	movs	r0, #1
 8007d74:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d76:	6899      	ldr	r1, [r3, #8]
 8007d78:	4a06      	ldr	r2, [pc, #24]	; (8007d94 <HAL_TIM_Base_Start_IT+0x70>)
 8007d7a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d7c:	2a06      	cmp	r2, #6
 8007d7e:	d002      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0x62>
 8007d80:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007d84:	d1ef      	bne.n	8007d66 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8007d86:	2000      	movs	r0, #0
}
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40012c00 	.word	0x40012c00
 8007d90:	40000400 	.word	0x40000400
 8007d94:	00010007 	.word	0x00010007

08007d98 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007d98:	6803      	ldr	r3, [r0, #0]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	f022 0201 	bic.w	r2, r2, #1
 8007da0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8007da2:	6a1a      	ldr	r2, [r3, #32]
 8007da4:	f241 1111 	movw	r1, #4369	; 0x1111
 8007da8:	420a      	tst	r2, r1
 8007daa:	d108      	bne.n	8007dbe <HAL_TIM_Base_Stop_IT+0x26>
 8007dac:	6a19      	ldr	r1, [r3, #32]
 8007dae:	f240 4244 	movw	r2, #1092	; 0x444
 8007db2:	4211      	tst	r1, r2
 8007db4:	d103      	bne.n	8007dbe <HAL_TIM_Base_Stop_IT+0x26>
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	f022 0201 	bic.w	r2, r2, #1
 8007dbc:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8007dc4:	2000      	movs	r0, #0
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	f000 8081 	beq.w	8007ed0 <HAL_TIM_PWM_Init+0x108>
{
 8007dce:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007dd0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007dd4:	4604      	mov	r4, r0
 8007dd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d06d      	beq.n	8007eba <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dde:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007de0:	493c      	ldr	r1, [pc, #240]	; (8007ed4 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007de2:	2302      	movs	r3, #2
 8007de4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007de8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007dea:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dec:	d051      	beq.n	8007e92 <HAL_TIM_PWM_Init+0xca>
 8007dee:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007df2:	d021      	beq.n	8007e38 <HAL_TIM_PWM_Init+0x70>
 8007df4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007df8:	428a      	cmp	r2, r1
 8007dfa:	d01d      	beq.n	8007e38 <HAL_TIM_PWM_Init+0x70>
 8007dfc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e00:	428a      	cmp	r2, r1
 8007e02:	d019      	beq.n	8007e38 <HAL_TIM_PWM_Init+0x70>
 8007e04:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8007e08:	428a      	cmp	r2, r1
 8007e0a:	d042      	beq.n	8007e92 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e0c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8007e10:	428a      	cmp	r2, r1
 8007e12:	d057      	beq.n	8007ec4 <HAL_TIM_PWM_Init+0xfc>
 8007e14:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e18:	428a      	cmp	r2, r1
 8007e1a:	d053      	beq.n	8007ec4 <HAL_TIM_PWM_Init+0xfc>
 8007e1c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e20:	428a      	cmp	r2, r1
 8007e22:	d04f      	beq.n	8007ec4 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e24:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e26:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e2c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007e2e:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007e30:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e32:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e34:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e36:	e010      	b.n	8007e5a <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8007e38:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e3a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e40:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e46:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e48:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e4e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e50:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007e52:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007e54:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e56:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007e58:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e5e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e62:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007e66:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007e6a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007e6e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007e72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e7a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007e7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e82:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007e86:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007e8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007e8e:	2000      	movs	r0, #0
}
 8007e90:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8007e92:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e94:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e9a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ea0:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ea2:	69a1      	ldr	r1, [r4, #24]
 8007ea4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ea8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007eaa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eac:	68e3      	ldr	r3, [r4, #12]
 8007eae:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007eb0:	6863      	ldr	r3, [r4, #4]
 8007eb2:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007eb4:	6963      	ldr	r3, [r4, #20]
 8007eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8007eb8:	e7cf      	b.n	8007e5a <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8007eba:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007ebe:	f7fc fbfd 	bl	80046bc <HAL_TIM_PWM_MspInit>
 8007ec2:	e78c      	b.n	8007dde <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ec4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ec6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ecc:	4303      	orrs	r3, r0
 8007ece:	e7e9      	b.n	8007ea4 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8007ed0:	2001      	movs	r0, #1
}
 8007ed2:	4770      	bx	lr
 8007ed4:	40012c00 	.word	0x40012c00

08007ed8 <HAL_TIM_PWM_Start>:
 8007ed8:	2910      	cmp	r1, #16
 8007eda:	d80a      	bhi.n	8007ef2 <HAL_TIM_PWM_Start+0x1a>
 8007edc:	e8df f001 	tbb	[pc, r1]
 8007ee0:	09090955 	.word	0x09090955
 8007ee4:	0909095b 	.word	0x0909095b
 8007ee8:	09090963 	.word	0x09090963
 8007eec:	09090968 	.word	0x09090968
 8007ef0:	71          	.byte	0x71
 8007ef1:	00          	.byte	0x00
 8007ef2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d14b      	bne.n	8007f92 <HAL_TIM_PWM_Start+0xba>
 8007efa:	2910      	cmp	r1, #16
 8007efc:	d80a      	bhi.n	8007f14 <HAL_TIM_PWM_Start+0x3c>
 8007efe:	e8df f001 	tbb	[pc, r1]
 8007f02:	0987      	.short	0x0987
 8007f04:	094e0909 	.word	0x094e0909
 8007f08:	09700909 	.word	0x09700909
 8007f0c:	096c0909 	.word	0x096c0909
 8007f10:	0909      	.short	0x0909
 8007f12:	68          	.byte	0x68
 8007f13:	00          	.byte	0x00
 8007f14:	2302      	movs	r3, #2
 8007f16:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8007f1a:	6803      	ldr	r3, [r0, #0]
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	6a18      	ldr	r0, [r3, #32]
 8007f20:	f001 011f 	and.w	r1, r1, #31
 8007f24:	fa02 f101 	lsl.w	r1, r2, r1
 8007f28:	ea20 0001 	bic.w	r0, r0, r1
 8007f2c:	6218      	str	r0, [r3, #32]
 8007f2e:	6a18      	ldr	r0, [r3, #32]
 8007f30:	4a39      	ldr	r2, [pc, #228]	; (8008018 <HAL_TIM_PWM_Start+0x140>)
 8007f32:	4301      	orrs	r1, r0
 8007f34:	4293      	cmp	r3, r2
 8007f36:	6219      	str	r1, [r3, #32]
 8007f38:	d057      	beq.n	8007fea <HAL_TIM_PWM_Start+0x112>
 8007f3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d061      	beq.n	8008006 <HAL_TIM_PWM_Start+0x12e>
 8007f42:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d05d      	beq.n	8008006 <HAL_TIM_PWM_Start+0x12e>
 8007f4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d059      	beq.n	8008006 <HAL_TIM_PWM_Start+0x12e>
 8007f52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d055      	beq.n	8008006 <HAL_TIM_PWM_Start+0x12e>
 8007f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f5e:	d048      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0x11a>
 8007f60:	4a2e      	ldr	r2, [pc, #184]	; (800801c <HAL_TIM_PWM_Start+0x144>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d045      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0x11a>
 8007f66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d041      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0x11a>
 8007f6e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d03d      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0x11a>
 8007f76:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d039      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0x11a>
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	f042 0201 	orr.w	r2, r2, #1
 8007f84:	2000      	movs	r0, #0
 8007f86:	601a      	str	r2, [r3, #0]
 8007f88:	4770      	bx	lr
 8007f8a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d03e      	beq.n	8008010 <HAL_TIM_PWM_Start+0x138>
 8007f92:	2001      	movs	r0, #1
 8007f94:	4770      	bx	lr
 8007f96:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d1f9      	bne.n	8007f92 <HAL_TIM_PWM_Start+0xba>
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8007fa4:	e7b9      	b.n	8007f1a <HAL_TIM_PWM_Start+0x42>
 8007fa6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d0a5      	beq.n	8007efa <HAL_TIM_PWM_Start+0x22>
 8007fae:	e7f0      	b.n	8007f92 <HAL_TIM_PWM_Start+0xba>
 8007fb0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	bf18      	it	ne
 8007fb8:	2301      	movne	r3, #1
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d09d      	beq.n	8007efa <HAL_TIM_PWM_Start+0x22>
 8007fbe:	2001      	movs	r0, #1
 8007fc0:	4770      	bx	lr
 8007fc2:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	bf18      	it	ne
 8007fca:	2301      	movne	r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d094      	beq.n	8007efa <HAL_TIM_PWM_Start+0x22>
 8007fd0:	e7f5      	b.n	8007fbe <HAL_TIM_PWM_Start+0xe6>
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8007fd8:	e79f      	b.n	8007f1a <HAL_TIM_PWM_Start+0x42>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8007fe0:	e79b      	b.n	8007f1a <HAL_TIM_PWM_Start+0x42>
 8007fe2:	2302      	movs	r3, #2
 8007fe4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8007fe8:	e797      	b.n	8007f1a <HAL_TIM_PWM_Start+0x42>
 8007fea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ff0:	645a      	str	r2, [r3, #68]	; 0x44
 8007ff2:	6899      	ldr	r1, [r3, #8]
 8007ff4:	4a0a      	ldr	r2, [pc, #40]	; (8008020 <HAL_TIM_PWM_Start+0x148>)
 8007ff6:	400a      	ands	r2, r1
 8007ff8:	2a06      	cmp	r2, #6
 8007ffa:	d002      	beq.n	8008002 <HAL_TIM_PWM_Start+0x12a>
 8007ffc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008000:	d1bd      	bne.n	8007f7e <HAL_TIM_PWM_Start+0xa6>
 8008002:	2000      	movs	r0, #0
 8008004:	4770      	bx	lr
 8008006:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008008:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800800c:	645a      	str	r2, [r3, #68]	; 0x44
 800800e:	e7a4      	b.n	8007f5a <HAL_TIM_PWM_Start+0x82>
 8008010:	2302      	movs	r3, #2
 8008012:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8008016:	e780      	b.n	8007f1a <HAL_TIM_PWM_Start+0x42>
 8008018:	40012c00 	.word	0x40012c00
 800801c:	40000400 	.word	0x40000400
 8008020:	00010007 	.word	0x00010007

08008024 <HAL_TIM_PWM_Stop>:
 8008024:	6803      	ldr	r3, [r0, #0]
 8008026:	b410      	push	{r4}
 8008028:	6a1a      	ldr	r2, [r3, #32]
 800802a:	f001 041f 	and.w	r4, r1, #31
 800802e:	f04f 0c01 	mov.w	ip, #1
 8008032:	fa0c fc04 	lsl.w	ip, ip, r4
 8008036:	ea22 020c 	bic.w	r2, r2, ip
 800803a:	621a      	str	r2, [r3, #32]
 800803c:	4a35      	ldr	r2, [pc, #212]	; (8008114 <HAL_TIM_PWM_Stop+0xf0>)
 800803e:	6a1c      	ldr	r4, [r3, #32]
 8008040:	621c      	str	r4, [r3, #32]
 8008042:	4293      	cmp	r3, r2
 8008044:	d021      	beq.n	800808a <HAL_TIM_PWM_Stop+0x66>
 8008046:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800804a:	4293      	cmp	r3, r2
 800804c:	d01d      	beq.n	800808a <HAL_TIM_PWM_Stop+0x66>
 800804e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008052:	4293      	cmp	r3, r2
 8008054:	d019      	beq.n	800808a <HAL_TIM_PWM_Stop+0x66>
 8008056:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800805a:	4293      	cmp	r3, r2
 800805c:	d015      	beq.n	800808a <HAL_TIM_PWM_Stop+0x66>
 800805e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008062:	4293      	cmp	r3, r2
 8008064:	d011      	beq.n	800808a <HAL_TIM_PWM_Stop+0x66>
 8008066:	6a1c      	ldr	r4, [r3, #32]
 8008068:	f241 1211 	movw	r2, #4369	; 0x1111
 800806c:	4214      	tst	r4, r2
 800806e:	d104      	bne.n	800807a <HAL_TIM_PWM_Stop+0x56>
 8008070:	6a1c      	ldr	r4, [r3, #32]
 8008072:	f240 4244 	movw	r2, #1092	; 0x444
 8008076:	4214      	tst	r4, r2
 8008078:	d016      	beq.n	80080a8 <HAL_TIM_PWM_Stop+0x84>
 800807a:	b9d9      	cbnz	r1, 80080b4 <HAL_TIM_PWM_Stop+0x90>
 800807c:	2301      	movs	r3, #1
 800807e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8008082:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008086:	2000      	movs	r0, #0
 8008088:	4770      	bx	lr
 800808a:	6a1c      	ldr	r4, [r3, #32]
 800808c:	f241 1211 	movw	r2, #4369	; 0x1111
 8008090:	4214      	tst	r4, r2
 8008092:	d1e8      	bne.n	8008066 <HAL_TIM_PWM_Stop+0x42>
 8008094:	6a1c      	ldr	r4, [r3, #32]
 8008096:	f240 4244 	movw	r2, #1092	; 0x444
 800809a:	4214      	tst	r4, r2
 800809c:	d1e3      	bne.n	8008066 <HAL_TIM_PWM_Stop+0x42>
 800809e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080a4:	645a      	str	r2, [r3, #68]	; 0x44
 80080a6:	e7de      	b.n	8008066 <HAL_TIM_PWM_Stop+0x42>
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	f022 0201 	bic.w	r2, r2, #1
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	2900      	cmp	r1, #0
 80080b2:	d0e3      	beq.n	800807c <HAL_TIM_PWM_Stop+0x58>
 80080b4:	3904      	subs	r1, #4
 80080b6:	290c      	cmp	r1, #12
 80080b8:	d808      	bhi.n	80080cc <HAL_TIM_PWM_Stop+0xa8>
 80080ba:	e8df f001 	tbb	[pc, r1]
 80080be:	0723      	.short	0x0723
 80080c0:	071c0707 	.word	0x071c0707
 80080c4:	07150707 	.word	0x07150707
 80080c8:	0707      	.short	0x0707
 80080ca:	0e          	.byte	0x0e
 80080cb:	00          	.byte	0x00
 80080cc:	2301      	movs	r3, #1
 80080ce:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80080d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080d6:	2000      	movs	r0, #0
 80080d8:	4770      	bx	lr
 80080da:	2301      	movs	r3, #1
 80080dc:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80080e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080e4:	2000      	movs	r0, #0
 80080e6:	4770      	bx	lr
 80080e8:	2301      	movs	r3, #1
 80080ea:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80080ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f2:	2000      	movs	r0, #0
 80080f4:	4770      	bx	lr
 80080f6:	2301      	movs	r3, #1
 80080f8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80080fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008100:	2000      	movs	r0, #0
 8008102:	4770      	bx	lr
 8008104:	2301      	movs	r3, #1
 8008106:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800810a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800810e:	2000      	movs	r0, #0
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	40012c00 	.word	0x40012c00

08008118 <HAL_TIM_OC_DelayElapsedCallback>:
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop

0800811c <HAL_TIM_IC_CaptureCallback>:
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop

08008120 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop

08008124 <HAL_TIM_TriggerCallback>:
 8008124:	4770      	bx	lr
 8008126:	bf00      	nop

08008128 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008128:	6803      	ldr	r3, [r0, #0]
 800812a:	691a      	ldr	r2, [r3, #16]
 800812c:	0791      	lsls	r1, r2, #30
{
 800812e:	b510      	push	{r4, lr}
 8008130:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008132:	d502      	bpl.n	800813a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008134:	68da      	ldr	r2, [r3, #12]
 8008136:	0792      	lsls	r2, r2, #30
 8008138:	d468      	bmi.n	800820c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800813a:	691a      	ldr	r2, [r3, #16]
 800813c:	0752      	lsls	r2, r2, #29
 800813e:	d502      	bpl.n	8008146 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008140:	68da      	ldr	r2, [r3, #12]
 8008142:	0750      	lsls	r0, r2, #29
 8008144:	d44f      	bmi.n	80081e6 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008146:	691a      	ldr	r2, [r3, #16]
 8008148:	0711      	lsls	r1, r2, #28
 800814a:	d502      	bpl.n	8008152 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800814c:	68da      	ldr	r2, [r3, #12]
 800814e:	0712      	lsls	r2, r2, #28
 8008150:	d437      	bmi.n	80081c2 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008152:	691a      	ldr	r2, [r3, #16]
 8008154:	06d0      	lsls	r0, r2, #27
 8008156:	d502      	bpl.n	800815e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008158:	68da      	ldr	r2, [r3, #12]
 800815a:	06d1      	lsls	r1, r2, #27
 800815c:	d41e      	bmi.n	800819c <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	07d2      	lsls	r2, r2, #31
 8008162:	d502      	bpl.n	800816a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008164:	68da      	ldr	r2, [r3, #12]
 8008166:	07d0      	lsls	r0, r2, #31
 8008168:	d469      	bmi.n	800823e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800816a:	691a      	ldr	r2, [r3, #16]
 800816c:	0611      	lsls	r1, r2, #24
 800816e:	d502      	bpl.n	8008176 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008170:	68da      	ldr	r2, [r3, #12]
 8008172:	0612      	lsls	r2, r2, #24
 8008174:	d46b      	bmi.n	800824e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008176:	691a      	ldr	r2, [r3, #16]
 8008178:	05d0      	lsls	r0, r2, #23
 800817a:	d502      	bpl.n	8008182 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800817c:	68da      	ldr	r2, [r3, #12]
 800817e:	0611      	lsls	r1, r2, #24
 8008180:	d46d      	bmi.n	800825e <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008182:	691a      	ldr	r2, [r3, #16]
 8008184:	0652      	lsls	r2, r2, #25
 8008186:	d502      	bpl.n	800818e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	0650      	lsls	r0, r2, #25
 800818c:	d46f      	bmi.n	800826e <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800818e:	691a      	ldr	r2, [r3, #16]
 8008190:	0691      	lsls	r1, r2, #26
 8008192:	d502      	bpl.n	800819a <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008194:	68da      	ldr	r2, [r3, #12]
 8008196:	0692      	lsls	r2, r2, #26
 8008198:	d449      	bmi.n	800822e <HAL_TIM_IRQHandler+0x106>
}
 800819a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800819c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081a0:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081a2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081a4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80081ac:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081ae:	d16f      	bne.n	8008290 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081b0:	f7ff ffb2 	bl	8008118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b4:	4620      	mov	r0, r4
 80081b6:	f7ff ffb3 	bl	8008120 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ba:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081bc:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081be:	7722      	strb	r2, [r4, #28]
 80081c0:	e7cd      	b.n	800815e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081c2:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081c6:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081c8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081ca:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081cc:	69db      	ldr	r3, [r3, #28]
 80081ce:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80081d0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081d2:	d15a      	bne.n	800828a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081d4:	f7ff ffa0 	bl	8008118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081d8:	4620      	mov	r0, r4
 80081da:	f7ff ffa1 	bl	8008120 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081de:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80081e0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081e2:	7722      	strb	r2, [r4, #28]
 80081e4:	e7b5      	b.n	8008152 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80081e6:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081ea:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80081ec:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081ee:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80081f6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081f8:	d144      	bne.n	8008284 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081fa:	f7ff ff8d 	bl	8008118 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081fe:	4620      	mov	r0, r4
 8008200:	f7ff ff8e 	bl	8008120 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008204:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008206:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008208:	7722      	strb	r2, [r4, #28]
 800820a:	e79c      	b.n	8008146 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800820c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008210:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008212:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008214:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	0799      	lsls	r1, r3, #30
 800821a:	d130      	bne.n	800827e <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800821c:	f7ff ff7c 	bl	8008118 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008220:	4620      	mov	r0, r4
 8008222:	f7ff ff7d 	bl	8008120 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008226:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008228:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800822a:	7722      	strb	r2, [r4, #28]
 800822c:	e785      	b.n	800813a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800822e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8008232:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008234:	611a      	str	r2, [r3, #16]
}
 8008236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800823a:	f000 baeb 	b.w	8008814 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800823e:	f06f 0201 	mvn.w	r2, #1
 8008242:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008244:	4620      	mov	r0, r4
 8008246:	f7f9 fcbb 	bl	8001bc0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	e78d      	b.n	800816a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800824e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008252:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008254:	4620      	mov	r0, r4
 8008256:	f000 fadf 	bl	8008818 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800825a:	6823      	ldr	r3, [r4, #0]
 800825c:	e78b      	b.n	8008176 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800825e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008262:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008264:	4620      	mov	r0, r4
 8008266:	f000 fad9 	bl	800881c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800826a:	6823      	ldr	r3, [r4, #0]
 800826c:	e789      	b.n	8008182 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800826e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008272:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008274:	4620      	mov	r0, r4
 8008276:	f7ff ff55 	bl	8008124 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800827a:	6823      	ldr	r3, [r4, #0]
 800827c:	e787      	b.n	800818e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800827e:	f7ff ff4d 	bl	800811c <HAL_TIM_IC_CaptureCallback>
 8008282:	e7d0      	b.n	8008226 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8008284:	f7ff ff4a 	bl	800811c <HAL_TIM_IC_CaptureCallback>
 8008288:	e7bc      	b.n	8008204 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800828a:	f7ff ff47 	bl	800811c <HAL_TIM_IC_CaptureCallback>
 800828e:	e7a6      	b.n	80081de <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8008290:	f7ff ff44 	bl	800811c <HAL_TIM_IC_CaptureCallback>
 8008294:	e791      	b.n	80081ba <HAL_TIM_IRQHandler+0x92>
 8008296:	bf00      	nop

08008298 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008298:	6a03      	ldr	r3, [r0, #32]
 800829a:	f023 0310 	bic.w	r3, r3, #16
 800829e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80082a0:	6a03      	ldr	r3, [r0, #32]
{
 80082a2:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80082a4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80082a6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082aa:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80082ae:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082b6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80082b8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80082c0:	4d14      	ldr	r5, [pc, #80]	; (8008314 <TIM_OC2_SetConfig+0x7c>)
 80082c2:	42a8      	cmp	r0, r5
 80082c4:	d010      	beq.n	80082e8 <TIM_OC2_SetConfig+0x50>
 80082c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80082ca:	42a8      	cmp	r0, r5
 80082cc:	d00c      	beq.n	80082e8 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082ce:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80082d2:	42a8      	cmp	r0, r5
 80082d4:	d00f      	beq.n	80082f6 <TIM_OC2_SetConfig+0x5e>
 80082d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80082da:	42a8      	cmp	r0, r5
 80082dc:	d00b      	beq.n	80082f6 <TIM_OC2_SetConfig+0x5e>
 80082de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80082e2:	42a8      	cmp	r0, r5
 80082e4:	d10f      	bne.n	8008306 <TIM_OC2_SetConfig+0x6e>
 80082e6:	e006      	b.n	80082f6 <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082e8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80082ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082ee:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80082f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082f6:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082fa:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80082fe:	ea46 0c05 	orr.w	ip, r6, r5
 8008302:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008306:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008308:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800830a:	6182      	str	r2, [r0, #24]
}
 800830c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800830e:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008310:	6203      	str	r3, [r0, #32]
}
 8008312:	4770      	bx	lr
 8008314:	40012c00 	.word	0x40012c00

08008318 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8008318:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800831c:	2b01      	cmp	r3, #1
 800831e:	f000 812f 	beq.w	8008580 <HAL_TIM_PWM_ConfigChannel+0x268>
 8008322:	2301      	movs	r3, #1
{
 8008324:	b570      	push	{r4, r5, r6, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800832a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800832e:	2a14      	cmp	r2, #20
 8008330:	d816      	bhi.n	8008360 <HAL_TIM_PWM_ConfigChannel+0x48>
 8008332:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008336:	005f      	.short	0x005f
 8008338:	00150015 	.word	0x00150015
 800833c:	00740015 	.word	0x00740015
 8008340:	00150015 	.word	0x00150015
 8008344:	008a0015 	.word	0x008a0015
 8008348:	00150015 	.word	0x00150015
 800834c:	009f0015 	.word	0x009f0015
 8008350:	00150015 	.word	0x00150015
 8008354:	00e30015 	.word	0x00e30015
 8008358:	00150015 	.word	0x00150015
 800835c:	001b0015 	.word	0x001b0015
  __HAL_UNLOCK(htim);
 8008360:	2200      	movs	r2, #0
  switch (Channel)
 8008362:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8008364:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008368:	4618      	mov	r0, r3
 800836a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800836c:	6802      	ldr	r2, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800836e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008370:	6a13      	ldr	r3, [r2, #32]
 8008372:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008376:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8008378:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800837a:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800837c:	6d51      	ldr	r1, [r2, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800837e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008382:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008386:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800838a:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800838c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008390:	ea43 5306 	orr.w	r3, r3, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008394:	4e7c      	ldr	r6, [pc, #496]	; (8008588 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8008396:	42b2      	cmp	r2, r6
 8008398:	d00f      	beq.n	80083ba <HAL_TIM_PWM_ConfigChannel+0xa2>
 800839a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800839e:	42b2      	cmp	r2, r6
 80083a0:	d00b      	beq.n	80083ba <HAL_TIM_PWM_ConfigChannel+0xa2>
 80083a2:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80083a6:	42b2      	cmp	r2, r6
 80083a8:	d007      	beq.n	80083ba <HAL_TIM_PWM_ConfigChannel+0xa2>
 80083aa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80083ae:	42b2      	cmp	r2, r6
 80083b0:	d003      	beq.n	80083ba <HAL_TIM_PWM_ConfigChannel+0xa2>
 80083b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80083b6:	42b2      	cmp	r2, r6
 80083b8:	d104      	bne.n	80083c4 <HAL_TIM_PWM_ConfigChannel+0xac>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80083ba:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80083bc:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80083c0:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c4:	6050      	str	r0, [r2, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083c6:	6551      	str	r1, [r2, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80083c8:	6869      	ldr	r1, [r5, #4]
 80083ca:	65d1      	str	r1, [r2, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083cc:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80083ce:	6d53      	ldr	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80083d0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80083d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80083d6:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80083d8:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80083da:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80083de:	6551      	str	r1, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80083e0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80083e2:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80083e6:	6551      	str	r1, [r2, #84]	; 0x54
  __HAL_UNLOCK(htim);
 80083e8:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80083ea:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80083ec:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083f4:	6800      	ldr	r0, [r0, #0]
 80083f6:	f7ff fc19 	bl	8007c2c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083fa:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083fc:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083fe:	f043 0308 	orr.w	r3, r3, #8
 8008402:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008404:	6982      	ldr	r2, [r0, #24]
 8008406:	f022 0204 	bic.w	r2, r2, #4
 800840a:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800840c:	6982      	ldr	r2, [r0, #24]
 800840e:	430a      	orrs	r2, r1
 8008410:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8008412:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008414:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008416:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800841a:	4618      	mov	r0, r3
 800841c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	f7ff ff3a 	bl	8008298 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008424:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008426:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008428:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800842c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800842e:	6982      	ldr	r2, [r0, #24]
 8008430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008434:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008436:	6982      	ldr	r2, [r0, #24]
 8008438:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800843c:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800843e:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008440:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008442:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008446:	4618      	mov	r0, r3
 8008448:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800844a:	6800      	ldr	r0, [r0, #0]
 800844c:	f7ff fc2a 	bl	8007ca4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008450:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008452:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008454:	f043 0308 	orr.w	r3, r3, #8
 8008458:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800845a:	69c2      	ldr	r2, [r0, #28]
 800845c:	f022 0204 	bic.w	r2, r2, #4
 8008460:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008462:	69c2      	ldr	r2, [r0, #28]
 8008464:	430a      	orrs	r2, r1
 8008466:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8008468:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800846a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800846c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008470:	4618      	mov	r0, r3
 8008472:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008474:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008476:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008478:	6a13      	ldr	r3, [r2, #32]
 800847a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800847e:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8008480:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8008482:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8008484:	69d1      	ldr	r1, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008486:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800848a:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800848e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008492:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8008494:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008498:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800849c:	4e3a      	ldr	r6, [pc, #232]	; (8008588 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800849e:	42b2      	cmp	r2, r6
 80084a0:	d00f      	beq.n	80084c2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80084a2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80084a6:	42b2      	cmp	r2, r6
 80084a8:	d00b      	beq.n	80084c2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80084aa:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80084ae:	42b2      	cmp	r2, r6
 80084b0:	d007      	beq.n	80084c2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80084b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80084b6:	42b2      	cmp	r2, r6
 80084b8:	d003      	beq.n	80084c2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80084ba:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80084be:	42b2      	cmp	r2, r6
 80084c0:	d104      	bne.n	80084cc <HAL_TIM_PWM_ConfigChannel+0x1b4>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084c2:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084c4:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084c8:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CR2 = tmpcr2;
 80084cc:	6050      	str	r0, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80084ce:	61d1      	str	r1, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80084d0:	6869      	ldr	r1, [r5, #4]
 80084d2:	6411      	str	r1, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80084d4:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084d6:	69d3      	ldr	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084d8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80084de:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084e0:	69d1      	ldr	r1, [r2, #28]
 80084e2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80084e6:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084e8:	69d1      	ldr	r1, [r2, #28]
 80084ea:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80084ee:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 80084f0:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80084f2:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80084f4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80084fc:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80084fe:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008500:	6a13      	ldr	r3, [r2, #32]
 8008502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008506:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8008508:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800850a:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800850c:	6d51      	ldr	r1, [r2, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800850e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008512:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8008516:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008518:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800851a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800851e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008522:	4e19      	ldr	r6, [pc, #100]	; (8008588 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8008524:	42b2      	cmp	r2, r6
 8008526:	d00f      	beq.n	8008548 <HAL_TIM_PWM_ConfigChannel+0x230>
 8008528:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800852c:	42b2      	cmp	r2, r6
 800852e:	d00b      	beq.n	8008548 <HAL_TIM_PWM_ConfigChannel+0x230>
 8008530:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008534:	42b2      	cmp	r2, r6
 8008536:	d007      	beq.n	8008548 <HAL_TIM_PWM_ConfigChannel+0x230>
 8008538:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800853c:	42b2      	cmp	r2, r6
 800853e:	d003      	beq.n	8008548 <HAL_TIM_PWM_ConfigChannel+0x230>
 8008540:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008544:	42b2      	cmp	r2, r6
 8008546:	d104      	bne.n	8008552 <HAL_TIM_PWM_ConfigChannel+0x23a>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008548:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800854a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800854e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8008552:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008554:	6551      	str	r1, [r2, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8008556:	6869      	ldr	r1, [r5, #4]
 8008558:	6591      	str	r1, [r2, #88]	; 0x58
  TIMx->CCER = tmpccer;
 800855a:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800855c:	6d53      	ldr	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800855e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008560:	f043 0308 	orr.w	r3, r3, #8
 8008564:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008566:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008568:	f021 0104 	bic.w	r1, r1, #4
 800856c:	6551      	str	r1, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800856e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008570:	4301      	orrs	r1, r0
 8008572:	6551      	str	r1, [r2, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8008574:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008576:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008578:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800857c:	4618      	mov	r0, r3
 800857e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8008580:	2302      	movs	r3, #2
}
 8008582:	4618      	mov	r0, r3
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	40012c00 	.word	0x40012c00

0800858c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800858c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800858e:	f001 011f 	and.w	r1, r1, #31
 8008592:	f04f 0c01 	mov.w	ip, #1
 8008596:	fa0c fc01 	lsl.w	ip, ip, r1
  TIMx->CCER &= ~tmp;
 800859a:	ea23 030c 	bic.w	r3, r3, ip
 800859e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085a0:	6a03      	ldr	r3, [r0, #32]
 80085a2:	408a      	lsls	r2, r1
 80085a4:	431a      	orrs	r2, r3
 80085a6:	6202      	str	r2, [r0, #32]
}
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop

080085ac <HAL_TIMEx_PWMN_Start>:
 80085ac:	2900      	cmp	r1, #0
 80085ae:	d139      	bne.n	8008624 <HAL_TIMEx_PWMN_Start+0x78>
 80085b0:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80085b4:	2b01      	cmp	r3, #1
 80085b6:	d141      	bne.n	800863c <HAL_TIMEx_PWMN_Start+0x90>
 80085b8:	2302      	movs	r3, #2
 80085ba:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80085be:	6803      	ldr	r3, [r0, #0]
 80085c0:	f001 011f 	and.w	r1, r1, #31
 80085c4:	6a18      	ldr	r0, [r3, #32]
 80085c6:	2204      	movs	r2, #4
 80085c8:	408a      	lsls	r2, r1
 80085ca:	ea20 0002 	bic.w	r0, r0, r2
 80085ce:	6218      	str	r0, [r3, #32]
 80085d0:	6a18      	ldr	r0, [r3, #32]
 80085d2:	4924      	ldr	r1, [pc, #144]	; (8008664 <HAL_TIMEx_PWMN_Start+0xb8>)
 80085d4:	4302      	orrs	r2, r0
 80085d6:	621a      	str	r2, [r3, #32]
 80085d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085da:	428b      	cmp	r3, r1
 80085dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085e0:	645a      	str	r2, [r3, #68]	; 0x44
 80085e2:	d011      	beq.n	8008608 <HAL_TIMEx_PWMN_Start+0x5c>
 80085e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085e8:	d00e      	beq.n	8008608 <HAL_TIMEx_PWMN_Start+0x5c>
 80085ea:	4a1f      	ldr	r2, [pc, #124]	; (8008668 <HAL_TIMEx_PWMN_Start+0xbc>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d00b      	beq.n	8008608 <HAL_TIMEx_PWMN_Start+0x5c>
 80085f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d007      	beq.n	8008608 <HAL_TIMEx_PWMN_Start+0x5c>
 80085f8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d003      	beq.n	8008608 <HAL_TIMEx_PWMN_Start+0x5c>
 8008600:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008604:	4293      	cmp	r3, r2
 8008606:	d107      	bne.n	8008618 <HAL_TIMEx_PWMN_Start+0x6c>
 8008608:	6899      	ldr	r1, [r3, #8]
 800860a:	4a18      	ldr	r2, [pc, #96]	; (800866c <HAL_TIMEx_PWMN_Start+0xc0>)
 800860c:	400a      	ands	r2, r1
 800860e:	2a06      	cmp	r2, #6
 8008610:	d016      	beq.n	8008640 <HAL_TIMEx_PWMN_Start+0x94>
 8008612:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008616:	d013      	beq.n	8008640 <HAL_TIMEx_PWMN_Start+0x94>
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	f042 0201 	orr.w	r2, r2, #1
 800861e:	2000      	movs	r0, #0
 8008620:	601a      	str	r2, [r3, #0]
 8008622:	4770      	bx	lr
 8008624:	2904      	cmp	r1, #4
 8008626:	d00d      	beq.n	8008644 <HAL_TIMEx_PWMN_Start+0x98>
 8008628:	2908      	cmp	r1, #8
 800862a:	d013      	beq.n	8008654 <HAL_TIMEx_PWMN_Start+0xa8>
 800862c:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 8008630:	2b01      	cmp	r3, #1
 8008632:	d103      	bne.n	800863c <HAL_TIMEx_PWMN_Start+0x90>
 8008634:	2302      	movs	r3, #2
 8008636:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 800863a:	e7c0      	b.n	80085be <HAL_TIMEx_PWMN_Start+0x12>
 800863c:	2001      	movs	r0, #1
 800863e:	4770      	bx	lr
 8008640:	2000      	movs	r0, #0
 8008642:	4770      	bx	lr
 8008644:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8008648:	2b01      	cmp	r3, #1
 800864a:	d1f7      	bne.n	800863c <HAL_TIMEx_PWMN_Start+0x90>
 800864c:	2302      	movs	r3, #2
 800864e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8008652:	e7b4      	b.n	80085be <HAL_TIMEx_PWMN_Start+0x12>
 8008654:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8008658:	2b01      	cmp	r3, #1
 800865a:	d1ef      	bne.n	800863c <HAL_TIMEx_PWMN_Start+0x90>
 800865c:	2302      	movs	r3, #2
 800865e:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 8008662:	e7ac      	b.n	80085be <HAL_TIMEx_PWMN_Start+0x12>
 8008664:	40012c00 	.word	0x40012c00
 8008668:	40000400 	.word	0x40000400
 800866c:	00010007 	.word	0x00010007

08008670 <HAL_TIMEx_PWMN_Stop>:
 8008670:	6803      	ldr	r3, [r0, #0]
 8008672:	b410      	push	{r4}
 8008674:	6a1a      	ldr	r2, [r3, #32]
 8008676:	f001 041f 	and.w	r4, r1, #31
 800867a:	f04f 0c04 	mov.w	ip, #4
 800867e:	fa0c fc04 	lsl.w	ip, ip, r4
 8008682:	ea22 020c 	bic.w	r2, r2, ip
 8008686:	621a      	str	r2, [r3, #32]
 8008688:	6a1a      	ldr	r2, [r3, #32]
 800868a:	621a      	str	r2, [r3, #32]
 800868c:	6a1c      	ldr	r4, [r3, #32]
 800868e:	f241 1211 	movw	r2, #4369	; 0x1111
 8008692:	4214      	tst	r4, r2
 8008694:	d104      	bne.n	80086a0 <HAL_TIMEx_PWMN_Stop+0x30>
 8008696:	6a1c      	ldr	r4, [r3, #32]
 8008698:	f240 4244 	movw	r2, #1092	; 0x444
 800869c:	4214      	tst	r4, r2
 800869e:	d022      	beq.n	80086e6 <HAL_TIMEx_PWMN_Stop+0x76>
 80086a0:	6a1c      	ldr	r4, [r3, #32]
 80086a2:	f241 1211 	movw	r2, #4369	; 0x1111
 80086a6:	4214      	tst	r4, r2
 80086a8:	d104      	bne.n	80086b4 <HAL_TIMEx_PWMN_Stop+0x44>
 80086aa:	6a1c      	ldr	r4, [r3, #32]
 80086ac:	f240 4244 	movw	r2, #1092	; 0x444
 80086b0:	4214      	tst	r4, r2
 80086b2:	d013      	beq.n	80086dc <HAL_TIMEx_PWMN_Stop+0x6c>
 80086b4:	2301      	movs	r3, #1
 80086b6:	b929      	cbnz	r1, 80086c4 <HAL_TIMEx_PWMN_Stop+0x54>
 80086b8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80086bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086c0:	2000      	movs	r0, #0
 80086c2:	4770      	bx	lr
 80086c4:	2904      	cmp	r1, #4
 80086c6:	d013      	beq.n	80086f0 <HAL_TIMEx_PWMN_Stop+0x80>
 80086c8:	2908      	cmp	r1, #8
 80086ca:	bf0c      	ite	eq
 80086cc:	f880 3046 	strbeq.w	r3, [r0, #70]	; 0x46
 80086d0:	f880 3047 	strbne.w	r3, [r0, #71]	; 0x47
 80086d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d8:	2000      	movs	r0, #0
 80086da:	4770      	bx	lr
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	f022 0201 	bic.w	r2, r2, #1
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	e7e6      	b.n	80086b4 <HAL_TIMEx_PWMN_Stop+0x44>
 80086e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80086ec:	645a      	str	r2, [r3, #68]	; 0x44
 80086ee:	e7d7      	b.n	80086a0 <HAL_TIMEx_PWMN_Stop+0x30>
 80086f0:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 80086f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086f8:	2000      	movs	r0, #0
 80086fa:	4770      	bx	lr

080086fc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086fc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008700:	2b01      	cmp	r3, #1
 8008702:	d03a      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
{
 8008704:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008706:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008708:	4d1d      	ldr	r5, [pc, #116]	; (8008780 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  htim->State = HAL_TIM_STATE_BUSY;
 800870a:	2302      	movs	r3, #2
 800870c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008710:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8008712:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008714:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008716:	d026      	beq.n	8008766 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8008718:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800871c:	42aa      	cmp	r2, r5
 800871e:	d022      	beq.n	8008766 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008720:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008722:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008726:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008728:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800872c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800872e:	d00c      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8008730:	4b14      	ldr	r3, [pc, #80]	; (8008784 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8008732:	429a      	cmp	r2, r3
 8008734:	d009      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8008736:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800873a:	429a      	cmp	r2, r3
 800873c:	d005      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800873e:	42aa      	cmp	r2, r5
 8008740:	d003      	beq.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8008742:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8008746:	429a      	cmp	r2, r3
 8008748:	d104      	bne.n	8008754 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800874a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800874c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008750:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008752:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8008754:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008756:	2201      	movs	r2, #1
 8008758:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800875c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8008760:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8008762:	4618      	mov	r0, r3
}
 8008764:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008766:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008768:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800876c:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800876e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008774:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8008776:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008778:	e7e7      	b.n	800874a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 800877a:	2002      	movs	r0, #2
}
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	40012c00 	.word	0x40012c00
 8008784:	40000400 	.word	0x40000400

08008788 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008788:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800878c:	2b01      	cmp	r3, #1
 800878e:	d03d      	beq.n	800880c <HAL_TIMEx_ConfigBreakDeadTime+0x84>
{
 8008790:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008792:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8008796:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800879a:	4602      	mov	r2, r0
 800879c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800879e:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087a0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80087a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087a6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087ac:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087ae:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087b4:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087b6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087bc:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087be:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80087c4:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087c6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80087c8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80087cc:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80087ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80087d2:	4c0f      	ldr	r4, [pc, #60]	; (8008810 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 80087d4:	42a0      	cmp	r0, r4
 80087d6:	d00b      	beq.n	80087f0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80087d8:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80087dc:	42a0      	cmp	r0, r4
 80087de:	d007      	beq.n	80087f0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80087e0:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80087e2:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80087e4:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80087e8:	4608      	mov	r0, r1
}
 80087ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ee:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80087f0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80087f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80087f6:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80087fa:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80087fc:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80087fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008802:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008804:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008808:	430b      	orrs	r3, r1
 800880a:	e7e9      	b.n	80087e0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 800880c:	2002      	movs	r0, #2
}
 800880e:	4770      	bx	lr
 8008810:	40012c00 	.word	0x40012c00

08008814 <HAL_TIMEx_CommutCallback>:
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop

08008818 <HAL_TIMEx_BreakCallback>:
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop

0800881c <HAL_TIMEx_Break2Callback>:
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop

08008820 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008820:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008822:	6fc5      	ldr	r5, [r0, #124]	; 0x7c
 8008824:	2d20      	cmp	r5, #32
 8008826:	d12e      	bne.n	8008886 <HAL_UART_Transmit_DMA+0x66>
  {
    if ((pData == NULL) || (Size == 0U))
 8008828:	b359      	cbz	r1, 8008882 <HAL_UART_Transmit_DMA+0x62>
 800882a:	b352      	cbz	r2, 8008882 <HAL_UART_Transmit_DMA+0x62>

    huart->pTxBuffPtr  = pData;
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800882c:	2300      	movs	r3, #0
    huart->TxXferCount = Size;
 800882e:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
 8008832:	4604      	mov	r4, r0
    huart->pTxBuffPtr  = pData;
 8008834:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008836:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    huart->TxXferSize  = Size;
 800883a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;

    if (huart->hdmatx != NULL)
 800883e:	6f00      	ldr	r0, [r0, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008840:	2621      	movs	r6, #33	; 0x21
 8008842:	67e6      	str	r6, [r4, #124]	; 0x7c
    if (huart->hdmatx != NULL)
 8008844:	b160      	cbz	r0, 8008860 <HAL_UART_Transmit_DMA+0x40>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008846:	4e14      	ldr	r6, [pc, #80]	; (8008898 <HAL_UART_Transmit_DMA+0x78>)

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008848:	6343      	str	r3, [r0, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800884a:	4613      	mov	r3, r2
 800884c:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800884e:	6286      	str	r6, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008850:	4e12      	ldr	r6, [pc, #72]	; (800889c <HAL_UART_Transmit_DMA+0x7c>)
 8008852:	62c6      	str	r6, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008854:	4e12      	ldr	r6, [pc, #72]	; (80088a0 <HAL_UART_Transmit_DMA+0x80>)
 8008856:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008858:	3228      	adds	r2, #40	; 0x28
 800885a:	f7fe f8f3 	bl	8006a44 <HAL_DMA_Start_IT>
 800885e:	b9a0      	cbnz	r0, 800888a <HAL_UART_Transmit_DMA+0x6a>

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008860:	6822      	ldr	r2, [r4, #0]
 8008862:	2340      	movs	r3, #64	; 0x40
 8008864:	6213      	str	r3, [r2, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	f102 0308 	add.w	r3, r2, #8
 800886a:	e853 3f00 	ldrex	r3, [r3]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800886e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008872:	f102 0008 	add.w	r0, r2, #8
 8008876:	e840 3100 	strex	r1, r3, [r0]
 800887a:	2900      	cmp	r1, #0
 800887c:	d1f3      	bne.n	8008866 <HAL_UART_Transmit_DMA+0x46>

    return HAL_OK;
 800887e:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8008880:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8008882:	2001      	movs	r0, #1
}
 8008884:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8008886:	2002      	movs	r0, #2
}
 8008888:	bd70      	pop	{r4, r5, r6, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800888a:	2310      	movs	r3, #16
 800888c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        return HAL_ERROR;
 8008890:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 8008892:	67e5      	str	r5, [r4, #124]	; 0x7c
}
 8008894:	bd70      	pop	{r4, r5, r6, pc}
 8008896:	bf00      	nop
 8008898:	080088a5 	.word	0x080088a5
 800889c:	080088ed 	.word	0x080088ed
 80088a0:	080088fd 	.word	0x080088fd

080088a4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80088a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80088a6:	6983      	ldr	r3, [r0, #24]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088a8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80088aa:	2b20      	cmp	r3, #32
 80088ac:	d018      	beq.n	80088e0 <UART_DMATransmitCplt+0x3c>
  {
    huart->TxXferCount = 0U;
 80088ae:	2300      	movs	r3, #0
 80088b0:	6802      	ldr	r2, [r0, #0]
 80088b2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b6:	f102 0308 	add.w	r3, r2, #8
 80088ba:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80088be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c2:	f102 0008 	add.w	r0, r2, #8
 80088c6:	e840 3100 	strex	r1, r3, [r0]
 80088ca:	2900      	cmp	r1, #0
 80088cc:	d1f3      	bne.n	80088b6 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ce:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d6:	e842 3100 	strex	r1, r3, [r2]
 80088da:	2900      	cmp	r1, #0
 80088dc:	d1f7      	bne.n	80088ce <UART_DMATransmitCplt+0x2a>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088de:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80088e0:	f7fc fb52 	bl	8004f88 <HAL_UART_TxCpltCallback>
}
 80088e4:	bd08      	pop	{r3, pc}
 80088e6:	bf00      	nop

080088e8 <HAL_UART_TxHalfCpltCallback>:
 80088e8:	4770      	bx	lr
 80088ea:	bf00      	nop

080088ec <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088ec:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80088ee:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80088f0:	f7ff fffa 	bl	80088e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088f4:	bd08      	pop	{r3, pc}
 80088f6:	bf00      	nop

080088f8 <HAL_UART_ErrorCallback>:
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop

080088fc <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088fc:	6a40      	ldr	r0, [r0, #36]	; 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80088fe:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008900:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
{
 8008902:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008904:	f8d0 4080 	ldr.w	r4, [r0, #128]	; 0x80
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008908:	689a      	ldr	r2, [r3, #8]
 800890a:	0612      	lsls	r2, r2, #24
 800890c:	d501      	bpl.n	8008912 <UART_DMAError+0x16>
 800890e:	2921      	cmp	r1, #33	; 0x21
 8008910:	d00d      	beq.n	800892e <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008912:	689a      	ldr	r2, [r3, #8]
 8008914:	0652      	lsls	r2, r2, #25
 8008916:	d501      	bpl.n	800891c <UART_DMAError+0x20>
 8008918:	2c22      	cmp	r4, #34	; 0x22
 800891a:	d016      	beq.n	800894a <UART_DMAError+0x4e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800891c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8008920:	f043 0310 	orr.w	r3, r3, #16
 8008924:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008928:	f7ff ffe6 	bl	80088f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800892c:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800892e:	2200      	movs	r2, #0
 8008930:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008938:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893c:	e843 2100 	strex	r1, r2, [r3]
 8008940:	2900      	cmp	r1, #0
 8008942:	d1f7      	bne.n	8008934 <UART_DMAError+0x38>
  huart->gState = HAL_UART_STATE_READY;
 8008944:	2220      	movs	r2, #32
 8008946:	67c2      	str	r2, [r0, #124]	; 0x7c
}
 8008948:	e7e3      	b.n	8008912 <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 800894a:	2200      	movs	r2, #0
 800894c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008950:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008954:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008958:	e843 2100 	strex	r1, r2, [r3]
 800895c:	2900      	cmp	r1, #0
 800895e:	d1f7      	bne.n	8008950 <UART_DMAError+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008960:	f103 0208 	add.w	r2, r3, #8
 8008964:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008968:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896c:	f103 0408 	add.w	r4, r3, #8
 8008970:	e844 2100 	strex	r1, r2, [r4]
 8008974:	2900      	cmp	r1, #0
 8008976:	d1f3      	bne.n	8008960 <UART_DMAError+0x64>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008978:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800897a:	2a01      	cmp	r2, #1
 800897c:	d006      	beq.n	800898c <UART_DMAError+0x90>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800897e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008980:	2220      	movs	r2, #32
 8008982:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  huart->RxISR = NULL;
 8008986:	6683      	str	r3, [r0, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008988:	6603      	str	r3, [r0, #96]	; 0x60
}
 800898a:	e7c7      	b.n	800891c <UART_DMAError+0x20>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008990:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008994:	e843 2100 	strex	r1, r2, [r3]
 8008998:	2900      	cmp	r1, #0
 800899a:	d0f0      	beq.n	800897e <UART_DMAError+0x82>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	e853 2f00 	ldrex	r2, [r3]
 80089a0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a4:	e843 2100 	strex	r1, r2, [r3]
 80089a8:	2900      	cmp	r1, #0
 80089aa:	d1ef      	bne.n	800898c <UART_DMAError+0x90>
 80089ac:	e7e7      	b.n	800897e <UART_DMAError+0x82>
 80089ae:	bf00      	nop

080089b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089b0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089b2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80089b4:	2300      	movs	r3, #0
 80089b6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80089ba:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089be:	f7ff ff9b 	bl	80088f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089c2:	bd08      	pop	{r3, pc}

080089c4 <HAL_UARTEx_RxEventCallback>:
}
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop

080089c8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80089c8:	6803      	ldr	r3, [r0, #0]
 80089ca:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089cc:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80089ce:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 80089d2:	ea12 0f0c 	tst.w	r2, ip
{
 80089d6:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089d8:	689d      	ldr	r5, [r3, #8]
{
 80089da:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80089dc:	d17f      	bne.n	8008ade <HAL_UART_IRQHandler+0x116>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80089de:	0696      	lsls	r6, r2, #26
 80089e0:	d502      	bpl.n	80089e8 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089e2:	068e      	lsls	r6, r1, #26
 80089e4:	f100 8117 	bmi.w	8008c16 <HAL_UART_IRQHandler+0x24e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089e8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80089ea:	2801      	cmp	r0, #1
 80089ec:	d024      	beq.n	8008a38 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80089ee:	02d6      	lsls	r6, r2, #11
 80089f0:	d502      	bpl.n	80089f8 <HAL_UART_IRQHandler+0x30>
 80089f2:	0268      	lsls	r0, r5, #9
 80089f4:	f100 8114 	bmi.w	8008c20 <HAL_UART_IRQHandler+0x258>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80089f8:	0616      	lsls	r6, r2, #24
 80089fa:	d414      	bmi.n	8008a26 <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089fc:	0650      	lsls	r0, r2, #25
 80089fe:	d501      	bpl.n	8008a04 <HAL_UART_IRQHandler+0x3c>
 8008a00:	064a      	lsls	r2, r1, #25
 8008a02:	d400      	bmi.n	8008a06 <HAL_UART_IRQHandler+0x3e>
}
 8008a04:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a06:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	e843 2100 	strex	r1, r2, [r3]
 8008a12:	2900      	cmp	r1, #0
 8008a14:	d1f7      	bne.n	8008a06 <HAL_UART_IRQHandler+0x3e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a16:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a18:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8008a1a:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->TxISR = NULL;
 8008a1c:	66e3      	str	r3, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f7fc fab2 	bl	8004f88 <HAL_UART_TxCpltCallback>
}
 8008a24:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008a26:	060d      	lsls	r5, r1, #24
 8008a28:	d5e8      	bpl.n	80089fc <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 8008a2a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d0e9      	beq.n	8008a04 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8008a30:	4620      	mov	r0, r4
}
 8008a32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8008a36:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008a38:	06d6      	lsls	r6, r2, #27
 8008a3a:	d5d8      	bpl.n	80089ee <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008a3c:	06c8      	lsls	r0, r1, #27
 8008a3e:	d5d6      	bpl.n	80089ee <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a40:	2210      	movs	r2, #16
 8008a42:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a44:	689a      	ldr	r2, [r3, #8]
 8008a46:	0652      	lsls	r2, r2, #25
 8008a48:	f140 8107 	bpl.w	8008c5a <HAL_UART_IRQHandler+0x292>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a4c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008a4e:	6802      	ldr	r2, [r0, #0]
 8008a50:	6852      	ldr	r2, [r2, #4]
 8008a52:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8008a54:	2a00      	cmp	r2, #0
 8008a56:	d0d5      	beq.n	8008a04 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a58:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8008a5c:	4291      	cmp	r1, r2
 8008a5e:	d9d1      	bls.n	8008a04 <HAL_UART_IRQHandler+0x3c>
        huart->RxXferCount = nb_remaining_rx_data;
 8008a60:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008a64:	6982      	ldr	r2, [r0, #24]
 8008a66:	2a20      	cmp	r2, #32
 8008a68:	d02f      	beq.n	8008aca <HAL_UART_IRQHandler+0x102>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a72:	e843 2100 	strex	r1, r2, [r3]
 8008a76:	2900      	cmp	r1, #0
 8008a78:	d1f7      	bne.n	8008a6a <HAL_UART_IRQHandler+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7a:	f103 0208 	add.w	r2, r3, #8
 8008a7e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a82:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a86:	f103 0508 	add.w	r5, r3, #8
 8008a8a:	e845 2100 	strex	r1, r2, [r5]
 8008a8e:	2900      	cmp	r1, #0
 8008a90:	d1f3      	bne.n	8008a7a <HAL_UART_IRQHandler+0xb2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a92:	f103 0208 	add.w	r2, r3, #8
 8008a96:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9e:	f103 0508 	add.w	r5, r3, #8
 8008aa2:	e845 2100 	strex	r1, r2, [r5]
 8008aa6:	2900      	cmp	r1, #0
 8008aa8:	d1f3      	bne.n	8008a92 <HAL_UART_IRQHandler+0xca>
          huart->RxState = HAL_UART_STATE_READY;
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab0:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ab6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aba:	e843 2100 	strex	r1, r2, [r3]
 8008abe:	2900      	cmp	r1, #0
 8008ac0:	d1f7      	bne.n	8008ab2 <HAL_UART_IRQHandler+0xea>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ac2:	f7fe f801 	bl	8006ac8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ac6:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008aca:	2302      	movs	r3, #2
 8008acc:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ace:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008ad2:	1ac9      	subs	r1, r1, r3
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	b289      	uxth	r1, r1
 8008ad8:	f7ff ff74 	bl	80089c4 <HAL_UARTEx_RxEventCallback>
}
 8008adc:	bd70      	pop	{r4, r5, r6, pc}
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008ade:	487d      	ldr	r0, [pc, #500]	; (8008cd4 <HAL_UART_IRQHandler+0x30c>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008ae0:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008ae4:	4008      	ands	r0, r1
 8008ae6:	4330      	orrs	r0, r6
 8008ae8:	f43f af7e 	beq.w	80089e8 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008aec:	07d5      	lsls	r5, r2, #31
 8008aee:	d509      	bpl.n	8008b04 <HAL_UART_IRQHandler+0x13c>
 8008af0:	05c8      	lsls	r0, r1, #23
 8008af2:	d507      	bpl.n	8008b04 <HAL_UART_IRQHandler+0x13c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008af4:	2001      	movs	r0, #1
 8008af6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008af8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008afc:	f040 0001 	orr.w	r0, r0, #1
 8008b00:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b04:	0795      	lsls	r5, r2, #30
 8008b06:	f140 8081 	bpl.w	8008c0c <HAL_UART_IRQHandler+0x244>
 8008b0a:	b18e      	cbz	r6, 8008b30 <HAL_UART_IRQHandler+0x168>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b0c:	2002      	movs	r0, #2
 8008b0e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b10:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008b14:	f040 0004 	orr.w	r0, r0, #4
 8008b18:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b1c:	0750      	lsls	r0, r2, #29
 8008b1e:	d507      	bpl.n	8008b30 <HAL_UART_IRQHandler+0x168>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b20:	2004      	movs	r0, #4
 8008b22:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b24:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008b28:	f040 0002 	orr.w	r0, r0, #2
 8008b2c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b30:	0710      	lsls	r0, r2, #28
 8008b32:	d50b      	bpl.n	8008b4c <HAL_UART_IRQHandler+0x184>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b34:	f001 0020 	and.w	r0, r1, #32
 8008b38:	4330      	orrs	r0, r6
 8008b3a:	d007      	beq.n	8008b4c <HAL_UART_IRQHandler+0x184>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b3c:	2008      	movs	r0, #8
 8008b3e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b40:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008b44:	f040 0008 	orr.w	r0, r0, #8
 8008b48:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b4c:	0516      	lsls	r6, r2, #20
 8008b4e:	d50a      	bpl.n	8008b66 <HAL_UART_IRQHandler+0x19e>
 8008b50:	014d      	lsls	r5, r1, #5
 8008b52:	d508      	bpl.n	8008b66 <HAL_UART_IRQHandler+0x19e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b54:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008b58:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b5a:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008b5e:	f040 0020 	orr.w	r0, r0, #32
 8008b62:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b66:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008b6a:	2800      	cmp	r0, #0
 8008b6c:	f43f af4a 	beq.w	8008a04 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008b70:	0690      	lsls	r0, r2, #26
 8008b72:	d506      	bpl.n	8008b82 <HAL_UART_IRQHandler+0x1ba>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008b74:	0689      	lsls	r1, r1, #26
 8008b76:	d504      	bpl.n	8008b82 <HAL_UART_IRQHandler+0x1ba>
        if (huart->RxISR != NULL)
 8008b78:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8008b7a:	b112      	cbz	r2, 8008b82 <HAL_UART_IRQHandler+0x1ba>
          huart->RxISR(huart);
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b80:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8008b82:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b86:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b88:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b8c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8008b90:	ea52 0501 	orrs.w	r5, r2, r1
 8008b94:	f000 8098 	beq.w	8008cc8 <HAL_UART_IRQHandler+0x300>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b98:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	e843 2100 	strex	r1, r2, [r3]
 8008ba4:	2900      	cmp	r1, #0
 8008ba6:	d1f7      	bne.n	8008b98 <HAL_UART_IRQHandler+0x1d0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	f103 0208 	add.w	r2, r3, #8
 8008bac:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bb0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb4:	f103 0008 	add.w	r0, r3, #8
 8008bb8:	e840 2100 	strex	r1, r2, [r0]
 8008bbc:	2900      	cmp	r1, #0
 8008bbe:	d1f3      	bne.n	8008ba8 <HAL_UART_IRQHandler+0x1e0>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bc0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008bc2:	2a01      	cmp	r2, #1
 8008bc4:	d034      	beq.n	8008c30 <HAL_UART_IRQHandler+0x268>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bc6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008bc8:	2120      	movs	r1, #32
 8008bca:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bce:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd0:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8008bd2:	66a2      	str	r2, [r4, #104]	; 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd4:	064a      	lsls	r2, r1, #25
 8008bd6:	d53c      	bpl.n	8008c52 <HAL_UART_IRQHandler+0x28a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd8:	f103 0208 	add.w	r2, r3, #8
 8008bdc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	f103 0008 	add.w	r0, r3, #8
 8008be8:	e840 2100 	strex	r1, r2, [r0]
 8008bec:	2900      	cmp	r1, #0
 8008bee:	d1f3      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x210>
          if (huart->hdmarx != NULL)
 8008bf0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008bf2:	b370      	cbz	r0, 8008c52 <HAL_UART_IRQHandler+0x28a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bf4:	4b38      	ldr	r3, [pc, #224]	; (8008cd8 <HAL_UART_IRQHandler+0x310>)
 8008bf6:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bf8:	f7fd ff8a 	bl	8006b10 <HAL_DMA_Abort_IT>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	f43f af01 	beq.w	8008a04 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c02:	6f60      	ldr	r0, [r4, #116]	; 0x74
}
 8008c04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c08:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008c0a:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c0c:	0755      	lsls	r5, r2, #29
 8008c0e:	d58f      	bpl.n	8008b30 <HAL_UART_IRQHandler+0x168>
 8008c10:	2e00      	cmp	r6, #0
 8008c12:	d185      	bne.n	8008b20 <HAL_UART_IRQHandler+0x158>
 8008c14:	e78c      	b.n	8008b30 <HAL_UART_IRQHandler+0x168>
      if (huart->RxISR != NULL)
 8008c16:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f47f af0a 	bne.w	8008a32 <HAL_UART_IRQHandler+0x6a>
 8008c1e:	e6f1      	b.n	8008a04 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008c20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008c24:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008c26:	621a      	str	r2, [r3, #32]
}
 8008c28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008c2c:	f000 bc40 	b.w	80094b0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c30:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c34:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c38:	e843 2100 	strex	r1, r2, [r3]
 8008c3c:	2900      	cmp	r1, #0
 8008c3e:	d0c2      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c40:	e853 2f00 	ldrex	r2, [r3]
 8008c44:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c48:	e843 2100 	strex	r1, r2, [r3]
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	d1ef      	bne.n	8008c30 <HAL_UART_IRQHandler+0x268>
 8008c50:	e7b9      	b.n	8008bc6 <HAL_UART_IRQHandler+0x1fe>
            HAL_UART_ErrorCallback(huart);
 8008c52:	4620      	mov	r0, r4
 8008c54:	f7ff fe50 	bl	80088f8 <HAL_UART_ErrorCallback>
}
 8008c58:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c5a:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 8008c5e:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c62:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 8008c66:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c68:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8008c6a:	2a00      	cmp	r2, #0
 8008c6c:	f43f aeca 	beq.w	8008a04 <HAL_UART_IRQHandler+0x3c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c70:	1a41      	subs	r1, r0, r1
 8008c72:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8008c74:	2900      	cmp	r1, #0
 8008c76:	f43f aec5 	beq.w	8008a04 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c82:	e843 2000 	strex	r0, r2, [r3]
 8008c86:	2800      	cmp	r0, #0
 8008c88:	d1f7      	bne.n	8008c7a <HAL_UART_IRQHandler+0x2b2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8a:	f103 0208 	add.w	r2, r3, #8
 8008c8e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c92:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c96:	f103 0508 	add.w	r5, r3, #8
 8008c9a:	e845 2000 	strex	r0, r2, [r5]
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d1f3      	bne.n	8008c8a <HAL_UART_IRQHandler+0x2c2>
        huart->RxState = HAL_UART_STATE_READY;
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 8008ca8:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008caa:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cac:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cb0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb4:	e843 2000 	strex	r0, r2, [r3]
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	d1f7      	bne.n	8008cac <HAL_UART_IRQHandler+0x2e4>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f7ff fe7f 	bl	80089c4 <HAL_UARTEx_RxEventCallback>
}
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8008cc8:	4620      	mov	r0, r4
 8008cca:	f7ff fe15 	bl	80088f8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cce:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 8008cd2:	bd70      	pop	{r4, r5, r6, pc}
 8008cd4:	04000120 	.word	0x04000120
 8008cd8:	080089b1 	.word	0x080089b1

08008cdc <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8008cdc:	b508      	push	{r3, lr}
 8008cde:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce0:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ce4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce8:	e843 2100 	strex	r1, r2, [r3]
 8008cec:	2900      	cmp	r1, #0
 8008cee:	d1f7      	bne.n	8008ce0 <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf0:	f103 0208 	add.w	r2, r3, #8
 8008cf4:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cf8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfc:	f103 0c08 	add.w	ip, r3, #8
 8008d00:	e84c 2100 	strex	r1, r2, [ip]
 8008d04:	2900      	cmp	r1, #0
 8008d06:	d1f3      	bne.n	8008cf0 <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d08:	2220      	movs	r2, #32
 8008d0a:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d0e:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d10:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 8008d12:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d14:	0211      	lsls	r1, r2, #8
 8008d16:	d416      	bmi.n	8008d46 <UART_RxISR_16BIT.part.0+0x6a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d18:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8008d1a:	2a01      	cmp	r2, #1
 8008d1c:	d124      	bne.n	8008d68 <UART_RxISR_16BIT.part.0+0x8c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d1e:	2200      	movs	r2, #0
 8008d20:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d22:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d26:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2a:	e843 2100 	strex	r1, r2, [r3]
 8008d2e:	2900      	cmp	r1, #0
 8008d30:	d1f7      	bne.n	8008d22 <UART_RxISR_16BIT.part.0+0x46>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d32:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d34:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d38:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d3a:	bf44      	itt	mi
 8008d3c:	2210      	movmi	r2, #16
 8008d3e:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d40:	f7ff fe40 	bl	80089c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d44:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d4a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	e843 2100 	strex	r1, r2, [r3]
 8008d52:	2900      	cmp	r1, #0
 8008d54:	d0e0      	beq.n	8008d18 <UART_RxISR_16BIT.part.0+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d56:	e853 2f00 	ldrex	r2, [r3]
 8008d5a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5e:	e843 2100 	strex	r1, r2, [r3]
 8008d62:	2900      	cmp	r1, #0
 8008d64:	d1ef      	bne.n	8008d46 <UART_RxISR_16BIT.part.0+0x6a>
 8008d66:	e7d7      	b.n	8008d18 <UART_RxISR_16BIT.part.0+0x3c>
        HAL_UART_RxCpltCallback(huart);
 8008d68:	f7f8 fe84 	bl	8001a74 <HAL_UART_RxCpltCallback>
}
 8008d6c:	bd08      	pop	{r3, pc}
 8008d6e:	bf00      	nop

08008d70 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d70:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
  uint16_t uhMask = huart->Mask;
 8008d74:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d78:	2922      	cmp	r1, #34	; 0x22
 8008d7a:	d005      	beq.n	8008d88 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d7c:	6802      	ldr	r2, [r0, #0]
 8008d7e:	6993      	ldr	r3, [r2, #24]
 8008d80:	f043 0308 	orr.w	r3, r3, #8
 8008d84:	6193      	str	r3, [r2, #24]
 8008d86:	4770      	bx	lr
{
 8008d88:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d8a:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008d8c:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d8e:	f8b4 c024 	ldrh.w	ip, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8008d92:	ea02 020c 	and.w	r2, r2, ip
 8008d96:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8008d9a:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8008d9e:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8008da0:	3a01      	subs	r2, #1
 8008da2:	b292      	uxth	r2, r2
 8008da4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8008da8:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	b91b      	cbnz	r3, 8008db8 <UART_RxISR_16BIT+0x48>
  }
}
 8008db0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008db4:	f7ff bf92 	b.w	8008cdc <UART_RxISR_16BIT.part.0>
 8008db8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop

08008dc0 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dc0:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
  uint16_t uhMask = huart->Mask;
 8008dc4:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dc8:	2922      	cmp	r1, #34	; 0x22
 8008dca:	d005      	beq.n	8008dd8 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008dcc:	6802      	ldr	r2, [r0, #0]
 8008dce:	6993      	ldr	r3, [r2, #24]
 8008dd0:	f043 0308 	orr.w	r3, r3, #8
 8008dd4:	6193      	str	r3, [r2, #24]
 8008dd6:	4770      	bx	lr
{
 8008dd8:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dda:	6804      	ldr	r4, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008ddc:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dde:	f8b4 c024 	ldrh.w	ip, [r4, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008de2:	ea02 020c 	and.w	r2, r2, ip
 8008de6:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8008de8:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8008dec:	6d41      	ldr	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8008dee:	3a01      	subs	r2, #1
 8008df0:	b292      	uxth	r2, r2
 8008df2:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8008df6:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8008dfa:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8008dfc:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8008dfe:	6541      	str	r1, [r0, #84]	; 0x54
    if (huart->RxXferCount == 0U)
 8008e00:	b91a      	cbnz	r2, 8008e0a <UART_RxISR_8BIT+0x4a>
}
 8008e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e06:	f7ff bf69 	b.w	8008cdc <UART_RxISR_16BIT.part.0>
 8008e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008e12:	07da      	lsls	r2, r3, #31
{
 8008e14:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e16:	d506      	bpl.n	8008e26 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e18:	6801      	ldr	r1, [r0, #0]
 8008e1a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8008e1c:	684a      	ldr	r2, [r1, #4]
 8008e1e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008e22:	4322      	orrs	r2, r4
 8008e24:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e26:	079c      	lsls	r4, r3, #30
 8008e28:	d506      	bpl.n	8008e38 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e2a:	6801      	ldr	r1, [r0, #0]
 8008e2c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8008e2e:	684a      	ldr	r2, [r1, #4]
 8008e30:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e34:	4322      	orrs	r2, r4
 8008e36:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e38:	0759      	lsls	r1, r3, #29
 8008e3a:	d506      	bpl.n	8008e4a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e3c:	6801      	ldr	r1, [r0, #0]
 8008e3e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8008e40:	684a      	ldr	r2, [r1, #4]
 8008e42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e46:	4322      	orrs	r2, r4
 8008e48:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e4a:	071a      	lsls	r2, r3, #28
 8008e4c:	d506      	bpl.n	8008e5c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e4e:	6801      	ldr	r1, [r0, #0]
 8008e50:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008e52:	684a      	ldr	r2, [r1, #4]
 8008e54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e58:	4322      	orrs	r2, r4
 8008e5a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e5c:	06dc      	lsls	r4, r3, #27
 8008e5e:	d506      	bpl.n	8008e6e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e60:	6801      	ldr	r1, [r0, #0]
 8008e62:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008e64:	688a      	ldr	r2, [r1, #8]
 8008e66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e6a:	4322      	orrs	r2, r4
 8008e6c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e6e:	0699      	lsls	r1, r3, #26
 8008e70:	d506      	bpl.n	8008e80 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e72:	6801      	ldr	r1, [r0, #0]
 8008e74:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008e76:	688a      	ldr	r2, [r1, #8]
 8008e78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e7c:	4322      	orrs	r2, r4
 8008e7e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008e80:	065a      	lsls	r2, r3, #25
 8008e82:	d509      	bpl.n	8008e98 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008e84:	6801      	ldr	r1, [r0, #0]
 8008e86:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008e88:	684a      	ldr	r2, [r1, #4]
 8008e8a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008e8e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008e90:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008e94:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008e96:	d00b      	beq.n	8008eb0 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e98:	061b      	lsls	r3, r3, #24
 8008e9a:	d506      	bpl.n	8008eaa <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e9c:	6802      	ldr	r2, [r0, #0]
 8008e9e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008ea0:	6853      	ldr	r3, [r2, #4]
 8008ea2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008ea6:	430b      	orrs	r3, r1
 8008ea8:	6053      	str	r3, [r2, #4]
}
 8008eaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eae:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008eb0:	684a      	ldr	r2, [r1, #4]
 8008eb2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008eb4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008eb8:	4322      	orrs	r2, r4
 8008eba:	604a      	str	r2, [r1, #4]
 8008ebc:	e7ec      	b.n	8008e98 <UART_AdvFeatureConfig+0x88>
 8008ebe:	bf00      	nop

08008ec0 <UART_CheckIdleState>:
{
 8008ec0:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec2:	2300      	movs	r3, #0
{
 8008ec4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 8008eca:	f7fc f98d 	bl	80051e8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ece:	6822      	ldr	r2, [r4, #0]
 8008ed0:	6813      	ldr	r3, [r2, #0]
 8008ed2:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8008ed4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ed6:	d40e      	bmi.n	8008ef6 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ed8:	6813      	ldr	r3, [r2, #0]
 8008eda:	0759      	lsls	r1, r3, #29
 8008edc:	d42f      	bmi.n	8008f3e <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ede:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8008ee0:	2220      	movs	r2, #32
 8008ee2:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 8008ee4:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eea:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008eec:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
}
 8008ef4:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ef6:	69d3      	ldr	r3, [r2, #28]
 8008ef8:	0298      	lsls	r0, r3, #10
 8008efa:	d4ed      	bmi.n	8008ed8 <UART_CheckIdleState+0x18>
 8008efc:	e00c      	b.n	8008f18 <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008efe:	6819      	ldr	r1, [r3, #0]
 8008f00:	0749      	lsls	r1, r1, #29
 8008f02:	461a      	mov	r2, r3
 8008f04:	d505      	bpl.n	8008f12 <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f06:	69d9      	ldr	r1, [r3, #28]
 8008f08:	0708      	lsls	r0, r1, #28
 8008f0a:	d44a      	bmi.n	8008fa2 <UART_CheckIdleState+0xe2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f0c:	69d9      	ldr	r1, [r3, #28]
 8008f0e:	0509      	lsls	r1, r1, #20
 8008f10:	d475      	bmi.n	8008ffe <UART_CheckIdleState+0x13e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	0298      	lsls	r0, r3, #10
 8008f16:	d4df      	bmi.n	8008ed8 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f18:	f7fc f966 	bl	80051e8 <HAL_GetTick>
 8008f1c:	1b43      	subs	r3, r0, r5
 8008f1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	d3eb      	bcc.n	8008efe <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f26:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008f2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	e843 2100 	strex	r1, r2, [r3]
 8008f32:	2900      	cmp	r1, #0
 8008f34:	d1f7      	bne.n	8008f26 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 8008f36:	2320      	movs	r3, #32
 8008f38:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8008f3a:	2003      	movs	r0, #3
 8008f3c:	e7d7      	b.n	8008eee <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f3e:	69d3      	ldr	r3, [r2, #28]
 8008f40:	025b      	lsls	r3, r3, #9
 8008f42:	d4cc      	bmi.n	8008ede <UART_CheckIdleState+0x1e>
 8008f44:	e00d      	b.n	8008f62 <UART_CheckIdleState+0xa2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	0750      	lsls	r0, r2, #29
 8008f4a:	d507      	bpl.n	8008f5c <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f4c:	69da      	ldr	r2, [r3, #28]
 8008f4e:	0711      	lsls	r1, r2, #28
 8008f50:	f100 8083 	bmi.w	800905a <UART_CheckIdleState+0x19a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f54:	69da      	ldr	r2, [r3, #28]
 8008f56:	0512      	lsls	r2, r2, #20
 8008f58:	f100 80ad 	bmi.w	80090b6 <UART_CheckIdleState+0x1f6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f5c:	69db      	ldr	r3, [r3, #28]
 8008f5e:	025b      	lsls	r3, r3, #9
 8008f60:	d4bd      	bmi.n	8008ede <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f62:	f7fc f941 	bl	80051e8 <HAL_GetTick>
 8008f66:	1b43      	subs	r3, r0, r5
 8008f68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	d3ea      	bcc.n	8008f46 <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f70:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	e843 2100 	strex	r1, r2, [r3]
 8008f7c:	2900      	cmp	r1, #0
 8008f7e:	d1f7      	bne.n	8008f70 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	f103 0208 	add.w	r2, r3, #8
 8008f84:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f88:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8c:	f103 0008 	add.w	r0, r3, #8
 8008f90:	e840 2100 	strex	r1, r2, [r0]
 8008f94:	2900      	cmp	r1, #0
 8008f96:	d1f3      	bne.n	8008f80 <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 8008f98:	2320      	movs	r3, #32
 8008f9a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
      return HAL_TIMEOUT;
 8008f9e:	2003      	movs	r0, #3
 8008fa0:	e7a5      	b.n	8008eee <UART_CheckIdleState+0x2e>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fa2:	2208      	movs	r2, #8
 8008fa4:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008faa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fae:	e843 2100 	strex	r1, r2, [r3]
 8008fb2:	2900      	cmp	r1, #0
 8008fb4:	d1f7      	bne.n	8008fa6 <UART_CheckIdleState+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb6:	f103 0208 	add.w	r2, r3, #8
 8008fba:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fbe:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc2:	f103 0008 	add.w	r0, r3, #8
 8008fc6:	e840 2100 	strex	r1, r2, [r0]
 8008fca:	2900      	cmp	r1, #0
 8008fcc:	d1f3      	bne.n	8008fb6 <UART_CheckIdleState+0xf6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008fd0:	2a01      	cmp	r2, #1
 8008fd2:	d00b      	beq.n	8008fec <UART_CheckIdleState+0x12c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fd4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008fd6:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fd8:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8008fda:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8008fde:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fe0:	6622      	str	r2, [r4, #96]	; 0x60
           __HAL_UNLOCK(huart);
 8008fe2:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fe6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
           return HAL_ERROR;
 8008fea:	e79c      	b.n	8008f26 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fec:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ff0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff4:	e843 2100 	strex	r1, r2, [r3]
 8008ff8:	2900      	cmp	r1, #0
 8008ffa:	d1f7      	bne.n	8008fec <UART_CheckIdleState+0x12c>
 8008ffc:	e7ea      	b.n	8008fd4 <UART_CheckIdleState+0x114>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ffe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009002:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009004:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009008:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900c:	e843 2100 	strex	r1, r2, [r3]
 8009010:	2900      	cmp	r1, #0
 8009012:	d1f7      	bne.n	8009004 <UART_CheckIdleState+0x144>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009014:	f103 0208 	add.w	r2, r3, #8
 8009018:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800901c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009020:	f103 0008 	add.w	r0, r3, #8
 8009024:	e840 2100 	strex	r1, r2, [r0]
 8009028:	2900      	cmp	r1, #0
 800902a:	d1f3      	bne.n	8009014 <UART_CheckIdleState+0x154>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800902c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800902e:	2a01      	cmp	r2, #1
 8009030:	d00a      	beq.n	8009048 <UART_CheckIdleState+0x188>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009032:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009034:	2120      	movs	r1, #32
 8009036:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 800903a:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800903c:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 800903e:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009042:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 8009046:	e76e      	b.n	8008f26 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009048:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800904c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009050:	e843 2100 	strex	r1, r2, [r3]
 8009054:	2900      	cmp	r1, #0
 8009056:	d1f7      	bne.n	8009048 <UART_CheckIdleState+0x188>
 8009058:	e7eb      	b.n	8009032 <UART_CheckIdleState+0x172>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800905a:	2208      	movs	r2, #8
 800905c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800905e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009062:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009066:	e843 2100 	strex	r1, r2, [r3]
 800906a:	2900      	cmp	r1, #0
 800906c:	d1f7      	bne.n	800905e <UART_CheckIdleState+0x19e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906e:	f103 0208 	add.w	r2, r3, #8
 8009072:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009076:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907a:	f103 0008 	add.w	r0, r3, #8
 800907e:	e840 2100 	strex	r1, r2, [r0]
 8009082:	2900      	cmp	r1, #0
 8009084:	d1f3      	bne.n	800906e <UART_CheckIdleState+0x1ae>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009086:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8009088:	2a01      	cmp	r2, #1
 800908a:	d00b      	beq.n	80090a4 <UART_CheckIdleState+0x1e4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800908c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800908e:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009090:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8009092:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8009096:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009098:	6622      	str	r2, [r4, #96]	; 0x60
           __HAL_UNLOCK(huart);
 800909a:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800909e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
           return HAL_ERROR;
 80090a2:	e765      	b.n	8008f70 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090a8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ac:	e843 2100 	strex	r1, r2, [r3]
 80090b0:	2900      	cmp	r1, #0
 80090b2:	d1f7      	bne.n	80090a4 <UART_CheckIdleState+0x1e4>
 80090b4:	e7ea      	b.n	800908c <UART_CheckIdleState+0x1cc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090ba:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090bc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090c0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c4:	e843 2100 	strex	r1, r2, [r3]
 80090c8:	2900      	cmp	r1, #0
 80090ca:	d1f7      	bne.n	80090bc <UART_CheckIdleState+0x1fc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	f103 0208 	add.w	r2, r3, #8
 80090d0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090d4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d8:	f103 0008 	add.w	r0, r3, #8
 80090dc:	e840 2100 	strex	r1, r2, [r0]
 80090e0:	2900      	cmp	r1, #0
 80090e2:	d1f3      	bne.n	80090cc <UART_CheckIdleState+0x20c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090e4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80090e6:	2a01      	cmp	r2, #1
 80090e8:	d00a      	beq.n	8009100 <UART_CheckIdleState+0x240>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ea:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80090ec:	2120      	movs	r1, #32
 80090ee:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 80090f2:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f4:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 80090f6:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090fa:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 80090fe:	e737      	b.n	8008f70 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009104:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	e843 2100 	strex	r1, r2, [r3]
 800910c:	2900      	cmp	r1, #0
 800910e:	d1f7      	bne.n	8009100 <UART_CheckIdleState+0x240>
 8009110:	e7eb      	b.n	80090ea <UART_CheckIdleState+0x22a>
 8009112:	bf00      	nop

08009114 <HAL_UART_Init>:
  if (huart == NULL)
 8009114:	2800      	cmp	r0, #0
 8009116:	f000 80ec 	beq.w	80092f2 <HAL_UART_Init+0x1de>
{
 800911a:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800911c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800911e:	4604      	mov	r4, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d037      	beq.n	8009194 <HAL_UART_Init+0x80>
  __HAL_UART_DISABLE(huart);
 8009124:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009126:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8009128:	2224      	movs	r2, #36	; 0x24
 800912a:	67e2      	str	r2, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800912c:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800912e:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8009130:	f021 0101 	bic.w	r1, r1, #1
 8009134:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009136:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009138:	69e1      	ldr	r1, [r4, #28]
 800913a:	432a      	orrs	r2, r5
 800913c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800913e:	f420 4016 	bic.w	r0, r0, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009142:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009144:	f020 000c 	bic.w	r0, r0, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009148:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800914a:	4302      	orrs	r2, r0
 800914c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800914e:	685a      	ldr	r2, [r3, #4]
 8009150:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8009152:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009154:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009158:	4302      	orrs	r2, r0
 800915a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800915c:	6898      	ldr	r0, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800915e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009160:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8009164:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009166:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009168:	4886      	ldr	r0, [pc, #536]	; (8009384 <HAL_UART_Init+0x270>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800916a:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800916c:	4283      	cmp	r3, r0
 800916e:	d016      	beq.n	800919e <HAL_UART_Init+0x8a>
 8009170:	4a85      	ldr	r2, [pc, #532]	; (8009388 <HAL_UART_Init+0x274>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d046      	beq.n	8009204 <HAL_UART_Init+0xf0>
 8009176:	4a85      	ldr	r2, [pc, #532]	; (800938c <HAL_UART_Init+0x278>)
 8009178:	4293      	cmp	r3, r2
 800917a:	f000 80a4 	beq.w	80092c6 <HAL_UART_Init+0x1b2>
 800917e:	4a84      	ldr	r2, [pc, #528]	; (8009390 <HAL_UART_Init+0x27c>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d071      	beq.n	8009268 <HAL_UART_Init+0x154>
 8009184:	4a83      	ldr	r2, [pc, #524]	; (8009394 <HAL_UART_Init+0x280>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d07b      	beq.n	8009282 <HAL_UART_Init+0x16e>
  huart->RxISR = NULL;
 800918a:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800918c:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
}
 8009190:	2001      	movs	r0, #1
 8009192:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8009194:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8009198:	f7fb fe8e 	bl	8004eb8 <HAL_UART_MspInit>
 800919c:	e7c2      	b.n	8009124 <HAL_UART_Init+0x10>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800919e:	4b7e      	ldr	r3, [pc, #504]	; (8009398 <HAL_UART_Init+0x284>)
 80091a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a2:	f003 0303 	and.w	r3, r3, #3
 80091a6:	3b01      	subs	r3, #1
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d93f      	bls.n	800922c <HAL_UART_Init+0x118>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091ac:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80091b0:	f000 80c9 	beq.w	8009346 <HAL_UART_Init+0x232>
        pclk = HAL_RCC_GetPCLK2Freq();
 80091b4:	f7fe fb98 	bl	80078e8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80091b8:	b160      	cbz	r0, 80091d4 <HAL_UART_Init+0xc0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80091ba:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091bc:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80091c0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80091c4:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091c8:	f1a0 0310 	sub.w	r3, r0, #16
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d8dc      	bhi.n	800918a <HAL_UART_Init+0x76>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80091d0:	6823      	ldr	r3, [r4, #0]
 80091d2:	60d8      	str	r0, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091d4:	6a62      	ldr	r2, [r4, #36]	; 0x24
  huart->RxISR = NULL;
 80091d6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80091d8:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091dc:	2a00      	cmp	r2, #0
 80091de:	d16e      	bne.n	80092be <HAL_UART_Init+0x1aa>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091e0:	6823      	ldr	r3, [r4, #0]
 80091e2:	685a      	ldr	r2, [r3, #4]
 80091e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80091e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091ea:	689a      	ldr	r2, [r3, #8]
 80091ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091f0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80091f8:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80091fa:	601a      	str	r2, [r3, #0]
}
 80091fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 8009200:	f7ff be5e 	b.w	8008ec0 <UART_CheckIdleState>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009204:	4b64      	ldr	r3, [pc, #400]	; (8009398 <HAL_UART_Init+0x284>)
 8009206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009208:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800920c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009210:	d046      	beq.n	80092a0 <HAL_UART_Init+0x18c>
 8009212:	d84b      	bhi.n	80092ac <HAL_UART_Init+0x198>
 8009214:	2b00      	cmp	r3, #0
 8009216:	d03d      	beq.n	8009294 <HAL_UART_Init+0x180>
 8009218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800921c:	d1b5      	bne.n	800918a <HAL_UART_Init+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800921e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8009222:	f000 8093 	beq.w	800934c <HAL_UART_Init+0x238>
        pclk = HAL_RCC_GetSysClockFreq();
 8009226:	f7fe fb0d 	bl	8007844 <HAL_RCC_GetSysClockFreq>
        break;
 800922a:	e7c5      	b.n	80091b8 <HAL_UART_Init+0xa4>
 800922c:	4a5b      	ldr	r2, [pc, #364]	; (800939c <HAL_UART_Init+0x288>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800922e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8009232:	5cd3      	ldrb	r3, [r2, r3]
 8009234:	f000 808d 	beq.w	8009352 <HAL_UART_Init+0x23e>
    switch (clocksource)
 8009238:	2b08      	cmp	r3, #8
 800923a:	d8a6      	bhi.n	800918a <HAL_UART_Init+0x76>
 800923c:	a201      	add	r2, pc, #4	; (adr r2, 8009244 <HAL_UART_Init+0x130>)
 800923e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009242:	bf00      	nop
 8009244:	0800929b 	.word	0x0800929b
 8009248:	080091b5 	.word	0x080091b5
 800924c:	080092bb 	.word	0x080092bb
 8009250:	0800918b 	.word	0x0800918b
 8009254:	08009227 	.word	0x08009227
 8009258:	0800918b 	.word	0x0800918b
 800925c:	0800918b 	.word	0x0800918b
 8009260:	0800918b 	.word	0x0800918b
 8009264:	080092a7 	.word	0x080092a7
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009268:	4b4b      	ldr	r3, [pc, #300]	; (8009398 <HAL_UART_Init+0x284>)
 800926a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009270:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009274:	d014      	beq.n	80092a0 <HAL_UART_Init+0x18c>
 8009276:	d838      	bhi.n	80092ea <HAL_UART_Init+0x1d6>
 8009278:	b163      	cbz	r3, 8009294 <HAL_UART_Init+0x180>
 800927a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800927e:	d0ce      	beq.n	800921e <HAL_UART_Init+0x10a>
 8009280:	e783      	b.n	800918a <HAL_UART_Init+0x76>
 8009282:	4b45      	ldr	r3, [pc, #276]	; (8009398 <HAL_UART_Init+0x284>)
 8009284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009286:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800928a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800928e:	d007      	beq.n	80092a0 <HAL_UART_Init+0x18c>
 8009290:	d835      	bhi.n	80092fe <HAL_UART_Init+0x1ea>
 8009292:	bb83      	cbnz	r3, 80092f6 <HAL_UART_Init+0x1e2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009294:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8009298:	d035      	beq.n	8009306 <HAL_UART_Init+0x1f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800929a:	f7fe fb0d 	bl	80078b8 <HAL_RCC_GetPCLK1Freq>
        break;
 800929e:	e78b      	b.n	80091b8 <HAL_UART_Init+0xa4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092a0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80092a4:	d04a      	beq.n	800933c <HAL_UART_Init+0x228>
        pclk = (uint32_t) LSE_VALUE;
 80092a6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80092aa:	e786      	b.n	80091ba <HAL_UART_Init+0xa6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80092b0:	f47f af6b 	bne.w	800918a <HAL_UART_Init+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092b4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80092b8:	d043      	beq.n	8009342 <HAL_UART_Init+0x22e>
    switch (clocksource)
 80092ba:	4839      	ldr	r0, [pc, #228]	; (80093a0 <HAL_UART_Init+0x28c>)
 80092bc:	e77d      	b.n	80091ba <HAL_UART_Init+0xa6>
    UART_AdvFeatureConfig(huart);
 80092be:	4620      	mov	r0, r4
 80092c0:	f7ff fda6 	bl	8008e10 <UART_AdvFeatureConfig>
 80092c4:	e78c      	b.n	80091e0 <HAL_UART_Init+0xcc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092c6:	4b34      	ldr	r3, [pc, #208]	; (8009398 <HAL_UART_Init+0x284>)
 80092c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ca:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80092ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80092d2:	d0e5      	beq.n	80092a0 <HAL_UART_Init+0x18c>
 80092d4:	d805      	bhi.n	80092e2 <HAL_UART_Init+0x1ce>
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d0dc      	beq.n	8009294 <HAL_UART_Init+0x180>
 80092da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80092de:	d09e      	beq.n	800921e <HAL_UART_Init+0x10a>
 80092e0:	e753      	b.n	800918a <HAL_UART_Init+0x76>
 80092e2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80092e6:	d0e5      	beq.n	80092b4 <HAL_UART_Init+0x1a0>
 80092e8:	e74f      	b.n	800918a <HAL_UART_Init+0x76>
 80092ea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80092ee:	d0e1      	beq.n	80092b4 <HAL_UART_Init+0x1a0>
 80092f0:	e74b      	b.n	800918a <HAL_UART_Init+0x76>
}
 80092f2:	2001      	movs	r0, #1
 80092f4:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80092fa:	d090      	beq.n	800921e <HAL_UART_Init+0x10a>
 80092fc:	e745      	b.n	800918a <HAL_UART_Init+0x76>
 80092fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009302:	d0d7      	beq.n	80092b4 <HAL_UART_Init+0x1a0>
 8009304:	e741      	b.n	800918a <HAL_UART_Init+0x76>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009306:	f7fe fad7 	bl	80078b8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800930a:	2800      	cmp	r0, #0
 800930c:	f43f af62 	beq.w	80091d4 <HAL_UART_Init+0xc0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009310:	0043      	lsls	r3, r0, #1
 8009312:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009314:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009318:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800931c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009320:	f1a3 0210 	sub.w	r2, r3, #16
 8009324:	428a      	cmp	r2, r1
 8009326:	f63f af30 	bhi.w	800918a <HAL_UART_Init+0x76>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800932a:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800932e:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009330:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009332:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8009336:	4313      	orrs	r3, r2
 8009338:	60cb      	str	r3, [r1, #12]
  return ret;
 800933a:	e74b      	b.n	80091d4 <HAL_UART_Init+0xc0>
    switch (clocksource)
 800933c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009340:	e7e7      	b.n	8009312 <HAL_UART_Init+0x1fe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009342:	4b18      	ldr	r3, [pc, #96]	; (80093a4 <HAL_UART_Init+0x290>)
 8009344:	e7e5      	b.n	8009312 <HAL_UART_Init+0x1fe>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009346:	f7fe facf 	bl	80078e8 <HAL_RCC_GetPCLK2Freq>
        break;
 800934a:	e7de      	b.n	800930a <HAL_UART_Init+0x1f6>
        pclk = HAL_RCC_GetSysClockFreq();
 800934c:	f7fe fa7a 	bl	8007844 <HAL_RCC_GetSysClockFreq>
        break;
 8009350:	e7db      	b.n	800930a <HAL_UART_Init+0x1f6>
    switch (clocksource)
 8009352:	2b08      	cmp	r3, #8
 8009354:	f63f af19 	bhi.w	800918a <HAL_UART_Init+0x76>
 8009358:	a201      	add	r2, pc, #4	; (adr r2, 8009360 <HAL_UART_Init+0x24c>)
 800935a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800935e:	bf00      	nop
 8009360:	08009307 	.word	0x08009307
 8009364:	08009347 	.word	0x08009347
 8009368:	08009343 	.word	0x08009343
 800936c:	0800918b 	.word	0x0800918b
 8009370:	0800934d 	.word	0x0800934d
 8009374:	0800918b 	.word	0x0800918b
 8009378:	0800918b 	.word	0x0800918b
 800937c:	0800918b 	.word	0x0800918b
 8009380:	0800933d 	.word	0x0800933d
 8009384:	40013800 	.word	0x40013800
 8009388:	40004400 	.word	0x40004400
 800938c:	40004800 	.word	0x40004800
 8009390:	40004c00 	.word	0x40004c00
 8009394:	40005000 	.word	0x40005000
 8009398:	40021000 	.word	0x40021000
 800939c:	0800ddc8 	.word	0x0800ddc8
 80093a0:	007a1200 	.word	0x007a1200
 80093a4:	00f42400 	.word	0x00f42400

080093a8 <UART_Start_Receive_IT>:
{
 80093a8:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 80093aa:	6884      	ldr	r4, [r0, #8]
  huart->pRxBuffPtr  = pData;
 80093ac:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 80093ae:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 80093b0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  huart->RxXferSize  = Size;
 80093b4:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 80093b8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 80093bc:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80093be:	d044      	beq.n	800944a <UART_Start_Receive_IT+0xa2>
 80093c0:	2c00      	cmp	r4, #0
 80093c2:	d03c      	beq.n	800943e <UART_Start_Receive_IT+0x96>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c4:	2400      	movs	r4, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093c6:	2122      	movs	r1, #34	; 0x22
 80093c8:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ca:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  UART_MASK_COMPUTATION(huart);
 80093ce:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093d2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d6:	f102 0308 	add.w	r3, r2, #8
 80093da:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093de:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e2:	f102 0408 	add.w	r4, r2, #8
 80093e6:	e844 3100 	strex	r1, r3, [r4]
 80093ea:	2900      	cmp	r1, #0
 80093ec:	d1f3      	bne.n	80093d6 <UART_Start_Receive_IT+0x2e>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093ee:	6883      	ldr	r3, [r0, #8]
 80093f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093f4:	6903      	ldr	r3, [r0, #16]
 80093f6:	d00e      	beq.n	8009416 <UART_Start_Receive_IT+0x6e>
    huart->RxISR = UART_RxISR_8BIT;
 80093f8:	491d      	ldr	r1, [pc, #116]	; (8009470 <UART_Start_Receive_IT+0xc8>)
 80093fa:	6681      	str	r1, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80093fc:	b173      	cbz	r3, 800941c <UART_Start_Receive_IT+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fe:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009402:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009406:	e842 3100 	strex	r1, r3, [r2]
 800940a:	2900      	cmp	r1, #0
 800940c:	d1f7      	bne.n	80093fe <UART_Start_Receive_IT+0x56>
}
 800940e:	2000      	movs	r0, #0
 8009410:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009414:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009416:	b9fb      	cbnz	r3, 8009458 <UART_Start_Receive_IT+0xb0>
 8009418:	4b16      	ldr	r3, [pc, #88]	; (8009474 <UART_Start_Receive_IT+0xcc>)
 800941a:	6683      	str	r3, [r0, #104]	; 0x68
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009420:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	e842 3100 	strex	r1, r3, [r2]
 8009428:	2900      	cmp	r1, #0
 800942a:	d0f0      	beq.n	800940e <UART_Start_Receive_IT+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942c:	e852 3f00 	ldrex	r3, [r2]
 8009430:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	e842 3100 	strex	r1, r3, [r2]
 8009438:	2900      	cmp	r1, #0
 800943a:	d1ef      	bne.n	800941c <UART_Start_Receive_IT+0x74>
 800943c:	e7e7      	b.n	800940e <UART_Start_Receive_IT+0x66>
  UART_MASK_COMPUTATION(huart);
 800943e:	6903      	ldr	r3, [r0, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	bf0c      	ite	eq
 8009444:	23ff      	moveq	r3, #255	; 0xff
 8009446:	237f      	movne	r3, #127	; 0x7f
 8009448:	e7bc      	b.n	80093c4 <UART_Start_Receive_IT+0x1c>
 800944a:	6902      	ldr	r2, [r0, #16]
 800944c:	2a00      	cmp	r2, #0
 800944e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8009452:	bf18      	it	ne
 8009454:	23ff      	movne	r3, #255	; 0xff
 8009456:	e7b5      	b.n	80093c4 <UART_Start_Receive_IT+0x1c>
    huart->RxISR = UART_RxISR_8BIT;
 8009458:	4b05      	ldr	r3, [pc, #20]	; (8009470 <UART_Start_Receive_IT+0xc8>)
 800945a:	6683      	str	r3, [r0, #104]	; 0x68
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009460:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009464:	e842 3100 	strex	r1, r3, [r2]
 8009468:	2900      	cmp	r1, #0
 800946a:	d1c8      	bne.n	80093fe <UART_Start_Receive_IT+0x56>
 800946c:	e7cf      	b.n	800940e <UART_Start_Receive_IT+0x66>
 800946e:	bf00      	nop
 8009470:	08008dc1 	.word	0x08008dc1
 8009474:	08008d71 	.word	0x08008d71

08009478 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8009478:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800947c:	2b20      	cmp	r3, #32
 800947e:	d115      	bne.n	80094ac <HAL_UART_Receive_IT+0x34>
    if ((pData == NULL) || (Size == 0U))
 8009480:	b101      	cbz	r1, 8009484 <HAL_UART_Receive_IT+0xc>
 8009482:	b90a      	cbnz	r2, 8009488 <HAL_UART_Receive_IT+0x10>
      return HAL_ERROR;
 8009484:	2001      	movs	r0, #1
}
 8009486:	4770      	bx	lr
{
 8009488:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948a:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800948c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948e:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009490:	6863      	ldr	r3, [r4, #4]
 8009492:	021b      	lsls	r3, r3, #8
 8009494:	d507      	bpl.n	80094a6 <HAL_UART_Receive_IT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009496:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800949a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949e:	e844 3500 	strex	r5, r3, [r4]
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	d1f7      	bne.n	8009496 <HAL_UART_Receive_IT+0x1e>
}
 80094a6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80094a8:	f7ff bf7e 	b.w	80093a8 <UART_Start_Receive_IT>
    return HAL_BUSY;
 80094ac:	2002      	movs	r0, #2
 80094ae:	4770      	bx	lr

080094b0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop

080094b4 <atan2>:
 80094b4:	f000 ba34 	b.w	8009920 <__ieee754_atan2>

080094b8 <cos>:
 80094b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094ba:	ec53 2b10 	vmov	r2, r3, d0
 80094be:	4826      	ldr	r0, [pc, #152]	; (8009558 <cos+0xa0>)
 80094c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80094c4:	4281      	cmp	r1, r0
 80094c6:	dc06      	bgt.n	80094d6 <cos+0x1e>
 80094c8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8009550 <cos+0x98>
 80094cc:	b005      	add	sp, #20
 80094ce:	f85d eb04 	ldr.w	lr, [sp], #4
 80094d2:	f000 b89d 	b.w	8009610 <__kernel_cos>
 80094d6:	4821      	ldr	r0, [pc, #132]	; (800955c <cos+0xa4>)
 80094d8:	4281      	cmp	r1, r0
 80094da:	dd09      	ble.n	80094f0 <cos+0x38>
 80094dc:	ee10 0a10 	vmov	r0, s0
 80094e0:	4619      	mov	r1, r3
 80094e2:	f7f6 fed1 	bl	8000288 <__aeabi_dsub>
 80094e6:	ec41 0b10 	vmov	d0, r0, r1
 80094ea:	b005      	add	sp, #20
 80094ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80094f0:	4668      	mov	r0, sp
 80094f2:	f000 fadd 	bl	8009ab0 <__ieee754_rem_pio2>
 80094f6:	f000 0003 	and.w	r0, r0, #3
 80094fa:	2801      	cmp	r0, #1
 80094fc:	d00b      	beq.n	8009516 <cos+0x5e>
 80094fe:	2802      	cmp	r0, #2
 8009500:	d016      	beq.n	8009530 <cos+0x78>
 8009502:	b9e0      	cbnz	r0, 800953e <cos+0x86>
 8009504:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009508:	ed9d 0b00 	vldr	d0, [sp]
 800950c:	f000 f880 	bl	8009610 <__kernel_cos>
 8009510:	ec51 0b10 	vmov	r0, r1, d0
 8009514:	e7e7      	b.n	80094e6 <cos+0x2e>
 8009516:	ed9d 1b02 	vldr	d1, [sp, #8]
 800951a:	ed9d 0b00 	vldr	d0, [sp]
 800951e:	f000 f93f 	bl	80097a0 <__kernel_sin>
 8009522:	ec53 2b10 	vmov	r2, r3, d0
 8009526:	ee10 0a10 	vmov	r0, s0
 800952a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800952e:	e7da      	b.n	80094e6 <cos+0x2e>
 8009530:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009534:	ed9d 0b00 	vldr	d0, [sp]
 8009538:	f000 f86a 	bl	8009610 <__kernel_cos>
 800953c:	e7f1      	b.n	8009522 <cos+0x6a>
 800953e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009542:	ed9d 0b00 	vldr	d0, [sp]
 8009546:	2001      	movs	r0, #1
 8009548:	f000 f92a 	bl	80097a0 <__kernel_sin>
 800954c:	e7e0      	b.n	8009510 <cos+0x58>
 800954e:	bf00      	nop
	...
 8009558:	3fe921fb 	.word	0x3fe921fb
 800955c:	7fefffff 	.word	0x7fefffff

08009560 <sin>:
 8009560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009562:	ec53 2b10 	vmov	r2, r3, d0
 8009566:	4828      	ldr	r0, [pc, #160]	; (8009608 <sin+0xa8>)
 8009568:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800956c:	4281      	cmp	r1, r0
 800956e:	dc07      	bgt.n	8009580 <sin+0x20>
 8009570:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8009600 <sin+0xa0>
 8009574:	2000      	movs	r0, #0
 8009576:	b005      	add	sp, #20
 8009578:	f85d eb04 	ldr.w	lr, [sp], #4
 800957c:	f000 b910 	b.w	80097a0 <__kernel_sin>
 8009580:	4822      	ldr	r0, [pc, #136]	; (800960c <sin+0xac>)
 8009582:	4281      	cmp	r1, r0
 8009584:	dd09      	ble.n	800959a <sin+0x3a>
 8009586:	ee10 0a10 	vmov	r0, s0
 800958a:	4619      	mov	r1, r3
 800958c:	f7f6 fe7c 	bl	8000288 <__aeabi_dsub>
 8009590:	ec41 0b10 	vmov	d0, r0, r1
 8009594:	b005      	add	sp, #20
 8009596:	f85d fb04 	ldr.w	pc, [sp], #4
 800959a:	4668      	mov	r0, sp
 800959c:	f000 fa88 	bl	8009ab0 <__ieee754_rem_pio2>
 80095a0:	f000 0003 	and.w	r0, r0, #3
 80095a4:	2801      	cmp	r0, #1
 80095a6:	d00c      	beq.n	80095c2 <sin+0x62>
 80095a8:	2802      	cmp	r0, #2
 80095aa:	d011      	beq.n	80095d0 <sin+0x70>
 80095ac:	b9f0      	cbnz	r0, 80095ec <sin+0x8c>
 80095ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095b2:	ed9d 0b00 	vldr	d0, [sp]
 80095b6:	2001      	movs	r0, #1
 80095b8:	f000 f8f2 	bl	80097a0 <__kernel_sin>
 80095bc:	ec51 0b10 	vmov	r0, r1, d0
 80095c0:	e7e6      	b.n	8009590 <sin+0x30>
 80095c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095c6:	ed9d 0b00 	vldr	d0, [sp]
 80095ca:	f000 f821 	bl	8009610 <__kernel_cos>
 80095ce:	e7f5      	b.n	80095bc <sin+0x5c>
 80095d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095d4:	ed9d 0b00 	vldr	d0, [sp]
 80095d8:	2001      	movs	r0, #1
 80095da:	f000 f8e1 	bl	80097a0 <__kernel_sin>
 80095de:	ec53 2b10 	vmov	r2, r3, d0
 80095e2:	ee10 0a10 	vmov	r0, s0
 80095e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80095ea:	e7d1      	b.n	8009590 <sin+0x30>
 80095ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095f0:	ed9d 0b00 	vldr	d0, [sp]
 80095f4:	f000 f80c 	bl	8009610 <__kernel_cos>
 80095f8:	e7f1      	b.n	80095de <sin+0x7e>
 80095fa:	bf00      	nop
 80095fc:	f3af 8000 	nop.w
	...
 8009608:	3fe921fb 	.word	0x3fe921fb
 800960c:	7fefffff 	.word	0x7fefffff

08009610 <__kernel_cos>:
 8009610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	ec57 6b10 	vmov	r6, r7, d0
 8009618:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800961c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009620:	ed8d 1b00 	vstr	d1, [sp]
 8009624:	da07      	bge.n	8009636 <__kernel_cos+0x26>
 8009626:	ee10 0a10 	vmov	r0, s0
 800962a:	4639      	mov	r1, r7
 800962c:	f7f7 fa94 	bl	8000b58 <__aeabi_d2iz>
 8009630:	2800      	cmp	r0, #0
 8009632:	f000 8088 	beq.w	8009746 <__kernel_cos+0x136>
 8009636:	4632      	mov	r2, r6
 8009638:	463b      	mov	r3, r7
 800963a:	4630      	mov	r0, r6
 800963c:	4639      	mov	r1, r7
 800963e:	f7f6 ffdb 	bl	80005f8 <__aeabi_dmul>
 8009642:	4b51      	ldr	r3, [pc, #324]	; (8009788 <__kernel_cos+0x178>)
 8009644:	2200      	movs	r2, #0
 8009646:	4604      	mov	r4, r0
 8009648:	460d      	mov	r5, r1
 800964a:	f7f6 ffd5 	bl	80005f8 <__aeabi_dmul>
 800964e:	a340      	add	r3, pc, #256	; (adr r3, 8009750 <__kernel_cos+0x140>)
 8009650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009654:	4682      	mov	sl, r0
 8009656:	468b      	mov	fp, r1
 8009658:	4620      	mov	r0, r4
 800965a:	4629      	mov	r1, r5
 800965c:	f7f6 ffcc 	bl	80005f8 <__aeabi_dmul>
 8009660:	a33d      	add	r3, pc, #244	; (adr r3, 8009758 <__kernel_cos+0x148>)
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	f7f6 fe11 	bl	800028c <__adddf3>
 800966a:	4622      	mov	r2, r4
 800966c:	462b      	mov	r3, r5
 800966e:	f7f6 ffc3 	bl	80005f8 <__aeabi_dmul>
 8009672:	a33b      	add	r3, pc, #236	; (adr r3, 8009760 <__kernel_cos+0x150>)
 8009674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009678:	f7f6 fe06 	bl	8000288 <__aeabi_dsub>
 800967c:	4622      	mov	r2, r4
 800967e:	462b      	mov	r3, r5
 8009680:	f7f6 ffba 	bl	80005f8 <__aeabi_dmul>
 8009684:	a338      	add	r3, pc, #224	; (adr r3, 8009768 <__kernel_cos+0x158>)
 8009686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968a:	f7f6 fdff 	bl	800028c <__adddf3>
 800968e:	4622      	mov	r2, r4
 8009690:	462b      	mov	r3, r5
 8009692:	f7f6 ffb1 	bl	80005f8 <__aeabi_dmul>
 8009696:	a336      	add	r3, pc, #216	; (adr r3, 8009770 <__kernel_cos+0x160>)
 8009698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969c:	f7f6 fdf4 	bl	8000288 <__aeabi_dsub>
 80096a0:	4622      	mov	r2, r4
 80096a2:	462b      	mov	r3, r5
 80096a4:	f7f6 ffa8 	bl	80005f8 <__aeabi_dmul>
 80096a8:	a333      	add	r3, pc, #204	; (adr r3, 8009778 <__kernel_cos+0x168>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 fded 	bl	800028c <__adddf3>
 80096b2:	4622      	mov	r2, r4
 80096b4:	462b      	mov	r3, r5
 80096b6:	f7f6 ff9f 	bl	80005f8 <__aeabi_dmul>
 80096ba:	4622      	mov	r2, r4
 80096bc:	462b      	mov	r3, r5
 80096be:	f7f6 ff9b 	bl	80005f8 <__aeabi_dmul>
 80096c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096c6:	4604      	mov	r4, r0
 80096c8:	460d      	mov	r5, r1
 80096ca:	4630      	mov	r0, r6
 80096cc:	4639      	mov	r1, r7
 80096ce:	f7f6 ff93 	bl	80005f8 <__aeabi_dmul>
 80096d2:	460b      	mov	r3, r1
 80096d4:	4602      	mov	r2, r0
 80096d6:	4629      	mov	r1, r5
 80096d8:	4620      	mov	r0, r4
 80096da:	f7f6 fdd5 	bl	8000288 <__aeabi_dsub>
 80096de:	4b2b      	ldr	r3, [pc, #172]	; (800978c <__kernel_cos+0x17c>)
 80096e0:	4598      	cmp	r8, r3
 80096e2:	4606      	mov	r6, r0
 80096e4:	460f      	mov	r7, r1
 80096e6:	dc10      	bgt.n	800970a <__kernel_cos+0xfa>
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	4650      	mov	r0, sl
 80096ee:	4659      	mov	r1, fp
 80096f0:	f7f6 fdca 	bl	8000288 <__aeabi_dsub>
 80096f4:	460b      	mov	r3, r1
 80096f6:	4926      	ldr	r1, [pc, #152]	; (8009790 <__kernel_cos+0x180>)
 80096f8:	4602      	mov	r2, r0
 80096fa:	2000      	movs	r0, #0
 80096fc:	f7f6 fdc4 	bl	8000288 <__aeabi_dsub>
 8009700:	ec41 0b10 	vmov	d0, r0, r1
 8009704:	b003      	add	sp, #12
 8009706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970a:	4b22      	ldr	r3, [pc, #136]	; (8009794 <__kernel_cos+0x184>)
 800970c:	4920      	ldr	r1, [pc, #128]	; (8009790 <__kernel_cos+0x180>)
 800970e:	4598      	cmp	r8, r3
 8009710:	bfcc      	ite	gt
 8009712:	4d21      	ldrgt	r5, [pc, #132]	; (8009798 <__kernel_cos+0x188>)
 8009714:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009718:	2400      	movs	r4, #0
 800971a:	4622      	mov	r2, r4
 800971c:	462b      	mov	r3, r5
 800971e:	2000      	movs	r0, #0
 8009720:	f7f6 fdb2 	bl	8000288 <__aeabi_dsub>
 8009724:	4622      	mov	r2, r4
 8009726:	4680      	mov	r8, r0
 8009728:	4689      	mov	r9, r1
 800972a:	462b      	mov	r3, r5
 800972c:	4650      	mov	r0, sl
 800972e:	4659      	mov	r1, fp
 8009730:	f7f6 fdaa 	bl	8000288 <__aeabi_dsub>
 8009734:	4632      	mov	r2, r6
 8009736:	463b      	mov	r3, r7
 8009738:	f7f6 fda6 	bl	8000288 <__aeabi_dsub>
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	4640      	mov	r0, r8
 8009742:	4649      	mov	r1, r9
 8009744:	e7da      	b.n	80096fc <__kernel_cos+0xec>
 8009746:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009780 <__kernel_cos+0x170>
 800974a:	e7db      	b.n	8009704 <__kernel_cos+0xf4>
 800974c:	f3af 8000 	nop.w
 8009750:	be8838d4 	.word	0xbe8838d4
 8009754:	bda8fae9 	.word	0xbda8fae9
 8009758:	bdb4b1c4 	.word	0xbdb4b1c4
 800975c:	3e21ee9e 	.word	0x3e21ee9e
 8009760:	809c52ad 	.word	0x809c52ad
 8009764:	3e927e4f 	.word	0x3e927e4f
 8009768:	19cb1590 	.word	0x19cb1590
 800976c:	3efa01a0 	.word	0x3efa01a0
 8009770:	16c15177 	.word	0x16c15177
 8009774:	3f56c16c 	.word	0x3f56c16c
 8009778:	5555554c 	.word	0x5555554c
 800977c:	3fa55555 	.word	0x3fa55555
 8009780:	00000000 	.word	0x00000000
 8009784:	3ff00000 	.word	0x3ff00000
 8009788:	3fe00000 	.word	0x3fe00000
 800978c:	3fd33332 	.word	0x3fd33332
 8009790:	3ff00000 	.word	0x3ff00000
 8009794:	3fe90000 	.word	0x3fe90000
 8009798:	3fd20000 	.word	0x3fd20000
 800979c:	00000000 	.word	0x00000000

080097a0 <__kernel_sin>:
 80097a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a4:	ed2d 8b04 	vpush	{d8-d9}
 80097a8:	eeb0 8a41 	vmov.f32	s16, s2
 80097ac:	eef0 8a61 	vmov.f32	s17, s3
 80097b0:	ec55 4b10 	vmov	r4, r5, d0
 80097b4:	b083      	sub	sp, #12
 80097b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80097ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80097be:	9001      	str	r0, [sp, #4]
 80097c0:	da06      	bge.n	80097d0 <__kernel_sin+0x30>
 80097c2:	ee10 0a10 	vmov	r0, s0
 80097c6:	4629      	mov	r1, r5
 80097c8:	f7f7 f9c6 	bl	8000b58 <__aeabi_d2iz>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d051      	beq.n	8009874 <__kernel_sin+0xd4>
 80097d0:	4622      	mov	r2, r4
 80097d2:	462b      	mov	r3, r5
 80097d4:	4620      	mov	r0, r4
 80097d6:	4629      	mov	r1, r5
 80097d8:	f7f6 ff0e 	bl	80005f8 <__aeabi_dmul>
 80097dc:	4682      	mov	sl, r0
 80097de:	468b      	mov	fp, r1
 80097e0:	4602      	mov	r2, r0
 80097e2:	460b      	mov	r3, r1
 80097e4:	4620      	mov	r0, r4
 80097e6:	4629      	mov	r1, r5
 80097e8:	f7f6 ff06 	bl	80005f8 <__aeabi_dmul>
 80097ec:	a341      	add	r3, pc, #260	; (adr r3, 80098f4 <__kernel_sin+0x154>)
 80097ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f2:	4680      	mov	r8, r0
 80097f4:	4689      	mov	r9, r1
 80097f6:	4650      	mov	r0, sl
 80097f8:	4659      	mov	r1, fp
 80097fa:	f7f6 fefd 	bl	80005f8 <__aeabi_dmul>
 80097fe:	a33f      	add	r3, pc, #252	; (adr r3, 80098fc <__kernel_sin+0x15c>)
 8009800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009804:	f7f6 fd40 	bl	8000288 <__aeabi_dsub>
 8009808:	4652      	mov	r2, sl
 800980a:	465b      	mov	r3, fp
 800980c:	f7f6 fef4 	bl	80005f8 <__aeabi_dmul>
 8009810:	a33c      	add	r3, pc, #240	; (adr r3, 8009904 <__kernel_sin+0x164>)
 8009812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009816:	f7f6 fd39 	bl	800028c <__adddf3>
 800981a:	4652      	mov	r2, sl
 800981c:	465b      	mov	r3, fp
 800981e:	f7f6 feeb 	bl	80005f8 <__aeabi_dmul>
 8009822:	a33a      	add	r3, pc, #232	; (adr r3, 800990c <__kernel_sin+0x16c>)
 8009824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009828:	f7f6 fd2e 	bl	8000288 <__aeabi_dsub>
 800982c:	4652      	mov	r2, sl
 800982e:	465b      	mov	r3, fp
 8009830:	f7f6 fee2 	bl	80005f8 <__aeabi_dmul>
 8009834:	a337      	add	r3, pc, #220	; (adr r3, 8009914 <__kernel_sin+0x174>)
 8009836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983a:	f7f6 fd27 	bl	800028c <__adddf3>
 800983e:	9b01      	ldr	r3, [sp, #4]
 8009840:	4606      	mov	r6, r0
 8009842:	460f      	mov	r7, r1
 8009844:	b9eb      	cbnz	r3, 8009882 <__kernel_sin+0xe2>
 8009846:	4602      	mov	r2, r0
 8009848:	460b      	mov	r3, r1
 800984a:	4650      	mov	r0, sl
 800984c:	4659      	mov	r1, fp
 800984e:	f7f6 fed3 	bl	80005f8 <__aeabi_dmul>
 8009852:	a325      	add	r3, pc, #148	; (adr r3, 80098e8 <__kernel_sin+0x148>)
 8009854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009858:	f7f6 fd16 	bl	8000288 <__aeabi_dsub>
 800985c:	4642      	mov	r2, r8
 800985e:	464b      	mov	r3, r9
 8009860:	f7f6 feca 	bl	80005f8 <__aeabi_dmul>
 8009864:	4602      	mov	r2, r0
 8009866:	460b      	mov	r3, r1
 8009868:	4620      	mov	r0, r4
 800986a:	4629      	mov	r1, r5
 800986c:	f7f6 fd0e 	bl	800028c <__adddf3>
 8009870:	4604      	mov	r4, r0
 8009872:	460d      	mov	r5, r1
 8009874:	ec45 4b10 	vmov	d0, r4, r5
 8009878:	b003      	add	sp, #12
 800987a:	ecbd 8b04 	vpop	{d8-d9}
 800987e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009882:	4b1b      	ldr	r3, [pc, #108]	; (80098f0 <__kernel_sin+0x150>)
 8009884:	ec51 0b18 	vmov	r0, r1, d8
 8009888:	2200      	movs	r2, #0
 800988a:	f7f6 feb5 	bl	80005f8 <__aeabi_dmul>
 800988e:	4632      	mov	r2, r6
 8009890:	ec41 0b19 	vmov	d9, r0, r1
 8009894:	463b      	mov	r3, r7
 8009896:	4640      	mov	r0, r8
 8009898:	4649      	mov	r1, r9
 800989a:	f7f6 fead 	bl	80005f8 <__aeabi_dmul>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	ec51 0b19 	vmov	r0, r1, d9
 80098a6:	f7f6 fcef 	bl	8000288 <__aeabi_dsub>
 80098aa:	4652      	mov	r2, sl
 80098ac:	465b      	mov	r3, fp
 80098ae:	f7f6 fea3 	bl	80005f8 <__aeabi_dmul>
 80098b2:	ec53 2b18 	vmov	r2, r3, d8
 80098b6:	f7f6 fce7 	bl	8000288 <__aeabi_dsub>
 80098ba:	a30b      	add	r3, pc, #44	; (adr r3, 80098e8 <__kernel_sin+0x148>)
 80098bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c0:	4606      	mov	r6, r0
 80098c2:	460f      	mov	r7, r1
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f6 fe96 	bl	80005f8 <__aeabi_dmul>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	4630      	mov	r0, r6
 80098d2:	4639      	mov	r1, r7
 80098d4:	f7f6 fcda 	bl	800028c <__adddf3>
 80098d8:	4602      	mov	r2, r0
 80098da:	460b      	mov	r3, r1
 80098dc:	4620      	mov	r0, r4
 80098de:	4629      	mov	r1, r5
 80098e0:	f7f6 fcd2 	bl	8000288 <__aeabi_dsub>
 80098e4:	e7c4      	b.n	8009870 <__kernel_sin+0xd0>
 80098e6:	bf00      	nop
 80098e8:	55555549 	.word	0x55555549
 80098ec:	3fc55555 	.word	0x3fc55555
 80098f0:	3fe00000 	.word	0x3fe00000
 80098f4:	5acfd57c 	.word	0x5acfd57c
 80098f8:	3de5d93a 	.word	0x3de5d93a
 80098fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8009900:	3e5ae5e6 	.word	0x3e5ae5e6
 8009904:	57b1fe7d 	.word	0x57b1fe7d
 8009908:	3ec71de3 	.word	0x3ec71de3
 800990c:	19c161d5 	.word	0x19c161d5
 8009910:	3f2a01a0 	.word	0x3f2a01a0
 8009914:	1110f8a6 	.word	0x1110f8a6
 8009918:	3f811111 	.word	0x3f811111
 800991c:	00000000 	.word	0x00000000

08009920 <__ieee754_atan2>:
 8009920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009924:	ec57 6b11 	vmov	r6, r7, d1
 8009928:	4273      	negs	r3, r6
 800992a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009aa8 <__ieee754_atan2+0x188>
 800992e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009932:	4333      	orrs	r3, r6
 8009934:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009938:	4543      	cmp	r3, r8
 800993a:	ec51 0b10 	vmov	r0, r1, d0
 800993e:	ee11 5a10 	vmov	r5, s2
 8009942:	d80a      	bhi.n	800995a <__ieee754_atan2+0x3a>
 8009944:	4244      	negs	r4, r0
 8009946:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800994a:	4304      	orrs	r4, r0
 800994c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009950:	4544      	cmp	r4, r8
 8009952:	ee10 9a10 	vmov	r9, s0
 8009956:	468e      	mov	lr, r1
 8009958:	d907      	bls.n	800996a <__ieee754_atan2+0x4a>
 800995a:	4632      	mov	r2, r6
 800995c:	463b      	mov	r3, r7
 800995e:	f7f6 fc95 	bl	800028c <__adddf3>
 8009962:	ec41 0b10 	vmov	d0, r0, r1
 8009966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800996a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800996e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009972:	4334      	orrs	r4, r6
 8009974:	d103      	bne.n	800997e <__ieee754_atan2+0x5e>
 8009976:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800997a:	f000 baa1 	b.w	8009ec0 <atan>
 800997e:	17bc      	asrs	r4, r7, #30
 8009980:	f004 0402 	and.w	r4, r4, #2
 8009984:	ea53 0909 	orrs.w	r9, r3, r9
 8009988:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800998c:	d107      	bne.n	800999e <__ieee754_atan2+0x7e>
 800998e:	2c02      	cmp	r4, #2
 8009990:	d05f      	beq.n	8009a52 <__ieee754_atan2+0x132>
 8009992:	2c03      	cmp	r4, #3
 8009994:	d1e5      	bne.n	8009962 <__ieee754_atan2+0x42>
 8009996:	a140      	add	r1, pc, #256	; (adr r1, 8009a98 <__ieee754_atan2+0x178>)
 8009998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800999c:	e7e1      	b.n	8009962 <__ieee754_atan2+0x42>
 800999e:	4315      	orrs	r5, r2
 80099a0:	d106      	bne.n	80099b0 <__ieee754_atan2+0x90>
 80099a2:	f1be 0f00 	cmp.w	lr, #0
 80099a6:	da5f      	bge.n	8009a68 <__ieee754_atan2+0x148>
 80099a8:	a13d      	add	r1, pc, #244	; (adr r1, 8009aa0 <__ieee754_atan2+0x180>)
 80099aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099ae:	e7d8      	b.n	8009962 <__ieee754_atan2+0x42>
 80099b0:	4542      	cmp	r2, r8
 80099b2:	d10f      	bne.n	80099d4 <__ieee754_atan2+0xb4>
 80099b4:	4293      	cmp	r3, r2
 80099b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80099ba:	d107      	bne.n	80099cc <__ieee754_atan2+0xac>
 80099bc:	2c02      	cmp	r4, #2
 80099be:	d84c      	bhi.n	8009a5a <__ieee754_atan2+0x13a>
 80099c0:	4b33      	ldr	r3, [pc, #204]	; (8009a90 <__ieee754_atan2+0x170>)
 80099c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80099ca:	e7ca      	b.n	8009962 <__ieee754_atan2+0x42>
 80099cc:	2c02      	cmp	r4, #2
 80099ce:	d848      	bhi.n	8009a62 <__ieee754_atan2+0x142>
 80099d0:	4b30      	ldr	r3, [pc, #192]	; (8009a94 <__ieee754_atan2+0x174>)
 80099d2:	e7f6      	b.n	80099c2 <__ieee754_atan2+0xa2>
 80099d4:	4543      	cmp	r3, r8
 80099d6:	d0e4      	beq.n	80099a2 <__ieee754_atan2+0x82>
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80099de:	ea4f 5223 	mov.w	r2, r3, asr #20
 80099e2:	da1e      	bge.n	8009a22 <__ieee754_atan2+0x102>
 80099e4:	2f00      	cmp	r7, #0
 80099e6:	da01      	bge.n	80099ec <__ieee754_atan2+0xcc>
 80099e8:	323c      	adds	r2, #60	; 0x3c
 80099ea:	db1e      	blt.n	8009a2a <__ieee754_atan2+0x10a>
 80099ec:	4632      	mov	r2, r6
 80099ee:	463b      	mov	r3, r7
 80099f0:	f7f6 ff2c 	bl	800084c <__aeabi_ddiv>
 80099f4:	ec41 0b10 	vmov	d0, r0, r1
 80099f8:	f000 fc02 	bl	800a200 <fabs>
 80099fc:	f000 fa60 	bl	8009ec0 <atan>
 8009a00:	ec51 0b10 	vmov	r0, r1, d0
 8009a04:	2c01      	cmp	r4, #1
 8009a06:	d013      	beq.n	8009a30 <__ieee754_atan2+0x110>
 8009a08:	2c02      	cmp	r4, #2
 8009a0a:	d015      	beq.n	8009a38 <__ieee754_atan2+0x118>
 8009a0c:	2c00      	cmp	r4, #0
 8009a0e:	d0a8      	beq.n	8009962 <__ieee754_atan2+0x42>
 8009a10:	a317      	add	r3, pc, #92	; (adr r3, 8009a70 <__ieee754_atan2+0x150>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	f7f6 fc37 	bl	8000288 <__aeabi_dsub>
 8009a1a:	a317      	add	r3, pc, #92	; (adr r3, 8009a78 <__ieee754_atan2+0x158>)
 8009a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a20:	e014      	b.n	8009a4c <__ieee754_atan2+0x12c>
 8009a22:	a117      	add	r1, pc, #92	; (adr r1, 8009a80 <__ieee754_atan2+0x160>)
 8009a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a28:	e7ec      	b.n	8009a04 <__ieee754_atan2+0xe4>
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	e7e9      	b.n	8009a04 <__ieee754_atan2+0xe4>
 8009a30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a34:	4619      	mov	r1, r3
 8009a36:	e794      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a38:	a30d      	add	r3, pc, #52	; (adr r3, 8009a70 <__ieee754_atan2+0x150>)
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3e:	f7f6 fc23 	bl	8000288 <__aeabi_dsub>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	a10c      	add	r1, pc, #48	; (adr r1, 8009a78 <__ieee754_atan2+0x158>)
 8009a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a4c:	f7f6 fc1c 	bl	8000288 <__aeabi_dsub>
 8009a50:	e787      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a52:	a109      	add	r1, pc, #36	; (adr r1, 8009a78 <__ieee754_atan2+0x158>)
 8009a54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a58:	e783      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a5a:	a10b      	add	r1, pc, #44	; (adr r1, 8009a88 <__ieee754_atan2+0x168>)
 8009a5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a60:	e77f      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a62:	2000      	movs	r0, #0
 8009a64:	2100      	movs	r1, #0
 8009a66:	e77c      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a68:	a105      	add	r1, pc, #20	; (adr r1, 8009a80 <__ieee754_atan2+0x160>)
 8009a6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a6e:	e778      	b.n	8009962 <__ieee754_atan2+0x42>
 8009a70:	33145c07 	.word	0x33145c07
 8009a74:	3ca1a626 	.word	0x3ca1a626
 8009a78:	54442d18 	.word	0x54442d18
 8009a7c:	400921fb 	.word	0x400921fb
 8009a80:	54442d18 	.word	0x54442d18
 8009a84:	3ff921fb 	.word	0x3ff921fb
 8009a88:	54442d18 	.word	0x54442d18
 8009a8c:	3fe921fb 	.word	0x3fe921fb
 8009a90:	0800ddd0 	.word	0x0800ddd0
 8009a94:	0800dde8 	.word	0x0800dde8
 8009a98:	54442d18 	.word	0x54442d18
 8009a9c:	c00921fb 	.word	0xc00921fb
 8009aa0:	54442d18 	.word	0x54442d18
 8009aa4:	bff921fb 	.word	0xbff921fb
 8009aa8:	7ff00000 	.word	0x7ff00000
 8009aac:	00000000 	.word	0x00000000

08009ab0 <__ieee754_rem_pio2>:
 8009ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ab4:	ed2d 8b02 	vpush	{d8}
 8009ab8:	ec55 4b10 	vmov	r4, r5, d0
 8009abc:	4bca      	ldr	r3, [pc, #808]	; (8009de8 <__ieee754_rem_pio2+0x338>)
 8009abe:	b08b      	sub	sp, #44	; 0x2c
 8009ac0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8009ac4:	4598      	cmp	r8, r3
 8009ac6:	4682      	mov	sl, r0
 8009ac8:	9502      	str	r5, [sp, #8]
 8009aca:	dc08      	bgt.n	8009ade <__ieee754_rem_pio2+0x2e>
 8009acc:	2200      	movs	r2, #0
 8009ace:	2300      	movs	r3, #0
 8009ad0:	ed80 0b00 	vstr	d0, [r0]
 8009ad4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009ad8:	f04f 0b00 	mov.w	fp, #0
 8009adc:	e028      	b.n	8009b30 <__ieee754_rem_pio2+0x80>
 8009ade:	4bc3      	ldr	r3, [pc, #780]	; (8009dec <__ieee754_rem_pio2+0x33c>)
 8009ae0:	4598      	cmp	r8, r3
 8009ae2:	dc78      	bgt.n	8009bd6 <__ieee754_rem_pio2+0x126>
 8009ae4:	9b02      	ldr	r3, [sp, #8]
 8009ae6:	4ec2      	ldr	r6, [pc, #776]	; (8009df0 <__ieee754_rem_pio2+0x340>)
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	ee10 0a10 	vmov	r0, s0
 8009aee:	a3b0      	add	r3, pc, #704	; (adr r3, 8009db0 <__ieee754_rem_pio2+0x300>)
 8009af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af4:	4629      	mov	r1, r5
 8009af6:	dd39      	ble.n	8009b6c <__ieee754_rem_pio2+0xbc>
 8009af8:	f7f6 fbc6 	bl	8000288 <__aeabi_dsub>
 8009afc:	45b0      	cmp	r8, r6
 8009afe:	4604      	mov	r4, r0
 8009b00:	460d      	mov	r5, r1
 8009b02:	d01b      	beq.n	8009b3c <__ieee754_rem_pio2+0x8c>
 8009b04:	a3ac      	add	r3, pc, #688	; (adr r3, 8009db8 <__ieee754_rem_pio2+0x308>)
 8009b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0a:	f7f6 fbbd 	bl	8000288 <__aeabi_dsub>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	e9ca 2300 	strd	r2, r3, [sl]
 8009b16:	4620      	mov	r0, r4
 8009b18:	4629      	mov	r1, r5
 8009b1a:	f7f6 fbb5 	bl	8000288 <__aeabi_dsub>
 8009b1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8009db8 <__ieee754_rem_pio2+0x308>)
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	f7f6 fbb0 	bl	8000288 <__aeabi_dsub>
 8009b28:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009b2c:	f04f 0b01 	mov.w	fp, #1
 8009b30:	4658      	mov	r0, fp
 8009b32:	b00b      	add	sp, #44	; 0x2c
 8009b34:	ecbd 8b02 	vpop	{d8}
 8009b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b3c:	a3a0      	add	r3, pc, #640	; (adr r3, 8009dc0 <__ieee754_rem_pio2+0x310>)
 8009b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b42:	f7f6 fba1 	bl	8000288 <__aeabi_dsub>
 8009b46:	a3a0      	add	r3, pc, #640	; (adr r3, 8009dc8 <__ieee754_rem_pio2+0x318>)
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	460d      	mov	r5, r1
 8009b50:	f7f6 fb9a 	bl	8000288 <__aeabi_dsub>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	e9ca 2300 	strd	r2, r3, [sl]
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	4629      	mov	r1, r5
 8009b60:	f7f6 fb92 	bl	8000288 <__aeabi_dsub>
 8009b64:	a398      	add	r3, pc, #608	; (adr r3, 8009dc8 <__ieee754_rem_pio2+0x318>)
 8009b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6a:	e7db      	b.n	8009b24 <__ieee754_rem_pio2+0x74>
 8009b6c:	f7f6 fb8e 	bl	800028c <__adddf3>
 8009b70:	45b0      	cmp	r8, r6
 8009b72:	4604      	mov	r4, r0
 8009b74:	460d      	mov	r5, r1
 8009b76:	d016      	beq.n	8009ba6 <__ieee754_rem_pio2+0xf6>
 8009b78:	a38f      	add	r3, pc, #572	; (adr r3, 8009db8 <__ieee754_rem_pio2+0x308>)
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	f7f6 fb85 	bl	800028c <__adddf3>
 8009b82:	4602      	mov	r2, r0
 8009b84:	460b      	mov	r3, r1
 8009b86:	e9ca 2300 	strd	r2, r3, [sl]
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	f7f6 fb7b 	bl	8000288 <__aeabi_dsub>
 8009b92:	a389      	add	r3, pc, #548	; (adr r3, 8009db8 <__ieee754_rem_pio2+0x308>)
 8009b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b98:	f7f6 fb78 	bl	800028c <__adddf3>
 8009b9c:	f04f 3bff 	mov.w	fp, #4294967295
 8009ba0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009ba4:	e7c4      	b.n	8009b30 <__ieee754_rem_pio2+0x80>
 8009ba6:	a386      	add	r3, pc, #536	; (adr r3, 8009dc0 <__ieee754_rem_pio2+0x310>)
 8009ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bac:	f7f6 fb6e 	bl	800028c <__adddf3>
 8009bb0:	a385      	add	r3, pc, #532	; (adr r3, 8009dc8 <__ieee754_rem_pio2+0x318>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	460d      	mov	r5, r1
 8009bba:	f7f6 fb67 	bl	800028c <__adddf3>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	e9ca 2300 	strd	r2, r3, [sl]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f7f6 fb5d 	bl	8000288 <__aeabi_dsub>
 8009bce:	a37e      	add	r3, pc, #504	; (adr r3, 8009dc8 <__ieee754_rem_pio2+0x318>)
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	e7e0      	b.n	8009b98 <__ieee754_rem_pio2+0xe8>
 8009bd6:	4b87      	ldr	r3, [pc, #540]	; (8009df4 <__ieee754_rem_pio2+0x344>)
 8009bd8:	4598      	cmp	r8, r3
 8009bda:	f300 80d8 	bgt.w	8009d8e <__ieee754_rem_pio2+0x2de>
 8009bde:	f000 fb0f 	bl	800a200 <fabs>
 8009be2:	ec55 4b10 	vmov	r4, r5, d0
 8009be6:	ee10 0a10 	vmov	r0, s0
 8009bea:	a379      	add	r3, pc, #484	; (adr r3, 8009dd0 <__ieee754_rem_pio2+0x320>)
 8009bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf0:	4629      	mov	r1, r5
 8009bf2:	f7f6 fd01 	bl	80005f8 <__aeabi_dmul>
 8009bf6:	4b80      	ldr	r3, [pc, #512]	; (8009df8 <__ieee754_rem_pio2+0x348>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f7f6 fb47 	bl	800028c <__adddf3>
 8009bfe:	f7f6 ffab 	bl	8000b58 <__aeabi_d2iz>
 8009c02:	4683      	mov	fp, r0
 8009c04:	f7f6 fc8e 	bl	8000524 <__aeabi_i2d>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	ec43 2b18 	vmov	d8, r2, r3
 8009c10:	a367      	add	r3, pc, #412	; (adr r3, 8009db0 <__ieee754_rem_pio2+0x300>)
 8009c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c16:	f7f6 fcef 	bl	80005f8 <__aeabi_dmul>
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	4620      	mov	r0, r4
 8009c20:	4629      	mov	r1, r5
 8009c22:	f7f6 fb31 	bl	8000288 <__aeabi_dsub>
 8009c26:	a364      	add	r3, pc, #400	; (adr r3, 8009db8 <__ieee754_rem_pio2+0x308>)
 8009c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	460f      	mov	r7, r1
 8009c30:	ec51 0b18 	vmov	r0, r1, d8
 8009c34:	f7f6 fce0 	bl	80005f8 <__aeabi_dmul>
 8009c38:	f1bb 0f1f 	cmp.w	fp, #31
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	460d      	mov	r5, r1
 8009c40:	dc0d      	bgt.n	8009c5e <__ieee754_rem_pio2+0x1ae>
 8009c42:	4b6e      	ldr	r3, [pc, #440]	; (8009dfc <__ieee754_rem_pio2+0x34c>)
 8009c44:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4c:	4543      	cmp	r3, r8
 8009c4e:	d006      	beq.n	8009c5e <__ieee754_rem_pio2+0x1ae>
 8009c50:	4622      	mov	r2, r4
 8009c52:	462b      	mov	r3, r5
 8009c54:	4630      	mov	r0, r6
 8009c56:	4639      	mov	r1, r7
 8009c58:	f7f6 fb16 	bl	8000288 <__aeabi_dsub>
 8009c5c:	e00e      	b.n	8009c7c <__ieee754_rem_pio2+0x1cc>
 8009c5e:	462b      	mov	r3, r5
 8009c60:	4622      	mov	r2, r4
 8009c62:	4630      	mov	r0, r6
 8009c64:	4639      	mov	r1, r7
 8009c66:	f7f6 fb0f 	bl	8000288 <__aeabi_dsub>
 8009c6a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009c6e:	9303      	str	r3, [sp, #12]
 8009c70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009c74:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8009c78:	2b10      	cmp	r3, #16
 8009c7a:	dc02      	bgt.n	8009c82 <__ieee754_rem_pio2+0x1d2>
 8009c7c:	e9ca 0100 	strd	r0, r1, [sl]
 8009c80:	e039      	b.n	8009cf6 <__ieee754_rem_pio2+0x246>
 8009c82:	a34f      	add	r3, pc, #316	; (adr r3, 8009dc0 <__ieee754_rem_pio2+0x310>)
 8009c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c88:	ec51 0b18 	vmov	r0, r1, d8
 8009c8c:	f7f6 fcb4 	bl	80005f8 <__aeabi_dmul>
 8009c90:	4604      	mov	r4, r0
 8009c92:	460d      	mov	r5, r1
 8009c94:	4602      	mov	r2, r0
 8009c96:	460b      	mov	r3, r1
 8009c98:	4630      	mov	r0, r6
 8009c9a:	4639      	mov	r1, r7
 8009c9c:	f7f6 faf4 	bl	8000288 <__aeabi_dsub>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4680      	mov	r8, r0
 8009ca6:	4689      	mov	r9, r1
 8009ca8:	4630      	mov	r0, r6
 8009caa:	4639      	mov	r1, r7
 8009cac:	f7f6 faec 	bl	8000288 <__aeabi_dsub>
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	f7f6 fae8 	bl	8000288 <__aeabi_dsub>
 8009cb8:	a343      	add	r3, pc, #268	; (adr r3, 8009dc8 <__ieee754_rem_pio2+0x318>)
 8009cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	460d      	mov	r5, r1
 8009cc2:	ec51 0b18 	vmov	r0, r1, d8
 8009cc6:	f7f6 fc97 	bl	80005f8 <__aeabi_dmul>
 8009cca:	4622      	mov	r2, r4
 8009ccc:	462b      	mov	r3, r5
 8009cce:	f7f6 fadb 	bl	8000288 <__aeabi_dsub>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	460d      	mov	r5, r1
 8009cda:	4640      	mov	r0, r8
 8009cdc:	4649      	mov	r1, r9
 8009cde:	f7f6 fad3 	bl	8000288 <__aeabi_dsub>
 8009ce2:	9a03      	ldr	r2, [sp, #12]
 8009ce4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	2b31      	cmp	r3, #49	; 0x31
 8009cec:	dc24      	bgt.n	8009d38 <__ieee754_rem_pio2+0x288>
 8009cee:	e9ca 0100 	strd	r0, r1, [sl]
 8009cf2:	4646      	mov	r6, r8
 8009cf4:	464f      	mov	r7, r9
 8009cf6:	e9da 8900 	ldrd	r8, r9, [sl]
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	4642      	mov	r2, r8
 8009cfe:	464b      	mov	r3, r9
 8009d00:	4639      	mov	r1, r7
 8009d02:	f7f6 fac1 	bl	8000288 <__aeabi_dsub>
 8009d06:	462b      	mov	r3, r5
 8009d08:	4622      	mov	r2, r4
 8009d0a:	f7f6 fabd 	bl	8000288 <__aeabi_dsub>
 8009d0e:	9b02      	ldr	r3, [sp, #8]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009d16:	f6bf af0b 	bge.w	8009b30 <__ieee754_rem_pio2+0x80>
 8009d1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009d1e:	f8ca 3004 	str.w	r3, [sl, #4]
 8009d22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d26:	f8ca 8000 	str.w	r8, [sl]
 8009d2a:	f8ca 0008 	str.w	r0, [sl, #8]
 8009d2e:	f8ca 300c 	str.w	r3, [sl, #12]
 8009d32:	f1cb 0b00 	rsb	fp, fp, #0
 8009d36:	e6fb      	b.n	8009b30 <__ieee754_rem_pio2+0x80>
 8009d38:	a327      	add	r3, pc, #156	; (adr r3, 8009dd8 <__ieee754_rem_pio2+0x328>)
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	ec51 0b18 	vmov	r0, r1, d8
 8009d42:	f7f6 fc59 	bl	80005f8 <__aeabi_dmul>
 8009d46:	4604      	mov	r4, r0
 8009d48:	460d      	mov	r5, r1
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	4640      	mov	r0, r8
 8009d50:	4649      	mov	r1, r9
 8009d52:	f7f6 fa99 	bl	8000288 <__aeabi_dsub>
 8009d56:	4602      	mov	r2, r0
 8009d58:	460b      	mov	r3, r1
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	460f      	mov	r7, r1
 8009d5e:	4640      	mov	r0, r8
 8009d60:	4649      	mov	r1, r9
 8009d62:	f7f6 fa91 	bl	8000288 <__aeabi_dsub>
 8009d66:	4622      	mov	r2, r4
 8009d68:	462b      	mov	r3, r5
 8009d6a:	f7f6 fa8d 	bl	8000288 <__aeabi_dsub>
 8009d6e:	a31c      	add	r3, pc, #112	; (adr r3, 8009de0 <__ieee754_rem_pio2+0x330>)
 8009d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d74:	4604      	mov	r4, r0
 8009d76:	460d      	mov	r5, r1
 8009d78:	ec51 0b18 	vmov	r0, r1, d8
 8009d7c:	f7f6 fc3c 	bl	80005f8 <__aeabi_dmul>
 8009d80:	4622      	mov	r2, r4
 8009d82:	462b      	mov	r3, r5
 8009d84:	f7f6 fa80 	bl	8000288 <__aeabi_dsub>
 8009d88:	4604      	mov	r4, r0
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	e760      	b.n	8009c50 <__ieee754_rem_pio2+0x1a0>
 8009d8e:	4b1c      	ldr	r3, [pc, #112]	; (8009e00 <__ieee754_rem_pio2+0x350>)
 8009d90:	4598      	cmp	r8, r3
 8009d92:	dd37      	ble.n	8009e04 <__ieee754_rem_pio2+0x354>
 8009d94:	ee10 2a10 	vmov	r2, s0
 8009d98:	462b      	mov	r3, r5
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	4629      	mov	r1, r5
 8009d9e:	f7f6 fa73 	bl	8000288 <__aeabi_dsub>
 8009da2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009da6:	e9ca 0100 	strd	r0, r1, [sl]
 8009daa:	e695      	b.n	8009ad8 <__ieee754_rem_pio2+0x28>
 8009dac:	f3af 8000 	nop.w
 8009db0:	54400000 	.word	0x54400000
 8009db4:	3ff921fb 	.word	0x3ff921fb
 8009db8:	1a626331 	.word	0x1a626331
 8009dbc:	3dd0b461 	.word	0x3dd0b461
 8009dc0:	1a600000 	.word	0x1a600000
 8009dc4:	3dd0b461 	.word	0x3dd0b461
 8009dc8:	2e037073 	.word	0x2e037073
 8009dcc:	3ba3198a 	.word	0x3ba3198a
 8009dd0:	6dc9c883 	.word	0x6dc9c883
 8009dd4:	3fe45f30 	.word	0x3fe45f30
 8009dd8:	2e000000 	.word	0x2e000000
 8009ddc:	3ba3198a 	.word	0x3ba3198a
 8009de0:	252049c1 	.word	0x252049c1
 8009de4:	397b839a 	.word	0x397b839a
 8009de8:	3fe921fb 	.word	0x3fe921fb
 8009dec:	4002d97b 	.word	0x4002d97b
 8009df0:	3ff921fb 	.word	0x3ff921fb
 8009df4:	413921fb 	.word	0x413921fb
 8009df8:	3fe00000 	.word	0x3fe00000
 8009dfc:	0800de00 	.word	0x0800de00
 8009e00:	7fefffff 	.word	0x7fefffff
 8009e04:	ea4f 5628 	mov.w	r6, r8, asr #20
 8009e08:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8009e0c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8009e10:	4620      	mov	r0, r4
 8009e12:	460d      	mov	r5, r1
 8009e14:	f7f6 fea0 	bl	8000b58 <__aeabi_d2iz>
 8009e18:	f7f6 fb84 	bl	8000524 <__aeabi_i2d>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	460b      	mov	r3, r1
 8009e20:	4620      	mov	r0, r4
 8009e22:	4629      	mov	r1, r5
 8009e24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e28:	f7f6 fa2e 	bl	8000288 <__aeabi_dsub>
 8009e2c:	4b21      	ldr	r3, [pc, #132]	; (8009eb4 <__ieee754_rem_pio2+0x404>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f7f6 fbe2 	bl	80005f8 <__aeabi_dmul>
 8009e34:	460d      	mov	r5, r1
 8009e36:	4604      	mov	r4, r0
 8009e38:	f7f6 fe8e 	bl	8000b58 <__aeabi_d2iz>
 8009e3c:	f7f6 fb72 	bl	8000524 <__aeabi_i2d>
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	4620      	mov	r0, r4
 8009e46:	4629      	mov	r1, r5
 8009e48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009e4c:	f7f6 fa1c 	bl	8000288 <__aeabi_dsub>
 8009e50:	4b18      	ldr	r3, [pc, #96]	; (8009eb4 <__ieee754_rem_pio2+0x404>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	f7f6 fbd0 	bl	80005f8 <__aeabi_dmul>
 8009e58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e5c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8009e60:	2703      	movs	r7, #3
 8009e62:	2400      	movs	r4, #0
 8009e64:	2500      	movs	r5, #0
 8009e66:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	46b9      	mov	r9, r7
 8009e70:	3f01      	subs	r7, #1
 8009e72:	f7f6 fe29 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	d1f5      	bne.n	8009e66 <__ieee754_rem_pio2+0x3b6>
 8009e7a:	4b0f      	ldr	r3, [pc, #60]	; (8009eb8 <__ieee754_rem_pio2+0x408>)
 8009e7c:	9301      	str	r3, [sp, #4]
 8009e7e:	2302      	movs	r3, #2
 8009e80:	9300      	str	r3, [sp, #0]
 8009e82:	4632      	mov	r2, r6
 8009e84:	464b      	mov	r3, r9
 8009e86:	4651      	mov	r1, sl
 8009e88:	a804      	add	r0, sp, #16
 8009e8a:	f000 f9c5 	bl	800a218 <__kernel_rem_pio2>
 8009e8e:	9b02      	ldr	r3, [sp, #8]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	4683      	mov	fp, r0
 8009e94:	f6bf ae4c 	bge.w	8009b30 <__ieee754_rem_pio2+0x80>
 8009e98:	e9da 2100 	ldrd	r2, r1, [sl]
 8009e9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ea0:	e9ca 2300 	strd	r2, r3, [sl]
 8009ea4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8009ea8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eac:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8009eb0:	e73f      	b.n	8009d32 <__ieee754_rem_pio2+0x282>
 8009eb2:	bf00      	nop
 8009eb4:	41700000 	.word	0x41700000
 8009eb8:	0800de80 	.word	0x0800de80
 8009ebc:	00000000 	.word	0x00000000

08009ec0 <atan>:
 8009ec0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	ec55 4b10 	vmov	r4, r5, d0
 8009ec8:	4bc3      	ldr	r3, [pc, #780]	; (800a1d8 <atan+0x318>)
 8009eca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009ece:	429e      	cmp	r6, r3
 8009ed0:	46ab      	mov	fp, r5
 8009ed2:	dd18      	ble.n	8009f06 <atan+0x46>
 8009ed4:	4bc1      	ldr	r3, [pc, #772]	; (800a1dc <atan+0x31c>)
 8009ed6:	429e      	cmp	r6, r3
 8009ed8:	dc01      	bgt.n	8009ede <atan+0x1e>
 8009eda:	d109      	bne.n	8009ef0 <atan+0x30>
 8009edc:	b144      	cbz	r4, 8009ef0 <atan+0x30>
 8009ede:	4622      	mov	r2, r4
 8009ee0:	462b      	mov	r3, r5
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	4629      	mov	r1, r5
 8009ee6:	f7f6 f9d1 	bl	800028c <__adddf3>
 8009eea:	4604      	mov	r4, r0
 8009eec:	460d      	mov	r5, r1
 8009eee:	e006      	b.n	8009efe <atan+0x3e>
 8009ef0:	f1bb 0f00 	cmp.w	fp, #0
 8009ef4:	f300 8131 	bgt.w	800a15a <atan+0x29a>
 8009ef8:	a59b      	add	r5, pc, #620	; (adr r5, 800a168 <atan+0x2a8>)
 8009efa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009efe:	ec45 4b10 	vmov	d0, r4, r5
 8009f02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f06:	4bb6      	ldr	r3, [pc, #728]	; (800a1e0 <atan+0x320>)
 8009f08:	429e      	cmp	r6, r3
 8009f0a:	dc14      	bgt.n	8009f36 <atan+0x76>
 8009f0c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009f10:	429e      	cmp	r6, r3
 8009f12:	dc0d      	bgt.n	8009f30 <atan+0x70>
 8009f14:	a396      	add	r3, pc, #600	; (adr r3, 800a170 <atan+0x2b0>)
 8009f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1a:	ee10 0a10 	vmov	r0, s0
 8009f1e:	4629      	mov	r1, r5
 8009f20:	f7f6 f9b4 	bl	800028c <__adddf3>
 8009f24:	4baf      	ldr	r3, [pc, #700]	; (800a1e4 <atan+0x324>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	f7f6 fdf6 	bl	8000b18 <__aeabi_dcmpgt>
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	d1e6      	bne.n	8009efe <atan+0x3e>
 8009f30:	f04f 3aff 	mov.w	sl, #4294967295
 8009f34:	e02b      	b.n	8009f8e <atan+0xce>
 8009f36:	f000 f963 	bl	800a200 <fabs>
 8009f3a:	4bab      	ldr	r3, [pc, #684]	; (800a1e8 <atan+0x328>)
 8009f3c:	429e      	cmp	r6, r3
 8009f3e:	ec55 4b10 	vmov	r4, r5, d0
 8009f42:	f300 80bf 	bgt.w	800a0c4 <atan+0x204>
 8009f46:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009f4a:	429e      	cmp	r6, r3
 8009f4c:	f300 80a0 	bgt.w	800a090 <atan+0x1d0>
 8009f50:	ee10 2a10 	vmov	r2, s0
 8009f54:	ee10 0a10 	vmov	r0, s0
 8009f58:	462b      	mov	r3, r5
 8009f5a:	4629      	mov	r1, r5
 8009f5c:	f7f6 f996 	bl	800028c <__adddf3>
 8009f60:	4ba0      	ldr	r3, [pc, #640]	; (800a1e4 <atan+0x324>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	f7f6 f990 	bl	8000288 <__aeabi_dsub>
 8009f68:	2200      	movs	r2, #0
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 f989 	bl	800028c <__adddf3>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	4630      	mov	r0, r6
 8009f80:	4639      	mov	r1, r7
 8009f82:	f7f6 fc63 	bl	800084c <__aeabi_ddiv>
 8009f86:	f04f 0a00 	mov.w	sl, #0
 8009f8a:	4604      	mov	r4, r0
 8009f8c:	460d      	mov	r5, r1
 8009f8e:	4622      	mov	r2, r4
 8009f90:	462b      	mov	r3, r5
 8009f92:	4620      	mov	r0, r4
 8009f94:	4629      	mov	r1, r5
 8009f96:	f7f6 fb2f 	bl	80005f8 <__aeabi_dmul>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	4680      	mov	r8, r0
 8009fa0:	4689      	mov	r9, r1
 8009fa2:	f7f6 fb29 	bl	80005f8 <__aeabi_dmul>
 8009fa6:	a374      	add	r3, pc, #464	; (adr r3, 800a178 <atan+0x2b8>)
 8009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fac:	4606      	mov	r6, r0
 8009fae:	460f      	mov	r7, r1
 8009fb0:	f7f6 fb22 	bl	80005f8 <__aeabi_dmul>
 8009fb4:	a372      	add	r3, pc, #456	; (adr r3, 800a180 <atan+0x2c0>)
 8009fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fba:	f7f6 f967 	bl	800028c <__adddf3>
 8009fbe:	4632      	mov	r2, r6
 8009fc0:	463b      	mov	r3, r7
 8009fc2:	f7f6 fb19 	bl	80005f8 <__aeabi_dmul>
 8009fc6:	a370      	add	r3, pc, #448	; (adr r3, 800a188 <atan+0x2c8>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	f7f6 f95e 	bl	800028c <__adddf3>
 8009fd0:	4632      	mov	r2, r6
 8009fd2:	463b      	mov	r3, r7
 8009fd4:	f7f6 fb10 	bl	80005f8 <__aeabi_dmul>
 8009fd8:	a36d      	add	r3, pc, #436	; (adr r3, 800a190 <atan+0x2d0>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7f6 f955 	bl	800028c <__adddf3>
 8009fe2:	4632      	mov	r2, r6
 8009fe4:	463b      	mov	r3, r7
 8009fe6:	f7f6 fb07 	bl	80005f8 <__aeabi_dmul>
 8009fea:	a36b      	add	r3, pc, #428	; (adr r3, 800a198 <atan+0x2d8>)
 8009fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff0:	f7f6 f94c 	bl	800028c <__adddf3>
 8009ff4:	4632      	mov	r2, r6
 8009ff6:	463b      	mov	r3, r7
 8009ff8:	f7f6 fafe 	bl	80005f8 <__aeabi_dmul>
 8009ffc:	a368      	add	r3, pc, #416	; (adr r3, 800a1a0 <atan+0x2e0>)
 8009ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a002:	f7f6 f943 	bl	800028c <__adddf3>
 800a006:	4642      	mov	r2, r8
 800a008:	464b      	mov	r3, r9
 800a00a:	f7f6 faf5 	bl	80005f8 <__aeabi_dmul>
 800a00e:	a366      	add	r3, pc, #408	; (adr r3, 800a1a8 <atan+0x2e8>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	4680      	mov	r8, r0
 800a016:	4689      	mov	r9, r1
 800a018:	4630      	mov	r0, r6
 800a01a:	4639      	mov	r1, r7
 800a01c:	f7f6 faec 	bl	80005f8 <__aeabi_dmul>
 800a020:	a363      	add	r3, pc, #396	; (adr r3, 800a1b0 <atan+0x2f0>)
 800a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a026:	f7f6 f92f 	bl	8000288 <__aeabi_dsub>
 800a02a:	4632      	mov	r2, r6
 800a02c:	463b      	mov	r3, r7
 800a02e:	f7f6 fae3 	bl	80005f8 <__aeabi_dmul>
 800a032:	a361      	add	r3, pc, #388	; (adr r3, 800a1b8 <atan+0x2f8>)
 800a034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a038:	f7f6 f926 	bl	8000288 <__aeabi_dsub>
 800a03c:	4632      	mov	r2, r6
 800a03e:	463b      	mov	r3, r7
 800a040:	f7f6 fada 	bl	80005f8 <__aeabi_dmul>
 800a044:	a35e      	add	r3, pc, #376	; (adr r3, 800a1c0 <atan+0x300>)
 800a046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04a:	f7f6 f91d 	bl	8000288 <__aeabi_dsub>
 800a04e:	4632      	mov	r2, r6
 800a050:	463b      	mov	r3, r7
 800a052:	f7f6 fad1 	bl	80005f8 <__aeabi_dmul>
 800a056:	a35c      	add	r3, pc, #368	; (adr r3, 800a1c8 <atan+0x308>)
 800a058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05c:	f7f6 f914 	bl	8000288 <__aeabi_dsub>
 800a060:	4632      	mov	r2, r6
 800a062:	463b      	mov	r3, r7
 800a064:	f7f6 fac8 	bl	80005f8 <__aeabi_dmul>
 800a068:	4602      	mov	r2, r0
 800a06a:	460b      	mov	r3, r1
 800a06c:	4640      	mov	r0, r8
 800a06e:	4649      	mov	r1, r9
 800a070:	f7f6 f90c 	bl	800028c <__adddf3>
 800a074:	4622      	mov	r2, r4
 800a076:	462b      	mov	r3, r5
 800a078:	f7f6 fabe 	bl	80005f8 <__aeabi_dmul>
 800a07c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a080:	4602      	mov	r2, r0
 800a082:	460b      	mov	r3, r1
 800a084:	d14b      	bne.n	800a11e <atan+0x25e>
 800a086:	4620      	mov	r0, r4
 800a088:	4629      	mov	r1, r5
 800a08a:	f7f6 f8fd 	bl	8000288 <__aeabi_dsub>
 800a08e:	e72c      	b.n	8009eea <atan+0x2a>
 800a090:	ee10 0a10 	vmov	r0, s0
 800a094:	4b53      	ldr	r3, [pc, #332]	; (800a1e4 <atan+0x324>)
 800a096:	2200      	movs	r2, #0
 800a098:	4629      	mov	r1, r5
 800a09a:	f7f6 f8f5 	bl	8000288 <__aeabi_dsub>
 800a09e:	4b51      	ldr	r3, [pc, #324]	; (800a1e4 <atan+0x324>)
 800a0a0:	4606      	mov	r6, r0
 800a0a2:	460f      	mov	r7, r1
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	f7f6 f8ef 	bl	800028c <__adddf3>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	4630      	mov	r0, r6
 800a0b4:	4639      	mov	r1, r7
 800a0b6:	f7f6 fbc9 	bl	800084c <__aeabi_ddiv>
 800a0ba:	f04f 0a01 	mov.w	sl, #1
 800a0be:	4604      	mov	r4, r0
 800a0c0:	460d      	mov	r5, r1
 800a0c2:	e764      	b.n	8009f8e <atan+0xce>
 800a0c4:	4b49      	ldr	r3, [pc, #292]	; (800a1ec <atan+0x32c>)
 800a0c6:	429e      	cmp	r6, r3
 800a0c8:	da1d      	bge.n	800a106 <atan+0x246>
 800a0ca:	ee10 0a10 	vmov	r0, s0
 800a0ce:	4b48      	ldr	r3, [pc, #288]	; (800a1f0 <atan+0x330>)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	f7f6 f8d8 	bl	8000288 <__aeabi_dsub>
 800a0d8:	4b45      	ldr	r3, [pc, #276]	; (800a1f0 <atan+0x330>)
 800a0da:	4606      	mov	r6, r0
 800a0dc:	460f      	mov	r7, r1
 800a0de:	2200      	movs	r2, #0
 800a0e0:	4620      	mov	r0, r4
 800a0e2:	4629      	mov	r1, r5
 800a0e4:	f7f6 fa88 	bl	80005f8 <__aeabi_dmul>
 800a0e8:	4b3e      	ldr	r3, [pc, #248]	; (800a1e4 <atan+0x324>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f7f6 f8ce 	bl	800028c <__adddf3>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	4639      	mov	r1, r7
 800a0f8:	f7f6 fba8 	bl	800084c <__aeabi_ddiv>
 800a0fc:	f04f 0a02 	mov.w	sl, #2
 800a100:	4604      	mov	r4, r0
 800a102:	460d      	mov	r5, r1
 800a104:	e743      	b.n	8009f8e <atan+0xce>
 800a106:	462b      	mov	r3, r5
 800a108:	ee10 2a10 	vmov	r2, s0
 800a10c:	4939      	ldr	r1, [pc, #228]	; (800a1f4 <atan+0x334>)
 800a10e:	2000      	movs	r0, #0
 800a110:	f7f6 fb9c 	bl	800084c <__aeabi_ddiv>
 800a114:	f04f 0a03 	mov.w	sl, #3
 800a118:	4604      	mov	r4, r0
 800a11a:	460d      	mov	r5, r1
 800a11c:	e737      	b.n	8009f8e <atan+0xce>
 800a11e:	4b36      	ldr	r3, [pc, #216]	; (800a1f8 <atan+0x338>)
 800a120:	4e36      	ldr	r6, [pc, #216]	; (800a1fc <atan+0x33c>)
 800a122:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12a:	f7f6 f8ad 	bl	8000288 <__aeabi_dsub>
 800a12e:	4622      	mov	r2, r4
 800a130:	462b      	mov	r3, r5
 800a132:	f7f6 f8a9 	bl	8000288 <__aeabi_dsub>
 800a136:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a13a:	4602      	mov	r2, r0
 800a13c:	460b      	mov	r3, r1
 800a13e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a142:	f7f6 f8a1 	bl	8000288 <__aeabi_dsub>
 800a146:	f1bb 0f00 	cmp.w	fp, #0
 800a14a:	4604      	mov	r4, r0
 800a14c:	460d      	mov	r5, r1
 800a14e:	f6bf aed6 	bge.w	8009efe <atan+0x3e>
 800a152:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a156:	461d      	mov	r5, r3
 800a158:	e6d1      	b.n	8009efe <atan+0x3e>
 800a15a:	a51d      	add	r5, pc, #116	; (adr r5, 800a1d0 <atan+0x310>)
 800a15c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a160:	e6cd      	b.n	8009efe <atan+0x3e>
 800a162:	bf00      	nop
 800a164:	f3af 8000 	nop.w
 800a168:	54442d18 	.word	0x54442d18
 800a16c:	bff921fb 	.word	0xbff921fb
 800a170:	8800759c 	.word	0x8800759c
 800a174:	7e37e43c 	.word	0x7e37e43c
 800a178:	e322da11 	.word	0xe322da11
 800a17c:	3f90ad3a 	.word	0x3f90ad3a
 800a180:	24760deb 	.word	0x24760deb
 800a184:	3fa97b4b 	.word	0x3fa97b4b
 800a188:	a0d03d51 	.word	0xa0d03d51
 800a18c:	3fb10d66 	.word	0x3fb10d66
 800a190:	c54c206e 	.word	0xc54c206e
 800a194:	3fb745cd 	.word	0x3fb745cd
 800a198:	920083ff 	.word	0x920083ff
 800a19c:	3fc24924 	.word	0x3fc24924
 800a1a0:	5555550d 	.word	0x5555550d
 800a1a4:	3fd55555 	.word	0x3fd55555
 800a1a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800a1ac:	bfa2b444 	.word	0xbfa2b444
 800a1b0:	52defd9a 	.word	0x52defd9a
 800a1b4:	3fadde2d 	.word	0x3fadde2d
 800a1b8:	af749a6d 	.word	0xaf749a6d
 800a1bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800a1c0:	fe231671 	.word	0xfe231671
 800a1c4:	3fbc71c6 	.word	0x3fbc71c6
 800a1c8:	9998ebc4 	.word	0x9998ebc4
 800a1cc:	3fc99999 	.word	0x3fc99999
 800a1d0:	54442d18 	.word	0x54442d18
 800a1d4:	3ff921fb 	.word	0x3ff921fb
 800a1d8:	440fffff 	.word	0x440fffff
 800a1dc:	7ff00000 	.word	0x7ff00000
 800a1e0:	3fdbffff 	.word	0x3fdbffff
 800a1e4:	3ff00000 	.word	0x3ff00000
 800a1e8:	3ff2ffff 	.word	0x3ff2ffff
 800a1ec:	40038000 	.word	0x40038000
 800a1f0:	3ff80000 	.word	0x3ff80000
 800a1f4:	bff00000 	.word	0xbff00000
 800a1f8:	0800dfa8 	.word	0x0800dfa8
 800a1fc:	0800df88 	.word	0x0800df88

0800a200 <fabs>:
 800a200:	ec51 0b10 	vmov	r0, r1, d0
 800a204:	ee10 2a10 	vmov	r2, s0
 800a208:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a20c:	ec43 2b10 	vmov	d0, r2, r3
 800a210:	4770      	bx	lr
 800a212:	0000      	movs	r0, r0
 800a214:	0000      	movs	r0, r0
	...

0800a218 <__kernel_rem_pio2>:
 800a218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a21c:	ed2d 8b02 	vpush	{d8}
 800a220:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a224:	f112 0f14 	cmn.w	r2, #20
 800a228:	9306      	str	r3, [sp, #24]
 800a22a:	9104      	str	r1, [sp, #16]
 800a22c:	4bc2      	ldr	r3, [pc, #776]	; (800a538 <__kernel_rem_pio2+0x320>)
 800a22e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a230:	9009      	str	r0, [sp, #36]	; 0x24
 800a232:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a236:	9300      	str	r3, [sp, #0]
 800a238:	9b06      	ldr	r3, [sp, #24]
 800a23a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a23e:	bfa8      	it	ge
 800a240:	1ed4      	subge	r4, r2, #3
 800a242:	9305      	str	r3, [sp, #20]
 800a244:	bfb2      	itee	lt
 800a246:	2400      	movlt	r4, #0
 800a248:	2318      	movge	r3, #24
 800a24a:	fb94 f4f3 	sdivge	r4, r4, r3
 800a24e:	f06f 0317 	mvn.w	r3, #23
 800a252:	fb04 3303 	mla	r3, r4, r3, r3
 800a256:	eb03 0a02 	add.w	sl, r3, r2
 800a25a:	9b00      	ldr	r3, [sp, #0]
 800a25c:	9a05      	ldr	r2, [sp, #20]
 800a25e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800a528 <__kernel_rem_pio2+0x310>
 800a262:	eb03 0802 	add.w	r8, r3, r2
 800a266:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a268:	1aa7      	subs	r7, r4, r2
 800a26a:	ae20      	add	r6, sp, #128	; 0x80
 800a26c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a270:	2500      	movs	r5, #0
 800a272:	4545      	cmp	r5, r8
 800a274:	dd13      	ble.n	800a29e <__kernel_rem_pio2+0x86>
 800a276:	9b06      	ldr	r3, [sp, #24]
 800a278:	aa20      	add	r2, sp, #128	; 0x80
 800a27a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a27e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a282:	f04f 0800 	mov.w	r8, #0
 800a286:	9b00      	ldr	r3, [sp, #0]
 800a288:	4598      	cmp	r8, r3
 800a28a:	dc31      	bgt.n	800a2f0 <__kernel_rem_pio2+0xd8>
 800a28c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800a528 <__kernel_rem_pio2+0x310>
 800a290:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a294:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a298:	462f      	mov	r7, r5
 800a29a:	2600      	movs	r6, #0
 800a29c:	e01b      	b.n	800a2d6 <__kernel_rem_pio2+0xbe>
 800a29e:	42ef      	cmn	r7, r5
 800a2a0:	d407      	bmi.n	800a2b2 <__kernel_rem_pio2+0x9a>
 800a2a2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a2a6:	f7f6 f93d 	bl	8000524 <__aeabi_i2d>
 800a2aa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a2ae:	3501      	adds	r5, #1
 800a2b0:	e7df      	b.n	800a272 <__kernel_rem_pio2+0x5a>
 800a2b2:	ec51 0b18 	vmov	r0, r1, d8
 800a2b6:	e7f8      	b.n	800a2aa <__kernel_rem_pio2+0x92>
 800a2b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a2c0:	f7f6 f99a 	bl	80005f8 <__aeabi_dmul>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2cc:	f7f5 ffde 	bl	800028c <__adddf3>
 800a2d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2d4:	3601      	adds	r6, #1
 800a2d6:	9b05      	ldr	r3, [sp, #20]
 800a2d8:	429e      	cmp	r6, r3
 800a2da:	f1a7 0708 	sub.w	r7, r7, #8
 800a2de:	ddeb      	ble.n	800a2b8 <__kernel_rem_pio2+0xa0>
 800a2e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2e4:	f108 0801 	add.w	r8, r8, #1
 800a2e8:	ecab 7b02 	vstmia	fp!, {d7}
 800a2ec:	3508      	adds	r5, #8
 800a2ee:	e7ca      	b.n	800a286 <__kernel_rem_pio2+0x6e>
 800a2f0:	9b00      	ldr	r3, [sp, #0]
 800a2f2:	aa0c      	add	r2, sp, #48	; 0x30
 800a2f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2fa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a2fc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a300:	9c00      	ldr	r4, [sp, #0]
 800a302:	930a      	str	r3, [sp, #40]	; 0x28
 800a304:	00e3      	lsls	r3, r4, #3
 800a306:	9308      	str	r3, [sp, #32]
 800a308:	ab98      	add	r3, sp, #608	; 0x260
 800a30a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a30e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a312:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800a316:	ab70      	add	r3, sp, #448	; 0x1c0
 800a318:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800a31c:	46c3      	mov	fp, r8
 800a31e:	46a1      	mov	r9, r4
 800a320:	f1b9 0f00 	cmp.w	r9, #0
 800a324:	f1a5 0508 	sub.w	r5, r5, #8
 800a328:	dc77      	bgt.n	800a41a <__kernel_rem_pio2+0x202>
 800a32a:	ec47 6b10 	vmov	d0, r6, r7
 800a32e:	4650      	mov	r0, sl
 800a330:	f000 fac2 	bl	800a8b8 <scalbn>
 800a334:	ec57 6b10 	vmov	r6, r7, d0
 800a338:	2200      	movs	r2, #0
 800a33a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a33e:	ee10 0a10 	vmov	r0, s0
 800a342:	4639      	mov	r1, r7
 800a344:	f7f6 f958 	bl	80005f8 <__aeabi_dmul>
 800a348:	ec41 0b10 	vmov	d0, r0, r1
 800a34c:	f000 fb34 	bl	800a9b8 <floor>
 800a350:	4b7a      	ldr	r3, [pc, #488]	; (800a53c <__kernel_rem_pio2+0x324>)
 800a352:	ec51 0b10 	vmov	r0, r1, d0
 800a356:	2200      	movs	r2, #0
 800a358:	f7f6 f94e 	bl	80005f8 <__aeabi_dmul>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4630      	mov	r0, r6
 800a362:	4639      	mov	r1, r7
 800a364:	f7f5 ff90 	bl	8000288 <__aeabi_dsub>
 800a368:	460f      	mov	r7, r1
 800a36a:	4606      	mov	r6, r0
 800a36c:	f7f6 fbf4 	bl	8000b58 <__aeabi_d2iz>
 800a370:	9002      	str	r0, [sp, #8]
 800a372:	f7f6 f8d7 	bl	8000524 <__aeabi_i2d>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4630      	mov	r0, r6
 800a37c:	4639      	mov	r1, r7
 800a37e:	f7f5 ff83 	bl	8000288 <__aeabi_dsub>
 800a382:	f1ba 0f00 	cmp.w	sl, #0
 800a386:	4606      	mov	r6, r0
 800a388:	460f      	mov	r7, r1
 800a38a:	dd6d      	ble.n	800a468 <__kernel_rem_pio2+0x250>
 800a38c:	1e61      	subs	r1, r4, #1
 800a38e:	ab0c      	add	r3, sp, #48	; 0x30
 800a390:	9d02      	ldr	r5, [sp, #8]
 800a392:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a396:	f1ca 0018 	rsb	r0, sl, #24
 800a39a:	fa43 f200 	asr.w	r2, r3, r0
 800a39e:	4415      	add	r5, r2
 800a3a0:	4082      	lsls	r2, r0
 800a3a2:	1a9b      	subs	r3, r3, r2
 800a3a4:	aa0c      	add	r2, sp, #48	; 0x30
 800a3a6:	9502      	str	r5, [sp, #8]
 800a3a8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a3ac:	f1ca 0217 	rsb	r2, sl, #23
 800a3b0:	fa43 fb02 	asr.w	fp, r3, r2
 800a3b4:	f1bb 0f00 	cmp.w	fp, #0
 800a3b8:	dd65      	ble.n	800a486 <__kernel_rem_pio2+0x26e>
 800a3ba:	9b02      	ldr	r3, [sp, #8]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	3301      	adds	r3, #1
 800a3c0:	9302      	str	r3, [sp, #8]
 800a3c2:	4615      	mov	r5, r2
 800a3c4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a3c8:	4294      	cmp	r4, r2
 800a3ca:	f300 809f 	bgt.w	800a50c <__kernel_rem_pio2+0x2f4>
 800a3ce:	f1ba 0f00 	cmp.w	sl, #0
 800a3d2:	dd07      	ble.n	800a3e4 <__kernel_rem_pio2+0x1cc>
 800a3d4:	f1ba 0f01 	cmp.w	sl, #1
 800a3d8:	f000 80c1 	beq.w	800a55e <__kernel_rem_pio2+0x346>
 800a3dc:	f1ba 0f02 	cmp.w	sl, #2
 800a3e0:	f000 80c7 	beq.w	800a572 <__kernel_rem_pio2+0x35a>
 800a3e4:	f1bb 0f02 	cmp.w	fp, #2
 800a3e8:	d14d      	bne.n	800a486 <__kernel_rem_pio2+0x26e>
 800a3ea:	4632      	mov	r2, r6
 800a3ec:	463b      	mov	r3, r7
 800a3ee:	4954      	ldr	r1, [pc, #336]	; (800a540 <__kernel_rem_pio2+0x328>)
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	f7f5 ff49 	bl	8000288 <__aeabi_dsub>
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	460f      	mov	r7, r1
 800a3fa:	2d00      	cmp	r5, #0
 800a3fc:	d043      	beq.n	800a486 <__kernel_rem_pio2+0x26e>
 800a3fe:	4650      	mov	r0, sl
 800a400:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800a530 <__kernel_rem_pio2+0x318>
 800a404:	f000 fa58 	bl	800a8b8 <scalbn>
 800a408:	4630      	mov	r0, r6
 800a40a:	4639      	mov	r1, r7
 800a40c:	ec53 2b10 	vmov	r2, r3, d0
 800a410:	f7f5 ff3a 	bl	8000288 <__aeabi_dsub>
 800a414:	4606      	mov	r6, r0
 800a416:	460f      	mov	r7, r1
 800a418:	e035      	b.n	800a486 <__kernel_rem_pio2+0x26e>
 800a41a:	4b4a      	ldr	r3, [pc, #296]	; (800a544 <__kernel_rem_pio2+0x32c>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	4630      	mov	r0, r6
 800a420:	4639      	mov	r1, r7
 800a422:	f7f6 f8e9 	bl	80005f8 <__aeabi_dmul>
 800a426:	f7f6 fb97 	bl	8000b58 <__aeabi_d2iz>
 800a42a:	f7f6 f87b 	bl	8000524 <__aeabi_i2d>
 800a42e:	4602      	mov	r2, r0
 800a430:	460b      	mov	r3, r1
 800a432:	ec43 2b18 	vmov	d8, r2, r3
 800a436:	4b44      	ldr	r3, [pc, #272]	; (800a548 <__kernel_rem_pio2+0x330>)
 800a438:	2200      	movs	r2, #0
 800a43a:	f7f6 f8dd 	bl	80005f8 <__aeabi_dmul>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4630      	mov	r0, r6
 800a444:	4639      	mov	r1, r7
 800a446:	f7f5 ff1f 	bl	8000288 <__aeabi_dsub>
 800a44a:	f7f6 fb85 	bl	8000b58 <__aeabi_d2iz>
 800a44e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a452:	f84b 0b04 	str.w	r0, [fp], #4
 800a456:	ec51 0b18 	vmov	r0, r1, d8
 800a45a:	f7f5 ff17 	bl	800028c <__adddf3>
 800a45e:	f109 39ff 	add.w	r9, r9, #4294967295
 800a462:	4606      	mov	r6, r0
 800a464:	460f      	mov	r7, r1
 800a466:	e75b      	b.n	800a320 <__kernel_rem_pio2+0x108>
 800a468:	d106      	bne.n	800a478 <__kernel_rem_pio2+0x260>
 800a46a:	1e63      	subs	r3, r4, #1
 800a46c:	aa0c      	add	r2, sp, #48	; 0x30
 800a46e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a472:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800a476:	e79d      	b.n	800a3b4 <__kernel_rem_pio2+0x19c>
 800a478:	4b34      	ldr	r3, [pc, #208]	; (800a54c <__kernel_rem_pio2+0x334>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	f7f6 fb42 	bl	8000b04 <__aeabi_dcmpge>
 800a480:	2800      	cmp	r0, #0
 800a482:	d140      	bne.n	800a506 <__kernel_rem_pio2+0x2ee>
 800a484:	4683      	mov	fp, r0
 800a486:	2200      	movs	r2, #0
 800a488:	2300      	movs	r3, #0
 800a48a:	4630      	mov	r0, r6
 800a48c:	4639      	mov	r1, r7
 800a48e:	f7f6 fb1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a492:	2800      	cmp	r0, #0
 800a494:	f000 80c1 	beq.w	800a61a <__kernel_rem_pio2+0x402>
 800a498:	1e65      	subs	r5, r4, #1
 800a49a:	462b      	mov	r3, r5
 800a49c:	2200      	movs	r2, #0
 800a49e:	9900      	ldr	r1, [sp, #0]
 800a4a0:	428b      	cmp	r3, r1
 800a4a2:	da6d      	bge.n	800a580 <__kernel_rem_pio2+0x368>
 800a4a4:	2a00      	cmp	r2, #0
 800a4a6:	f000 808a 	beq.w	800a5be <__kernel_rem_pio2+0x3a6>
 800a4aa:	ab0c      	add	r3, sp, #48	; 0x30
 800a4ac:	f1aa 0a18 	sub.w	sl, sl, #24
 800a4b0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f000 80ae 	beq.w	800a616 <__kernel_rem_pio2+0x3fe>
 800a4ba:	4650      	mov	r0, sl
 800a4bc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800a530 <__kernel_rem_pio2+0x318>
 800a4c0:	f000 f9fa 	bl	800a8b8 <scalbn>
 800a4c4:	1c6b      	adds	r3, r5, #1
 800a4c6:	00da      	lsls	r2, r3, #3
 800a4c8:	9205      	str	r2, [sp, #20]
 800a4ca:	ec57 6b10 	vmov	r6, r7, d0
 800a4ce:	aa70      	add	r2, sp, #448	; 0x1c0
 800a4d0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800a544 <__kernel_rem_pio2+0x32c>
 800a4d4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800a4d8:	462c      	mov	r4, r5
 800a4da:	f04f 0800 	mov.w	r8, #0
 800a4de:	2c00      	cmp	r4, #0
 800a4e0:	f280 80d4 	bge.w	800a68c <__kernel_rem_pio2+0x474>
 800a4e4:	462c      	mov	r4, r5
 800a4e6:	2c00      	cmp	r4, #0
 800a4e8:	f2c0 8102 	blt.w	800a6f0 <__kernel_rem_pio2+0x4d8>
 800a4ec:	4b18      	ldr	r3, [pc, #96]	; (800a550 <__kernel_rem_pio2+0x338>)
 800a4ee:	461e      	mov	r6, r3
 800a4f0:	ab70      	add	r3, sp, #448	; 0x1c0
 800a4f2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800a4f6:	1b2b      	subs	r3, r5, r4
 800a4f8:	f04f 0900 	mov.w	r9, #0
 800a4fc:	f04f 0a00 	mov.w	sl, #0
 800a500:	2700      	movs	r7, #0
 800a502:	9306      	str	r3, [sp, #24]
 800a504:	e0e6      	b.n	800a6d4 <__kernel_rem_pio2+0x4bc>
 800a506:	f04f 0b02 	mov.w	fp, #2
 800a50a:	e756      	b.n	800a3ba <__kernel_rem_pio2+0x1a2>
 800a50c:	f8d8 3000 	ldr.w	r3, [r8]
 800a510:	bb05      	cbnz	r5, 800a554 <__kernel_rem_pio2+0x33c>
 800a512:	b123      	cbz	r3, 800a51e <__kernel_rem_pio2+0x306>
 800a514:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a518:	f8c8 3000 	str.w	r3, [r8]
 800a51c:	2301      	movs	r3, #1
 800a51e:	3201      	adds	r2, #1
 800a520:	f108 0804 	add.w	r8, r8, #4
 800a524:	461d      	mov	r5, r3
 800a526:	e74f      	b.n	800a3c8 <__kernel_rem_pio2+0x1b0>
	...
 800a534:	3ff00000 	.word	0x3ff00000
 800a538:	0800e008 	.word	0x0800e008
 800a53c:	40200000 	.word	0x40200000
 800a540:	3ff00000 	.word	0x3ff00000
 800a544:	3e700000 	.word	0x3e700000
 800a548:	41700000 	.word	0x41700000
 800a54c:	3fe00000 	.word	0x3fe00000
 800a550:	0800dfc8 	.word	0x0800dfc8
 800a554:	1acb      	subs	r3, r1, r3
 800a556:	f8c8 3000 	str.w	r3, [r8]
 800a55a:	462b      	mov	r3, r5
 800a55c:	e7df      	b.n	800a51e <__kernel_rem_pio2+0x306>
 800a55e:	1e62      	subs	r2, r4, #1
 800a560:	ab0c      	add	r3, sp, #48	; 0x30
 800a562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a566:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a56a:	a90c      	add	r1, sp, #48	; 0x30
 800a56c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a570:	e738      	b.n	800a3e4 <__kernel_rem_pio2+0x1cc>
 800a572:	1e62      	subs	r2, r4, #1
 800a574:	ab0c      	add	r3, sp, #48	; 0x30
 800a576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a57a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a57e:	e7f4      	b.n	800a56a <__kernel_rem_pio2+0x352>
 800a580:	a90c      	add	r1, sp, #48	; 0x30
 800a582:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a586:	3b01      	subs	r3, #1
 800a588:	430a      	orrs	r2, r1
 800a58a:	e788      	b.n	800a49e <__kernel_rem_pio2+0x286>
 800a58c:	3301      	adds	r3, #1
 800a58e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a592:	2900      	cmp	r1, #0
 800a594:	d0fa      	beq.n	800a58c <__kernel_rem_pio2+0x374>
 800a596:	9a08      	ldr	r2, [sp, #32]
 800a598:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800a59c:	446a      	add	r2, sp
 800a59e:	3a98      	subs	r2, #152	; 0x98
 800a5a0:	9208      	str	r2, [sp, #32]
 800a5a2:	9a06      	ldr	r2, [sp, #24]
 800a5a4:	a920      	add	r1, sp, #128	; 0x80
 800a5a6:	18a2      	adds	r2, r4, r2
 800a5a8:	18e3      	adds	r3, r4, r3
 800a5aa:	f104 0801 	add.w	r8, r4, #1
 800a5ae:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800a5b2:	9302      	str	r3, [sp, #8]
 800a5b4:	9b02      	ldr	r3, [sp, #8]
 800a5b6:	4543      	cmp	r3, r8
 800a5b8:	da04      	bge.n	800a5c4 <__kernel_rem_pio2+0x3ac>
 800a5ba:	461c      	mov	r4, r3
 800a5bc:	e6a2      	b.n	800a304 <__kernel_rem_pio2+0xec>
 800a5be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e7e4      	b.n	800a58e <__kernel_rem_pio2+0x376>
 800a5c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5c6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a5ca:	f7f5 ffab 	bl	8000524 <__aeabi_i2d>
 800a5ce:	e8e5 0102 	strd	r0, r1, [r5], #8
 800a5d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5d4:	46ab      	mov	fp, r5
 800a5d6:	461c      	mov	r4, r3
 800a5d8:	f04f 0900 	mov.w	r9, #0
 800a5dc:	2600      	movs	r6, #0
 800a5de:	2700      	movs	r7, #0
 800a5e0:	9b05      	ldr	r3, [sp, #20]
 800a5e2:	4599      	cmp	r9, r3
 800a5e4:	dd06      	ble.n	800a5f4 <__kernel_rem_pio2+0x3dc>
 800a5e6:	9b08      	ldr	r3, [sp, #32]
 800a5e8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800a5ec:	f108 0801 	add.w	r8, r8, #1
 800a5f0:	9308      	str	r3, [sp, #32]
 800a5f2:	e7df      	b.n	800a5b4 <__kernel_rem_pio2+0x39c>
 800a5f4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a5f8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a5fc:	f7f5 fffc 	bl	80005f8 <__aeabi_dmul>
 800a600:	4602      	mov	r2, r0
 800a602:	460b      	mov	r3, r1
 800a604:	4630      	mov	r0, r6
 800a606:	4639      	mov	r1, r7
 800a608:	f7f5 fe40 	bl	800028c <__adddf3>
 800a60c:	f109 0901 	add.w	r9, r9, #1
 800a610:	4606      	mov	r6, r0
 800a612:	460f      	mov	r7, r1
 800a614:	e7e4      	b.n	800a5e0 <__kernel_rem_pio2+0x3c8>
 800a616:	3d01      	subs	r5, #1
 800a618:	e747      	b.n	800a4aa <__kernel_rem_pio2+0x292>
 800a61a:	ec47 6b10 	vmov	d0, r6, r7
 800a61e:	f1ca 0000 	rsb	r0, sl, #0
 800a622:	f000 f949 	bl	800a8b8 <scalbn>
 800a626:	ec57 6b10 	vmov	r6, r7, d0
 800a62a:	4ba0      	ldr	r3, [pc, #640]	; (800a8ac <__kernel_rem_pio2+0x694>)
 800a62c:	ee10 0a10 	vmov	r0, s0
 800a630:	2200      	movs	r2, #0
 800a632:	4639      	mov	r1, r7
 800a634:	f7f6 fa66 	bl	8000b04 <__aeabi_dcmpge>
 800a638:	b1f8      	cbz	r0, 800a67a <__kernel_rem_pio2+0x462>
 800a63a:	4b9d      	ldr	r3, [pc, #628]	; (800a8b0 <__kernel_rem_pio2+0x698>)
 800a63c:	2200      	movs	r2, #0
 800a63e:	4630      	mov	r0, r6
 800a640:	4639      	mov	r1, r7
 800a642:	f7f5 ffd9 	bl	80005f8 <__aeabi_dmul>
 800a646:	f7f6 fa87 	bl	8000b58 <__aeabi_d2iz>
 800a64a:	4680      	mov	r8, r0
 800a64c:	f7f5 ff6a 	bl	8000524 <__aeabi_i2d>
 800a650:	4b96      	ldr	r3, [pc, #600]	; (800a8ac <__kernel_rem_pio2+0x694>)
 800a652:	2200      	movs	r2, #0
 800a654:	f7f5 ffd0 	bl	80005f8 <__aeabi_dmul>
 800a658:	460b      	mov	r3, r1
 800a65a:	4602      	mov	r2, r0
 800a65c:	4639      	mov	r1, r7
 800a65e:	4630      	mov	r0, r6
 800a660:	f7f5 fe12 	bl	8000288 <__aeabi_dsub>
 800a664:	f7f6 fa78 	bl	8000b58 <__aeabi_d2iz>
 800a668:	1c65      	adds	r5, r4, #1
 800a66a:	ab0c      	add	r3, sp, #48	; 0x30
 800a66c:	f10a 0a18 	add.w	sl, sl, #24
 800a670:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a674:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a678:	e71f      	b.n	800a4ba <__kernel_rem_pio2+0x2a2>
 800a67a:	4630      	mov	r0, r6
 800a67c:	4639      	mov	r1, r7
 800a67e:	f7f6 fa6b 	bl	8000b58 <__aeabi_d2iz>
 800a682:	ab0c      	add	r3, sp, #48	; 0x30
 800a684:	4625      	mov	r5, r4
 800a686:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a68a:	e716      	b.n	800a4ba <__kernel_rem_pio2+0x2a2>
 800a68c:	ab0c      	add	r3, sp, #48	; 0x30
 800a68e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a692:	f7f5 ff47 	bl	8000524 <__aeabi_i2d>
 800a696:	4632      	mov	r2, r6
 800a698:	463b      	mov	r3, r7
 800a69a:	f7f5 ffad 	bl	80005f8 <__aeabi_dmul>
 800a69e:	4642      	mov	r2, r8
 800a6a0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a6a4:	464b      	mov	r3, r9
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	f7f5 ffa5 	bl	80005f8 <__aeabi_dmul>
 800a6ae:	3c01      	subs	r4, #1
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	460f      	mov	r7, r1
 800a6b4:	e713      	b.n	800a4de <__kernel_rem_pio2+0x2c6>
 800a6b6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800a6ba:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800a6be:	f7f5 ff9b 	bl	80005f8 <__aeabi_dmul>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	4648      	mov	r0, r9
 800a6c8:	4651      	mov	r1, sl
 800a6ca:	f7f5 fddf 	bl	800028c <__adddf3>
 800a6ce:	3701      	adds	r7, #1
 800a6d0:	4681      	mov	r9, r0
 800a6d2:	468a      	mov	sl, r1
 800a6d4:	9b00      	ldr	r3, [sp, #0]
 800a6d6:	429f      	cmp	r7, r3
 800a6d8:	dc02      	bgt.n	800a6e0 <__kernel_rem_pio2+0x4c8>
 800a6da:	9b06      	ldr	r3, [sp, #24]
 800a6dc:	429f      	cmp	r7, r3
 800a6de:	ddea      	ble.n	800a6b6 <__kernel_rem_pio2+0x49e>
 800a6e0:	9a06      	ldr	r2, [sp, #24]
 800a6e2:	ab48      	add	r3, sp, #288	; 0x120
 800a6e4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800a6e8:	e9c6 9a00 	strd	r9, sl, [r6]
 800a6ec:	3c01      	subs	r4, #1
 800a6ee:	e6fa      	b.n	800a4e6 <__kernel_rem_pio2+0x2ce>
 800a6f0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a6f2:	2b02      	cmp	r3, #2
 800a6f4:	dc0b      	bgt.n	800a70e <__kernel_rem_pio2+0x4f6>
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	dc39      	bgt.n	800a76e <__kernel_rem_pio2+0x556>
 800a6fa:	d05d      	beq.n	800a7b8 <__kernel_rem_pio2+0x5a0>
 800a6fc:	9b02      	ldr	r3, [sp, #8]
 800a6fe:	f003 0007 	and.w	r0, r3, #7
 800a702:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a706:	ecbd 8b02 	vpop	{d8}
 800a70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a710:	2b03      	cmp	r3, #3
 800a712:	d1f3      	bne.n	800a6fc <__kernel_rem_pio2+0x4e4>
 800a714:	9b05      	ldr	r3, [sp, #20]
 800a716:	9500      	str	r5, [sp, #0]
 800a718:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a71c:	eb0d 0403 	add.w	r4, sp, r3
 800a720:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800a724:	46a2      	mov	sl, r4
 800a726:	9b00      	ldr	r3, [sp, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f1aa 0a08 	sub.w	sl, sl, #8
 800a72e:	dc69      	bgt.n	800a804 <__kernel_rem_pio2+0x5ec>
 800a730:	46aa      	mov	sl, r5
 800a732:	f1ba 0f01 	cmp.w	sl, #1
 800a736:	f1a4 0408 	sub.w	r4, r4, #8
 800a73a:	f300 8083 	bgt.w	800a844 <__kernel_rem_pio2+0x62c>
 800a73e:	9c05      	ldr	r4, [sp, #20]
 800a740:	ab48      	add	r3, sp, #288	; 0x120
 800a742:	441c      	add	r4, r3
 800a744:	2000      	movs	r0, #0
 800a746:	2100      	movs	r1, #0
 800a748:	2d01      	cmp	r5, #1
 800a74a:	f300 809a 	bgt.w	800a882 <__kernel_rem_pio2+0x66a>
 800a74e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800a752:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800a756:	f1bb 0f00 	cmp.w	fp, #0
 800a75a:	f040 8098 	bne.w	800a88e <__kernel_rem_pio2+0x676>
 800a75e:	9b04      	ldr	r3, [sp, #16]
 800a760:	e9c3 7800 	strd	r7, r8, [r3]
 800a764:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a768:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a76c:	e7c6      	b.n	800a6fc <__kernel_rem_pio2+0x4e4>
 800a76e:	9e05      	ldr	r6, [sp, #20]
 800a770:	ab48      	add	r3, sp, #288	; 0x120
 800a772:	441e      	add	r6, r3
 800a774:	462c      	mov	r4, r5
 800a776:	2000      	movs	r0, #0
 800a778:	2100      	movs	r1, #0
 800a77a:	2c00      	cmp	r4, #0
 800a77c:	da33      	bge.n	800a7e6 <__kernel_rem_pio2+0x5ce>
 800a77e:	f1bb 0f00 	cmp.w	fp, #0
 800a782:	d036      	beq.n	800a7f2 <__kernel_rem_pio2+0x5da>
 800a784:	4602      	mov	r2, r0
 800a786:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a78a:	9c04      	ldr	r4, [sp, #16]
 800a78c:	e9c4 2300 	strd	r2, r3, [r4]
 800a790:	4602      	mov	r2, r0
 800a792:	460b      	mov	r3, r1
 800a794:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800a798:	f7f5 fd76 	bl	8000288 <__aeabi_dsub>
 800a79c:	ae4a      	add	r6, sp, #296	; 0x128
 800a79e:	2401      	movs	r4, #1
 800a7a0:	42a5      	cmp	r5, r4
 800a7a2:	da29      	bge.n	800a7f8 <__kernel_rem_pio2+0x5e0>
 800a7a4:	f1bb 0f00 	cmp.w	fp, #0
 800a7a8:	d002      	beq.n	800a7b0 <__kernel_rem_pio2+0x598>
 800a7aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	9b04      	ldr	r3, [sp, #16]
 800a7b2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a7b6:	e7a1      	b.n	800a6fc <__kernel_rem_pio2+0x4e4>
 800a7b8:	9c05      	ldr	r4, [sp, #20]
 800a7ba:	ab48      	add	r3, sp, #288	; 0x120
 800a7bc:	441c      	add	r4, r3
 800a7be:	2000      	movs	r0, #0
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	2d00      	cmp	r5, #0
 800a7c4:	da09      	bge.n	800a7da <__kernel_rem_pio2+0x5c2>
 800a7c6:	f1bb 0f00 	cmp.w	fp, #0
 800a7ca:	d002      	beq.n	800a7d2 <__kernel_rem_pio2+0x5ba>
 800a7cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	9b04      	ldr	r3, [sp, #16]
 800a7d4:	e9c3 0100 	strd	r0, r1, [r3]
 800a7d8:	e790      	b.n	800a6fc <__kernel_rem_pio2+0x4e4>
 800a7da:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a7de:	f7f5 fd55 	bl	800028c <__adddf3>
 800a7e2:	3d01      	subs	r5, #1
 800a7e4:	e7ed      	b.n	800a7c2 <__kernel_rem_pio2+0x5aa>
 800a7e6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a7ea:	f7f5 fd4f 	bl	800028c <__adddf3>
 800a7ee:	3c01      	subs	r4, #1
 800a7f0:	e7c3      	b.n	800a77a <__kernel_rem_pio2+0x562>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	e7c8      	b.n	800a78a <__kernel_rem_pio2+0x572>
 800a7f8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a7fc:	f7f5 fd46 	bl	800028c <__adddf3>
 800a800:	3401      	adds	r4, #1
 800a802:	e7cd      	b.n	800a7a0 <__kernel_rem_pio2+0x588>
 800a804:	e9da 8900 	ldrd	r8, r9, [sl]
 800a808:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a80c:	9b00      	ldr	r3, [sp, #0]
 800a80e:	3b01      	subs	r3, #1
 800a810:	9300      	str	r3, [sp, #0]
 800a812:	4632      	mov	r2, r6
 800a814:	463b      	mov	r3, r7
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	f7f5 fd37 	bl	800028c <__adddf3>
 800a81e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a822:	4602      	mov	r2, r0
 800a824:	460b      	mov	r3, r1
 800a826:	4640      	mov	r0, r8
 800a828:	4649      	mov	r1, r9
 800a82a:	f7f5 fd2d 	bl	8000288 <__aeabi_dsub>
 800a82e:	4632      	mov	r2, r6
 800a830:	463b      	mov	r3, r7
 800a832:	f7f5 fd2b 	bl	800028c <__adddf3>
 800a836:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a83a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a83e:	ed8a 7b00 	vstr	d7, [sl]
 800a842:	e770      	b.n	800a726 <__kernel_rem_pio2+0x50e>
 800a844:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a848:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800a84c:	4640      	mov	r0, r8
 800a84e:	4632      	mov	r2, r6
 800a850:	463b      	mov	r3, r7
 800a852:	4649      	mov	r1, r9
 800a854:	f7f5 fd1a 	bl	800028c <__adddf3>
 800a858:	e9cd 0100 	strd	r0, r1, [sp]
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	4640      	mov	r0, r8
 800a862:	4649      	mov	r1, r9
 800a864:	f7f5 fd10 	bl	8000288 <__aeabi_dsub>
 800a868:	4632      	mov	r2, r6
 800a86a:	463b      	mov	r3, r7
 800a86c:	f7f5 fd0e 	bl	800028c <__adddf3>
 800a870:	ed9d 7b00 	vldr	d7, [sp]
 800a874:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a878:	ed84 7b00 	vstr	d7, [r4]
 800a87c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a880:	e757      	b.n	800a732 <__kernel_rem_pio2+0x51a>
 800a882:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a886:	f7f5 fd01 	bl	800028c <__adddf3>
 800a88a:	3d01      	subs	r5, #1
 800a88c:	e75c      	b.n	800a748 <__kernel_rem_pio2+0x530>
 800a88e:	9b04      	ldr	r3, [sp, #16]
 800a890:	9a04      	ldr	r2, [sp, #16]
 800a892:	601f      	str	r7, [r3, #0]
 800a894:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800a898:	605c      	str	r4, [r3, #4]
 800a89a:	609d      	str	r5, [r3, #8]
 800a89c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a8a0:	60d3      	str	r3, [r2, #12]
 800a8a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a8a6:	6110      	str	r0, [r2, #16]
 800a8a8:	6153      	str	r3, [r2, #20]
 800a8aa:	e727      	b.n	800a6fc <__kernel_rem_pio2+0x4e4>
 800a8ac:	41700000 	.word	0x41700000
 800a8b0:	3e700000 	.word	0x3e700000
 800a8b4:	00000000 	.word	0x00000000

0800a8b8 <scalbn>:
 800a8b8:	b570      	push	{r4, r5, r6, lr}
 800a8ba:	ec55 4b10 	vmov	r4, r5, d0
 800a8be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	462b      	mov	r3, r5
 800a8c6:	b999      	cbnz	r1, 800a8f0 <scalbn+0x38>
 800a8c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a8cc:	4323      	orrs	r3, r4
 800a8ce:	d03f      	beq.n	800a950 <scalbn+0x98>
 800a8d0:	4b35      	ldr	r3, [pc, #212]	; (800a9a8 <scalbn+0xf0>)
 800a8d2:	4629      	mov	r1, r5
 800a8d4:	ee10 0a10 	vmov	r0, s0
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f7f5 fe8d 	bl	80005f8 <__aeabi_dmul>
 800a8de:	4b33      	ldr	r3, [pc, #204]	; (800a9ac <scalbn+0xf4>)
 800a8e0:	429e      	cmp	r6, r3
 800a8e2:	4604      	mov	r4, r0
 800a8e4:	460d      	mov	r5, r1
 800a8e6:	da10      	bge.n	800a90a <scalbn+0x52>
 800a8e8:	a327      	add	r3, pc, #156	; (adr r3, 800a988 <scalbn+0xd0>)
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	e01f      	b.n	800a930 <scalbn+0x78>
 800a8f0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800a8f4:	4291      	cmp	r1, r2
 800a8f6:	d10c      	bne.n	800a912 <scalbn+0x5a>
 800a8f8:	ee10 2a10 	vmov	r2, s0
 800a8fc:	4620      	mov	r0, r4
 800a8fe:	4629      	mov	r1, r5
 800a900:	f7f5 fcc4 	bl	800028c <__adddf3>
 800a904:	4604      	mov	r4, r0
 800a906:	460d      	mov	r5, r1
 800a908:	e022      	b.n	800a950 <scalbn+0x98>
 800a90a:	460b      	mov	r3, r1
 800a90c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a910:	3936      	subs	r1, #54	; 0x36
 800a912:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a916:	4296      	cmp	r6, r2
 800a918:	dd0d      	ble.n	800a936 <scalbn+0x7e>
 800a91a:	2d00      	cmp	r5, #0
 800a91c:	a11c      	add	r1, pc, #112	; (adr r1, 800a990 <scalbn+0xd8>)
 800a91e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a922:	da02      	bge.n	800a92a <scalbn+0x72>
 800a924:	a11c      	add	r1, pc, #112	; (adr r1, 800a998 <scalbn+0xe0>)
 800a926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a92a:	a319      	add	r3, pc, #100	; (adr r3, 800a990 <scalbn+0xd8>)
 800a92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a930:	f7f5 fe62 	bl	80005f8 <__aeabi_dmul>
 800a934:	e7e6      	b.n	800a904 <scalbn+0x4c>
 800a936:	1872      	adds	r2, r6, r1
 800a938:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a93c:	428a      	cmp	r2, r1
 800a93e:	dcec      	bgt.n	800a91a <scalbn+0x62>
 800a940:	2a00      	cmp	r2, #0
 800a942:	dd08      	ble.n	800a956 <scalbn+0x9e>
 800a944:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a948:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a94c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a950:	ec45 4b10 	vmov	d0, r4, r5
 800a954:	bd70      	pop	{r4, r5, r6, pc}
 800a956:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a95a:	da08      	bge.n	800a96e <scalbn+0xb6>
 800a95c:	2d00      	cmp	r5, #0
 800a95e:	a10a      	add	r1, pc, #40	; (adr r1, 800a988 <scalbn+0xd0>)
 800a960:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a964:	dac0      	bge.n	800a8e8 <scalbn+0x30>
 800a966:	a10e      	add	r1, pc, #56	; (adr r1, 800a9a0 <scalbn+0xe8>)
 800a968:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a96c:	e7bc      	b.n	800a8e8 <scalbn+0x30>
 800a96e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a972:	3236      	adds	r2, #54	; 0x36
 800a974:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a978:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a97c:	4620      	mov	r0, r4
 800a97e:	4b0c      	ldr	r3, [pc, #48]	; (800a9b0 <scalbn+0xf8>)
 800a980:	2200      	movs	r2, #0
 800a982:	e7d5      	b.n	800a930 <scalbn+0x78>
 800a984:	f3af 8000 	nop.w
 800a988:	c2f8f359 	.word	0xc2f8f359
 800a98c:	01a56e1f 	.word	0x01a56e1f
 800a990:	8800759c 	.word	0x8800759c
 800a994:	7e37e43c 	.word	0x7e37e43c
 800a998:	8800759c 	.word	0x8800759c
 800a99c:	fe37e43c 	.word	0xfe37e43c
 800a9a0:	c2f8f359 	.word	0xc2f8f359
 800a9a4:	81a56e1f 	.word	0x81a56e1f
 800a9a8:	43500000 	.word	0x43500000
 800a9ac:	ffff3cb0 	.word	0xffff3cb0
 800a9b0:	3c900000 	.word	0x3c900000
 800a9b4:	00000000 	.word	0x00000000

0800a9b8 <floor>:
 800a9b8:	ec51 0b10 	vmov	r0, r1, d0
 800a9bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800a9c8:	2e13      	cmp	r6, #19
 800a9ca:	ee10 5a10 	vmov	r5, s0
 800a9ce:	ee10 8a10 	vmov	r8, s0
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	dc31      	bgt.n	800aa3a <floor+0x82>
 800a9d6:	2e00      	cmp	r6, #0
 800a9d8:	da14      	bge.n	800aa04 <floor+0x4c>
 800a9da:	a333      	add	r3, pc, #204	; (adr r3, 800aaa8 <floor+0xf0>)
 800a9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e0:	f7f5 fc54 	bl	800028c <__adddf3>
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	f7f6 f896 	bl	8000b18 <__aeabi_dcmpgt>
 800a9ec:	b138      	cbz	r0, 800a9fe <floor+0x46>
 800a9ee:	2c00      	cmp	r4, #0
 800a9f0:	da53      	bge.n	800aa9a <floor+0xe2>
 800a9f2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800a9f6:	4325      	orrs	r5, r4
 800a9f8:	d052      	beq.n	800aaa0 <floor+0xe8>
 800a9fa:	4c2d      	ldr	r4, [pc, #180]	; (800aab0 <floor+0xf8>)
 800a9fc:	2500      	movs	r5, #0
 800a9fe:	4621      	mov	r1, r4
 800aa00:	4628      	mov	r0, r5
 800aa02:	e024      	b.n	800aa4e <floor+0x96>
 800aa04:	4f2b      	ldr	r7, [pc, #172]	; (800aab4 <floor+0xfc>)
 800aa06:	4137      	asrs	r7, r6
 800aa08:	ea01 0307 	and.w	r3, r1, r7
 800aa0c:	4303      	orrs	r3, r0
 800aa0e:	d01e      	beq.n	800aa4e <floor+0x96>
 800aa10:	a325      	add	r3, pc, #148	; (adr r3, 800aaa8 <floor+0xf0>)
 800aa12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa16:	f7f5 fc39 	bl	800028c <__adddf3>
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	f7f6 f87b 	bl	8000b18 <__aeabi_dcmpgt>
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d0eb      	beq.n	800a9fe <floor+0x46>
 800aa26:	2c00      	cmp	r4, #0
 800aa28:	bfbe      	ittt	lt
 800aa2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800aa2e:	4133      	asrlt	r3, r6
 800aa30:	18e4      	addlt	r4, r4, r3
 800aa32:	ea24 0407 	bic.w	r4, r4, r7
 800aa36:	2500      	movs	r5, #0
 800aa38:	e7e1      	b.n	800a9fe <floor+0x46>
 800aa3a:	2e33      	cmp	r6, #51	; 0x33
 800aa3c:	dd0b      	ble.n	800aa56 <floor+0x9e>
 800aa3e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800aa42:	d104      	bne.n	800aa4e <floor+0x96>
 800aa44:	ee10 2a10 	vmov	r2, s0
 800aa48:	460b      	mov	r3, r1
 800aa4a:	f7f5 fc1f 	bl	800028c <__adddf3>
 800aa4e:	ec41 0b10 	vmov	d0, r0, r1
 800aa52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa56:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800aa5a:	f04f 37ff 	mov.w	r7, #4294967295
 800aa5e:	40df      	lsrs	r7, r3
 800aa60:	4238      	tst	r0, r7
 800aa62:	d0f4      	beq.n	800aa4e <floor+0x96>
 800aa64:	a310      	add	r3, pc, #64	; (adr r3, 800aaa8 <floor+0xf0>)
 800aa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6a:	f7f5 fc0f 	bl	800028c <__adddf3>
 800aa6e:	2200      	movs	r2, #0
 800aa70:	2300      	movs	r3, #0
 800aa72:	f7f6 f851 	bl	8000b18 <__aeabi_dcmpgt>
 800aa76:	2800      	cmp	r0, #0
 800aa78:	d0c1      	beq.n	800a9fe <floor+0x46>
 800aa7a:	2c00      	cmp	r4, #0
 800aa7c:	da0a      	bge.n	800aa94 <floor+0xdc>
 800aa7e:	2e14      	cmp	r6, #20
 800aa80:	d101      	bne.n	800aa86 <floor+0xce>
 800aa82:	3401      	adds	r4, #1
 800aa84:	e006      	b.n	800aa94 <floor+0xdc>
 800aa86:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	40b3      	lsls	r3, r6
 800aa8e:	441d      	add	r5, r3
 800aa90:	45a8      	cmp	r8, r5
 800aa92:	d8f6      	bhi.n	800aa82 <floor+0xca>
 800aa94:	ea25 0507 	bic.w	r5, r5, r7
 800aa98:	e7b1      	b.n	800a9fe <floor+0x46>
 800aa9a:	2500      	movs	r5, #0
 800aa9c:	462c      	mov	r4, r5
 800aa9e:	e7ae      	b.n	800a9fe <floor+0x46>
 800aaa0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800aaa4:	e7ab      	b.n	800a9fe <floor+0x46>
 800aaa6:	bf00      	nop
 800aaa8:	8800759c 	.word	0x8800759c
 800aaac:	7e37e43c 	.word	0x7e37e43c
 800aab0:	bff00000 	.word	0xbff00000
 800aab4:	000fffff 	.word	0x000fffff

0800aab8 <__cvt>:
 800aab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aabc:	ec55 4b10 	vmov	r4, r5, d0
 800aac0:	2d00      	cmp	r5, #0
 800aac2:	460e      	mov	r6, r1
 800aac4:	4619      	mov	r1, r3
 800aac6:	462b      	mov	r3, r5
 800aac8:	bfbb      	ittet	lt
 800aaca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aace:	461d      	movlt	r5, r3
 800aad0:	2300      	movge	r3, #0
 800aad2:	232d      	movlt	r3, #45	; 0x2d
 800aad4:	700b      	strb	r3, [r1, #0]
 800aad6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aad8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aadc:	4691      	mov	r9, r2
 800aade:	f023 0820 	bic.w	r8, r3, #32
 800aae2:	bfbc      	itt	lt
 800aae4:	4622      	movlt	r2, r4
 800aae6:	4614      	movlt	r4, r2
 800aae8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aaec:	d005      	beq.n	800aafa <__cvt+0x42>
 800aaee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aaf2:	d100      	bne.n	800aaf6 <__cvt+0x3e>
 800aaf4:	3601      	adds	r6, #1
 800aaf6:	2102      	movs	r1, #2
 800aaf8:	e000      	b.n	800aafc <__cvt+0x44>
 800aafa:	2103      	movs	r1, #3
 800aafc:	ab03      	add	r3, sp, #12
 800aafe:	9301      	str	r3, [sp, #4]
 800ab00:	ab02      	add	r3, sp, #8
 800ab02:	9300      	str	r3, [sp, #0]
 800ab04:	ec45 4b10 	vmov	d0, r4, r5
 800ab08:	4653      	mov	r3, sl
 800ab0a:	4632      	mov	r2, r6
 800ab0c:	f000 fe54 	bl	800b7b8 <_dtoa_r>
 800ab10:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab14:	4607      	mov	r7, r0
 800ab16:	d102      	bne.n	800ab1e <__cvt+0x66>
 800ab18:	f019 0f01 	tst.w	r9, #1
 800ab1c:	d022      	beq.n	800ab64 <__cvt+0xac>
 800ab1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab22:	eb07 0906 	add.w	r9, r7, r6
 800ab26:	d110      	bne.n	800ab4a <__cvt+0x92>
 800ab28:	783b      	ldrb	r3, [r7, #0]
 800ab2a:	2b30      	cmp	r3, #48	; 0x30
 800ab2c:	d10a      	bne.n	800ab44 <__cvt+0x8c>
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2300      	movs	r3, #0
 800ab32:	4620      	mov	r0, r4
 800ab34:	4629      	mov	r1, r5
 800ab36:	f7f5 ffc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab3a:	b918      	cbnz	r0, 800ab44 <__cvt+0x8c>
 800ab3c:	f1c6 0601 	rsb	r6, r6, #1
 800ab40:	f8ca 6000 	str.w	r6, [sl]
 800ab44:	f8da 3000 	ldr.w	r3, [sl]
 800ab48:	4499      	add	r9, r3
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	4620      	mov	r0, r4
 800ab50:	4629      	mov	r1, r5
 800ab52:	f7f5 ffb9 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab56:	b108      	cbz	r0, 800ab5c <__cvt+0xa4>
 800ab58:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab5c:	2230      	movs	r2, #48	; 0x30
 800ab5e:	9b03      	ldr	r3, [sp, #12]
 800ab60:	454b      	cmp	r3, r9
 800ab62:	d307      	bcc.n	800ab74 <__cvt+0xbc>
 800ab64:	9b03      	ldr	r3, [sp, #12]
 800ab66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab68:	1bdb      	subs	r3, r3, r7
 800ab6a:	4638      	mov	r0, r7
 800ab6c:	6013      	str	r3, [r2, #0]
 800ab6e:	b004      	add	sp, #16
 800ab70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab74:	1c59      	adds	r1, r3, #1
 800ab76:	9103      	str	r1, [sp, #12]
 800ab78:	701a      	strb	r2, [r3, #0]
 800ab7a:	e7f0      	b.n	800ab5e <__cvt+0xa6>

0800ab7c <__exponent>:
 800ab7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2900      	cmp	r1, #0
 800ab82:	bfb8      	it	lt
 800ab84:	4249      	neglt	r1, r1
 800ab86:	f803 2b02 	strb.w	r2, [r3], #2
 800ab8a:	bfb4      	ite	lt
 800ab8c:	222d      	movlt	r2, #45	; 0x2d
 800ab8e:	222b      	movge	r2, #43	; 0x2b
 800ab90:	2909      	cmp	r1, #9
 800ab92:	7042      	strb	r2, [r0, #1]
 800ab94:	dd2a      	ble.n	800abec <__exponent+0x70>
 800ab96:	f10d 0207 	add.w	r2, sp, #7
 800ab9a:	4617      	mov	r7, r2
 800ab9c:	260a      	movs	r6, #10
 800ab9e:	4694      	mov	ip, r2
 800aba0:	fb91 f5f6 	sdiv	r5, r1, r6
 800aba4:	fb06 1415 	mls	r4, r6, r5, r1
 800aba8:	3430      	adds	r4, #48	; 0x30
 800abaa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800abae:	460c      	mov	r4, r1
 800abb0:	2c63      	cmp	r4, #99	; 0x63
 800abb2:	f102 32ff 	add.w	r2, r2, #4294967295
 800abb6:	4629      	mov	r1, r5
 800abb8:	dcf1      	bgt.n	800ab9e <__exponent+0x22>
 800abba:	3130      	adds	r1, #48	; 0x30
 800abbc:	f1ac 0402 	sub.w	r4, ip, #2
 800abc0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800abc4:	1c41      	adds	r1, r0, #1
 800abc6:	4622      	mov	r2, r4
 800abc8:	42ba      	cmp	r2, r7
 800abca:	d30a      	bcc.n	800abe2 <__exponent+0x66>
 800abcc:	f10d 0209 	add.w	r2, sp, #9
 800abd0:	eba2 020c 	sub.w	r2, r2, ip
 800abd4:	42bc      	cmp	r4, r7
 800abd6:	bf88      	it	hi
 800abd8:	2200      	movhi	r2, #0
 800abda:	4413      	add	r3, r2
 800abdc:	1a18      	subs	r0, r3, r0
 800abde:	b003      	add	sp, #12
 800abe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abe2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800abe6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800abea:	e7ed      	b.n	800abc8 <__exponent+0x4c>
 800abec:	2330      	movs	r3, #48	; 0x30
 800abee:	3130      	adds	r1, #48	; 0x30
 800abf0:	7083      	strb	r3, [r0, #2]
 800abf2:	70c1      	strb	r1, [r0, #3]
 800abf4:	1d03      	adds	r3, r0, #4
 800abf6:	e7f1      	b.n	800abdc <__exponent+0x60>

0800abf8 <_printf_float>:
 800abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abfc:	ed2d 8b02 	vpush	{d8}
 800ac00:	b08d      	sub	sp, #52	; 0x34
 800ac02:	460c      	mov	r4, r1
 800ac04:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac08:	4616      	mov	r6, r2
 800ac0a:	461f      	mov	r7, r3
 800ac0c:	4605      	mov	r5, r0
 800ac0e:	f000 fcd5 	bl	800b5bc <_localeconv_r>
 800ac12:	f8d0 a000 	ldr.w	sl, [r0]
 800ac16:	4650      	mov	r0, sl
 800ac18:	f7f5 fb2a 	bl	8000270 <strlen>
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac20:	6823      	ldr	r3, [r4, #0]
 800ac22:	9305      	str	r3, [sp, #20]
 800ac24:	f8d8 3000 	ldr.w	r3, [r8]
 800ac28:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ac2c:	3307      	adds	r3, #7
 800ac2e:	f023 0307 	bic.w	r3, r3, #7
 800ac32:	f103 0208 	add.w	r2, r3, #8
 800ac36:	f8c8 2000 	str.w	r2, [r8]
 800ac3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac42:	9307      	str	r3, [sp, #28]
 800ac44:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac48:	ee08 0a10 	vmov	s16, r0
 800ac4c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ac50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac54:	4b9e      	ldr	r3, [pc, #632]	; (800aed0 <_printf_float+0x2d8>)
 800ac56:	f04f 32ff 	mov.w	r2, #4294967295
 800ac5a:	f7f5 ff67 	bl	8000b2c <__aeabi_dcmpun>
 800ac5e:	bb88      	cbnz	r0, 800acc4 <_printf_float+0xcc>
 800ac60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac64:	4b9a      	ldr	r3, [pc, #616]	; (800aed0 <_printf_float+0x2d8>)
 800ac66:	f04f 32ff 	mov.w	r2, #4294967295
 800ac6a:	f7f5 ff41 	bl	8000af0 <__aeabi_dcmple>
 800ac6e:	bb48      	cbnz	r0, 800acc4 <_printf_float+0xcc>
 800ac70:	2200      	movs	r2, #0
 800ac72:	2300      	movs	r3, #0
 800ac74:	4640      	mov	r0, r8
 800ac76:	4649      	mov	r1, r9
 800ac78:	f7f5 ff30 	bl	8000adc <__aeabi_dcmplt>
 800ac7c:	b110      	cbz	r0, 800ac84 <_printf_float+0x8c>
 800ac7e:	232d      	movs	r3, #45	; 0x2d
 800ac80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac84:	4a93      	ldr	r2, [pc, #588]	; (800aed4 <_printf_float+0x2dc>)
 800ac86:	4b94      	ldr	r3, [pc, #592]	; (800aed8 <_printf_float+0x2e0>)
 800ac88:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ac8c:	bf94      	ite	ls
 800ac8e:	4690      	movls	r8, r2
 800ac90:	4698      	movhi	r8, r3
 800ac92:	2303      	movs	r3, #3
 800ac94:	6123      	str	r3, [r4, #16]
 800ac96:	9b05      	ldr	r3, [sp, #20]
 800ac98:	f023 0304 	bic.w	r3, r3, #4
 800ac9c:	6023      	str	r3, [r4, #0]
 800ac9e:	f04f 0900 	mov.w	r9, #0
 800aca2:	9700      	str	r7, [sp, #0]
 800aca4:	4633      	mov	r3, r6
 800aca6:	aa0b      	add	r2, sp, #44	; 0x2c
 800aca8:	4621      	mov	r1, r4
 800acaa:	4628      	mov	r0, r5
 800acac:	f000 f9da 	bl	800b064 <_printf_common>
 800acb0:	3001      	adds	r0, #1
 800acb2:	f040 8090 	bne.w	800add6 <_printf_float+0x1de>
 800acb6:	f04f 30ff 	mov.w	r0, #4294967295
 800acba:	b00d      	add	sp, #52	; 0x34
 800acbc:	ecbd 8b02 	vpop	{d8}
 800acc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc4:	4642      	mov	r2, r8
 800acc6:	464b      	mov	r3, r9
 800acc8:	4640      	mov	r0, r8
 800acca:	4649      	mov	r1, r9
 800accc:	f7f5 ff2e 	bl	8000b2c <__aeabi_dcmpun>
 800acd0:	b140      	cbz	r0, 800ace4 <_printf_float+0xec>
 800acd2:	464b      	mov	r3, r9
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	bfbc      	itt	lt
 800acd8:	232d      	movlt	r3, #45	; 0x2d
 800acda:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800acde:	4a7f      	ldr	r2, [pc, #508]	; (800aedc <_printf_float+0x2e4>)
 800ace0:	4b7f      	ldr	r3, [pc, #508]	; (800aee0 <_printf_float+0x2e8>)
 800ace2:	e7d1      	b.n	800ac88 <_printf_float+0x90>
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800acea:	9206      	str	r2, [sp, #24]
 800acec:	1c5a      	adds	r2, r3, #1
 800acee:	d13f      	bne.n	800ad70 <_printf_float+0x178>
 800acf0:	2306      	movs	r3, #6
 800acf2:	6063      	str	r3, [r4, #4]
 800acf4:	9b05      	ldr	r3, [sp, #20]
 800acf6:	6861      	ldr	r1, [r4, #4]
 800acf8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800acfc:	2300      	movs	r3, #0
 800acfe:	9303      	str	r3, [sp, #12]
 800ad00:	ab0a      	add	r3, sp, #40	; 0x28
 800ad02:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad06:	ab09      	add	r3, sp, #36	; 0x24
 800ad08:	ec49 8b10 	vmov	d0, r8, r9
 800ad0c:	9300      	str	r3, [sp, #0]
 800ad0e:	6022      	str	r2, [r4, #0]
 800ad10:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad14:	4628      	mov	r0, r5
 800ad16:	f7ff fecf 	bl	800aab8 <__cvt>
 800ad1a:	9b06      	ldr	r3, [sp, #24]
 800ad1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad1e:	2b47      	cmp	r3, #71	; 0x47
 800ad20:	4680      	mov	r8, r0
 800ad22:	d108      	bne.n	800ad36 <_printf_float+0x13e>
 800ad24:	1cc8      	adds	r0, r1, #3
 800ad26:	db02      	blt.n	800ad2e <_printf_float+0x136>
 800ad28:	6863      	ldr	r3, [r4, #4]
 800ad2a:	4299      	cmp	r1, r3
 800ad2c:	dd41      	ble.n	800adb2 <_printf_float+0x1ba>
 800ad2e:	f1ab 0302 	sub.w	r3, fp, #2
 800ad32:	fa5f fb83 	uxtb.w	fp, r3
 800ad36:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad3a:	d820      	bhi.n	800ad7e <_printf_float+0x186>
 800ad3c:	3901      	subs	r1, #1
 800ad3e:	465a      	mov	r2, fp
 800ad40:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ad44:	9109      	str	r1, [sp, #36]	; 0x24
 800ad46:	f7ff ff19 	bl	800ab7c <__exponent>
 800ad4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad4c:	1813      	adds	r3, r2, r0
 800ad4e:	2a01      	cmp	r2, #1
 800ad50:	4681      	mov	r9, r0
 800ad52:	6123      	str	r3, [r4, #16]
 800ad54:	dc02      	bgt.n	800ad5c <_printf_float+0x164>
 800ad56:	6822      	ldr	r2, [r4, #0]
 800ad58:	07d2      	lsls	r2, r2, #31
 800ad5a:	d501      	bpl.n	800ad60 <_printf_float+0x168>
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	6123      	str	r3, [r4, #16]
 800ad60:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d09c      	beq.n	800aca2 <_printf_float+0xaa>
 800ad68:	232d      	movs	r3, #45	; 0x2d
 800ad6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad6e:	e798      	b.n	800aca2 <_printf_float+0xaa>
 800ad70:	9a06      	ldr	r2, [sp, #24]
 800ad72:	2a47      	cmp	r2, #71	; 0x47
 800ad74:	d1be      	bne.n	800acf4 <_printf_float+0xfc>
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1bc      	bne.n	800acf4 <_printf_float+0xfc>
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	e7b9      	b.n	800acf2 <_printf_float+0xfa>
 800ad7e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad82:	d118      	bne.n	800adb6 <_printf_float+0x1be>
 800ad84:	2900      	cmp	r1, #0
 800ad86:	6863      	ldr	r3, [r4, #4]
 800ad88:	dd0b      	ble.n	800ada2 <_printf_float+0x1aa>
 800ad8a:	6121      	str	r1, [r4, #16]
 800ad8c:	b913      	cbnz	r3, 800ad94 <_printf_float+0x19c>
 800ad8e:	6822      	ldr	r2, [r4, #0]
 800ad90:	07d0      	lsls	r0, r2, #31
 800ad92:	d502      	bpl.n	800ad9a <_printf_float+0x1a2>
 800ad94:	3301      	adds	r3, #1
 800ad96:	440b      	add	r3, r1
 800ad98:	6123      	str	r3, [r4, #16]
 800ad9a:	65a1      	str	r1, [r4, #88]	; 0x58
 800ad9c:	f04f 0900 	mov.w	r9, #0
 800ada0:	e7de      	b.n	800ad60 <_printf_float+0x168>
 800ada2:	b913      	cbnz	r3, 800adaa <_printf_float+0x1b2>
 800ada4:	6822      	ldr	r2, [r4, #0]
 800ada6:	07d2      	lsls	r2, r2, #31
 800ada8:	d501      	bpl.n	800adae <_printf_float+0x1b6>
 800adaa:	3302      	adds	r3, #2
 800adac:	e7f4      	b.n	800ad98 <_printf_float+0x1a0>
 800adae:	2301      	movs	r3, #1
 800adb0:	e7f2      	b.n	800ad98 <_printf_float+0x1a0>
 800adb2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800adb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adb8:	4299      	cmp	r1, r3
 800adba:	db05      	blt.n	800adc8 <_printf_float+0x1d0>
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	6121      	str	r1, [r4, #16]
 800adc0:	07d8      	lsls	r0, r3, #31
 800adc2:	d5ea      	bpl.n	800ad9a <_printf_float+0x1a2>
 800adc4:	1c4b      	adds	r3, r1, #1
 800adc6:	e7e7      	b.n	800ad98 <_printf_float+0x1a0>
 800adc8:	2900      	cmp	r1, #0
 800adca:	bfd4      	ite	le
 800adcc:	f1c1 0202 	rsble	r2, r1, #2
 800add0:	2201      	movgt	r2, #1
 800add2:	4413      	add	r3, r2
 800add4:	e7e0      	b.n	800ad98 <_printf_float+0x1a0>
 800add6:	6823      	ldr	r3, [r4, #0]
 800add8:	055a      	lsls	r2, r3, #21
 800adda:	d407      	bmi.n	800adec <_printf_float+0x1f4>
 800addc:	6923      	ldr	r3, [r4, #16]
 800adde:	4642      	mov	r2, r8
 800ade0:	4631      	mov	r1, r6
 800ade2:	4628      	mov	r0, r5
 800ade4:	47b8      	blx	r7
 800ade6:	3001      	adds	r0, #1
 800ade8:	d12c      	bne.n	800ae44 <_printf_float+0x24c>
 800adea:	e764      	b.n	800acb6 <_printf_float+0xbe>
 800adec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800adf0:	f240 80e0 	bls.w	800afb4 <_printf_float+0x3bc>
 800adf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800adf8:	2200      	movs	r2, #0
 800adfa:	2300      	movs	r3, #0
 800adfc:	f7f5 fe64 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d034      	beq.n	800ae6e <_printf_float+0x276>
 800ae04:	4a37      	ldr	r2, [pc, #220]	; (800aee4 <_printf_float+0x2ec>)
 800ae06:	2301      	movs	r3, #1
 800ae08:	4631      	mov	r1, r6
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	47b8      	blx	r7
 800ae0e:	3001      	adds	r0, #1
 800ae10:	f43f af51 	beq.w	800acb6 <_printf_float+0xbe>
 800ae14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	db02      	blt.n	800ae22 <_printf_float+0x22a>
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	07d8      	lsls	r0, r3, #31
 800ae20:	d510      	bpl.n	800ae44 <_printf_float+0x24c>
 800ae22:	ee18 3a10 	vmov	r3, s16
 800ae26:	4652      	mov	r2, sl
 800ae28:	4631      	mov	r1, r6
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	47b8      	blx	r7
 800ae2e:	3001      	adds	r0, #1
 800ae30:	f43f af41 	beq.w	800acb6 <_printf_float+0xbe>
 800ae34:	f04f 0800 	mov.w	r8, #0
 800ae38:	f104 091a 	add.w	r9, r4, #26
 800ae3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae3e:	3b01      	subs	r3, #1
 800ae40:	4543      	cmp	r3, r8
 800ae42:	dc09      	bgt.n	800ae58 <_printf_float+0x260>
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	079b      	lsls	r3, r3, #30
 800ae48:	f100 8107 	bmi.w	800b05a <_printf_float+0x462>
 800ae4c:	68e0      	ldr	r0, [r4, #12]
 800ae4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae50:	4298      	cmp	r0, r3
 800ae52:	bfb8      	it	lt
 800ae54:	4618      	movlt	r0, r3
 800ae56:	e730      	b.n	800acba <_printf_float+0xc2>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	464a      	mov	r2, r9
 800ae5c:	4631      	mov	r1, r6
 800ae5e:	4628      	mov	r0, r5
 800ae60:	47b8      	blx	r7
 800ae62:	3001      	adds	r0, #1
 800ae64:	f43f af27 	beq.w	800acb6 <_printf_float+0xbe>
 800ae68:	f108 0801 	add.w	r8, r8, #1
 800ae6c:	e7e6      	b.n	800ae3c <_printf_float+0x244>
 800ae6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	dc39      	bgt.n	800aee8 <_printf_float+0x2f0>
 800ae74:	4a1b      	ldr	r2, [pc, #108]	; (800aee4 <_printf_float+0x2ec>)
 800ae76:	2301      	movs	r3, #1
 800ae78:	4631      	mov	r1, r6
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	47b8      	blx	r7
 800ae7e:	3001      	adds	r0, #1
 800ae80:	f43f af19 	beq.w	800acb6 <_printf_float+0xbe>
 800ae84:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	d102      	bne.n	800ae92 <_printf_float+0x29a>
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	07d9      	lsls	r1, r3, #31
 800ae90:	d5d8      	bpl.n	800ae44 <_printf_float+0x24c>
 800ae92:	ee18 3a10 	vmov	r3, s16
 800ae96:	4652      	mov	r2, sl
 800ae98:	4631      	mov	r1, r6
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	47b8      	blx	r7
 800ae9e:	3001      	adds	r0, #1
 800aea0:	f43f af09 	beq.w	800acb6 <_printf_float+0xbe>
 800aea4:	f04f 0900 	mov.w	r9, #0
 800aea8:	f104 0a1a 	add.w	sl, r4, #26
 800aeac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeae:	425b      	negs	r3, r3
 800aeb0:	454b      	cmp	r3, r9
 800aeb2:	dc01      	bgt.n	800aeb8 <_printf_float+0x2c0>
 800aeb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeb6:	e792      	b.n	800adde <_printf_float+0x1e6>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	4652      	mov	r2, sl
 800aebc:	4631      	mov	r1, r6
 800aebe:	4628      	mov	r0, r5
 800aec0:	47b8      	blx	r7
 800aec2:	3001      	adds	r0, #1
 800aec4:	f43f aef7 	beq.w	800acb6 <_printf_float+0xbe>
 800aec8:	f109 0901 	add.w	r9, r9, #1
 800aecc:	e7ee      	b.n	800aeac <_printf_float+0x2b4>
 800aece:	bf00      	nop
 800aed0:	7fefffff 	.word	0x7fefffff
 800aed4:	0800e018 	.word	0x0800e018
 800aed8:	0800e01c 	.word	0x0800e01c
 800aedc:	0800e020 	.word	0x0800e020
 800aee0:	0800e024 	.word	0x0800e024
 800aee4:	0800e028 	.word	0x0800e028
 800aee8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aeea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aeec:	429a      	cmp	r2, r3
 800aeee:	bfa8      	it	ge
 800aef0:	461a      	movge	r2, r3
 800aef2:	2a00      	cmp	r2, #0
 800aef4:	4691      	mov	r9, r2
 800aef6:	dc37      	bgt.n	800af68 <_printf_float+0x370>
 800aef8:	f04f 0b00 	mov.w	fp, #0
 800aefc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af00:	f104 021a 	add.w	r2, r4, #26
 800af04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af06:	9305      	str	r3, [sp, #20]
 800af08:	eba3 0309 	sub.w	r3, r3, r9
 800af0c:	455b      	cmp	r3, fp
 800af0e:	dc33      	bgt.n	800af78 <_printf_float+0x380>
 800af10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af14:	429a      	cmp	r2, r3
 800af16:	db3b      	blt.n	800af90 <_printf_float+0x398>
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	07da      	lsls	r2, r3, #31
 800af1c:	d438      	bmi.n	800af90 <_printf_float+0x398>
 800af1e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800af22:	eba2 0903 	sub.w	r9, r2, r3
 800af26:	9b05      	ldr	r3, [sp, #20]
 800af28:	1ad2      	subs	r2, r2, r3
 800af2a:	4591      	cmp	r9, r2
 800af2c:	bfa8      	it	ge
 800af2e:	4691      	movge	r9, r2
 800af30:	f1b9 0f00 	cmp.w	r9, #0
 800af34:	dc35      	bgt.n	800afa2 <_printf_float+0x3aa>
 800af36:	f04f 0800 	mov.w	r8, #0
 800af3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af3e:	f104 0a1a 	add.w	sl, r4, #26
 800af42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af46:	1a9b      	subs	r3, r3, r2
 800af48:	eba3 0309 	sub.w	r3, r3, r9
 800af4c:	4543      	cmp	r3, r8
 800af4e:	f77f af79 	ble.w	800ae44 <_printf_float+0x24c>
 800af52:	2301      	movs	r3, #1
 800af54:	4652      	mov	r2, sl
 800af56:	4631      	mov	r1, r6
 800af58:	4628      	mov	r0, r5
 800af5a:	47b8      	blx	r7
 800af5c:	3001      	adds	r0, #1
 800af5e:	f43f aeaa 	beq.w	800acb6 <_printf_float+0xbe>
 800af62:	f108 0801 	add.w	r8, r8, #1
 800af66:	e7ec      	b.n	800af42 <_printf_float+0x34a>
 800af68:	4613      	mov	r3, r2
 800af6a:	4631      	mov	r1, r6
 800af6c:	4642      	mov	r2, r8
 800af6e:	4628      	mov	r0, r5
 800af70:	47b8      	blx	r7
 800af72:	3001      	adds	r0, #1
 800af74:	d1c0      	bne.n	800aef8 <_printf_float+0x300>
 800af76:	e69e      	b.n	800acb6 <_printf_float+0xbe>
 800af78:	2301      	movs	r3, #1
 800af7a:	4631      	mov	r1, r6
 800af7c:	4628      	mov	r0, r5
 800af7e:	9205      	str	r2, [sp, #20]
 800af80:	47b8      	blx	r7
 800af82:	3001      	adds	r0, #1
 800af84:	f43f ae97 	beq.w	800acb6 <_printf_float+0xbe>
 800af88:	9a05      	ldr	r2, [sp, #20]
 800af8a:	f10b 0b01 	add.w	fp, fp, #1
 800af8e:	e7b9      	b.n	800af04 <_printf_float+0x30c>
 800af90:	ee18 3a10 	vmov	r3, s16
 800af94:	4652      	mov	r2, sl
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	47b8      	blx	r7
 800af9c:	3001      	adds	r0, #1
 800af9e:	d1be      	bne.n	800af1e <_printf_float+0x326>
 800afa0:	e689      	b.n	800acb6 <_printf_float+0xbe>
 800afa2:	9a05      	ldr	r2, [sp, #20]
 800afa4:	464b      	mov	r3, r9
 800afa6:	4442      	add	r2, r8
 800afa8:	4631      	mov	r1, r6
 800afaa:	4628      	mov	r0, r5
 800afac:	47b8      	blx	r7
 800afae:	3001      	adds	r0, #1
 800afb0:	d1c1      	bne.n	800af36 <_printf_float+0x33e>
 800afb2:	e680      	b.n	800acb6 <_printf_float+0xbe>
 800afb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afb6:	2a01      	cmp	r2, #1
 800afb8:	dc01      	bgt.n	800afbe <_printf_float+0x3c6>
 800afba:	07db      	lsls	r3, r3, #31
 800afbc:	d53a      	bpl.n	800b034 <_printf_float+0x43c>
 800afbe:	2301      	movs	r3, #1
 800afc0:	4642      	mov	r2, r8
 800afc2:	4631      	mov	r1, r6
 800afc4:	4628      	mov	r0, r5
 800afc6:	47b8      	blx	r7
 800afc8:	3001      	adds	r0, #1
 800afca:	f43f ae74 	beq.w	800acb6 <_printf_float+0xbe>
 800afce:	ee18 3a10 	vmov	r3, s16
 800afd2:	4652      	mov	r2, sl
 800afd4:	4631      	mov	r1, r6
 800afd6:	4628      	mov	r0, r5
 800afd8:	47b8      	blx	r7
 800afda:	3001      	adds	r0, #1
 800afdc:	f43f ae6b 	beq.w	800acb6 <_printf_float+0xbe>
 800afe0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afe4:	2200      	movs	r2, #0
 800afe6:	2300      	movs	r3, #0
 800afe8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800afec:	f7f5 fd6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800aff0:	b9d8      	cbnz	r0, 800b02a <_printf_float+0x432>
 800aff2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800aff6:	f108 0201 	add.w	r2, r8, #1
 800affa:	4631      	mov	r1, r6
 800affc:	4628      	mov	r0, r5
 800affe:	47b8      	blx	r7
 800b000:	3001      	adds	r0, #1
 800b002:	d10e      	bne.n	800b022 <_printf_float+0x42a>
 800b004:	e657      	b.n	800acb6 <_printf_float+0xbe>
 800b006:	2301      	movs	r3, #1
 800b008:	4652      	mov	r2, sl
 800b00a:	4631      	mov	r1, r6
 800b00c:	4628      	mov	r0, r5
 800b00e:	47b8      	blx	r7
 800b010:	3001      	adds	r0, #1
 800b012:	f43f ae50 	beq.w	800acb6 <_printf_float+0xbe>
 800b016:	f108 0801 	add.w	r8, r8, #1
 800b01a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b01c:	3b01      	subs	r3, #1
 800b01e:	4543      	cmp	r3, r8
 800b020:	dcf1      	bgt.n	800b006 <_printf_float+0x40e>
 800b022:	464b      	mov	r3, r9
 800b024:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b028:	e6da      	b.n	800ade0 <_printf_float+0x1e8>
 800b02a:	f04f 0800 	mov.w	r8, #0
 800b02e:	f104 0a1a 	add.w	sl, r4, #26
 800b032:	e7f2      	b.n	800b01a <_printf_float+0x422>
 800b034:	2301      	movs	r3, #1
 800b036:	4642      	mov	r2, r8
 800b038:	e7df      	b.n	800affa <_printf_float+0x402>
 800b03a:	2301      	movs	r3, #1
 800b03c:	464a      	mov	r2, r9
 800b03e:	4631      	mov	r1, r6
 800b040:	4628      	mov	r0, r5
 800b042:	47b8      	blx	r7
 800b044:	3001      	adds	r0, #1
 800b046:	f43f ae36 	beq.w	800acb6 <_printf_float+0xbe>
 800b04a:	f108 0801 	add.w	r8, r8, #1
 800b04e:	68e3      	ldr	r3, [r4, #12]
 800b050:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b052:	1a5b      	subs	r3, r3, r1
 800b054:	4543      	cmp	r3, r8
 800b056:	dcf0      	bgt.n	800b03a <_printf_float+0x442>
 800b058:	e6f8      	b.n	800ae4c <_printf_float+0x254>
 800b05a:	f04f 0800 	mov.w	r8, #0
 800b05e:	f104 0919 	add.w	r9, r4, #25
 800b062:	e7f4      	b.n	800b04e <_printf_float+0x456>

0800b064 <_printf_common>:
 800b064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b068:	4616      	mov	r6, r2
 800b06a:	4699      	mov	r9, r3
 800b06c:	688a      	ldr	r2, [r1, #8]
 800b06e:	690b      	ldr	r3, [r1, #16]
 800b070:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b074:	4293      	cmp	r3, r2
 800b076:	bfb8      	it	lt
 800b078:	4613      	movlt	r3, r2
 800b07a:	6033      	str	r3, [r6, #0]
 800b07c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b080:	4607      	mov	r7, r0
 800b082:	460c      	mov	r4, r1
 800b084:	b10a      	cbz	r2, 800b08a <_printf_common+0x26>
 800b086:	3301      	adds	r3, #1
 800b088:	6033      	str	r3, [r6, #0]
 800b08a:	6823      	ldr	r3, [r4, #0]
 800b08c:	0699      	lsls	r1, r3, #26
 800b08e:	bf42      	ittt	mi
 800b090:	6833      	ldrmi	r3, [r6, #0]
 800b092:	3302      	addmi	r3, #2
 800b094:	6033      	strmi	r3, [r6, #0]
 800b096:	6825      	ldr	r5, [r4, #0]
 800b098:	f015 0506 	ands.w	r5, r5, #6
 800b09c:	d106      	bne.n	800b0ac <_printf_common+0x48>
 800b09e:	f104 0a19 	add.w	sl, r4, #25
 800b0a2:	68e3      	ldr	r3, [r4, #12]
 800b0a4:	6832      	ldr	r2, [r6, #0]
 800b0a6:	1a9b      	subs	r3, r3, r2
 800b0a8:	42ab      	cmp	r3, r5
 800b0aa:	dc26      	bgt.n	800b0fa <_printf_common+0x96>
 800b0ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b0b0:	1e13      	subs	r3, r2, #0
 800b0b2:	6822      	ldr	r2, [r4, #0]
 800b0b4:	bf18      	it	ne
 800b0b6:	2301      	movne	r3, #1
 800b0b8:	0692      	lsls	r2, r2, #26
 800b0ba:	d42b      	bmi.n	800b114 <_printf_common+0xb0>
 800b0bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b0c0:	4649      	mov	r1, r9
 800b0c2:	4638      	mov	r0, r7
 800b0c4:	47c0      	blx	r8
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	d01e      	beq.n	800b108 <_printf_common+0xa4>
 800b0ca:	6823      	ldr	r3, [r4, #0]
 800b0cc:	6922      	ldr	r2, [r4, #16]
 800b0ce:	f003 0306 	and.w	r3, r3, #6
 800b0d2:	2b04      	cmp	r3, #4
 800b0d4:	bf02      	ittt	eq
 800b0d6:	68e5      	ldreq	r5, [r4, #12]
 800b0d8:	6833      	ldreq	r3, [r6, #0]
 800b0da:	1aed      	subeq	r5, r5, r3
 800b0dc:	68a3      	ldr	r3, [r4, #8]
 800b0de:	bf0c      	ite	eq
 800b0e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0e4:	2500      	movne	r5, #0
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	bfc4      	itt	gt
 800b0ea:	1a9b      	subgt	r3, r3, r2
 800b0ec:	18ed      	addgt	r5, r5, r3
 800b0ee:	2600      	movs	r6, #0
 800b0f0:	341a      	adds	r4, #26
 800b0f2:	42b5      	cmp	r5, r6
 800b0f4:	d11a      	bne.n	800b12c <_printf_common+0xc8>
 800b0f6:	2000      	movs	r0, #0
 800b0f8:	e008      	b.n	800b10c <_printf_common+0xa8>
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	4652      	mov	r2, sl
 800b0fe:	4649      	mov	r1, r9
 800b100:	4638      	mov	r0, r7
 800b102:	47c0      	blx	r8
 800b104:	3001      	adds	r0, #1
 800b106:	d103      	bne.n	800b110 <_printf_common+0xac>
 800b108:	f04f 30ff 	mov.w	r0, #4294967295
 800b10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b110:	3501      	adds	r5, #1
 800b112:	e7c6      	b.n	800b0a2 <_printf_common+0x3e>
 800b114:	18e1      	adds	r1, r4, r3
 800b116:	1c5a      	adds	r2, r3, #1
 800b118:	2030      	movs	r0, #48	; 0x30
 800b11a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b11e:	4422      	add	r2, r4
 800b120:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b124:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b128:	3302      	adds	r3, #2
 800b12a:	e7c7      	b.n	800b0bc <_printf_common+0x58>
 800b12c:	2301      	movs	r3, #1
 800b12e:	4622      	mov	r2, r4
 800b130:	4649      	mov	r1, r9
 800b132:	4638      	mov	r0, r7
 800b134:	47c0      	blx	r8
 800b136:	3001      	adds	r0, #1
 800b138:	d0e6      	beq.n	800b108 <_printf_common+0xa4>
 800b13a:	3601      	adds	r6, #1
 800b13c:	e7d9      	b.n	800b0f2 <_printf_common+0x8e>
	...

0800b140 <_printf_i>:
 800b140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b144:	7e0f      	ldrb	r7, [r1, #24]
 800b146:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b148:	2f78      	cmp	r7, #120	; 0x78
 800b14a:	4691      	mov	r9, r2
 800b14c:	4680      	mov	r8, r0
 800b14e:	460c      	mov	r4, r1
 800b150:	469a      	mov	sl, r3
 800b152:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b156:	d807      	bhi.n	800b168 <_printf_i+0x28>
 800b158:	2f62      	cmp	r7, #98	; 0x62
 800b15a:	d80a      	bhi.n	800b172 <_printf_i+0x32>
 800b15c:	2f00      	cmp	r7, #0
 800b15e:	f000 80d4 	beq.w	800b30a <_printf_i+0x1ca>
 800b162:	2f58      	cmp	r7, #88	; 0x58
 800b164:	f000 80c0 	beq.w	800b2e8 <_printf_i+0x1a8>
 800b168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b16c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b170:	e03a      	b.n	800b1e8 <_printf_i+0xa8>
 800b172:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b176:	2b15      	cmp	r3, #21
 800b178:	d8f6      	bhi.n	800b168 <_printf_i+0x28>
 800b17a:	a101      	add	r1, pc, #4	; (adr r1, 800b180 <_printf_i+0x40>)
 800b17c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b180:	0800b1d9 	.word	0x0800b1d9
 800b184:	0800b1ed 	.word	0x0800b1ed
 800b188:	0800b169 	.word	0x0800b169
 800b18c:	0800b169 	.word	0x0800b169
 800b190:	0800b169 	.word	0x0800b169
 800b194:	0800b169 	.word	0x0800b169
 800b198:	0800b1ed 	.word	0x0800b1ed
 800b19c:	0800b169 	.word	0x0800b169
 800b1a0:	0800b169 	.word	0x0800b169
 800b1a4:	0800b169 	.word	0x0800b169
 800b1a8:	0800b169 	.word	0x0800b169
 800b1ac:	0800b2f1 	.word	0x0800b2f1
 800b1b0:	0800b219 	.word	0x0800b219
 800b1b4:	0800b2ab 	.word	0x0800b2ab
 800b1b8:	0800b169 	.word	0x0800b169
 800b1bc:	0800b169 	.word	0x0800b169
 800b1c0:	0800b313 	.word	0x0800b313
 800b1c4:	0800b169 	.word	0x0800b169
 800b1c8:	0800b219 	.word	0x0800b219
 800b1cc:	0800b169 	.word	0x0800b169
 800b1d0:	0800b169 	.word	0x0800b169
 800b1d4:	0800b2b3 	.word	0x0800b2b3
 800b1d8:	682b      	ldr	r3, [r5, #0]
 800b1da:	1d1a      	adds	r2, r3, #4
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	602a      	str	r2, [r5, #0]
 800b1e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	e09f      	b.n	800b32c <_printf_i+0x1ec>
 800b1ec:	6820      	ldr	r0, [r4, #0]
 800b1ee:	682b      	ldr	r3, [r5, #0]
 800b1f0:	0607      	lsls	r7, r0, #24
 800b1f2:	f103 0104 	add.w	r1, r3, #4
 800b1f6:	6029      	str	r1, [r5, #0]
 800b1f8:	d501      	bpl.n	800b1fe <_printf_i+0xbe>
 800b1fa:	681e      	ldr	r6, [r3, #0]
 800b1fc:	e003      	b.n	800b206 <_printf_i+0xc6>
 800b1fe:	0646      	lsls	r6, r0, #25
 800b200:	d5fb      	bpl.n	800b1fa <_printf_i+0xba>
 800b202:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b206:	2e00      	cmp	r6, #0
 800b208:	da03      	bge.n	800b212 <_printf_i+0xd2>
 800b20a:	232d      	movs	r3, #45	; 0x2d
 800b20c:	4276      	negs	r6, r6
 800b20e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b212:	485a      	ldr	r0, [pc, #360]	; (800b37c <_printf_i+0x23c>)
 800b214:	230a      	movs	r3, #10
 800b216:	e012      	b.n	800b23e <_printf_i+0xfe>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	6820      	ldr	r0, [r4, #0]
 800b21c:	1d19      	adds	r1, r3, #4
 800b21e:	6029      	str	r1, [r5, #0]
 800b220:	0605      	lsls	r5, r0, #24
 800b222:	d501      	bpl.n	800b228 <_printf_i+0xe8>
 800b224:	681e      	ldr	r6, [r3, #0]
 800b226:	e002      	b.n	800b22e <_printf_i+0xee>
 800b228:	0641      	lsls	r1, r0, #25
 800b22a:	d5fb      	bpl.n	800b224 <_printf_i+0xe4>
 800b22c:	881e      	ldrh	r6, [r3, #0]
 800b22e:	4853      	ldr	r0, [pc, #332]	; (800b37c <_printf_i+0x23c>)
 800b230:	2f6f      	cmp	r7, #111	; 0x6f
 800b232:	bf0c      	ite	eq
 800b234:	2308      	moveq	r3, #8
 800b236:	230a      	movne	r3, #10
 800b238:	2100      	movs	r1, #0
 800b23a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b23e:	6865      	ldr	r5, [r4, #4]
 800b240:	60a5      	str	r5, [r4, #8]
 800b242:	2d00      	cmp	r5, #0
 800b244:	bfa2      	ittt	ge
 800b246:	6821      	ldrge	r1, [r4, #0]
 800b248:	f021 0104 	bicge.w	r1, r1, #4
 800b24c:	6021      	strge	r1, [r4, #0]
 800b24e:	b90e      	cbnz	r6, 800b254 <_printf_i+0x114>
 800b250:	2d00      	cmp	r5, #0
 800b252:	d04b      	beq.n	800b2ec <_printf_i+0x1ac>
 800b254:	4615      	mov	r5, r2
 800b256:	fbb6 f1f3 	udiv	r1, r6, r3
 800b25a:	fb03 6711 	mls	r7, r3, r1, r6
 800b25e:	5dc7      	ldrb	r7, [r0, r7]
 800b260:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b264:	4637      	mov	r7, r6
 800b266:	42bb      	cmp	r3, r7
 800b268:	460e      	mov	r6, r1
 800b26a:	d9f4      	bls.n	800b256 <_printf_i+0x116>
 800b26c:	2b08      	cmp	r3, #8
 800b26e:	d10b      	bne.n	800b288 <_printf_i+0x148>
 800b270:	6823      	ldr	r3, [r4, #0]
 800b272:	07de      	lsls	r6, r3, #31
 800b274:	d508      	bpl.n	800b288 <_printf_i+0x148>
 800b276:	6923      	ldr	r3, [r4, #16]
 800b278:	6861      	ldr	r1, [r4, #4]
 800b27a:	4299      	cmp	r1, r3
 800b27c:	bfde      	ittt	le
 800b27e:	2330      	movle	r3, #48	; 0x30
 800b280:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b284:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b288:	1b52      	subs	r2, r2, r5
 800b28a:	6122      	str	r2, [r4, #16]
 800b28c:	f8cd a000 	str.w	sl, [sp]
 800b290:	464b      	mov	r3, r9
 800b292:	aa03      	add	r2, sp, #12
 800b294:	4621      	mov	r1, r4
 800b296:	4640      	mov	r0, r8
 800b298:	f7ff fee4 	bl	800b064 <_printf_common>
 800b29c:	3001      	adds	r0, #1
 800b29e:	d14a      	bne.n	800b336 <_printf_i+0x1f6>
 800b2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2a4:	b004      	add	sp, #16
 800b2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	f043 0320 	orr.w	r3, r3, #32
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	4833      	ldr	r0, [pc, #204]	; (800b380 <_printf_i+0x240>)
 800b2b4:	2778      	movs	r7, #120	; 0x78
 800b2b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	6829      	ldr	r1, [r5, #0]
 800b2be:	061f      	lsls	r7, r3, #24
 800b2c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b2c4:	d402      	bmi.n	800b2cc <_printf_i+0x18c>
 800b2c6:	065f      	lsls	r7, r3, #25
 800b2c8:	bf48      	it	mi
 800b2ca:	b2b6      	uxthmi	r6, r6
 800b2cc:	07df      	lsls	r7, r3, #31
 800b2ce:	bf48      	it	mi
 800b2d0:	f043 0320 	orrmi.w	r3, r3, #32
 800b2d4:	6029      	str	r1, [r5, #0]
 800b2d6:	bf48      	it	mi
 800b2d8:	6023      	strmi	r3, [r4, #0]
 800b2da:	b91e      	cbnz	r6, 800b2e4 <_printf_i+0x1a4>
 800b2dc:	6823      	ldr	r3, [r4, #0]
 800b2de:	f023 0320 	bic.w	r3, r3, #32
 800b2e2:	6023      	str	r3, [r4, #0]
 800b2e4:	2310      	movs	r3, #16
 800b2e6:	e7a7      	b.n	800b238 <_printf_i+0xf8>
 800b2e8:	4824      	ldr	r0, [pc, #144]	; (800b37c <_printf_i+0x23c>)
 800b2ea:	e7e4      	b.n	800b2b6 <_printf_i+0x176>
 800b2ec:	4615      	mov	r5, r2
 800b2ee:	e7bd      	b.n	800b26c <_printf_i+0x12c>
 800b2f0:	682b      	ldr	r3, [r5, #0]
 800b2f2:	6826      	ldr	r6, [r4, #0]
 800b2f4:	6961      	ldr	r1, [r4, #20]
 800b2f6:	1d18      	adds	r0, r3, #4
 800b2f8:	6028      	str	r0, [r5, #0]
 800b2fa:	0635      	lsls	r5, r6, #24
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	d501      	bpl.n	800b304 <_printf_i+0x1c4>
 800b300:	6019      	str	r1, [r3, #0]
 800b302:	e002      	b.n	800b30a <_printf_i+0x1ca>
 800b304:	0670      	lsls	r0, r6, #25
 800b306:	d5fb      	bpl.n	800b300 <_printf_i+0x1c0>
 800b308:	8019      	strh	r1, [r3, #0]
 800b30a:	2300      	movs	r3, #0
 800b30c:	6123      	str	r3, [r4, #16]
 800b30e:	4615      	mov	r5, r2
 800b310:	e7bc      	b.n	800b28c <_printf_i+0x14c>
 800b312:	682b      	ldr	r3, [r5, #0]
 800b314:	1d1a      	adds	r2, r3, #4
 800b316:	602a      	str	r2, [r5, #0]
 800b318:	681d      	ldr	r5, [r3, #0]
 800b31a:	6862      	ldr	r2, [r4, #4]
 800b31c:	2100      	movs	r1, #0
 800b31e:	4628      	mov	r0, r5
 800b320:	f7f4 ff56 	bl	80001d0 <memchr>
 800b324:	b108      	cbz	r0, 800b32a <_printf_i+0x1ea>
 800b326:	1b40      	subs	r0, r0, r5
 800b328:	6060      	str	r0, [r4, #4]
 800b32a:	6863      	ldr	r3, [r4, #4]
 800b32c:	6123      	str	r3, [r4, #16]
 800b32e:	2300      	movs	r3, #0
 800b330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b334:	e7aa      	b.n	800b28c <_printf_i+0x14c>
 800b336:	6923      	ldr	r3, [r4, #16]
 800b338:	462a      	mov	r2, r5
 800b33a:	4649      	mov	r1, r9
 800b33c:	4640      	mov	r0, r8
 800b33e:	47d0      	blx	sl
 800b340:	3001      	adds	r0, #1
 800b342:	d0ad      	beq.n	800b2a0 <_printf_i+0x160>
 800b344:	6823      	ldr	r3, [r4, #0]
 800b346:	079b      	lsls	r3, r3, #30
 800b348:	d413      	bmi.n	800b372 <_printf_i+0x232>
 800b34a:	68e0      	ldr	r0, [r4, #12]
 800b34c:	9b03      	ldr	r3, [sp, #12]
 800b34e:	4298      	cmp	r0, r3
 800b350:	bfb8      	it	lt
 800b352:	4618      	movlt	r0, r3
 800b354:	e7a6      	b.n	800b2a4 <_printf_i+0x164>
 800b356:	2301      	movs	r3, #1
 800b358:	4632      	mov	r2, r6
 800b35a:	4649      	mov	r1, r9
 800b35c:	4640      	mov	r0, r8
 800b35e:	47d0      	blx	sl
 800b360:	3001      	adds	r0, #1
 800b362:	d09d      	beq.n	800b2a0 <_printf_i+0x160>
 800b364:	3501      	adds	r5, #1
 800b366:	68e3      	ldr	r3, [r4, #12]
 800b368:	9903      	ldr	r1, [sp, #12]
 800b36a:	1a5b      	subs	r3, r3, r1
 800b36c:	42ab      	cmp	r3, r5
 800b36e:	dcf2      	bgt.n	800b356 <_printf_i+0x216>
 800b370:	e7eb      	b.n	800b34a <_printf_i+0x20a>
 800b372:	2500      	movs	r5, #0
 800b374:	f104 0619 	add.w	r6, r4, #25
 800b378:	e7f5      	b.n	800b366 <_printf_i+0x226>
 800b37a:	bf00      	nop
 800b37c:	0800e02a 	.word	0x0800e02a
 800b380:	0800e03b 	.word	0x0800e03b

0800b384 <std>:
 800b384:	2300      	movs	r3, #0
 800b386:	b510      	push	{r4, lr}
 800b388:	4604      	mov	r4, r0
 800b38a:	e9c0 3300 	strd	r3, r3, [r0]
 800b38e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b392:	6083      	str	r3, [r0, #8]
 800b394:	8181      	strh	r1, [r0, #12]
 800b396:	6643      	str	r3, [r0, #100]	; 0x64
 800b398:	81c2      	strh	r2, [r0, #14]
 800b39a:	6183      	str	r3, [r0, #24]
 800b39c:	4619      	mov	r1, r3
 800b39e:	2208      	movs	r2, #8
 800b3a0:	305c      	adds	r0, #92	; 0x5c
 800b3a2:	f000 f903 	bl	800b5ac <memset>
 800b3a6:	4b05      	ldr	r3, [pc, #20]	; (800b3bc <std+0x38>)
 800b3a8:	6263      	str	r3, [r4, #36]	; 0x24
 800b3aa:	4b05      	ldr	r3, [pc, #20]	; (800b3c0 <std+0x3c>)
 800b3ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3ae:	4b05      	ldr	r3, [pc, #20]	; (800b3c4 <std+0x40>)
 800b3b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b3b2:	4b05      	ldr	r3, [pc, #20]	; (800b3c8 <std+0x44>)
 800b3b4:	6224      	str	r4, [r4, #32]
 800b3b6:	6323      	str	r3, [r4, #48]	; 0x30
 800b3b8:	bd10      	pop	{r4, pc}
 800b3ba:	bf00      	nop
 800b3bc:	0800b4e5 	.word	0x0800b4e5
 800b3c0:	0800b507 	.word	0x0800b507
 800b3c4:	0800b53f 	.word	0x0800b53f
 800b3c8:	0800b563 	.word	0x0800b563

0800b3cc <stdio_exit_handler>:
 800b3cc:	4a02      	ldr	r2, [pc, #8]	; (800b3d8 <stdio_exit_handler+0xc>)
 800b3ce:	4903      	ldr	r1, [pc, #12]	; (800b3dc <stdio_exit_handler+0x10>)
 800b3d0:	4803      	ldr	r0, [pc, #12]	; (800b3e0 <stdio_exit_handler+0x14>)
 800b3d2:	f000 b869 	b.w	800b4a8 <_fwalk_sglue>
 800b3d6:	bf00      	nop
 800b3d8:	20000014 	.word	0x20000014
 800b3dc:	0800d051 	.word	0x0800d051
 800b3e0:	20000020 	.word	0x20000020

0800b3e4 <cleanup_stdio>:
 800b3e4:	6841      	ldr	r1, [r0, #4]
 800b3e6:	4b0c      	ldr	r3, [pc, #48]	; (800b418 <cleanup_stdio+0x34>)
 800b3e8:	4299      	cmp	r1, r3
 800b3ea:	b510      	push	{r4, lr}
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	d001      	beq.n	800b3f4 <cleanup_stdio+0x10>
 800b3f0:	f001 fe2e 	bl	800d050 <_fflush_r>
 800b3f4:	68a1      	ldr	r1, [r4, #8]
 800b3f6:	4b09      	ldr	r3, [pc, #36]	; (800b41c <cleanup_stdio+0x38>)
 800b3f8:	4299      	cmp	r1, r3
 800b3fa:	d002      	beq.n	800b402 <cleanup_stdio+0x1e>
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f001 fe27 	bl	800d050 <_fflush_r>
 800b402:	68e1      	ldr	r1, [r4, #12]
 800b404:	4b06      	ldr	r3, [pc, #24]	; (800b420 <cleanup_stdio+0x3c>)
 800b406:	4299      	cmp	r1, r3
 800b408:	d004      	beq.n	800b414 <cleanup_stdio+0x30>
 800b40a:	4620      	mov	r0, r4
 800b40c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b410:	f001 be1e 	b.w	800d050 <_fflush_r>
 800b414:	bd10      	pop	{r4, pc}
 800b416:	bf00      	nop
 800b418:	20001da8 	.word	0x20001da8
 800b41c:	20001e10 	.word	0x20001e10
 800b420:	20001e78 	.word	0x20001e78

0800b424 <global_stdio_init.part.0>:
 800b424:	b510      	push	{r4, lr}
 800b426:	4b0b      	ldr	r3, [pc, #44]	; (800b454 <global_stdio_init.part.0+0x30>)
 800b428:	4c0b      	ldr	r4, [pc, #44]	; (800b458 <global_stdio_init.part.0+0x34>)
 800b42a:	4a0c      	ldr	r2, [pc, #48]	; (800b45c <global_stdio_init.part.0+0x38>)
 800b42c:	601a      	str	r2, [r3, #0]
 800b42e:	4620      	mov	r0, r4
 800b430:	2200      	movs	r2, #0
 800b432:	2104      	movs	r1, #4
 800b434:	f7ff ffa6 	bl	800b384 <std>
 800b438:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b43c:	2201      	movs	r2, #1
 800b43e:	2109      	movs	r1, #9
 800b440:	f7ff ffa0 	bl	800b384 <std>
 800b444:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b448:	2202      	movs	r2, #2
 800b44a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b44e:	2112      	movs	r1, #18
 800b450:	f7ff bf98 	b.w	800b384 <std>
 800b454:	20001ee0 	.word	0x20001ee0
 800b458:	20001da8 	.word	0x20001da8
 800b45c:	0800b3cd 	.word	0x0800b3cd

0800b460 <__sfp_lock_acquire>:
 800b460:	4801      	ldr	r0, [pc, #4]	; (800b468 <__sfp_lock_acquire+0x8>)
 800b462:	f000 b91f 	b.w	800b6a4 <__retarget_lock_acquire_recursive>
 800b466:	bf00      	nop
 800b468:	20001ee9 	.word	0x20001ee9

0800b46c <__sfp_lock_release>:
 800b46c:	4801      	ldr	r0, [pc, #4]	; (800b474 <__sfp_lock_release+0x8>)
 800b46e:	f000 b91a 	b.w	800b6a6 <__retarget_lock_release_recursive>
 800b472:	bf00      	nop
 800b474:	20001ee9 	.word	0x20001ee9

0800b478 <__sinit>:
 800b478:	b510      	push	{r4, lr}
 800b47a:	4604      	mov	r4, r0
 800b47c:	f7ff fff0 	bl	800b460 <__sfp_lock_acquire>
 800b480:	6a23      	ldr	r3, [r4, #32]
 800b482:	b11b      	cbz	r3, 800b48c <__sinit+0x14>
 800b484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b488:	f7ff bff0 	b.w	800b46c <__sfp_lock_release>
 800b48c:	4b04      	ldr	r3, [pc, #16]	; (800b4a0 <__sinit+0x28>)
 800b48e:	6223      	str	r3, [r4, #32]
 800b490:	4b04      	ldr	r3, [pc, #16]	; (800b4a4 <__sinit+0x2c>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d1f5      	bne.n	800b484 <__sinit+0xc>
 800b498:	f7ff ffc4 	bl	800b424 <global_stdio_init.part.0>
 800b49c:	e7f2      	b.n	800b484 <__sinit+0xc>
 800b49e:	bf00      	nop
 800b4a0:	0800b3e5 	.word	0x0800b3e5
 800b4a4:	20001ee0 	.word	0x20001ee0

0800b4a8 <_fwalk_sglue>:
 800b4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4ac:	4607      	mov	r7, r0
 800b4ae:	4688      	mov	r8, r1
 800b4b0:	4614      	mov	r4, r2
 800b4b2:	2600      	movs	r6, #0
 800b4b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4b8:	f1b9 0901 	subs.w	r9, r9, #1
 800b4bc:	d505      	bpl.n	800b4ca <_fwalk_sglue+0x22>
 800b4be:	6824      	ldr	r4, [r4, #0]
 800b4c0:	2c00      	cmp	r4, #0
 800b4c2:	d1f7      	bne.n	800b4b4 <_fwalk_sglue+0xc>
 800b4c4:	4630      	mov	r0, r6
 800b4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ca:	89ab      	ldrh	r3, [r5, #12]
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d907      	bls.n	800b4e0 <_fwalk_sglue+0x38>
 800b4d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4d4:	3301      	adds	r3, #1
 800b4d6:	d003      	beq.n	800b4e0 <_fwalk_sglue+0x38>
 800b4d8:	4629      	mov	r1, r5
 800b4da:	4638      	mov	r0, r7
 800b4dc:	47c0      	blx	r8
 800b4de:	4306      	orrs	r6, r0
 800b4e0:	3568      	adds	r5, #104	; 0x68
 800b4e2:	e7e9      	b.n	800b4b8 <_fwalk_sglue+0x10>

0800b4e4 <__sread>:
 800b4e4:	b510      	push	{r4, lr}
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4ec:	f000 f88c 	bl	800b608 <_read_r>
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	bfab      	itete	ge
 800b4f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b4f6:	89a3      	ldrhlt	r3, [r4, #12]
 800b4f8:	181b      	addge	r3, r3, r0
 800b4fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b4fe:	bfac      	ite	ge
 800b500:	6563      	strge	r3, [r4, #84]	; 0x54
 800b502:	81a3      	strhlt	r3, [r4, #12]
 800b504:	bd10      	pop	{r4, pc}

0800b506 <__swrite>:
 800b506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b50a:	461f      	mov	r7, r3
 800b50c:	898b      	ldrh	r3, [r1, #12]
 800b50e:	05db      	lsls	r3, r3, #23
 800b510:	4605      	mov	r5, r0
 800b512:	460c      	mov	r4, r1
 800b514:	4616      	mov	r6, r2
 800b516:	d505      	bpl.n	800b524 <__swrite+0x1e>
 800b518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b51c:	2302      	movs	r3, #2
 800b51e:	2200      	movs	r2, #0
 800b520:	f000 f860 	bl	800b5e4 <_lseek_r>
 800b524:	89a3      	ldrh	r3, [r4, #12]
 800b526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b52a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b52e:	81a3      	strh	r3, [r4, #12]
 800b530:	4632      	mov	r2, r6
 800b532:	463b      	mov	r3, r7
 800b534:	4628      	mov	r0, r5
 800b536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b53a:	f000 b877 	b.w	800b62c <_write_r>

0800b53e <__sseek>:
 800b53e:	b510      	push	{r4, lr}
 800b540:	460c      	mov	r4, r1
 800b542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b546:	f000 f84d 	bl	800b5e4 <_lseek_r>
 800b54a:	1c43      	adds	r3, r0, #1
 800b54c:	89a3      	ldrh	r3, [r4, #12]
 800b54e:	bf15      	itete	ne
 800b550:	6560      	strne	r0, [r4, #84]	; 0x54
 800b552:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b556:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b55a:	81a3      	strheq	r3, [r4, #12]
 800b55c:	bf18      	it	ne
 800b55e:	81a3      	strhne	r3, [r4, #12]
 800b560:	bd10      	pop	{r4, pc}

0800b562 <__sclose>:
 800b562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b566:	f000 b82d 	b.w	800b5c4 <_close_r>
	...

0800b56c <_vsiprintf_r>:
 800b56c:	b500      	push	{lr}
 800b56e:	b09b      	sub	sp, #108	; 0x6c
 800b570:	9100      	str	r1, [sp, #0]
 800b572:	9104      	str	r1, [sp, #16]
 800b574:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b578:	9105      	str	r1, [sp, #20]
 800b57a:	9102      	str	r1, [sp, #8]
 800b57c:	4905      	ldr	r1, [pc, #20]	; (800b594 <_vsiprintf_r+0x28>)
 800b57e:	9103      	str	r1, [sp, #12]
 800b580:	4669      	mov	r1, sp
 800b582:	f001 fbe1 	bl	800cd48 <_svfiprintf_r>
 800b586:	9b00      	ldr	r3, [sp, #0]
 800b588:	2200      	movs	r2, #0
 800b58a:	701a      	strb	r2, [r3, #0]
 800b58c:	b01b      	add	sp, #108	; 0x6c
 800b58e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b592:	bf00      	nop
 800b594:	ffff0208 	.word	0xffff0208

0800b598 <vsiprintf>:
 800b598:	4613      	mov	r3, r2
 800b59a:	460a      	mov	r2, r1
 800b59c:	4601      	mov	r1, r0
 800b59e:	4802      	ldr	r0, [pc, #8]	; (800b5a8 <vsiprintf+0x10>)
 800b5a0:	6800      	ldr	r0, [r0, #0]
 800b5a2:	f7ff bfe3 	b.w	800b56c <_vsiprintf_r>
 800b5a6:	bf00      	nop
 800b5a8:	2000006c 	.word	0x2000006c

0800b5ac <memset>:
 800b5ac:	4402      	add	r2, r0
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d100      	bne.n	800b5b6 <memset+0xa>
 800b5b4:	4770      	bx	lr
 800b5b6:	f803 1b01 	strb.w	r1, [r3], #1
 800b5ba:	e7f9      	b.n	800b5b0 <memset+0x4>

0800b5bc <_localeconv_r>:
 800b5bc:	4800      	ldr	r0, [pc, #0]	; (800b5c0 <_localeconv_r+0x4>)
 800b5be:	4770      	bx	lr
 800b5c0:	20000160 	.word	0x20000160

0800b5c4 <_close_r>:
 800b5c4:	b538      	push	{r3, r4, r5, lr}
 800b5c6:	4d06      	ldr	r5, [pc, #24]	; (800b5e0 <_close_r+0x1c>)
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	4608      	mov	r0, r1
 800b5ce:	602b      	str	r3, [r5, #0]
 800b5d0:	f7f9 f83a 	bl	8004648 <_close>
 800b5d4:	1c43      	adds	r3, r0, #1
 800b5d6:	d102      	bne.n	800b5de <_close_r+0x1a>
 800b5d8:	682b      	ldr	r3, [r5, #0]
 800b5da:	b103      	cbz	r3, 800b5de <_close_r+0x1a>
 800b5dc:	6023      	str	r3, [r4, #0]
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	20001ee4 	.word	0x20001ee4

0800b5e4 <_lseek_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	4d07      	ldr	r5, [pc, #28]	; (800b604 <_lseek_r+0x20>)
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	4608      	mov	r0, r1
 800b5ec:	4611      	mov	r1, r2
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	602a      	str	r2, [r5, #0]
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	f7f9 f834 	bl	8004660 <_lseek>
 800b5f8:	1c43      	adds	r3, r0, #1
 800b5fa:	d102      	bne.n	800b602 <_lseek_r+0x1e>
 800b5fc:	682b      	ldr	r3, [r5, #0]
 800b5fe:	b103      	cbz	r3, 800b602 <_lseek_r+0x1e>
 800b600:	6023      	str	r3, [r4, #0]
 800b602:	bd38      	pop	{r3, r4, r5, pc}
 800b604:	20001ee4 	.word	0x20001ee4

0800b608 <_read_r>:
 800b608:	b538      	push	{r3, r4, r5, lr}
 800b60a:	4d07      	ldr	r5, [pc, #28]	; (800b628 <_read_r+0x20>)
 800b60c:	4604      	mov	r4, r0
 800b60e:	4608      	mov	r0, r1
 800b610:	4611      	mov	r1, r2
 800b612:	2200      	movs	r2, #0
 800b614:	602a      	str	r2, [r5, #0]
 800b616:	461a      	mov	r2, r3
 800b618:	f7f8 fffa 	bl	8004610 <_read>
 800b61c:	1c43      	adds	r3, r0, #1
 800b61e:	d102      	bne.n	800b626 <_read_r+0x1e>
 800b620:	682b      	ldr	r3, [r5, #0]
 800b622:	b103      	cbz	r3, 800b626 <_read_r+0x1e>
 800b624:	6023      	str	r3, [r4, #0]
 800b626:	bd38      	pop	{r3, r4, r5, pc}
 800b628:	20001ee4 	.word	0x20001ee4

0800b62c <_write_r>:
 800b62c:	b538      	push	{r3, r4, r5, lr}
 800b62e:	4d07      	ldr	r5, [pc, #28]	; (800b64c <_write_r+0x20>)
 800b630:	4604      	mov	r4, r0
 800b632:	4608      	mov	r0, r1
 800b634:	4611      	mov	r1, r2
 800b636:	2200      	movs	r2, #0
 800b638:	602a      	str	r2, [r5, #0]
 800b63a:	461a      	mov	r2, r3
 800b63c:	f7f8 fff6 	bl	800462c <_write>
 800b640:	1c43      	adds	r3, r0, #1
 800b642:	d102      	bne.n	800b64a <_write_r+0x1e>
 800b644:	682b      	ldr	r3, [r5, #0]
 800b646:	b103      	cbz	r3, 800b64a <_write_r+0x1e>
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	bd38      	pop	{r3, r4, r5, pc}
 800b64c:	20001ee4 	.word	0x20001ee4

0800b650 <__errno>:
 800b650:	4b01      	ldr	r3, [pc, #4]	; (800b658 <__errno+0x8>)
 800b652:	6818      	ldr	r0, [r3, #0]
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	2000006c 	.word	0x2000006c

0800b65c <__libc_init_array>:
 800b65c:	b570      	push	{r4, r5, r6, lr}
 800b65e:	4d0d      	ldr	r5, [pc, #52]	; (800b694 <__libc_init_array+0x38>)
 800b660:	4c0d      	ldr	r4, [pc, #52]	; (800b698 <__libc_init_array+0x3c>)
 800b662:	1b64      	subs	r4, r4, r5
 800b664:	10a4      	asrs	r4, r4, #2
 800b666:	2600      	movs	r6, #0
 800b668:	42a6      	cmp	r6, r4
 800b66a:	d109      	bne.n	800b680 <__libc_init_array+0x24>
 800b66c:	4d0b      	ldr	r5, [pc, #44]	; (800b69c <__libc_init_array+0x40>)
 800b66e:	4c0c      	ldr	r4, [pc, #48]	; (800b6a0 <__libc_init_array+0x44>)
 800b670:	f002 f892 	bl	800d798 <_init>
 800b674:	1b64      	subs	r4, r4, r5
 800b676:	10a4      	asrs	r4, r4, #2
 800b678:	2600      	movs	r6, #0
 800b67a:	42a6      	cmp	r6, r4
 800b67c:	d105      	bne.n	800b68a <__libc_init_array+0x2e>
 800b67e:	bd70      	pop	{r4, r5, r6, pc}
 800b680:	f855 3b04 	ldr.w	r3, [r5], #4
 800b684:	4798      	blx	r3
 800b686:	3601      	adds	r6, #1
 800b688:	e7ee      	b.n	800b668 <__libc_init_array+0xc>
 800b68a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b68e:	4798      	blx	r3
 800b690:	3601      	adds	r6, #1
 800b692:	e7f2      	b.n	800b67a <__libc_init_array+0x1e>
 800b694:	0800e38c 	.word	0x0800e38c
 800b698:	0800e38c 	.word	0x0800e38c
 800b69c:	0800e38c 	.word	0x0800e38c
 800b6a0:	0800e390 	.word	0x0800e390

0800b6a4 <__retarget_lock_acquire_recursive>:
 800b6a4:	4770      	bx	lr

0800b6a6 <__retarget_lock_release_recursive>:
 800b6a6:	4770      	bx	lr

0800b6a8 <quorem>:
 800b6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ac:	6903      	ldr	r3, [r0, #16]
 800b6ae:	690c      	ldr	r4, [r1, #16]
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	4607      	mov	r7, r0
 800b6b4:	db7e      	blt.n	800b7b4 <quorem+0x10c>
 800b6b6:	3c01      	subs	r4, #1
 800b6b8:	f101 0814 	add.w	r8, r1, #20
 800b6bc:	f100 0514 	add.w	r5, r0, #20
 800b6c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6c4:	9301      	str	r3, [sp, #4]
 800b6c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b6ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b6d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b6da:	fbb2 f6f3 	udiv	r6, r2, r3
 800b6de:	d331      	bcc.n	800b744 <quorem+0x9c>
 800b6e0:	f04f 0e00 	mov.w	lr, #0
 800b6e4:	4640      	mov	r0, r8
 800b6e6:	46ac      	mov	ip, r5
 800b6e8:	46f2      	mov	sl, lr
 800b6ea:	f850 2b04 	ldr.w	r2, [r0], #4
 800b6ee:	b293      	uxth	r3, r2
 800b6f0:	fb06 e303 	mla	r3, r6, r3, lr
 800b6f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b6f8:	0c1a      	lsrs	r2, r3, #16
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	ebaa 0303 	sub.w	r3, sl, r3
 800b700:	f8dc a000 	ldr.w	sl, [ip]
 800b704:	fa13 f38a 	uxtah	r3, r3, sl
 800b708:	fb06 220e 	mla	r2, r6, lr, r2
 800b70c:	9300      	str	r3, [sp, #0]
 800b70e:	9b00      	ldr	r3, [sp, #0]
 800b710:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b714:	b292      	uxth	r2, r2
 800b716:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b71a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b71e:	f8bd 3000 	ldrh.w	r3, [sp]
 800b722:	4581      	cmp	r9, r0
 800b724:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b728:	f84c 3b04 	str.w	r3, [ip], #4
 800b72c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b730:	d2db      	bcs.n	800b6ea <quorem+0x42>
 800b732:	f855 300b 	ldr.w	r3, [r5, fp]
 800b736:	b92b      	cbnz	r3, 800b744 <quorem+0x9c>
 800b738:	9b01      	ldr	r3, [sp, #4]
 800b73a:	3b04      	subs	r3, #4
 800b73c:	429d      	cmp	r5, r3
 800b73e:	461a      	mov	r2, r3
 800b740:	d32c      	bcc.n	800b79c <quorem+0xf4>
 800b742:	613c      	str	r4, [r7, #16]
 800b744:	4638      	mov	r0, r7
 800b746:	f001 f9a5 	bl	800ca94 <__mcmp>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	db22      	blt.n	800b794 <quorem+0xec>
 800b74e:	3601      	adds	r6, #1
 800b750:	4629      	mov	r1, r5
 800b752:	2000      	movs	r0, #0
 800b754:	f858 2b04 	ldr.w	r2, [r8], #4
 800b758:	f8d1 c000 	ldr.w	ip, [r1]
 800b75c:	b293      	uxth	r3, r2
 800b75e:	1ac3      	subs	r3, r0, r3
 800b760:	0c12      	lsrs	r2, r2, #16
 800b762:	fa13 f38c 	uxtah	r3, r3, ip
 800b766:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b76a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b76e:	b29b      	uxth	r3, r3
 800b770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b774:	45c1      	cmp	r9, r8
 800b776:	f841 3b04 	str.w	r3, [r1], #4
 800b77a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b77e:	d2e9      	bcs.n	800b754 <quorem+0xac>
 800b780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b788:	b922      	cbnz	r2, 800b794 <quorem+0xec>
 800b78a:	3b04      	subs	r3, #4
 800b78c:	429d      	cmp	r5, r3
 800b78e:	461a      	mov	r2, r3
 800b790:	d30a      	bcc.n	800b7a8 <quorem+0x100>
 800b792:	613c      	str	r4, [r7, #16]
 800b794:	4630      	mov	r0, r6
 800b796:	b003      	add	sp, #12
 800b798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b79c:	6812      	ldr	r2, [r2, #0]
 800b79e:	3b04      	subs	r3, #4
 800b7a0:	2a00      	cmp	r2, #0
 800b7a2:	d1ce      	bne.n	800b742 <quorem+0x9a>
 800b7a4:	3c01      	subs	r4, #1
 800b7a6:	e7c9      	b.n	800b73c <quorem+0x94>
 800b7a8:	6812      	ldr	r2, [r2, #0]
 800b7aa:	3b04      	subs	r3, #4
 800b7ac:	2a00      	cmp	r2, #0
 800b7ae:	d1f0      	bne.n	800b792 <quorem+0xea>
 800b7b0:	3c01      	subs	r4, #1
 800b7b2:	e7eb      	b.n	800b78c <quorem+0xe4>
 800b7b4:	2000      	movs	r0, #0
 800b7b6:	e7ee      	b.n	800b796 <quorem+0xee>

0800b7b8 <_dtoa_r>:
 800b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7bc:	ed2d 8b04 	vpush	{d8-d9}
 800b7c0:	69c5      	ldr	r5, [r0, #28]
 800b7c2:	b093      	sub	sp, #76	; 0x4c
 800b7c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b7c8:	ec57 6b10 	vmov	r6, r7, d0
 800b7cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b7d0:	9107      	str	r1, [sp, #28]
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	920a      	str	r2, [sp, #40]	; 0x28
 800b7d6:	930d      	str	r3, [sp, #52]	; 0x34
 800b7d8:	b975      	cbnz	r5, 800b7f8 <_dtoa_r+0x40>
 800b7da:	2010      	movs	r0, #16
 800b7dc:	f000 fe2a 	bl	800c434 <malloc>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	61e0      	str	r0, [r4, #28]
 800b7e4:	b920      	cbnz	r0, 800b7f0 <_dtoa_r+0x38>
 800b7e6:	4bae      	ldr	r3, [pc, #696]	; (800baa0 <_dtoa_r+0x2e8>)
 800b7e8:	21ef      	movs	r1, #239	; 0xef
 800b7ea:	48ae      	ldr	r0, [pc, #696]	; (800baa4 <_dtoa_r+0x2ec>)
 800b7ec:	f001 fc90 	bl	800d110 <__assert_func>
 800b7f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b7f4:	6005      	str	r5, [r0, #0]
 800b7f6:	60c5      	str	r5, [r0, #12]
 800b7f8:	69e3      	ldr	r3, [r4, #28]
 800b7fa:	6819      	ldr	r1, [r3, #0]
 800b7fc:	b151      	cbz	r1, 800b814 <_dtoa_r+0x5c>
 800b7fe:	685a      	ldr	r2, [r3, #4]
 800b800:	604a      	str	r2, [r1, #4]
 800b802:	2301      	movs	r3, #1
 800b804:	4093      	lsls	r3, r2
 800b806:	608b      	str	r3, [r1, #8]
 800b808:	4620      	mov	r0, r4
 800b80a:	f000 ff07 	bl	800c61c <_Bfree>
 800b80e:	69e3      	ldr	r3, [r4, #28]
 800b810:	2200      	movs	r2, #0
 800b812:	601a      	str	r2, [r3, #0]
 800b814:	1e3b      	subs	r3, r7, #0
 800b816:	bfbb      	ittet	lt
 800b818:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b81c:	9303      	strlt	r3, [sp, #12]
 800b81e:	2300      	movge	r3, #0
 800b820:	2201      	movlt	r2, #1
 800b822:	bfac      	ite	ge
 800b824:	f8c8 3000 	strge.w	r3, [r8]
 800b828:	f8c8 2000 	strlt.w	r2, [r8]
 800b82c:	4b9e      	ldr	r3, [pc, #632]	; (800baa8 <_dtoa_r+0x2f0>)
 800b82e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b832:	ea33 0308 	bics.w	r3, r3, r8
 800b836:	d11b      	bne.n	800b870 <_dtoa_r+0xb8>
 800b838:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b83a:	f242 730f 	movw	r3, #9999	; 0x270f
 800b83e:	6013      	str	r3, [r2, #0]
 800b840:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b844:	4333      	orrs	r3, r6
 800b846:	f000 8593 	beq.w	800c370 <_dtoa_r+0xbb8>
 800b84a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b84c:	b963      	cbnz	r3, 800b868 <_dtoa_r+0xb0>
 800b84e:	4b97      	ldr	r3, [pc, #604]	; (800baac <_dtoa_r+0x2f4>)
 800b850:	e027      	b.n	800b8a2 <_dtoa_r+0xea>
 800b852:	4b97      	ldr	r3, [pc, #604]	; (800bab0 <_dtoa_r+0x2f8>)
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	3308      	adds	r3, #8
 800b858:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b85a:	6013      	str	r3, [r2, #0]
 800b85c:	9800      	ldr	r0, [sp, #0]
 800b85e:	b013      	add	sp, #76	; 0x4c
 800b860:	ecbd 8b04 	vpop	{d8-d9}
 800b864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b868:	4b90      	ldr	r3, [pc, #576]	; (800baac <_dtoa_r+0x2f4>)
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	3303      	adds	r3, #3
 800b86e:	e7f3      	b.n	800b858 <_dtoa_r+0xa0>
 800b870:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b874:	2200      	movs	r2, #0
 800b876:	ec51 0b17 	vmov	r0, r1, d7
 800b87a:	eeb0 8a47 	vmov.f32	s16, s14
 800b87e:	eef0 8a67 	vmov.f32	s17, s15
 800b882:	2300      	movs	r3, #0
 800b884:	f7f5 f920 	bl	8000ac8 <__aeabi_dcmpeq>
 800b888:	4681      	mov	r9, r0
 800b88a:	b160      	cbz	r0, 800b8a6 <_dtoa_r+0xee>
 800b88c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b88e:	2301      	movs	r3, #1
 800b890:	6013      	str	r3, [r2, #0]
 800b892:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 8568 	beq.w	800c36a <_dtoa_r+0xbb2>
 800b89a:	4b86      	ldr	r3, [pc, #536]	; (800bab4 <_dtoa_r+0x2fc>)
 800b89c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b89e:	6013      	str	r3, [r2, #0]
 800b8a0:	3b01      	subs	r3, #1
 800b8a2:	9300      	str	r3, [sp, #0]
 800b8a4:	e7da      	b.n	800b85c <_dtoa_r+0xa4>
 800b8a6:	aa10      	add	r2, sp, #64	; 0x40
 800b8a8:	a911      	add	r1, sp, #68	; 0x44
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	eeb0 0a48 	vmov.f32	s0, s16
 800b8b0:	eef0 0a68 	vmov.f32	s1, s17
 800b8b4:	f001 f994 	bl	800cbe0 <__d2b>
 800b8b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b8bc:	4682      	mov	sl, r0
 800b8be:	2d00      	cmp	r5, #0
 800b8c0:	d07f      	beq.n	800b9c2 <_dtoa_r+0x20a>
 800b8c2:	ee18 3a90 	vmov	r3, s17
 800b8c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b8ce:	ec51 0b18 	vmov	r0, r1, d8
 800b8d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b8d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b8da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b8de:	4619      	mov	r1, r3
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	4b75      	ldr	r3, [pc, #468]	; (800bab8 <_dtoa_r+0x300>)
 800b8e4:	f7f4 fcd0 	bl	8000288 <__aeabi_dsub>
 800b8e8:	a367      	add	r3, pc, #412	; (adr r3, 800ba88 <_dtoa_r+0x2d0>)
 800b8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ee:	f7f4 fe83 	bl	80005f8 <__aeabi_dmul>
 800b8f2:	a367      	add	r3, pc, #412	; (adr r3, 800ba90 <_dtoa_r+0x2d8>)
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	f7f4 fcc8 	bl	800028c <__adddf3>
 800b8fc:	4606      	mov	r6, r0
 800b8fe:	4628      	mov	r0, r5
 800b900:	460f      	mov	r7, r1
 800b902:	f7f4 fe0f 	bl	8000524 <__aeabi_i2d>
 800b906:	a364      	add	r3, pc, #400	; (adr r3, 800ba98 <_dtoa_r+0x2e0>)
 800b908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90c:	f7f4 fe74 	bl	80005f8 <__aeabi_dmul>
 800b910:	4602      	mov	r2, r0
 800b912:	460b      	mov	r3, r1
 800b914:	4630      	mov	r0, r6
 800b916:	4639      	mov	r1, r7
 800b918:	f7f4 fcb8 	bl	800028c <__adddf3>
 800b91c:	4606      	mov	r6, r0
 800b91e:	460f      	mov	r7, r1
 800b920:	f7f5 f91a 	bl	8000b58 <__aeabi_d2iz>
 800b924:	2200      	movs	r2, #0
 800b926:	4683      	mov	fp, r0
 800b928:	2300      	movs	r3, #0
 800b92a:	4630      	mov	r0, r6
 800b92c:	4639      	mov	r1, r7
 800b92e:	f7f5 f8d5 	bl	8000adc <__aeabi_dcmplt>
 800b932:	b148      	cbz	r0, 800b948 <_dtoa_r+0x190>
 800b934:	4658      	mov	r0, fp
 800b936:	f7f4 fdf5 	bl	8000524 <__aeabi_i2d>
 800b93a:	4632      	mov	r2, r6
 800b93c:	463b      	mov	r3, r7
 800b93e:	f7f5 f8c3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b942:	b908      	cbnz	r0, 800b948 <_dtoa_r+0x190>
 800b944:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b948:	f1bb 0f16 	cmp.w	fp, #22
 800b94c:	d857      	bhi.n	800b9fe <_dtoa_r+0x246>
 800b94e:	4b5b      	ldr	r3, [pc, #364]	; (800babc <_dtoa_r+0x304>)
 800b950:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b958:	ec51 0b18 	vmov	r0, r1, d8
 800b95c:	f7f5 f8be 	bl	8000adc <__aeabi_dcmplt>
 800b960:	2800      	cmp	r0, #0
 800b962:	d04e      	beq.n	800ba02 <_dtoa_r+0x24a>
 800b964:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b968:	2300      	movs	r3, #0
 800b96a:	930c      	str	r3, [sp, #48]	; 0x30
 800b96c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b96e:	1b5b      	subs	r3, r3, r5
 800b970:	1e5a      	subs	r2, r3, #1
 800b972:	bf45      	ittet	mi
 800b974:	f1c3 0301 	rsbmi	r3, r3, #1
 800b978:	9305      	strmi	r3, [sp, #20]
 800b97a:	2300      	movpl	r3, #0
 800b97c:	2300      	movmi	r3, #0
 800b97e:	9206      	str	r2, [sp, #24]
 800b980:	bf54      	ite	pl
 800b982:	9305      	strpl	r3, [sp, #20]
 800b984:	9306      	strmi	r3, [sp, #24]
 800b986:	f1bb 0f00 	cmp.w	fp, #0
 800b98a:	db3c      	blt.n	800ba06 <_dtoa_r+0x24e>
 800b98c:	9b06      	ldr	r3, [sp, #24]
 800b98e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b992:	445b      	add	r3, fp
 800b994:	9306      	str	r3, [sp, #24]
 800b996:	2300      	movs	r3, #0
 800b998:	9308      	str	r3, [sp, #32]
 800b99a:	9b07      	ldr	r3, [sp, #28]
 800b99c:	2b09      	cmp	r3, #9
 800b99e:	d868      	bhi.n	800ba72 <_dtoa_r+0x2ba>
 800b9a0:	2b05      	cmp	r3, #5
 800b9a2:	bfc4      	itt	gt
 800b9a4:	3b04      	subgt	r3, #4
 800b9a6:	9307      	strgt	r3, [sp, #28]
 800b9a8:	9b07      	ldr	r3, [sp, #28]
 800b9aa:	f1a3 0302 	sub.w	r3, r3, #2
 800b9ae:	bfcc      	ite	gt
 800b9b0:	2500      	movgt	r5, #0
 800b9b2:	2501      	movle	r5, #1
 800b9b4:	2b03      	cmp	r3, #3
 800b9b6:	f200 8085 	bhi.w	800bac4 <_dtoa_r+0x30c>
 800b9ba:	e8df f003 	tbb	[pc, r3]
 800b9be:	3b2e      	.short	0x3b2e
 800b9c0:	5839      	.short	0x5839
 800b9c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b9c6:	441d      	add	r5, r3
 800b9c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b9cc:	2b20      	cmp	r3, #32
 800b9ce:	bfc1      	itttt	gt
 800b9d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b9d4:	fa08 f803 	lslgt.w	r8, r8, r3
 800b9d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b9dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b9e0:	bfd6      	itet	le
 800b9e2:	f1c3 0320 	rsble	r3, r3, #32
 800b9e6:	ea48 0003 	orrgt.w	r0, r8, r3
 800b9ea:	fa06 f003 	lslle.w	r0, r6, r3
 800b9ee:	f7f4 fd89 	bl	8000504 <__aeabi_ui2d>
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b9f8:	3d01      	subs	r5, #1
 800b9fa:	920e      	str	r2, [sp, #56]	; 0x38
 800b9fc:	e76f      	b.n	800b8de <_dtoa_r+0x126>
 800b9fe:	2301      	movs	r3, #1
 800ba00:	e7b3      	b.n	800b96a <_dtoa_r+0x1b2>
 800ba02:	900c      	str	r0, [sp, #48]	; 0x30
 800ba04:	e7b2      	b.n	800b96c <_dtoa_r+0x1b4>
 800ba06:	9b05      	ldr	r3, [sp, #20]
 800ba08:	eba3 030b 	sub.w	r3, r3, fp
 800ba0c:	9305      	str	r3, [sp, #20]
 800ba0e:	f1cb 0300 	rsb	r3, fp, #0
 800ba12:	9308      	str	r3, [sp, #32]
 800ba14:	2300      	movs	r3, #0
 800ba16:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba18:	e7bf      	b.n	800b99a <_dtoa_r+0x1e2>
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ba1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	dc52      	bgt.n	800baca <_dtoa_r+0x312>
 800ba24:	2301      	movs	r3, #1
 800ba26:	9301      	str	r3, [sp, #4]
 800ba28:	9304      	str	r3, [sp, #16]
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	920a      	str	r2, [sp, #40]	; 0x28
 800ba2e:	e00b      	b.n	800ba48 <_dtoa_r+0x290>
 800ba30:	2301      	movs	r3, #1
 800ba32:	e7f3      	b.n	800ba1c <_dtoa_r+0x264>
 800ba34:	2300      	movs	r3, #0
 800ba36:	9309      	str	r3, [sp, #36]	; 0x24
 800ba38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba3a:	445b      	add	r3, fp
 800ba3c:	9301      	str	r3, [sp, #4]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	9304      	str	r3, [sp, #16]
 800ba44:	bfb8      	it	lt
 800ba46:	2301      	movlt	r3, #1
 800ba48:	69e0      	ldr	r0, [r4, #28]
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	2204      	movs	r2, #4
 800ba4e:	f102 0614 	add.w	r6, r2, #20
 800ba52:	429e      	cmp	r6, r3
 800ba54:	d93d      	bls.n	800bad2 <_dtoa_r+0x31a>
 800ba56:	6041      	str	r1, [r0, #4]
 800ba58:	4620      	mov	r0, r4
 800ba5a:	f000 fd9f 	bl	800c59c <_Balloc>
 800ba5e:	9000      	str	r0, [sp, #0]
 800ba60:	2800      	cmp	r0, #0
 800ba62:	d139      	bne.n	800bad8 <_dtoa_r+0x320>
 800ba64:	4b16      	ldr	r3, [pc, #88]	; (800bac0 <_dtoa_r+0x308>)
 800ba66:	4602      	mov	r2, r0
 800ba68:	f240 11af 	movw	r1, #431	; 0x1af
 800ba6c:	e6bd      	b.n	800b7ea <_dtoa_r+0x32>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e7e1      	b.n	800ba36 <_dtoa_r+0x27e>
 800ba72:	2501      	movs	r5, #1
 800ba74:	2300      	movs	r3, #0
 800ba76:	9307      	str	r3, [sp, #28]
 800ba78:	9509      	str	r5, [sp, #36]	; 0x24
 800ba7a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba7e:	9301      	str	r3, [sp, #4]
 800ba80:	9304      	str	r3, [sp, #16]
 800ba82:	2200      	movs	r2, #0
 800ba84:	2312      	movs	r3, #18
 800ba86:	e7d1      	b.n	800ba2c <_dtoa_r+0x274>
 800ba88:	636f4361 	.word	0x636f4361
 800ba8c:	3fd287a7 	.word	0x3fd287a7
 800ba90:	8b60c8b3 	.word	0x8b60c8b3
 800ba94:	3fc68a28 	.word	0x3fc68a28
 800ba98:	509f79fb 	.word	0x509f79fb
 800ba9c:	3fd34413 	.word	0x3fd34413
 800baa0:	0800e059 	.word	0x0800e059
 800baa4:	0800e070 	.word	0x0800e070
 800baa8:	7ff00000 	.word	0x7ff00000
 800baac:	0800e055 	.word	0x0800e055
 800bab0:	0800e04c 	.word	0x0800e04c
 800bab4:	0800e029 	.word	0x0800e029
 800bab8:	3ff80000 	.word	0x3ff80000
 800babc:	0800e160 	.word	0x0800e160
 800bac0:	0800e0c8 	.word	0x0800e0c8
 800bac4:	2301      	movs	r3, #1
 800bac6:	9309      	str	r3, [sp, #36]	; 0x24
 800bac8:	e7d7      	b.n	800ba7a <_dtoa_r+0x2c2>
 800baca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	9304      	str	r3, [sp, #16]
 800bad0:	e7ba      	b.n	800ba48 <_dtoa_r+0x290>
 800bad2:	3101      	adds	r1, #1
 800bad4:	0052      	lsls	r2, r2, #1
 800bad6:	e7ba      	b.n	800ba4e <_dtoa_r+0x296>
 800bad8:	69e3      	ldr	r3, [r4, #28]
 800bada:	9a00      	ldr	r2, [sp, #0]
 800badc:	601a      	str	r2, [r3, #0]
 800bade:	9b04      	ldr	r3, [sp, #16]
 800bae0:	2b0e      	cmp	r3, #14
 800bae2:	f200 80a8 	bhi.w	800bc36 <_dtoa_r+0x47e>
 800bae6:	2d00      	cmp	r5, #0
 800bae8:	f000 80a5 	beq.w	800bc36 <_dtoa_r+0x47e>
 800baec:	f1bb 0f00 	cmp.w	fp, #0
 800baf0:	dd38      	ble.n	800bb64 <_dtoa_r+0x3ac>
 800baf2:	4bc0      	ldr	r3, [pc, #768]	; (800bdf4 <_dtoa_r+0x63c>)
 800baf4:	f00b 020f 	and.w	r2, fp, #15
 800baf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bafc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bb00:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bb04:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bb08:	d019      	beq.n	800bb3e <_dtoa_r+0x386>
 800bb0a:	4bbb      	ldr	r3, [pc, #748]	; (800bdf8 <_dtoa_r+0x640>)
 800bb0c:	ec51 0b18 	vmov	r0, r1, d8
 800bb10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb14:	f7f4 fe9a 	bl	800084c <__aeabi_ddiv>
 800bb18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb1c:	f008 080f 	and.w	r8, r8, #15
 800bb20:	2503      	movs	r5, #3
 800bb22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bdf8 <_dtoa_r+0x640>
 800bb26:	f1b8 0f00 	cmp.w	r8, #0
 800bb2a:	d10a      	bne.n	800bb42 <_dtoa_r+0x38a>
 800bb2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb30:	4632      	mov	r2, r6
 800bb32:	463b      	mov	r3, r7
 800bb34:	f7f4 fe8a 	bl	800084c <__aeabi_ddiv>
 800bb38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb3c:	e02b      	b.n	800bb96 <_dtoa_r+0x3de>
 800bb3e:	2502      	movs	r5, #2
 800bb40:	e7ef      	b.n	800bb22 <_dtoa_r+0x36a>
 800bb42:	f018 0f01 	tst.w	r8, #1
 800bb46:	d008      	beq.n	800bb5a <_dtoa_r+0x3a2>
 800bb48:	4630      	mov	r0, r6
 800bb4a:	4639      	mov	r1, r7
 800bb4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bb50:	f7f4 fd52 	bl	80005f8 <__aeabi_dmul>
 800bb54:	3501      	adds	r5, #1
 800bb56:	4606      	mov	r6, r0
 800bb58:	460f      	mov	r7, r1
 800bb5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bb5e:	f109 0908 	add.w	r9, r9, #8
 800bb62:	e7e0      	b.n	800bb26 <_dtoa_r+0x36e>
 800bb64:	f000 809f 	beq.w	800bca6 <_dtoa_r+0x4ee>
 800bb68:	f1cb 0600 	rsb	r6, fp, #0
 800bb6c:	4ba1      	ldr	r3, [pc, #644]	; (800bdf4 <_dtoa_r+0x63c>)
 800bb6e:	4fa2      	ldr	r7, [pc, #648]	; (800bdf8 <_dtoa_r+0x640>)
 800bb70:	f006 020f 	and.w	r2, r6, #15
 800bb74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7c:	ec51 0b18 	vmov	r0, r1, d8
 800bb80:	f7f4 fd3a 	bl	80005f8 <__aeabi_dmul>
 800bb84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb88:	1136      	asrs	r6, r6, #4
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	2502      	movs	r5, #2
 800bb8e:	2e00      	cmp	r6, #0
 800bb90:	d17e      	bne.n	800bc90 <_dtoa_r+0x4d8>
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d1d0      	bne.n	800bb38 <_dtoa_r+0x380>
 800bb96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	f000 8084 	beq.w	800bcaa <_dtoa_r+0x4f2>
 800bba2:	4b96      	ldr	r3, [pc, #600]	; (800bdfc <_dtoa_r+0x644>)
 800bba4:	2200      	movs	r2, #0
 800bba6:	4640      	mov	r0, r8
 800bba8:	4649      	mov	r1, r9
 800bbaa:	f7f4 ff97 	bl	8000adc <__aeabi_dcmplt>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d07b      	beq.n	800bcaa <_dtoa_r+0x4f2>
 800bbb2:	9b04      	ldr	r3, [sp, #16]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d078      	beq.n	800bcaa <_dtoa_r+0x4f2>
 800bbb8:	9b01      	ldr	r3, [sp, #4]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	dd39      	ble.n	800bc32 <_dtoa_r+0x47a>
 800bbbe:	4b90      	ldr	r3, [pc, #576]	; (800be00 <_dtoa_r+0x648>)
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	4640      	mov	r0, r8
 800bbc4:	4649      	mov	r1, r9
 800bbc6:	f7f4 fd17 	bl	80005f8 <__aeabi_dmul>
 800bbca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbce:	9e01      	ldr	r6, [sp, #4]
 800bbd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bbd4:	3501      	adds	r5, #1
 800bbd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bbda:	4628      	mov	r0, r5
 800bbdc:	f7f4 fca2 	bl	8000524 <__aeabi_i2d>
 800bbe0:	4642      	mov	r2, r8
 800bbe2:	464b      	mov	r3, r9
 800bbe4:	f7f4 fd08 	bl	80005f8 <__aeabi_dmul>
 800bbe8:	4b86      	ldr	r3, [pc, #536]	; (800be04 <_dtoa_r+0x64c>)
 800bbea:	2200      	movs	r2, #0
 800bbec:	f7f4 fb4e 	bl	800028c <__adddf3>
 800bbf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bbf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbf8:	9303      	str	r3, [sp, #12]
 800bbfa:	2e00      	cmp	r6, #0
 800bbfc:	d158      	bne.n	800bcb0 <_dtoa_r+0x4f8>
 800bbfe:	4b82      	ldr	r3, [pc, #520]	; (800be08 <_dtoa_r+0x650>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	4640      	mov	r0, r8
 800bc04:	4649      	mov	r1, r9
 800bc06:	f7f4 fb3f 	bl	8000288 <__aeabi_dsub>
 800bc0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc0e:	4680      	mov	r8, r0
 800bc10:	4689      	mov	r9, r1
 800bc12:	f7f4 ff81 	bl	8000b18 <__aeabi_dcmpgt>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	f040 8296 	bne.w	800c148 <_dtoa_r+0x990>
 800bc1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bc20:	4640      	mov	r0, r8
 800bc22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc26:	4649      	mov	r1, r9
 800bc28:	f7f4 ff58 	bl	8000adc <__aeabi_dcmplt>
 800bc2c:	2800      	cmp	r0, #0
 800bc2e:	f040 8289 	bne.w	800c144 <_dtoa_r+0x98c>
 800bc32:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bc36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f2c0 814e 	blt.w	800beda <_dtoa_r+0x722>
 800bc3e:	f1bb 0f0e 	cmp.w	fp, #14
 800bc42:	f300 814a 	bgt.w	800beda <_dtoa_r+0x722>
 800bc46:	4b6b      	ldr	r3, [pc, #428]	; (800bdf4 <_dtoa_r+0x63c>)
 800bc48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bc4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	f280 80dc 	bge.w	800be10 <_dtoa_r+0x658>
 800bc58:	9b04      	ldr	r3, [sp, #16]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f300 80d8 	bgt.w	800be10 <_dtoa_r+0x658>
 800bc60:	f040 826f 	bne.w	800c142 <_dtoa_r+0x98a>
 800bc64:	4b68      	ldr	r3, [pc, #416]	; (800be08 <_dtoa_r+0x650>)
 800bc66:	2200      	movs	r2, #0
 800bc68:	4640      	mov	r0, r8
 800bc6a:	4649      	mov	r1, r9
 800bc6c:	f7f4 fcc4 	bl	80005f8 <__aeabi_dmul>
 800bc70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc74:	f7f4 ff46 	bl	8000b04 <__aeabi_dcmpge>
 800bc78:	9e04      	ldr	r6, [sp, #16]
 800bc7a:	4637      	mov	r7, r6
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	f040 8245 	bne.w	800c10c <_dtoa_r+0x954>
 800bc82:	9d00      	ldr	r5, [sp, #0]
 800bc84:	2331      	movs	r3, #49	; 0x31
 800bc86:	f805 3b01 	strb.w	r3, [r5], #1
 800bc8a:	f10b 0b01 	add.w	fp, fp, #1
 800bc8e:	e241      	b.n	800c114 <_dtoa_r+0x95c>
 800bc90:	07f2      	lsls	r2, r6, #31
 800bc92:	d505      	bpl.n	800bca0 <_dtoa_r+0x4e8>
 800bc94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc98:	f7f4 fcae 	bl	80005f8 <__aeabi_dmul>
 800bc9c:	3501      	adds	r5, #1
 800bc9e:	2301      	movs	r3, #1
 800bca0:	1076      	asrs	r6, r6, #1
 800bca2:	3708      	adds	r7, #8
 800bca4:	e773      	b.n	800bb8e <_dtoa_r+0x3d6>
 800bca6:	2502      	movs	r5, #2
 800bca8:	e775      	b.n	800bb96 <_dtoa_r+0x3de>
 800bcaa:	9e04      	ldr	r6, [sp, #16]
 800bcac:	465f      	mov	r7, fp
 800bcae:	e792      	b.n	800bbd6 <_dtoa_r+0x41e>
 800bcb0:	9900      	ldr	r1, [sp, #0]
 800bcb2:	4b50      	ldr	r3, [pc, #320]	; (800bdf4 <_dtoa_r+0x63c>)
 800bcb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bcb8:	4431      	add	r1, r6
 800bcba:	9102      	str	r1, [sp, #8]
 800bcbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bcbe:	eeb0 9a47 	vmov.f32	s18, s14
 800bcc2:	eef0 9a67 	vmov.f32	s19, s15
 800bcc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bcca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bcce:	2900      	cmp	r1, #0
 800bcd0:	d044      	beq.n	800bd5c <_dtoa_r+0x5a4>
 800bcd2:	494e      	ldr	r1, [pc, #312]	; (800be0c <_dtoa_r+0x654>)
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	f7f4 fdb9 	bl	800084c <__aeabi_ddiv>
 800bcda:	ec53 2b19 	vmov	r2, r3, d9
 800bcde:	f7f4 fad3 	bl	8000288 <__aeabi_dsub>
 800bce2:	9d00      	ldr	r5, [sp, #0]
 800bce4:	ec41 0b19 	vmov	d9, r0, r1
 800bce8:	4649      	mov	r1, r9
 800bcea:	4640      	mov	r0, r8
 800bcec:	f7f4 ff34 	bl	8000b58 <__aeabi_d2iz>
 800bcf0:	4606      	mov	r6, r0
 800bcf2:	f7f4 fc17 	bl	8000524 <__aeabi_i2d>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	4640      	mov	r0, r8
 800bcfc:	4649      	mov	r1, r9
 800bcfe:	f7f4 fac3 	bl	8000288 <__aeabi_dsub>
 800bd02:	3630      	adds	r6, #48	; 0x30
 800bd04:	f805 6b01 	strb.w	r6, [r5], #1
 800bd08:	ec53 2b19 	vmov	r2, r3, d9
 800bd0c:	4680      	mov	r8, r0
 800bd0e:	4689      	mov	r9, r1
 800bd10:	f7f4 fee4 	bl	8000adc <__aeabi_dcmplt>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	d164      	bne.n	800bde2 <_dtoa_r+0x62a>
 800bd18:	4642      	mov	r2, r8
 800bd1a:	464b      	mov	r3, r9
 800bd1c:	4937      	ldr	r1, [pc, #220]	; (800bdfc <_dtoa_r+0x644>)
 800bd1e:	2000      	movs	r0, #0
 800bd20:	f7f4 fab2 	bl	8000288 <__aeabi_dsub>
 800bd24:	ec53 2b19 	vmov	r2, r3, d9
 800bd28:	f7f4 fed8 	bl	8000adc <__aeabi_dcmplt>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	f040 80b6 	bne.w	800be9e <_dtoa_r+0x6e6>
 800bd32:	9b02      	ldr	r3, [sp, #8]
 800bd34:	429d      	cmp	r5, r3
 800bd36:	f43f af7c 	beq.w	800bc32 <_dtoa_r+0x47a>
 800bd3a:	4b31      	ldr	r3, [pc, #196]	; (800be00 <_dtoa_r+0x648>)
 800bd3c:	ec51 0b19 	vmov	r0, r1, d9
 800bd40:	2200      	movs	r2, #0
 800bd42:	f7f4 fc59 	bl	80005f8 <__aeabi_dmul>
 800bd46:	4b2e      	ldr	r3, [pc, #184]	; (800be00 <_dtoa_r+0x648>)
 800bd48:	ec41 0b19 	vmov	d9, r0, r1
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	4640      	mov	r0, r8
 800bd50:	4649      	mov	r1, r9
 800bd52:	f7f4 fc51 	bl	80005f8 <__aeabi_dmul>
 800bd56:	4680      	mov	r8, r0
 800bd58:	4689      	mov	r9, r1
 800bd5a:	e7c5      	b.n	800bce8 <_dtoa_r+0x530>
 800bd5c:	ec51 0b17 	vmov	r0, r1, d7
 800bd60:	f7f4 fc4a 	bl	80005f8 <__aeabi_dmul>
 800bd64:	9b02      	ldr	r3, [sp, #8]
 800bd66:	9d00      	ldr	r5, [sp, #0]
 800bd68:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd6a:	ec41 0b19 	vmov	d9, r0, r1
 800bd6e:	4649      	mov	r1, r9
 800bd70:	4640      	mov	r0, r8
 800bd72:	f7f4 fef1 	bl	8000b58 <__aeabi_d2iz>
 800bd76:	4606      	mov	r6, r0
 800bd78:	f7f4 fbd4 	bl	8000524 <__aeabi_i2d>
 800bd7c:	3630      	adds	r6, #48	; 0x30
 800bd7e:	4602      	mov	r2, r0
 800bd80:	460b      	mov	r3, r1
 800bd82:	4640      	mov	r0, r8
 800bd84:	4649      	mov	r1, r9
 800bd86:	f7f4 fa7f 	bl	8000288 <__aeabi_dsub>
 800bd8a:	f805 6b01 	strb.w	r6, [r5], #1
 800bd8e:	9b02      	ldr	r3, [sp, #8]
 800bd90:	429d      	cmp	r5, r3
 800bd92:	4680      	mov	r8, r0
 800bd94:	4689      	mov	r9, r1
 800bd96:	f04f 0200 	mov.w	r2, #0
 800bd9a:	d124      	bne.n	800bde6 <_dtoa_r+0x62e>
 800bd9c:	4b1b      	ldr	r3, [pc, #108]	; (800be0c <_dtoa_r+0x654>)
 800bd9e:	ec51 0b19 	vmov	r0, r1, d9
 800bda2:	f7f4 fa73 	bl	800028c <__adddf3>
 800bda6:	4602      	mov	r2, r0
 800bda8:	460b      	mov	r3, r1
 800bdaa:	4640      	mov	r0, r8
 800bdac:	4649      	mov	r1, r9
 800bdae:	f7f4 feb3 	bl	8000b18 <__aeabi_dcmpgt>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	d173      	bne.n	800be9e <_dtoa_r+0x6e6>
 800bdb6:	ec53 2b19 	vmov	r2, r3, d9
 800bdba:	4914      	ldr	r1, [pc, #80]	; (800be0c <_dtoa_r+0x654>)
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	f7f4 fa63 	bl	8000288 <__aeabi_dsub>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4640      	mov	r0, r8
 800bdc8:	4649      	mov	r1, r9
 800bdca:	f7f4 fe87 	bl	8000adc <__aeabi_dcmplt>
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	f43f af2f 	beq.w	800bc32 <_dtoa_r+0x47a>
 800bdd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bdd6:	1e6b      	subs	r3, r5, #1
 800bdd8:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bdde:	2b30      	cmp	r3, #48	; 0x30
 800bde0:	d0f8      	beq.n	800bdd4 <_dtoa_r+0x61c>
 800bde2:	46bb      	mov	fp, r7
 800bde4:	e04a      	b.n	800be7c <_dtoa_r+0x6c4>
 800bde6:	4b06      	ldr	r3, [pc, #24]	; (800be00 <_dtoa_r+0x648>)
 800bde8:	f7f4 fc06 	bl	80005f8 <__aeabi_dmul>
 800bdec:	4680      	mov	r8, r0
 800bdee:	4689      	mov	r9, r1
 800bdf0:	e7bd      	b.n	800bd6e <_dtoa_r+0x5b6>
 800bdf2:	bf00      	nop
 800bdf4:	0800e160 	.word	0x0800e160
 800bdf8:	0800e138 	.word	0x0800e138
 800bdfc:	3ff00000 	.word	0x3ff00000
 800be00:	40240000 	.word	0x40240000
 800be04:	401c0000 	.word	0x401c0000
 800be08:	40140000 	.word	0x40140000
 800be0c:	3fe00000 	.word	0x3fe00000
 800be10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800be14:	9d00      	ldr	r5, [sp, #0]
 800be16:	4642      	mov	r2, r8
 800be18:	464b      	mov	r3, r9
 800be1a:	4630      	mov	r0, r6
 800be1c:	4639      	mov	r1, r7
 800be1e:	f7f4 fd15 	bl	800084c <__aeabi_ddiv>
 800be22:	f7f4 fe99 	bl	8000b58 <__aeabi_d2iz>
 800be26:	9001      	str	r0, [sp, #4]
 800be28:	f7f4 fb7c 	bl	8000524 <__aeabi_i2d>
 800be2c:	4642      	mov	r2, r8
 800be2e:	464b      	mov	r3, r9
 800be30:	f7f4 fbe2 	bl	80005f8 <__aeabi_dmul>
 800be34:	4602      	mov	r2, r0
 800be36:	460b      	mov	r3, r1
 800be38:	4630      	mov	r0, r6
 800be3a:	4639      	mov	r1, r7
 800be3c:	f7f4 fa24 	bl	8000288 <__aeabi_dsub>
 800be40:	9e01      	ldr	r6, [sp, #4]
 800be42:	9f04      	ldr	r7, [sp, #16]
 800be44:	3630      	adds	r6, #48	; 0x30
 800be46:	f805 6b01 	strb.w	r6, [r5], #1
 800be4a:	9e00      	ldr	r6, [sp, #0]
 800be4c:	1bae      	subs	r6, r5, r6
 800be4e:	42b7      	cmp	r7, r6
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	d134      	bne.n	800bec0 <_dtoa_r+0x708>
 800be56:	f7f4 fa19 	bl	800028c <__adddf3>
 800be5a:	4642      	mov	r2, r8
 800be5c:	464b      	mov	r3, r9
 800be5e:	4606      	mov	r6, r0
 800be60:	460f      	mov	r7, r1
 800be62:	f7f4 fe59 	bl	8000b18 <__aeabi_dcmpgt>
 800be66:	b9c8      	cbnz	r0, 800be9c <_dtoa_r+0x6e4>
 800be68:	4642      	mov	r2, r8
 800be6a:	464b      	mov	r3, r9
 800be6c:	4630      	mov	r0, r6
 800be6e:	4639      	mov	r1, r7
 800be70:	f7f4 fe2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800be74:	b110      	cbz	r0, 800be7c <_dtoa_r+0x6c4>
 800be76:	9b01      	ldr	r3, [sp, #4]
 800be78:	07db      	lsls	r3, r3, #31
 800be7a:	d40f      	bmi.n	800be9c <_dtoa_r+0x6e4>
 800be7c:	4651      	mov	r1, sl
 800be7e:	4620      	mov	r0, r4
 800be80:	f000 fbcc 	bl	800c61c <_Bfree>
 800be84:	2300      	movs	r3, #0
 800be86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be88:	702b      	strb	r3, [r5, #0]
 800be8a:	f10b 0301 	add.w	r3, fp, #1
 800be8e:	6013      	str	r3, [r2, #0]
 800be90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be92:	2b00      	cmp	r3, #0
 800be94:	f43f ace2 	beq.w	800b85c <_dtoa_r+0xa4>
 800be98:	601d      	str	r5, [r3, #0]
 800be9a:	e4df      	b.n	800b85c <_dtoa_r+0xa4>
 800be9c:	465f      	mov	r7, fp
 800be9e:	462b      	mov	r3, r5
 800bea0:	461d      	mov	r5, r3
 800bea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bea6:	2a39      	cmp	r2, #57	; 0x39
 800bea8:	d106      	bne.n	800beb8 <_dtoa_r+0x700>
 800beaa:	9a00      	ldr	r2, [sp, #0]
 800beac:	429a      	cmp	r2, r3
 800beae:	d1f7      	bne.n	800bea0 <_dtoa_r+0x6e8>
 800beb0:	9900      	ldr	r1, [sp, #0]
 800beb2:	2230      	movs	r2, #48	; 0x30
 800beb4:	3701      	adds	r7, #1
 800beb6:	700a      	strb	r2, [r1, #0]
 800beb8:	781a      	ldrb	r2, [r3, #0]
 800beba:	3201      	adds	r2, #1
 800bebc:	701a      	strb	r2, [r3, #0]
 800bebe:	e790      	b.n	800bde2 <_dtoa_r+0x62a>
 800bec0:	4ba3      	ldr	r3, [pc, #652]	; (800c150 <_dtoa_r+0x998>)
 800bec2:	2200      	movs	r2, #0
 800bec4:	f7f4 fb98 	bl	80005f8 <__aeabi_dmul>
 800bec8:	2200      	movs	r2, #0
 800beca:	2300      	movs	r3, #0
 800becc:	4606      	mov	r6, r0
 800bece:	460f      	mov	r7, r1
 800bed0:	f7f4 fdfa 	bl	8000ac8 <__aeabi_dcmpeq>
 800bed4:	2800      	cmp	r0, #0
 800bed6:	d09e      	beq.n	800be16 <_dtoa_r+0x65e>
 800bed8:	e7d0      	b.n	800be7c <_dtoa_r+0x6c4>
 800beda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bedc:	2a00      	cmp	r2, #0
 800bede:	f000 80ca 	beq.w	800c076 <_dtoa_r+0x8be>
 800bee2:	9a07      	ldr	r2, [sp, #28]
 800bee4:	2a01      	cmp	r2, #1
 800bee6:	f300 80ad 	bgt.w	800c044 <_dtoa_r+0x88c>
 800beea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800beec:	2a00      	cmp	r2, #0
 800beee:	f000 80a5 	beq.w	800c03c <_dtoa_r+0x884>
 800bef2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bef6:	9e08      	ldr	r6, [sp, #32]
 800bef8:	9d05      	ldr	r5, [sp, #20]
 800befa:	9a05      	ldr	r2, [sp, #20]
 800befc:	441a      	add	r2, r3
 800befe:	9205      	str	r2, [sp, #20]
 800bf00:	9a06      	ldr	r2, [sp, #24]
 800bf02:	2101      	movs	r1, #1
 800bf04:	441a      	add	r2, r3
 800bf06:	4620      	mov	r0, r4
 800bf08:	9206      	str	r2, [sp, #24]
 800bf0a:	f000 fc3d 	bl	800c788 <__i2b>
 800bf0e:	4607      	mov	r7, r0
 800bf10:	b165      	cbz	r5, 800bf2c <_dtoa_r+0x774>
 800bf12:	9b06      	ldr	r3, [sp, #24]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	dd09      	ble.n	800bf2c <_dtoa_r+0x774>
 800bf18:	42ab      	cmp	r3, r5
 800bf1a:	9a05      	ldr	r2, [sp, #20]
 800bf1c:	bfa8      	it	ge
 800bf1e:	462b      	movge	r3, r5
 800bf20:	1ad2      	subs	r2, r2, r3
 800bf22:	9205      	str	r2, [sp, #20]
 800bf24:	9a06      	ldr	r2, [sp, #24]
 800bf26:	1aed      	subs	r5, r5, r3
 800bf28:	1ad3      	subs	r3, r2, r3
 800bf2a:	9306      	str	r3, [sp, #24]
 800bf2c:	9b08      	ldr	r3, [sp, #32]
 800bf2e:	b1f3      	cbz	r3, 800bf6e <_dtoa_r+0x7b6>
 800bf30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f000 80a3 	beq.w	800c07e <_dtoa_r+0x8c6>
 800bf38:	2e00      	cmp	r6, #0
 800bf3a:	dd10      	ble.n	800bf5e <_dtoa_r+0x7a6>
 800bf3c:	4639      	mov	r1, r7
 800bf3e:	4632      	mov	r2, r6
 800bf40:	4620      	mov	r0, r4
 800bf42:	f000 fce1 	bl	800c908 <__pow5mult>
 800bf46:	4652      	mov	r2, sl
 800bf48:	4601      	mov	r1, r0
 800bf4a:	4607      	mov	r7, r0
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	f000 fc31 	bl	800c7b4 <__multiply>
 800bf52:	4651      	mov	r1, sl
 800bf54:	4680      	mov	r8, r0
 800bf56:	4620      	mov	r0, r4
 800bf58:	f000 fb60 	bl	800c61c <_Bfree>
 800bf5c:	46c2      	mov	sl, r8
 800bf5e:	9b08      	ldr	r3, [sp, #32]
 800bf60:	1b9a      	subs	r2, r3, r6
 800bf62:	d004      	beq.n	800bf6e <_dtoa_r+0x7b6>
 800bf64:	4651      	mov	r1, sl
 800bf66:	4620      	mov	r0, r4
 800bf68:	f000 fcce 	bl	800c908 <__pow5mult>
 800bf6c:	4682      	mov	sl, r0
 800bf6e:	2101      	movs	r1, #1
 800bf70:	4620      	mov	r0, r4
 800bf72:	f000 fc09 	bl	800c788 <__i2b>
 800bf76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	4606      	mov	r6, r0
 800bf7c:	f340 8081 	ble.w	800c082 <_dtoa_r+0x8ca>
 800bf80:	461a      	mov	r2, r3
 800bf82:	4601      	mov	r1, r0
 800bf84:	4620      	mov	r0, r4
 800bf86:	f000 fcbf 	bl	800c908 <__pow5mult>
 800bf8a:	9b07      	ldr	r3, [sp, #28]
 800bf8c:	2b01      	cmp	r3, #1
 800bf8e:	4606      	mov	r6, r0
 800bf90:	dd7a      	ble.n	800c088 <_dtoa_r+0x8d0>
 800bf92:	f04f 0800 	mov.w	r8, #0
 800bf96:	6933      	ldr	r3, [r6, #16]
 800bf98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bf9c:	6918      	ldr	r0, [r3, #16]
 800bf9e:	f000 fba5 	bl	800c6ec <__hi0bits>
 800bfa2:	f1c0 0020 	rsb	r0, r0, #32
 800bfa6:	9b06      	ldr	r3, [sp, #24]
 800bfa8:	4418      	add	r0, r3
 800bfaa:	f010 001f 	ands.w	r0, r0, #31
 800bfae:	f000 8094 	beq.w	800c0da <_dtoa_r+0x922>
 800bfb2:	f1c0 0320 	rsb	r3, r0, #32
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	f340 8085 	ble.w	800c0c6 <_dtoa_r+0x90e>
 800bfbc:	9b05      	ldr	r3, [sp, #20]
 800bfbe:	f1c0 001c 	rsb	r0, r0, #28
 800bfc2:	4403      	add	r3, r0
 800bfc4:	9305      	str	r3, [sp, #20]
 800bfc6:	9b06      	ldr	r3, [sp, #24]
 800bfc8:	4403      	add	r3, r0
 800bfca:	4405      	add	r5, r0
 800bfcc:	9306      	str	r3, [sp, #24]
 800bfce:	9b05      	ldr	r3, [sp, #20]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	dd05      	ble.n	800bfe0 <_dtoa_r+0x828>
 800bfd4:	4651      	mov	r1, sl
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	4620      	mov	r0, r4
 800bfda:	f000 fcef 	bl	800c9bc <__lshift>
 800bfde:	4682      	mov	sl, r0
 800bfe0:	9b06      	ldr	r3, [sp, #24]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	dd05      	ble.n	800bff2 <_dtoa_r+0x83a>
 800bfe6:	4631      	mov	r1, r6
 800bfe8:	461a      	mov	r2, r3
 800bfea:	4620      	mov	r0, r4
 800bfec:	f000 fce6 	bl	800c9bc <__lshift>
 800bff0:	4606      	mov	r6, r0
 800bff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d072      	beq.n	800c0de <_dtoa_r+0x926>
 800bff8:	4631      	mov	r1, r6
 800bffa:	4650      	mov	r0, sl
 800bffc:	f000 fd4a 	bl	800ca94 <__mcmp>
 800c000:	2800      	cmp	r0, #0
 800c002:	da6c      	bge.n	800c0de <_dtoa_r+0x926>
 800c004:	2300      	movs	r3, #0
 800c006:	4651      	mov	r1, sl
 800c008:	220a      	movs	r2, #10
 800c00a:	4620      	mov	r0, r4
 800c00c:	f000 fb28 	bl	800c660 <__multadd>
 800c010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c012:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c016:	4682      	mov	sl, r0
 800c018:	2b00      	cmp	r3, #0
 800c01a:	f000 81b0 	beq.w	800c37e <_dtoa_r+0xbc6>
 800c01e:	2300      	movs	r3, #0
 800c020:	4639      	mov	r1, r7
 800c022:	220a      	movs	r2, #10
 800c024:	4620      	mov	r0, r4
 800c026:	f000 fb1b 	bl	800c660 <__multadd>
 800c02a:	9b01      	ldr	r3, [sp, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	4607      	mov	r7, r0
 800c030:	f300 8096 	bgt.w	800c160 <_dtoa_r+0x9a8>
 800c034:	9b07      	ldr	r3, [sp, #28]
 800c036:	2b02      	cmp	r3, #2
 800c038:	dc59      	bgt.n	800c0ee <_dtoa_r+0x936>
 800c03a:	e091      	b.n	800c160 <_dtoa_r+0x9a8>
 800c03c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c03e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c042:	e758      	b.n	800bef6 <_dtoa_r+0x73e>
 800c044:	9b04      	ldr	r3, [sp, #16]
 800c046:	1e5e      	subs	r6, r3, #1
 800c048:	9b08      	ldr	r3, [sp, #32]
 800c04a:	42b3      	cmp	r3, r6
 800c04c:	bfbf      	itttt	lt
 800c04e:	9b08      	ldrlt	r3, [sp, #32]
 800c050:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c052:	9608      	strlt	r6, [sp, #32]
 800c054:	1af3      	sublt	r3, r6, r3
 800c056:	bfb4      	ite	lt
 800c058:	18d2      	addlt	r2, r2, r3
 800c05a:	1b9e      	subge	r6, r3, r6
 800c05c:	9b04      	ldr	r3, [sp, #16]
 800c05e:	bfbc      	itt	lt
 800c060:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c062:	2600      	movlt	r6, #0
 800c064:	2b00      	cmp	r3, #0
 800c066:	bfb7      	itett	lt
 800c068:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c06c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c070:	1a9d      	sublt	r5, r3, r2
 800c072:	2300      	movlt	r3, #0
 800c074:	e741      	b.n	800befa <_dtoa_r+0x742>
 800c076:	9e08      	ldr	r6, [sp, #32]
 800c078:	9d05      	ldr	r5, [sp, #20]
 800c07a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c07c:	e748      	b.n	800bf10 <_dtoa_r+0x758>
 800c07e:	9a08      	ldr	r2, [sp, #32]
 800c080:	e770      	b.n	800bf64 <_dtoa_r+0x7ac>
 800c082:	9b07      	ldr	r3, [sp, #28]
 800c084:	2b01      	cmp	r3, #1
 800c086:	dc19      	bgt.n	800c0bc <_dtoa_r+0x904>
 800c088:	9b02      	ldr	r3, [sp, #8]
 800c08a:	b9bb      	cbnz	r3, 800c0bc <_dtoa_r+0x904>
 800c08c:	9b03      	ldr	r3, [sp, #12]
 800c08e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c092:	b99b      	cbnz	r3, 800c0bc <_dtoa_r+0x904>
 800c094:	9b03      	ldr	r3, [sp, #12]
 800c096:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c09a:	0d1b      	lsrs	r3, r3, #20
 800c09c:	051b      	lsls	r3, r3, #20
 800c09e:	b183      	cbz	r3, 800c0c2 <_dtoa_r+0x90a>
 800c0a0:	9b05      	ldr	r3, [sp, #20]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	9305      	str	r3, [sp, #20]
 800c0a6:	9b06      	ldr	r3, [sp, #24]
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	9306      	str	r3, [sp, #24]
 800c0ac:	f04f 0801 	mov.w	r8, #1
 800c0b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f47f af6f 	bne.w	800bf96 <_dtoa_r+0x7de>
 800c0b8:	2001      	movs	r0, #1
 800c0ba:	e774      	b.n	800bfa6 <_dtoa_r+0x7ee>
 800c0bc:	f04f 0800 	mov.w	r8, #0
 800c0c0:	e7f6      	b.n	800c0b0 <_dtoa_r+0x8f8>
 800c0c2:	4698      	mov	r8, r3
 800c0c4:	e7f4      	b.n	800c0b0 <_dtoa_r+0x8f8>
 800c0c6:	d082      	beq.n	800bfce <_dtoa_r+0x816>
 800c0c8:	9a05      	ldr	r2, [sp, #20]
 800c0ca:	331c      	adds	r3, #28
 800c0cc:	441a      	add	r2, r3
 800c0ce:	9205      	str	r2, [sp, #20]
 800c0d0:	9a06      	ldr	r2, [sp, #24]
 800c0d2:	441a      	add	r2, r3
 800c0d4:	441d      	add	r5, r3
 800c0d6:	9206      	str	r2, [sp, #24]
 800c0d8:	e779      	b.n	800bfce <_dtoa_r+0x816>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	e7f4      	b.n	800c0c8 <_dtoa_r+0x910>
 800c0de:	9b04      	ldr	r3, [sp, #16]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	dc37      	bgt.n	800c154 <_dtoa_r+0x99c>
 800c0e4:	9b07      	ldr	r3, [sp, #28]
 800c0e6:	2b02      	cmp	r3, #2
 800c0e8:	dd34      	ble.n	800c154 <_dtoa_r+0x99c>
 800c0ea:	9b04      	ldr	r3, [sp, #16]
 800c0ec:	9301      	str	r3, [sp, #4]
 800c0ee:	9b01      	ldr	r3, [sp, #4]
 800c0f0:	b963      	cbnz	r3, 800c10c <_dtoa_r+0x954>
 800c0f2:	4631      	mov	r1, r6
 800c0f4:	2205      	movs	r2, #5
 800c0f6:	4620      	mov	r0, r4
 800c0f8:	f000 fab2 	bl	800c660 <__multadd>
 800c0fc:	4601      	mov	r1, r0
 800c0fe:	4606      	mov	r6, r0
 800c100:	4650      	mov	r0, sl
 800c102:	f000 fcc7 	bl	800ca94 <__mcmp>
 800c106:	2800      	cmp	r0, #0
 800c108:	f73f adbb 	bgt.w	800bc82 <_dtoa_r+0x4ca>
 800c10c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c10e:	9d00      	ldr	r5, [sp, #0]
 800c110:	ea6f 0b03 	mvn.w	fp, r3
 800c114:	f04f 0800 	mov.w	r8, #0
 800c118:	4631      	mov	r1, r6
 800c11a:	4620      	mov	r0, r4
 800c11c:	f000 fa7e 	bl	800c61c <_Bfree>
 800c120:	2f00      	cmp	r7, #0
 800c122:	f43f aeab 	beq.w	800be7c <_dtoa_r+0x6c4>
 800c126:	f1b8 0f00 	cmp.w	r8, #0
 800c12a:	d005      	beq.n	800c138 <_dtoa_r+0x980>
 800c12c:	45b8      	cmp	r8, r7
 800c12e:	d003      	beq.n	800c138 <_dtoa_r+0x980>
 800c130:	4641      	mov	r1, r8
 800c132:	4620      	mov	r0, r4
 800c134:	f000 fa72 	bl	800c61c <_Bfree>
 800c138:	4639      	mov	r1, r7
 800c13a:	4620      	mov	r0, r4
 800c13c:	f000 fa6e 	bl	800c61c <_Bfree>
 800c140:	e69c      	b.n	800be7c <_dtoa_r+0x6c4>
 800c142:	2600      	movs	r6, #0
 800c144:	4637      	mov	r7, r6
 800c146:	e7e1      	b.n	800c10c <_dtoa_r+0x954>
 800c148:	46bb      	mov	fp, r7
 800c14a:	4637      	mov	r7, r6
 800c14c:	e599      	b.n	800bc82 <_dtoa_r+0x4ca>
 800c14e:	bf00      	nop
 800c150:	40240000 	.word	0x40240000
 800c154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c156:	2b00      	cmp	r3, #0
 800c158:	f000 80c8 	beq.w	800c2ec <_dtoa_r+0xb34>
 800c15c:	9b04      	ldr	r3, [sp, #16]
 800c15e:	9301      	str	r3, [sp, #4]
 800c160:	2d00      	cmp	r5, #0
 800c162:	dd05      	ble.n	800c170 <_dtoa_r+0x9b8>
 800c164:	4639      	mov	r1, r7
 800c166:	462a      	mov	r2, r5
 800c168:	4620      	mov	r0, r4
 800c16a:	f000 fc27 	bl	800c9bc <__lshift>
 800c16e:	4607      	mov	r7, r0
 800c170:	f1b8 0f00 	cmp.w	r8, #0
 800c174:	d05b      	beq.n	800c22e <_dtoa_r+0xa76>
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	4620      	mov	r0, r4
 800c17a:	f000 fa0f 	bl	800c59c <_Balloc>
 800c17e:	4605      	mov	r5, r0
 800c180:	b928      	cbnz	r0, 800c18e <_dtoa_r+0x9d6>
 800c182:	4b83      	ldr	r3, [pc, #524]	; (800c390 <_dtoa_r+0xbd8>)
 800c184:	4602      	mov	r2, r0
 800c186:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c18a:	f7ff bb2e 	b.w	800b7ea <_dtoa_r+0x32>
 800c18e:	693a      	ldr	r2, [r7, #16]
 800c190:	3202      	adds	r2, #2
 800c192:	0092      	lsls	r2, r2, #2
 800c194:	f107 010c 	add.w	r1, r7, #12
 800c198:	300c      	adds	r0, #12
 800c19a:	f000 ffab 	bl	800d0f4 <memcpy>
 800c19e:	2201      	movs	r2, #1
 800c1a0:	4629      	mov	r1, r5
 800c1a2:	4620      	mov	r0, r4
 800c1a4:	f000 fc0a 	bl	800c9bc <__lshift>
 800c1a8:	9b00      	ldr	r3, [sp, #0]
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	9304      	str	r3, [sp, #16]
 800c1ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1b2:	4413      	add	r3, r2
 800c1b4:	9308      	str	r3, [sp, #32]
 800c1b6:	9b02      	ldr	r3, [sp, #8]
 800c1b8:	f003 0301 	and.w	r3, r3, #1
 800c1bc:	46b8      	mov	r8, r7
 800c1be:	9306      	str	r3, [sp, #24]
 800c1c0:	4607      	mov	r7, r0
 800c1c2:	9b04      	ldr	r3, [sp, #16]
 800c1c4:	4631      	mov	r1, r6
 800c1c6:	3b01      	subs	r3, #1
 800c1c8:	4650      	mov	r0, sl
 800c1ca:	9301      	str	r3, [sp, #4]
 800c1cc:	f7ff fa6c 	bl	800b6a8 <quorem>
 800c1d0:	4641      	mov	r1, r8
 800c1d2:	9002      	str	r0, [sp, #8]
 800c1d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c1d8:	4650      	mov	r0, sl
 800c1da:	f000 fc5b 	bl	800ca94 <__mcmp>
 800c1de:	463a      	mov	r2, r7
 800c1e0:	9005      	str	r0, [sp, #20]
 800c1e2:	4631      	mov	r1, r6
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	f000 fc71 	bl	800cacc <__mdiff>
 800c1ea:	68c2      	ldr	r2, [r0, #12]
 800c1ec:	4605      	mov	r5, r0
 800c1ee:	bb02      	cbnz	r2, 800c232 <_dtoa_r+0xa7a>
 800c1f0:	4601      	mov	r1, r0
 800c1f2:	4650      	mov	r0, sl
 800c1f4:	f000 fc4e 	bl	800ca94 <__mcmp>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	4629      	mov	r1, r5
 800c1fc:	4620      	mov	r0, r4
 800c1fe:	9209      	str	r2, [sp, #36]	; 0x24
 800c200:	f000 fa0c 	bl	800c61c <_Bfree>
 800c204:	9b07      	ldr	r3, [sp, #28]
 800c206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c208:	9d04      	ldr	r5, [sp, #16]
 800c20a:	ea43 0102 	orr.w	r1, r3, r2
 800c20e:	9b06      	ldr	r3, [sp, #24]
 800c210:	4319      	orrs	r1, r3
 800c212:	d110      	bne.n	800c236 <_dtoa_r+0xa7e>
 800c214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c218:	d029      	beq.n	800c26e <_dtoa_r+0xab6>
 800c21a:	9b05      	ldr	r3, [sp, #20]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	dd02      	ble.n	800c226 <_dtoa_r+0xa6e>
 800c220:	9b02      	ldr	r3, [sp, #8]
 800c222:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c226:	9b01      	ldr	r3, [sp, #4]
 800c228:	f883 9000 	strb.w	r9, [r3]
 800c22c:	e774      	b.n	800c118 <_dtoa_r+0x960>
 800c22e:	4638      	mov	r0, r7
 800c230:	e7ba      	b.n	800c1a8 <_dtoa_r+0x9f0>
 800c232:	2201      	movs	r2, #1
 800c234:	e7e1      	b.n	800c1fa <_dtoa_r+0xa42>
 800c236:	9b05      	ldr	r3, [sp, #20]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	db04      	blt.n	800c246 <_dtoa_r+0xa8e>
 800c23c:	9907      	ldr	r1, [sp, #28]
 800c23e:	430b      	orrs	r3, r1
 800c240:	9906      	ldr	r1, [sp, #24]
 800c242:	430b      	orrs	r3, r1
 800c244:	d120      	bne.n	800c288 <_dtoa_r+0xad0>
 800c246:	2a00      	cmp	r2, #0
 800c248:	dded      	ble.n	800c226 <_dtoa_r+0xa6e>
 800c24a:	4651      	mov	r1, sl
 800c24c:	2201      	movs	r2, #1
 800c24e:	4620      	mov	r0, r4
 800c250:	f000 fbb4 	bl	800c9bc <__lshift>
 800c254:	4631      	mov	r1, r6
 800c256:	4682      	mov	sl, r0
 800c258:	f000 fc1c 	bl	800ca94 <__mcmp>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	dc03      	bgt.n	800c268 <_dtoa_r+0xab0>
 800c260:	d1e1      	bne.n	800c226 <_dtoa_r+0xa6e>
 800c262:	f019 0f01 	tst.w	r9, #1
 800c266:	d0de      	beq.n	800c226 <_dtoa_r+0xa6e>
 800c268:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c26c:	d1d8      	bne.n	800c220 <_dtoa_r+0xa68>
 800c26e:	9a01      	ldr	r2, [sp, #4]
 800c270:	2339      	movs	r3, #57	; 0x39
 800c272:	7013      	strb	r3, [r2, #0]
 800c274:	462b      	mov	r3, r5
 800c276:	461d      	mov	r5, r3
 800c278:	3b01      	subs	r3, #1
 800c27a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c27e:	2a39      	cmp	r2, #57	; 0x39
 800c280:	d06c      	beq.n	800c35c <_dtoa_r+0xba4>
 800c282:	3201      	adds	r2, #1
 800c284:	701a      	strb	r2, [r3, #0]
 800c286:	e747      	b.n	800c118 <_dtoa_r+0x960>
 800c288:	2a00      	cmp	r2, #0
 800c28a:	dd07      	ble.n	800c29c <_dtoa_r+0xae4>
 800c28c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c290:	d0ed      	beq.n	800c26e <_dtoa_r+0xab6>
 800c292:	9a01      	ldr	r2, [sp, #4]
 800c294:	f109 0301 	add.w	r3, r9, #1
 800c298:	7013      	strb	r3, [r2, #0]
 800c29a:	e73d      	b.n	800c118 <_dtoa_r+0x960>
 800c29c:	9b04      	ldr	r3, [sp, #16]
 800c29e:	9a08      	ldr	r2, [sp, #32]
 800c2a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	d043      	beq.n	800c330 <_dtoa_r+0xb78>
 800c2a8:	4651      	mov	r1, sl
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	220a      	movs	r2, #10
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f000 f9d6 	bl	800c660 <__multadd>
 800c2b4:	45b8      	cmp	r8, r7
 800c2b6:	4682      	mov	sl, r0
 800c2b8:	f04f 0300 	mov.w	r3, #0
 800c2bc:	f04f 020a 	mov.w	r2, #10
 800c2c0:	4641      	mov	r1, r8
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	d107      	bne.n	800c2d6 <_dtoa_r+0xb1e>
 800c2c6:	f000 f9cb 	bl	800c660 <__multadd>
 800c2ca:	4680      	mov	r8, r0
 800c2cc:	4607      	mov	r7, r0
 800c2ce:	9b04      	ldr	r3, [sp, #16]
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	9304      	str	r3, [sp, #16]
 800c2d4:	e775      	b.n	800c1c2 <_dtoa_r+0xa0a>
 800c2d6:	f000 f9c3 	bl	800c660 <__multadd>
 800c2da:	4639      	mov	r1, r7
 800c2dc:	4680      	mov	r8, r0
 800c2de:	2300      	movs	r3, #0
 800c2e0:	220a      	movs	r2, #10
 800c2e2:	4620      	mov	r0, r4
 800c2e4:	f000 f9bc 	bl	800c660 <__multadd>
 800c2e8:	4607      	mov	r7, r0
 800c2ea:	e7f0      	b.n	800c2ce <_dtoa_r+0xb16>
 800c2ec:	9b04      	ldr	r3, [sp, #16]
 800c2ee:	9301      	str	r3, [sp, #4]
 800c2f0:	9d00      	ldr	r5, [sp, #0]
 800c2f2:	4631      	mov	r1, r6
 800c2f4:	4650      	mov	r0, sl
 800c2f6:	f7ff f9d7 	bl	800b6a8 <quorem>
 800c2fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c2fe:	9b00      	ldr	r3, [sp, #0]
 800c300:	f805 9b01 	strb.w	r9, [r5], #1
 800c304:	1aea      	subs	r2, r5, r3
 800c306:	9b01      	ldr	r3, [sp, #4]
 800c308:	4293      	cmp	r3, r2
 800c30a:	dd07      	ble.n	800c31c <_dtoa_r+0xb64>
 800c30c:	4651      	mov	r1, sl
 800c30e:	2300      	movs	r3, #0
 800c310:	220a      	movs	r2, #10
 800c312:	4620      	mov	r0, r4
 800c314:	f000 f9a4 	bl	800c660 <__multadd>
 800c318:	4682      	mov	sl, r0
 800c31a:	e7ea      	b.n	800c2f2 <_dtoa_r+0xb3a>
 800c31c:	9b01      	ldr	r3, [sp, #4]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	bfc8      	it	gt
 800c322:	461d      	movgt	r5, r3
 800c324:	9b00      	ldr	r3, [sp, #0]
 800c326:	bfd8      	it	le
 800c328:	2501      	movle	r5, #1
 800c32a:	441d      	add	r5, r3
 800c32c:	f04f 0800 	mov.w	r8, #0
 800c330:	4651      	mov	r1, sl
 800c332:	2201      	movs	r2, #1
 800c334:	4620      	mov	r0, r4
 800c336:	f000 fb41 	bl	800c9bc <__lshift>
 800c33a:	4631      	mov	r1, r6
 800c33c:	4682      	mov	sl, r0
 800c33e:	f000 fba9 	bl	800ca94 <__mcmp>
 800c342:	2800      	cmp	r0, #0
 800c344:	dc96      	bgt.n	800c274 <_dtoa_r+0xabc>
 800c346:	d102      	bne.n	800c34e <_dtoa_r+0xb96>
 800c348:	f019 0f01 	tst.w	r9, #1
 800c34c:	d192      	bne.n	800c274 <_dtoa_r+0xabc>
 800c34e:	462b      	mov	r3, r5
 800c350:	461d      	mov	r5, r3
 800c352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c356:	2a30      	cmp	r2, #48	; 0x30
 800c358:	d0fa      	beq.n	800c350 <_dtoa_r+0xb98>
 800c35a:	e6dd      	b.n	800c118 <_dtoa_r+0x960>
 800c35c:	9a00      	ldr	r2, [sp, #0]
 800c35e:	429a      	cmp	r2, r3
 800c360:	d189      	bne.n	800c276 <_dtoa_r+0xabe>
 800c362:	f10b 0b01 	add.w	fp, fp, #1
 800c366:	2331      	movs	r3, #49	; 0x31
 800c368:	e796      	b.n	800c298 <_dtoa_r+0xae0>
 800c36a:	4b0a      	ldr	r3, [pc, #40]	; (800c394 <_dtoa_r+0xbdc>)
 800c36c:	f7ff ba99 	b.w	800b8a2 <_dtoa_r+0xea>
 800c370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c372:	2b00      	cmp	r3, #0
 800c374:	f47f aa6d 	bne.w	800b852 <_dtoa_r+0x9a>
 800c378:	4b07      	ldr	r3, [pc, #28]	; (800c398 <_dtoa_r+0xbe0>)
 800c37a:	f7ff ba92 	b.w	800b8a2 <_dtoa_r+0xea>
 800c37e:	9b01      	ldr	r3, [sp, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	dcb5      	bgt.n	800c2f0 <_dtoa_r+0xb38>
 800c384:	9b07      	ldr	r3, [sp, #28]
 800c386:	2b02      	cmp	r3, #2
 800c388:	f73f aeb1 	bgt.w	800c0ee <_dtoa_r+0x936>
 800c38c:	e7b0      	b.n	800c2f0 <_dtoa_r+0xb38>
 800c38e:	bf00      	nop
 800c390:	0800e0c8 	.word	0x0800e0c8
 800c394:	0800e028 	.word	0x0800e028
 800c398:	0800e04c 	.word	0x0800e04c

0800c39c <_free_r>:
 800c39c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c39e:	2900      	cmp	r1, #0
 800c3a0:	d044      	beq.n	800c42c <_free_r+0x90>
 800c3a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3a6:	9001      	str	r0, [sp, #4]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	f1a1 0404 	sub.w	r4, r1, #4
 800c3ae:	bfb8      	it	lt
 800c3b0:	18e4      	addlt	r4, r4, r3
 800c3b2:	f000 f8e7 	bl	800c584 <__malloc_lock>
 800c3b6:	4a1e      	ldr	r2, [pc, #120]	; (800c430 <_free_r+0x94>)
 800c3b8:	9801      	ldr	r0, [sp, #4]
 800c3ba:	6813      	ldr	r3, [r2, #0]
 800c3bc:	b933      	cbnz	r3, 800c3cc <_free_r+0x30>
 800c3be:	6063      	str	r3, [r4, #4]
 800c3c0:	6014      	str	r4, [r2, #0]
 800c3c2:	b003      	add	sp, #12
 800c3c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c3c8:	f000 b8e2 	b.w	800c590 <__malloc_unlock>
 800c3cc:	42a3      	cmp	r3, r4
 800c3ce:	d908      	bls.n	800c3e2 <_free_r+0x46>
 800c3d0:	6825      	ldr	r5, [r4, #0]
 800c3d2:	1961      	adds	r1, r4, r5
 800c3d4:	428b      	cmp	r3, r1
 800c3d6:	bf01      	itttt	eq
 800c3d8:	6819      	ldreq	r1, [r3, #0]
 800c3da:	685b      	ldreq	r3, [r3, #4]
 800c3dc:	1949      	addeq	r1, r1, r5
 800c3de:	6021      	streq	r1, [r4, #0]
 800c3e0:	e7ed      	b.n	800c3be <_free_r+0x22>
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	685b      	ldr	r3, [r3, #4]
 800c3e6:	b10b      	cbz	r3, 800c3ec <_free_r+0x50>
 800c3e8:	42a3      	cmp	r3, r4
 800c3ea:	d9fa      	bls.n	800c3e2 <_free_r+0x46>
 800c3ec:	6811      	ldr	r1, [r2, #0]
 800c3ee:	1855      	adds	r5, r2, r1
 800c3f0:	42a5      	cmp	r5, r4
 800c3f2:	d10b      	bne.n	800c40c <_free_r+0x70>
 800c3f4:	6824      	ldr	r4, [r4, #0]
 800c3f6:	4421      	add	r1, r4
 800c3f8:	1854      	adds	r4, r2, r1
 800c3fa:	42a3      	cmp	r3, r4
 800c3fc:	6011      	str	r1, [r2, #0]
 800c3fe:	d1e0      	bne.n	800c3c2 <_free_r+0x26>
 800c400:	681c      	ldr	r4, [r3, #0]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	6053      	str	r3, [r2, #4]
 800c406:	440c      	add	r4, r1
 800c408:	6014      	str	r4, [r2, #0]
 800c40a:	e7da      	b.n	800c3c2 <_free_r+0x26>
 800c40c:	d902      	bls.n	800c414 <_free_r+0x78>
 800c40e:	230c      	movs	r3, #12
 800c410:	6003      	str	r3, [r0, #0]
 800c412:	e7d6      	b.n	800c3c2 <_free_r+0x26>
 800c414:	6825      	ldr	r5, [r4, #0]
 800c416:	1961      	adds	r1, r4, r5
 800c418:	428b      	cmp	r3, r1
 800c41a:	bf04      	itt	eq
 800c41c:	6819      	ldreq	r1, [r3, #0]
 800c41e:	685b      	ldreq	r3, [r3, #4]
 800c420:	6063      	str	r3, [r4, #4]
 800c422:	bf04      	itt	eq
 800c424:	1949      	addeq	r1, r1, r5
 800c426:	6021      	streq	r1, [r4, #0]
 800c428:	6054      	str	r4, [r2, #4]
 800c42a:	e7ca      	b.n	800c3c2 <_free_r+0x26>
 800c42c:	b003      	add	sp, #12
 800c42e:	bd30      	pop	{r4, r5, pc}
 800c430:	20001eec 	.word	0x20001eec

0800c434 <malloc>:
 800c434:	4b02      	ldr	r3, [pc, #8]	; (800c440 <malloc+0xc>)
 800c436:	4601      	mov	r1, r0
 800c438:	6818      	ldr	r0, [r3, #0]
 800c43a:	f000 b823 	b.w	800c484 <_malloc_r>
 800c43e:	bf00      	nop
 800c440:	2000006c 	.word	0x2000006c

0800c444 <sbrk_aligned>:
 800c444:	b570      	push	{r4, r5, r6, lr}
 800c446:	4e0e      	ldr	r6, [pc, #56]	; (800c480 <sbrk_aligned+0x3c>)
 800c448:	460c      	mov	r4, r1
 800c44a:	6831      	ldr	r1, [r6, #0]
 800c44c:	4605      	mov	r5, r0
 800c44e:	b911      	cbnz	r1, 800c456 <sbrk_aligned+0x12>
 800c450:	f000 fe40 	bl	800d0d4 <_sbrk_r>
 800c454:	6030      	str	r0, [r6, #0]
 800c456:	4621      	mov	r1, r4
 800c458:	4628      	mov	r0, r5
 800c45a:	f000 fe3b 	bl	800d0d4 <_sbrk_r>
 800c45e:	1c43      	adds	r3, r0, #1
 800c460:	d00a      	beq.n	800c478 <sbrk_aligned+0x34>
 800c462:	1cc4      	adds	r4, r0, #3
 800c464:	f024 0403 	bic.w	r4, r4, #3
 800c468:	42a0      	cmp	r0, r4
 800c46a:	d007      	beq.n	800c47c <sbrk_aligned+0x38>
 800c46c:	1a21      	subs	r1, r4, r0
 800c46e:	4628      	mov	r0, r5
 800c470:	f000 fe30 	bl	800d0d4 <_sbrk_r>
 800c474:	3001      	adds	r0, #1
 800c476:	d101      	bne.n	800c47c <sbrk_aligned+0x38>
 800c478:	f04f 34ff 	mov.w	r4, #4294967295
 800c47c:	4620      	mov	r0, r4
 800c47e:	bd70      	pop	{r4, r5, r6, pc}
 800c480:	20001ef0 	.word	0x20001ef0

0800c484 <_malloc_r>:
 800c484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c488:	1ccd      	adds	r5, r1, #3
 800c48a:	f025 0503 	bic.w	r5, r5, #3
 800c48e:	3508      	adds	r5, #8
 800c490:	2d0c      	cmp	r5, #12
 800c492:	bf38      	it	cc
 800c494:	250c      	movcc	r5, #12
 800c496:	2d00      	cmp	r5, #0
 800c498:	4607      	mov	r7, r0
 800c49a:	db01      	blt.n	800c4a0 <_malloc_r+0x1c>
 800c49c:	42a9      	cmp	r1, r5
 800c49e:	d905      	bls.n	800c4ac <_malloc_r+0x28>
 800c4a0:	230c      	movs	r3, #12
 800c4a2:	603b      	str	r3, [r7, #0]
 800c4a4:	2600      	movs	r6, #0
 800c4a6:	4630      	mov	r0, r6
 800c4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c580 <_malloc_r+0xfc>
 800c4b0:	f000 f868 	bl	800c584 <__malloc_lock>
 800c4b4:	f8d8 3000 	ldr.w	r3, [r8]
 800c4b8:	461c      	mov	r4, r3
 800c4ba:	bb5c      	cbnz	r4, 800c514 <_malloc_r+0x90>
 800c4bc:	4629      	mov	r1, r5
 800c4be:	4638      	mov	r0, r7
 800c4c0:	f7ff ffc0 	bl	800c444 <sbrk_aligned>
 800c4c4:	1c43      	adds	r3, r0, #1
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	d155      	bne.n	800c576 <_malloc_r+0xf2>
 800c4ca:	f8d8 4000 	ldr.w	r4, [r8]
 800c4ce:	4626      	mov	r6, r4
 800c4d0:	2e00      	cmp	r6, #0
 800c4d2:	d145      	bne.n	800c560 <_malloc_r+0xdc>
 800c4d4:	2c00      	cmp	r4, #0
 800c4d6:	d048      	beq.n	800c56a <_malloc_r+0xe6>
 800c4d8:	6823      	ldr	r3, [r4, #0]
 800c4da:	4631      	mov	r1, r6
 800c4dc:	4638      	mov	r0, r7
 800c4de:	eb04 0903 	add.w	r9, r4, r3
 800c4e2:	f000 fdf7 	bl	800d0d4 <_sbrk_r>
 800c4e6:	4581      	cmp	r9, r0
 800c4e8:	d13f      	bne.n	800c56a <_malloc_r+0xe6>
 800c4ea:	6821      	ldr	r1, [r4, #0]
 800c4ec:	1a6d      	subs	r5, r5, r1
 800c4ee:	4629      	mov	r1, r5
 800c4f0:	4638      	mov	r0, r7
 800c4f2:	f7ff ffa7 	bl	800c444 <sbrk_aligned>
 800c4f6:	3001      	adds	r0, #1
 800c4f8:	d037      	beq.n	800c56a <_malloc_r+0xe6>
 800c4fa:	6823      	ldr	r3, [r4, #0]
 800c4fc:	442b      	add	r3, r5
 800c4fe:	6023      	str	r3, [r4, #0]
 800c500:	f8d8 3000 	ldr.w	r3, [r8]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d038      	beq.n	800c57a <_malloc_r+0xf6>
 800c508:	685a      	ldr	r2, [r3, #4]
 800c50a:	42a2      	cmp	r2, r4
 800c50c:	d12b      	bne.n	800c566 <_malloc_r+0xe2>
 800c50e:	2200      	movs	r2, #0
 800c510:	605a      	str	r2, [r3, #4]
 800c512:	e00f      	b.n	800c534 <_malloc_r+0xb0>
 800c514:	6822      	ldr	r2, [r4, #0]
 800c516:	1b52      	subs	r2, r2, r5
 800c518:	d41f      	bmi.n	800c55a <_malloc_r+0xd6>
 800c51a:	2a0b      	cmp	r2, #11
 800c51c:	d917      	bls.n	800c54e <_malloc_r+0xca>
 800c51e:	1961      	adds	r1, r4, r5
 800c520:	42a3      	cmp	r3, r4
 800c522:	6025      	str	r5, [r4, #0]
 800c524:	bf18      	it	ne
 800c526:	6059      	strne	r1, [r3, #4]
 800c528:	6863      	ldr	r3, [r4, #4]
 800c52a:	bf08      	it	eq
 800c52c:	f8c8 1000 	streq.w	r1, [r8]
 800c530:	5162      	str	r2, [r4, r5]
 800c532:	604b      	str	r3, [r1, #4]
 800c534:	4638      	mov	r0, r7
 800c536:	f104 060b 	add.w	r6, r4, #11
 800c53a:	f000 f829 	bl	800c590 <__malloc_unlock>
 800c53e:	f026 0607 	bic.w	r6, r6, #7
 800c542:	1d23      	adds	r3, r4, #4
 800c544:	1af2      	subs	r2, r6, r3
 800c546:	d0ae      	beq.n	800c4a6 <_malloc_r+0x22>
 800c548:	1b9b      	subs	r3, r3, r6
 800c54a:	50a3      	str	r3, [r4, r2]
 800c54c:	e7ab      	b.n	800c4a6 <_malloc_r+0x22>
 800c54e:	42a3      	cmp	r3, r4
 800c550:	6862      	ldr	r2, [r4, #4]
 800c552:	d1dd      	bne.n	800c510 <_malloc_r+0x8c>
 800c554:	f8c8 2000 	str.w	r2, [r8]
 800c558:	e7ec      	b.n	800c534 <_malloc_r+0xb0>
 800c55a:	4623      	mov	r3, r4
 800c55c:	6864      	ldr	r4, [r4, #4]
 800c55e:	e7ac      	b.n	800c4ba <_malloc_r+0x36>
 800c560:	4634      	mov	r4, r6
 800c562:	6876      	ldr	r6, [r6, #4]
 800c564:	e7b4      	b.n	800c4d0 <_malloc_r+0x4c>
 800c566:	4613      	mov	r3, r2
 800c568:	e7cc      	b.n	800c504 <_malloc_r+0x80>
 800c56a:	230c      	movs	r3, #12
 800c56c:	603b      	str	r3, [r7, #0]
 800c56e:	4638      	mov	r0, r7
 800c570:	f000 f80e 	bl	800c590 <__malloc_unlock>
 800c574:	e797      	b.n	800c4a6 <_malloc_r+0x22>
 800c576:	6025      	str	r5, [r4, #0]
 800c578:	e7dc      	b.n	800c534 <_malloc_r+0xb0>
 800c57a:	605b      	str	r3, [r3, #4]
 800c57c:	deff      	udf	#255	; 0xff
 800c57e:	bf00      	nop
 800c580:	20001eec 	.word	0x20001eec

0800c584 <__malloc_lock>:
 800c584:	4801      	ldr	r0, [pc, #4]	; (800c58c <__malloc_lock+0x8>)
 800c586:	f7ff b88d 	b.w	800b6a4 <__retarget_lock_acquire_recursive>
 800c58a:	bf00      	nop
 800c58c:	20001ee8 	.word	0x20001ee8

0800c590 <__malloc_unlock>:
 800c590:	4801      	ldr	r0, [pc, #4]	; (800c598 <__malloc_unlock+0x8>)
 800c592:	f7ff b888 	b.w	800b6a6 <__retarget_lock_release_recursive>
 800c596:	bf00      	nop
 800c598:	20001ee8 	.word	0x20001ee8

0800c59c <_Balloc>:
 800c59c:	b570      	push	{r4, r5, r6, lr}
 800c59e:	69c6      	ldr	r6, [r0, #28]
 800c5a0:	4604      	mov	r4, r0
 800c5a2:	460d      	mov	r5, r1
 800c5a4:	b976      	cbnz	r6, 800c5c4 <_Balloc+0x28>
 800c5a6:	2010      	movs	r0, #16
 800c5a8:	f7ff ff44 	bl	800c434 <malloc>
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	61e0      	str	r0, [r4, #28]
 800c5b0:	b920      	cbnz	r0, 800c5bc <_Balloc+0x20>
 800c5b2:	4b18      	ldr	r3, [pc, #96]	; (800c614 <_Balloc+0x78>)
 800c5b4:	4818      	ldr	r0, [pc, #96]	; (800c618 <_Balloc+0x7c>)
 800c5b6:	216b      	movs	r1, #107	; 0x6b
 800c5b8:	f000 fdaa 	bl	800d110 <__assert_func>
 800c5bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5c0:	6006      	str	r6, [r0, #0]
 800c5c2:	60c6      	str	r6, [r0, #12]
 800c5c4:	69e6      	ldr	r6, [r4, #28]
 800c5c6:	68f3      	ldr	r3, [r6, #12]
 800c5c8:	b183      	cbz	r3, 800c5ec <_Balloc+0x50>
 800c5ca:	69e3      	ldr	r3, [r4, #28]
 800c5cc:	68db      	ldr	r3, [r3, #12]
 800c5ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5d2:	b9b8      	cbnz	r0, 800c604 <_Balloc+0x68>
 800c5d4:	2101      	movs	r1, #1
 800c5d6:	fa01 f605 	lsl.w	r6, r1, r5
 800c5da:	1d72      	adds	r2, r6, #5
 800c5dc:	0092      	lsls	r2, r2, #2
 800c5de:	4620      	mov	r0, r4
 800c5e0:	f000 fdb4 	bl	800d14c <_calloc_r>
 800c5e4:	b160      	cbz	r0, 800c600 <_Balloc+0x64>
 800c5e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5ea:	e00e      	b.n	800c60a <_Balloc+0x6e>
 800c5ec:	2221      	movs	r2, #33	; 0x21
 800c5ee:	2104      	movs	r1, #4
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f000 fdab 	bl	800d14c <_calloc_r>
 800c5f6:	69e3      	ldr	r3, [r4, #28]
 800c5f8:	60f0      	str	r0, [r6, #12]
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d1e4      	bne.n	800c5ca <_Balloc+0x2e>
 800c600:	2000      	movs	r0, #0
 800c602:	bd70      	pop	{r4, r5, r6, pc}
 800c604:	6802      	ldr	r2, [r0, #0]
 800c606:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c60a:	2300      	movs	r3, #0
 800c60c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c610:	e7f7      	b.n	800c602 <_Balloc+0x66>
 800c612:	bf00      	nop
 800c614:	0800e059 	.word	0x0800e059
 800c618:	0800e0d9 	.word	0x0800e0d9

0800c61c <_Bfree>:
 800c61c:	b570      	push	{r4, r5, r6, lr}
 800c61e:	69c6      	ldr	r6, [r0, #28]
 800c620:	4605      	mov	r5, r0
 800c622:	460c      	mov	r4, r1
 800c624:	b976      	cbnz	r6, 800c644 <_Bfree+0x28>
 800c626:	2010      	movs	r0, #16
 800c628:	f7ff ff04 	bl	800c434 <malloc>
 800c62c:	4602      	mov	r2, r0
 800c62e:	61e8      	str	r0, [r5, #28]
 800c630:	b920      	cbnz	r0, 800c63c <_Bfree+0x20>
 800c632:	4b09      	ldr	r3, [pc, #36]	; (800c658 <_Bfree+0x3c>)
 800c634:	4809      	ldr	r0, [pc, #36]	; (800c65c <_Bfree+0x40>)
 800c636:	218f      	movs	r1, #143	; 0x8f
 800c638:	f000 fd6a 	bl	800d110 <__assert_func>
 800c63c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c640:	6006      	str	r6, [r0, #0]
 800c642:	60c6      	str	r6, [r0, #12]
 800c644:	b13c      	cbz	r4, 800c656 <_Bfree+0x3a>
 800c646:	69eb      	ldr	r3, [r5, #28]
 800c648:	6862      	ldr	r2, [r4, #4]
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c650:	6021      	str	r1, [r4, #0]
 800c652:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c656:	bd70      	pop	{r4, r5, r6, pc}
 800c658:	0800e059 	.word	0x0800e059
 800c65c:	0800e0d9 	.word	0x0800e0d9

0800c660 <__multadd>:
 800c660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c664:	690d      	ldr	r5, [r1, #16]
 800c666:	4607      	mov	r7, r0
 800c668:	460c      	mov	r4, r1
 800c66a:	461e      	mov	r6, r3
 800c66c:	f101 0c14 	add.w	ip, r1, #20
 800c670:	2000      	movs	r0, #0
 800c672:	f8dc 3000 	ldr.w	r3, [ip]
 800c676:	b299      	uxth	r1, r3
 800c678:	fb02 6101 	mla	r1, r2, r1, r6
 800c67c:	0c1e      	lsrs	r6, r3, #16
 800c67e:	0c0b      	lsrs	r3, r1, #16
 800c680:	fb02 3306 	mla	r3, r2, r6, r3
 800c684:	b289      	uxth	r1, r1
 800c686:	3001      	adds	r0, #1
 800c688:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c68c:	4285      	cmp	r5, r0
 800c68e:	f84c 1b04 	str.w	r1, [ip], #4
 800c692:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c696:	dcec      	bgt.n	800c672 <__multadd+0x12>
 800c698:	b30e      	cbz	r6, 800c6de <__multadd+0x7e>
 800c69a:	68a3      	ldr	r3, [r4, #8]
 800c69c:	42ab      	cmp	r3, r5
 800c69e:	dc19      	bgt.n	800c6d4 <__multadd+0x74>
 800c6a0:	6861      	ldr	r1, [r4, #4]
 800c6a2:	4638      	mov	r0, r7
 800c6a4:	3101      	adds	r1, #1
 800c6a6:	f7ff ff79 	bl	800c59c <_Balloc>
 800c6aa:	4680      	mov	r8, r0
 800c6ac:	b928      	cbnz	r0, 800c6ba <__multadd+0x5a>
 800c6ae:	4602      	mov	r2, r0
 800c6b0:	4b0c      	ldr	r3, [pc, #48]	; (800c6e4 <__multadd+0x84>)
 800c6b2:	480d      	ldr	r0, [pc, #52]	; (800c6e8 <__multadd+0x88>)
 800c6b4:	21ba      	movs	r1, #186	; 0xba
 800c6b6:	f000 fd2b 	bl	800d110 <__assert_func>
 800c6ba:	6922      	ldr	r2, [r4, #16]
 800c6bc:	3202      	adds	r2, #2
 800c6be:	f104 010c 	add.w	r1, r4, #12
 800c6c2:	0092      	lsls	r2, r2, #2
 800c6c4:	300c      	adds	r0, #12
 800c6c6:	f000 fd15 	bl	800d0f4 <memcpy>
 800c6ca:	4621      	mov	r1, r4
 800c6cc:	4638      	mov	r0, r7
 800c6ce:	f7ff ffa5 	bl	800c61c <_Bfree>
 800c6d2:	4644      	mov	r4, r8
 800c6d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6d8:	3501      	adds	r5, #1
 800c6da:	615e      	str	r6, [r3, #20]
 800c6dc:	6125      	str	r5, [r4, #16]
 800c6de:	4620      	mov	r0, r4
 800c6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6e4:	0800e0c8 	.word	0x0800e0c8
 800c6e8:	0800e0d9 	.word	0x0800e0d9

0800c6ec <__hi0bits>:
 800c6ec:	0c03      	lsrs	r3, r0, #16
 800c6ee:	041b      	lsls	r3, r3, #16
 800c6f0:	b9d3      	cbnz	r3, 800c728 <__hi0bits+0x3c>
 800c6f2:	0400      	lsls	r0, r0, #16
 800c6f4:	2310      	movs	r3, #16
 800c6f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c6fa:	bf04      	itt	eq
 800c6fc:	0200      	lsleq	r0, r0, #8
 800c6fe:	3308      	addeq	r3, #8
 800c700:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c704:	bf04      	itt	eq
 800c706:	0100      	lsleq	r0, r0, #4
 800c708:	3304      	addeq	r3, #4
 800c70a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c70e:	bf04      	itt	eq
 800c710:	0080      	lsleq	r0, r0, #2
 800c712:	3302      	addeq	r3, #2
 800c714:	2800      	cmp	r0, #0
 800c716:	db05      	blt.n	800c724 <__hi0bits+0x38>
 800c718:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c71c:	f103 0301 	add.w	r3, r3, #1
 800c720:	bf08      	it	eq
 800c722:	2320      	moveq	r3, #32
 800c724:	4618      	mov	r0, r3
 800c726:	4770      	bx	lr
 800c728:	2300      	movs	r3, #0
 800c72a:	e7e4      	b.n	800c6f6 <__hi0bits+0xa>

0800c72c <__lo0bits>:
 800c72c:	6803      	ldr	r3, [r0, #0]
 800c72e:	f013 0207 	ands.w	r2, r3, #7
 800c732:	d00c      	beq.n	800c74e <__lo0bits+0x22>
 800c734:	07d9      	lsls	r1, r3, #31
 800c736:	d422      	bmi.n	800c77e <__lo0bits+0x52>
 800c738:	079a      	lsls	r2, r3, #30
 800c73a:	bf49      	itett	mi
 800c73c:	085b      	lsrmi	r3, r3, #1
 800c73e:	089b      	lsrpl	r3, r3, #2
 800c740:	6003      	strmi	r3, [r0, #0]
 800c742:	2201      	movmi	r2, #1
 800c744:	bf5c      	itt	pl
 800c746:	6003      	strpl	r3, [r0, #0]
 800c748:	2202      	movpl	r2, #2
 800c74a:	4610      	mov	r0, r2
 800c74c:	4770      	bx	lr
 800c74e:	b299      	uxth	r1, r3
 800c750:	b909      	cbnz	r1, 800c756 <__lo0bits+0x2a>
 800c752:	0c1b      	lsrs	r3, r3, #16
 800c754:	2210      	movs	r2, #16
 800c756:	b2d9      	uxtb	r1, r3
 800c758:	b909      	cbnz	r1, 800c75e <__lo0bits+0x32>
 800c75a:	3208      	adds	r2, #8
 800c75c:	0a1b      	lsrs	r3, r3, #8
 800c75e:	0719      	lsls	r1, r3, #28
 800c760:	bf04      	itt	eq
 800c762:	091b      	lsreq	r3, r3, #4
 800c764:	3204      	addeq	r2, #4
 800c766:	0799      	lsls	r1, r3, #30
 800c768:	bf04      	itt	eq
 800c76a:	089b      	lsreq	r3, r3, #2
 800c76c:	3202      	addeq	r2, #2
 800c76e:	07d9      	lsls	r1, r3, #31
 800c770:	d403      	bmi.n	800c77a <__lo0bits+0x4e>
 800c772:	085b      	lsrs	r3, r3, #1
 800c774:	f102 0201 	add.w	r2, r2, #1
 800c778:	d003      	beq.n	800c782 <__lo0bits+0x56>
 800c77a:	6003      	str	r3, [r0, #0]
 800c77c:	e7e5      	b.n	800c74a <__lo0bits+0x1e>
 800c77e:	2200      	movs	r2, #0
 800c780:	e7e3      	b.n	800c74a <__lo0bits+0x1e>
 800c782:	2220      	movs	r2, #32
 800c784:	e7e1      	b.n	800c74a <__lo0bits+0x1e>
	...

0800c788 <__i2b>:
 800c788:	b510      	push	{r4, lr}
 800c78a:	460c      	mov	r4, r1
 800c78c:	2101      	movs	r1, #1
 800c78e:	f7ff ff05 	bl	800c59c <_Balloc>
 800c792:	4602      	mov	r2, r0
 800c794:	b928      	cbnz	r0, 800c7a2 <__i2b+0x1a>
 800c796:	4b05      	ldr	r3, [pc, #20]	; (800c7ac <__i2b+0x24>)
 800c798:	4805      	ldr	r0, [pc, #20]	; (800c7b0 <__i2b+0x28>)
 800c79a:	f240 1145 	movw	r1, #325	; 0x145
 800c79e:	f000 fcb7 	bl	800d110 <__assert_func>
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	6144      	str	r4, [r0, #20]
 800c7a6:	6103      	str	r3, [r0, #16]
 800c7a8:	bd10      	pop	{r4, pc}
 800c7aa:	bf00      	nop
 800c7ac:	0800e0c8 	.word	0x0800e0c8
 800c7b0:	0800e0d9 	.word	0x0800e0d9

0800c7b4 <__multiply>:
 800c7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b8:	4691      	mov	r9, r2
 800c7ba:	690a      	ldr	r2, [r1, #16]
 800c7bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	bfb8      	it	lt
 800c7c4:	460b      	movlt	r3, r1
 800c7c6:	460c      	mov	r4, r1
 800c7c8:	bfbc      	itt	lt
 800c7ca:	464c      	movlt	r4, r9
 800c7cc:	4699      	movlt	r9, r3
 800c7ce:	6927      	ldr	r7, [r4, #16]
 800c7d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c7d4:	68a3      	ldr	r3, [r4, #8]
 800c7d6:	6861      	ldr	r1, [r4, #4]
 800c7d8:	eb07 060a 	add.w	r6, r7, sl
 800c7dc:	42b3      	cmp	r3, r6
 800c7de:	b085      	sub	sp, #20
 800c7e0:	bfb8      	it	lt
 800c7e2:	3101      	addlt	r1, #1
 800c7e4:	f7ff feda 	bl	800c59c <_Balloc>
 800c7e8:	b930      	cbnz	r0, 800c7f8 <__multiply+0x44>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	4b44      	ldr	r3, [pc, #272]	; (800c900 <__multiply+0x14c>)
 800c7ee:	4845      	ldr	r0, [pc, #276]	; (800c904 <__multiply+0x150>)
 800c7f0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c7f4:	f000 fc8c 	bl	800d110 <__assert_func>
 800c7f8:	f100 0514 	add.w	r5, r0, #20
 800c7fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c800:	462b      	mov	r3, r5
 800c802:	2200      	movs	r2, #0
 800c804:	4543      	cmp	r3, r8
 800c806:	d321      	bcc.n	800c84c <__multiply+0x98>
 800c808:	f104 0314 	add.w	r3, r4, #20
 800c80c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c810:	f109 0314 	add.w	r3, r9, #20
 800c814:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c818:	9202      	str	r2, [sp, #8]
 800c81a:	1b3a      	subs	r2, r7, r4
 800c81c:	3a15      	subs	r2, #21
 800c81e:	f022 0203 	bic.w	r2, r2, #3
 800c822:	3204      	adds	r2, #4
 800c824:	f104 0115 	add.w	r1, r4, #21
 800c828:	428f      	cmp	r7, r1
 800c82a:	bf38      	it	cc
 800c82c:	2204      	movcc	r2, #4
 800c82e:	9201      	str	r2, [sp, #4]
 800c830:	9a02      	ldr	r2, [sp, #8]
 800c832:	9303      	str	r3, [sp, #12]
 800c834:	429a      	cmp	r2, r3
 800c836:	d80c      	bhi.n	800c852 <__multiply+0x9e>
 800c838:	2e00      	cmp	r6, #0
 800c83a:	dd03      	ble.n	800c844 <__multiply+0x90>
 800c83c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c840:	2b00      	cmp	r3, #0
 800c842:	d05b      	beq.n	800c8fc <__multiply+0x148>
 800c844:	6106      	str	r6, [r0, #16]
 800c846:	b005      	add	sp, #20
 800c848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c84c:	f843 2b04 	str.w	r2, [r3], #4
 800c850:	e7d8      	b.n	800c804 <__multiply+0x50>
 800c852:	f8b3 a000 	ldrh.w	sl, [r3]
 800c856:	f1ba 0f00 	cmp.w	sl, #0
 800c85a:	d024      	beq.n	800c8a6 <__multiply+0xf2>
 800c85c:	f104 0e14 	add.w	lr, r4, #20
 800c860:	46a9      	mov	r9, r5
 800c862:	f04f 0c00 	mov.w	ip, #0
 800c866:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c86a:	f8d9 1000 	ldr.w	r1, [r9]
 800c86e:	fa1f fb82 	uxth.w	fp, r2
 800c872:	b289      	uxth	r1, r1
 800c874:	fb0a 110b 	mla	r1, sl, fp, r1
 800c878:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c87c:	f8d9 2000 	ldr.w	r2, [r9]
 800c880:	4461      	add	r1, ip
 800c882:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c886:	fb0a c20b 	mla	r2, sl, fp, ip
 800c88a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c88e:	b289      	uxth	r1, r1
 800c890:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c894:	4577      	cmp	r7, lr
 800c896:	f849 1b04 	str.w	r1, [r9], #4
 800c89a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c89e:	d8e2      	bhi.n	800c866 <__multiply+0xb2>
 800c8a0:	9a01      	ldr	r2, [sp, #4]
 800c8a2:	f845 c002 	str.w	ip, [r5, r2]
 800c8a6:	9a03      	ldr	r2, [sp, #12]
 800c8a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c8ac:	3304      	adds	r3, #4
 800c8ae:	f1b9 0f00 	cmp.w	r9, #0
 800c8b2:	d021      	beq.n	800c8f8 <__multiply+0x144>
 800c8b4:	6829      	ldr	r1, [r5, #0]
 800c8b6:	f104 0c14 	add.w	ip, r4, #20
 800c8ba:	46ae      	mov	lr, r5
 800c8bc:	f04f 0a00 	mov.w	sl, #0
 800c8c0:	f8bc b000 	ldrh.w	fp, [ip]
 800c8c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c8c8:	fb09 220b 	mla	r2, r9, fp, r2
 800c8cc:	4452      	add	r2, sl
 800c8ce:	b289      	uxth	r1, r1
 800c8d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c8d4:	f84e 1b04 	str.w	r1, [lr], #4
 800c8d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c8dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8e0:	f8be 1000 	ldrh.w	r1, [lr]
 800c8e4:	fb09 110a 	mla	r1, r9, sl, r1
 800c8e8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c8ec:	4567      	cmp	r7, ip
 800c8ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8f2:	d8e5      	bhi.n	800c8c0 <__multiply+0x10c>
 800c8f4:	9a01      	ldr	r2, [sp, #4]
 800c8f6:	50a9      	str	r1, [r5, r2]
 800c8f8:	3504      	adds	r5, #4
 800c8fa:	e799      	b.n	800c830 <__multiply+0x7c>
 800c8fc:	3e01      	subs	r6, #1
 800c8fe:	e79b      	b.n	800c838 <__multiply+0x84>
 800c900:	0800e0c8 	.word	0x0800e0c8
 800c904:	0800e0d9 	.word	0x0800e0d9

0800c908 <__pow5mult>:
 800c908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c90c:	4615      	mov	r5, r2
 800c90e:	f012 0203 	ands.w	r2, r2, #3
 800c912:	4606      	mov	r6, r0
 800c914:	460f      	mov	r7, r1
 800c916:	d007      	beq.n	800c928 <__pow5mult+0x20>
 800c918:	4c25      	ldr	r4, [pc, #148]	; (800c9b0 <__pow5mult+0xa8>)
 800c91a:	3a01      	subs	r2, #1
 800c91c:	2300      	movs	r3, #0
 800c91e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c922:	f7ff fe9d 	bl	800c660 <__multadd>
 800c926:	4607      	mov	r7, r0
 800c928:	10ad      	asrs	r5, r5, #2
 800c92a:	d03d      	beq.n	800c9a8 <__pow5mult+0xa0>
 800c92c:	69f4      	ldr	r4, [r6, #28]
 800c92e:	b97c      	cbnz	r4, 800c950 <__pow5mult+0x48>
 800c930:	2010      	movs	r0, #16
 800c932:	f7ff fd7f 	bl	800c434 <malloc>
 800c936:	4602      	mov	r2, r0
 800c938:	61f0      	str	r0, [r6, #28]
 800c93a:	b928      	cbnz	r0, 800c948 <__pow5mult+0x40>
 800c93c:	4b1d      	ldr	r3, [pc, #116]	; (800c9b4 <__pow5mult+0xac>)
 800c93e:	481e      	ldr	r0, [pc, #120]	; (800c9b8 <__pow5mult+0xb0>)
 800c940:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c944:	f000 fbe4 	bl	800d110 <__assert_func>
 800c948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c94c:	6004      	str	r4, [r0, #0]
 800c94e:	60c4      	str	r4, [r0, #12]
 800c950:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c958:	b94c      	cbnz	r4, 800c96e <__pow5mult+0x66>
 800c95a:	f240 2171 	movw	r1, #625	; 0x271
 800c95e:	4630      	mov	r0, r6
 800c960:	f7ff ff12 	bl	800c788 <__i2b>
 800c964:	2300      	movs	r3, #0
 800c966:	f8c8 0008 	str.w	r0, [r8, #8]
 800c96a:	4604      	mov	r4, r0
 800c96c:	6003      	str	r3, [r0, #0]
 800c96e:	f04f 0900 	mov.w	r9, #0
 800c972:	07eb      	lsls	r3, r5, #31
 800c974:	d50a      	bpl.n	800c98c <__pow5mult+0x84>
 800c976:	4639      	mov	r1, r7
 800c978:	4622      	mov	r2, r4
 800c97a:	4630      	mov	r0, r6
 800c97c:	f7ff ff1a 	bl	800c7b4 <__multiply>
 800c980:	4639      	mov	r1, r7
 800c982:	4680      	mov	r8, r0
 800c984:	4630      	mov	r0, r6
 800c986:	f7ff fe49 	bl	800c61c <_Bfree>
 800c98a:	4647      	mov	r7, r8
 800c98c:	106d      	asrs	r5, r5, #1
 800c98e:	d00b      	beq.n	800c9a8 <__pow5mult+0xa0>
 800c990:	6820      	ldr	r0, [r4, #0]
 800c992:	b938      	cbnz	r0, 800c9a4 <__pow5mult+0x9c>
 800c994:	4622      	mov	r2, r4
 800c996:	4621      	mov	r1, r4
 800c998:	4630      	mov	r0, r6
 800c99a:	f7ff ff0b 	bl	800c7b4 <__multiply>
 800c99e:	6020      	str	r0, [r4, #0]
 800c9a0:	f8c0 9000 	str.w	r9, [r0]
 800c9a4:	4604      	mov	r4, r0
 800c9a6:	e7e4      	b.n	800c972 <__pow5mult+0x6a>
 800c9a8:	4638      	mov	r0, r7
 800c9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9ae:	bf00      	nop
 800c9b0:	0800e228 	.word	0x0800e228
 800c9b4:	0800e059 	.word	0x0800e059
 800c9b8:	0800e0d9 	.word	0x0800e0d9

0800c9bc <__lshift>:
 800c9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c0:	460c      	mov	r4, r1
 800c9c2:	6849      	ldr	r1, [r1, #4]
 800c9c4:	6923      	ldr	r3, [r4, #16]
 800c9c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c9ca:	68a3      	ldr	r3, [r4, #8]
 800c9cc:	4607      	mov	r7, r0
 800c9ce:	4691      	mov	r9, r2
 800c9d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c9d4:	f108 0601 	add.w	r6, r8, #1
 800c9d8:	42b3      	cmp	r3, r6
 800c9da:	db0b      	blt.n	800c9f4 <__lshift+0x38>
 800c9dc:	4638      	mov	r0, r7
 800c9de:	f7ff fddd 	bl	800c59c <_Balloc>
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	b948      	cbnz	r0, 800c9fa <__lshift+0x3e>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	4b28      	ldr	r3, [pc, #160]	; (800ca8c <__lshift+0xd0>)
 800c9ea:	4829      	ldr	r0, [pc, #164]	; (800ca90 <__lshift+0xd4>)
 800c9ec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c9f0:	f000 fb8e 	bl	800d110 <__assert_func>
 800c9f4:	3101      	adds	r1, #1
 800c9f6:	005b      	lsls	r3, r3, #1
 800c9f8:	e7ee      	b.n	800c9d8 <__lshift+0x1c>
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	f100 0114 	add.w	r1, r0, #20
 800ca00:	f100 0210 	add.w	r2, r0, #16
 800ca04:	4618      	mov	r0, r3
 800ca06:	4553      	cmp	r3, sl
 800ca08:	db33      	blt.n	800ca72 <__lshift+0xb6>
 800ca0a:	6920      	ldr	r0, [r4, #16]
 800ca0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca10:	f104 0314 	add.w	r3, r4, #20
 800ca14:	f019 091f 	ands.w	r9, r9, #31
 800ca18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca20:	d02b      	beq.n	800ca7a <__lshift+0xbe>
 800ca22:	f1c9 0e20 	rsb	lr, r9, #32
 800ca26:	468a      	mov	sl, r1
 800ca28:	2200      	movs	r2, #0
 800ca2a:	6818      	ldr	r0, [r3, #0]
 800ca2c:	fa00 f009 	lsl.w	r0, r0, r9
 800ca30:	4310      	orrs	r0, r2
 800ca32:	f84a 0b04 	str.w	r0, [sl], #4
 800ca36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca3a:	459c      	cmp	ip, r3
 800ca3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ca40:	d8f3      	bhi.n	800ca2a <__lshift+0x6e>
 800ca42:	ebac 0304 	sub.w	r3, ip, r4
 800ca46:	3b15      	subs	r3, #21
 800ca48:	f023 0303 	bic.w	r3, r3, #3
 800ca4c:	3304      	adds	r3, #4
 800ca4e:	f104 0015 	add.w	r0, r4, #21
 800ca52:	4584      	cmp	ip, r0
 800ca54:	bf38      	it	cc
 800ca56:	2304      	movcc	r3, #4
 800ca58:	50ca      	str	r2, [r1, r3]
 800ca5a:	b10a      	cbz	r2, 800ca60 <__lshift+0xa4>
 800ca5c:	f108 0602 	add.w	r6, r8, #2
 800ca60:	3e01      	subs	r6, #1
 800ca62:	4638      	mov	r0, r7
 800ca64:	612e      	str	r6, [r5, #16]
 800ca66:	4621      	mov	r1, r4
 800ca68:	f7ff fdd8 	bl	800c61c <_Bfree>
 800ca6c:	4628      	mov	r0, r5
 800ca6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca72:	f842 0f04 	str.w	r0, [r2, #4]!
 800ca76:	3301      	adds	r3, #1
 800ca78:	e7c5      	b.n	800ca06 <__lshift+0x4a>
 800ca7a:	3904      	subs	r1, #4
 800ca7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca80:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca84:	459c      	cmp	ip, r3
 800ca86:	d8f9      	bhi.n	800ca7c <__lshift+0xc0>
 800ca88:	e7ea      	b.n	800ca60 <__lshift+0xa4>
 800ca8a:	bf00      	nop
 800ca8c:	0800e0c8 	.word	0x0800e0c8
 800ca90:	0800e0d9 	.word	0x0800e0d9

0800ca94 <__mcmp>:
 800ca94:	b530      	push	{r4, r5, lr}
 800ca96:	6902      	ldr	r2, [r0, #16]
 800ca98:	690c      	ldr	r4, [r1, #16]
 800ca9a:	1b12      	subs	r2, r2, r4
 800ca9c:	d10e      	bne.n	800cabc <__mcmp+0x28>
 800ca9e:	f100 0314 	add.w	r3, r0, #20
 800caa2:	3114      	adds	r1, #20
 800caa4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800caa8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800caac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cab0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cab4:	42a5      	cmp	r5, r4
 800cab6:	d003      	beq.n	800cac0 <__mcmp+0x2c>
 800cab8:	d305      	bcc.n	800cac6 <__mcmp+0x32>
 800caba:	2201      	movs	r2, #1
 800cabc:	4610      	mov	r0, r2
 800cabe:	bd30      	pop	{r4, r5, pc}
 800cac0:	4283      	cmp	r3, r0
 800cac2:	d3f3      	bcc.n	800caac <__mcmp+0x18>
 800cac4:	e7fa      	b.n	800cabc <__mcmp+0x28>
 800cac6:	f04f 32ff 	mov.w	r2, #4294967295
 800caca:	e7f7      	b.n	800cabc <__mcmp+0x28>

0800cacc <__mdiff>:
 800cacc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad0:	460c      	mov	r4, r1
 800cad2:	4606      	mov	r6, r0
 800cad4:	4611      	mov	r1, r2
 800cad6:	4620      	mov	r0, r4
 800cad8:	4690      	mov	r8, r2
 800cada:	f7ff ffdb 	bl	800ca94 <__mcmp>
 800cade:	1e05      	subs	r5, r0, #0
 800cae0:	d110      	bne.n	800cb04 <__mdiff+0x38>
 800cae2:	4629      	mov	r1, r5
 800cae4:	4630      	mov	r0, r6
 800cae6:	f7ff fd59 	bl	800c59c <_Balloc>
 800caea:	b930      	cbnz	r0, 800cafa <__mdiff+0x2e>
 800caec:	4b3a      	ldr	r3, [pc, #232]	; (800cbd8 <__mdiff+0x10c>)
 800caee:	4602      	mov	r2, r0
 800caf0:	f240 2137 	movw	r1, #567	; 0x237
 800caf4:	4839      	ldr	r0, [pc, #228]	; (800cbdc <__mdiff+0x110>)
 800caf6:	f000 fb0b 	bl	800d110 <__assert_func>
 800cafa:	2301      	movs	r3, #1
 800cafc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb04:	bfa4      	itt	ge
 800cb06:	4643      	movge	r3, r8
 800cb08:	46a0      	movge	r8, r4
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cb10:	bfa6      	itte	ge
 800cb12:	461c      	movge	r4, r3
 800cb14:	2500      	movge	r5, #0
 800cb16:	2501      	movlt	r5, #1
 800cb18:	f7ff fd40 	bl	800c59c <_Balloc>
 800cb1c:	b920      	cbnz	r0, 800cb28 <__mdiff+0x5c>
 800cb1e:	4b2e      	ldr	r3, [pc, #184]	; (800cbd8 <__mdiff+0x10c>)
 800cb20:	4602      	mov	r2, r0
 800cb22:	f240 2145 	movw	r1, #581	; 0x245
 800cb26:	e7e5      	b.n	800caf4 <__mdiff+0x28>
 800cb28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cb2c:	6926      	ldr	r6, [r4, #16]
 800cb2e:	60c5      	str	r5, [r0, #12]
 800cb30:	f104 0914 	add.w	r9, r4, #20
 800cb34:	f108 0514 	add.w	r5, r8, #20
 800cb38:	f100 0e14 	add.w	lr, r0, #20
 800cb3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cb40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cb44:	f108 0210 	add.w	r2, r8, #16
 800cb48:	46f2      	mov	sl, lr
 800cb4a:	2100      	movs	r1, #0
 800cb4c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cb54:	fa11 f88b 	uxtah	r8, r1, fp
 800cb58:	b299      	uxth	r1, r3
 800cb5a:	0c1b      	lsrs	r3, r3, #16
 800cb5c:	eba8 0801 	sub.w	r8, r8, r1
 800cb60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cb64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cb68:	fa1f f888 	uxth.w	r8, r8
 800cb6c:	1419      	asrs	r1, r3, #16
 800cb6e:	454e      	cmp	r6, r9
 800cb70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cb74:	f84a 3b04 	str.w	r3, [sl], #4
 800cb78:	d8e8      	bhi.n	800cb4c <__mdiff+0x80>
 800cb7a:	1b33      	subs	r3, r6, r4
 800cb7c:	3b15      	subs	r3, #21
 800cb7e:	f023 0303 	bic.w	r3, r3, #3
 800cb82:	3304      	adds	r3, #4
 800cb84:	3415      	adds	r4, #21
 800cb86:	42a6      	cmp	r6, r4
 800cb88:	bf38      	it	cc
 800cb8a:	2304      	movcc	r3, #4
 800cb8c:	441d      	add	r5, r3
 800cb8e:	4473      	add	r3, lr
 800cb90:	469e      	mov	lr, r3
 800cb92:	462e      	mov	r6, r5
 800cb94:	4566      	cmp	r6, ip
 800cb96:	d30e      	bcc.n	800cbb6 <__mdiff+0xea>
 800cb98:	f10c 0203 	add.w	r2, ip, #3
 800cb9c:	1b52      	subs	r2, r2, r5
 800cb9e:	f022 0203 	bic.w	r2, r2, #3
 800cba2:	3d03      	subs	r5, #3
 800cba4:	45ac      	cmp	ip, r5
 800cba6:	bf38      	it	cc
 800cba8:	2200      	movcc	r2, #0
 800cbaa:	4413      	add	r3, r2
 800cbac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cbb0:	b17a      	cbz	r2, 800cbd2 <__mdiff+0x106>
 800cbb2:	6107      	str	r7, [r0, #16]
 800cbb4:	e7a4      	b.n	800cb00 <__mdiff+0x34>
 800cbb6:	f856 8b04 	ldr.w	r8, [r6], #4
 800cbba:	fa11 f288 	uxtah	r2, r1, r8
 800cbbe:	1414      	asrs	r4, r2, #16
 800cbc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cbc4:	b292      	uxth	r2, r2
 800cbc6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cbca:	f84e 2b04 	str.w	r2, [lr], #4
 800cbce:	1421      	asrs	r1, r4, #16
 800cbd0:	e7e0      	b.n	800cb94 <__mdiff+0xc8>
 800cbd2:	3f01      	subs	r7, #1
 800cbd4:	e7ea      	b.n	800cbac <__mdiff+0xe0>
 800cbd6:	bf00      	nop
 800cbd8:	0800e0c8 	.word	0x0800e0c8
 800cbdc:	0800e0d9 	.word	0x0800e0d9

0800cbe0 <__d2b>:
 800cbe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbe4:	460f      	mov	r7, r1
 800cbe6:	2101      	movs	r1, #1
 800cbe8:	ec59 8b10 	vmov	r8, r9, d0
 800cbec:	4616      	mov	r6, r2
 800cbee:	f7ff fcd5 	bl	800c59c <_Balloc>
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	b930      	cbnz	r0, 800cc04 <__d2b+0x24>
 800cbf6:	4602      	mov	r2, r0
 800cbf8:	4b24      	ldr	r3, [pc, #144]	; (800cc8c <__d2b+0xac>)
 800cbfa:	4825      	ldr	r0, [pc, #148]	; (800cc90 <__d2b+0xb0>)
 800cbfc:	f240 310f 	movw	r1, #783	; 0x30f
 800cc00:	f000 fa86 	bl	800d110 <__assert_func>
 800cc04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc0c:	bb2d      	cbnz	r5, 800cc5a <__d2b+0x7a>
 800cc0e:	9301      	str	r3, [sp, #4]
 800cc10:	f1b8 0300 	subs.w	r3, r8, #0
 800cc14:	d026      	beq.n	800cc64 <__d2b+0x84>
 800cc16:	4668      	mov	r0, sp
 800cc18:	9300      	str	r3, [sp, #0]
 800cc1a:	f7ff fd87 	bl	800c72c <__lo0bits>
 800cc1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cc22:	b1e8      	cbz	r0, 800cc60 <__d2b+0x80>
 800cc24:	f1c0 0320 	rsb	r3, r0, #32
 800cc28:	fa02 f303 	lsl.w	r3, r2, r3
 800cc2c:	430b      	orrs	r3, r1
 800cc2e:	40c2      	lsrs	r2, r0
 800cc30:	6163      	str	r3, [r4, #20]
 800cc32:	9201      	str	r2, [sp, #4]
 800cc34:	9b01      	ldr	r3, [sp, #4]
 800cc36:	61a3      	str	r3, [r4, #24]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	bf14      	ite	ne
 800cc3c:	2202      	movne	r2, #2
 800cc3e:	2201      	moveq	r2, #1
 800cc40:	6122      	str	r2, [r4, #16]
 800cc42:	b1bd      	cbz	r5, 800cc74 <__d2b+0x94>
 800cc44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc48:	4405      	add	r5, r0
 800cc4a:	603d      	str	r5, [r7, #0]
 800cc4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc50:	6030      	str	r0, [r6, #0]
 800cc52:	4620      	mov	r0, r4
 800cc54:	b003      	add	sp, #12
 800cc56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc5e:	e7d6      	b.n	800cc0e <__d2b+0x2e>
 800cc60:	6161      	str	r1, [r4, #20]
 800cc62:	e7e7      	b.n	800cc34 <__d2b+0x54>
 800cc64:	a801      	add	r0, sp, #4
 800cc66:	f7ff fd61 	bl	800c72c <__lo0bits>
 800cc6a:	9b01      	ldr	r3, [sp, #4]
 800cc6c:	6163      	str	r3, [r4, #20]
 800cc6e:	3020      	adds	r0, #32
 800cc70:	2201      	movs	r2, #1
 800cc72:	e7e5      	b.n	800cc40 <__d2b+0x60>
 800cc74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cc7c:	6038      	str	r0, [r7, #0]
 800cc7e:	6918      	ldr	r0, [r3, #16]
 800cc80:	f7ff fd34 	bl	800c6ec <__hi0bits>
 800cc84:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc88:	e7e2      	b.n	800cc50 <__d2b+0x70>
 800cc8a:	bf00      	nop
 800cc8c:	0800e0c8 	.word	0x0800e0c8
 800cc90:	0800e0d9 	.word	0x0800e0d9

0800cc94 <__ssputs_r>:
 800cc94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc98:	688e      	ldr	r6, [r1, #8]
 800cc9a:	461f      	mov	r7, r3
 800cc9c:	42be      	cmp	r6, r7
 800cc9e:	680b      	ldr	r3, [r1, #0]
 800cca0:	4682      	mov	sl, r0
 800cca2:	460c      	mov	r4, r1
 800cca4:	4690      	mov	r8, r2
 800cca6:	d82c      	bhi.n	800cd02 <__ssputs_r+0x6e>
 800cca8:	898a      	ldrh	r2, [r1, #12]
 800ccaa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ccae:	d026      	beq.n	800ccfe <__ssputs_r+0x6a>
 800ccb0:	6965      	ldr	r5, [r4, #20]
 800ccb2:	6909      	ldr	r1, [r1, #16]
 800ccb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccb8:	eba3 0901 	sub.w	r9, r3, r1
 800ccbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ccc0:	1c7b      	adds	r3, r7, #1
 800ccc2:	444b      	add	r3, r9
 800ccc4:	106d      	asrs	r5, r5, #1
 800ccc6:	429d      	cmp	r5, r3
 800ccc8:	bf38      	it	cc
 800ccca:	461d      	movcc	r5, r3
 800cccc:	0553      	lsls	r3, r2, #21
 800ccce:	d527      	bpl.n	800cd20 <__ssputs_r+0x8c>
 800ccd0:	4629      	mov	r1, r5
 800ccd2:	f7ff fbd7 	bl	800c484 <_malloc_r>
 800ccd6:	4606      	mov	r6, r0
 800ccd8:	b360      	cbz	r0, 800cd34 <__ssputs_r+0xa0>
 800ccda:	6921      	ldr	r1, [r4, #16]
 800ccdc:	464a      	mov	r2, r9
 800ccde:	f000 fa09 	bl	800d0f4 <memcpy>
 800cce2:	89a3      	ldrh	r3, [r4, #12]
 800cce4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccec:	81a3      	strh	r3, [r4, #12]
 800ccee:	6126      	str	r6, [r4, #16]
 800ccf0:	6165      	str	r5, [r4, #20]
 800ccf2:	444e      	add	r6, r9
 800ccf4:	eba5 0509 	sub.w	r5, r5, r9
 800ccf8:	6026      	str	r6, [r4, #0]
 800ccfa:	60a5      	str	r5, [r4, #8]
 800ccfc:	463e      	mov	r6, r7
 800ccfe:	42be      	cmp	r6, r7
 800cd00:	d900      	bls.n	800cd04 <__ssputs_r+0x70>
 800cd02:	463e      	mov	r6, r7
 800cd04:	6820      	ldr	r0, [r4, #0]
 800cd06:	4632      	mov	r2, r6
 800cd08:	4641      	mov	r1, r8
 800cd0a:	f000 f9c9 	bl	800d0a0 <memmove>
 800cd0e:	68a3      	ldr	r3, [r4, #8]
 800cd10:	1b9b      	subs	r3, r3, r6
 800cd12:	60a3      	str	r3, [r4, #8]
 800cd14:	6823      	ldr	r3, [r4, #0]
 800cd16:	4433      	add	r3, r6
 800cd18:	6023      	str	r3, [r4, #0]
 800cd1a:	2000      	movs	r0, #0
 800cd1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd20:	462a      	mov	r2, r5
 800cd22:	f000 fa3b 	bl	800d19c <_realloc_r>
 800cd26:	4606      	mov	r6, r0
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	d1e0      	bne.n	800ccee <__ssputs_r+0x5a>
 800cd2c:	6921      	ldr	r1, [r4, #16]
 800cd2e:	4650      	mov	r0, sl
 800cd30:	f7ff fb34 	bl	800c39c <_free_r>
 800cd34:	230c      	movs	r3, #12
 800cd36:	f8ca 3000 	str.w	r3, [sl]
 800cd3a:	89a3      	ldrh	r3, [r4, #12]
 800cd3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd40:	81a3      	strh	r3, [r4, #12]
 800cd42:	f04f 30ff 	mov.w	r0, #4294967295
 800cd46:	e7e9      	b.n	800cd1c <__ssputs_r+0x88>

0800cd48 <_svfiprintf_r>:
 800cd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4c:	4698      	mov	r8, r3
 800cd4e:	898b      	ldrh	r3, [r1, #12]
 800cd50:	061b      	lsls	r3, r3, #24
 800cd52:	b09d      	sub	sp, #116	; 0x74
 800cd54:	4607      	mov	r7, r0
 800cd56:	460d      	mov	r5, r1
 800cd58:	4614      	mov	r4, r2
 800cd5a:	d50e      	bpl.n	800cd7a <_svfiprintf_r+0x32>
 800cd5c:	690b      	ldr	r3, [r1, #16]
 800cd5e:	b963      	cbnz	r3, 800cd7a <_svfiprintf_r+0x32>
 800cd60:	2140      	movs	r1, #64	; 0x40
 800cd62:	f7ff fb8f 	bl	800c484 <_malloc_r>
 800cd66:	6028      	str	r0, [r5, #0]
 800cd68:	6128      	str	r0, [r5, #16]
 800cd6a:	b920      	cbnz	r0, 800cd76 <_svfiprintf_r+0x2e>
 800cd6c:	230c      	movs	r3, #12
 800cd6e:	603b      	str	r3, [r7, #0]
 800cd70:	f04f 30ff 	mov.w	r0, #4294967295
 800cd74:	e0d0      	b.n	800cf18 <_svfiprintf_r+0x1d0>
 800cd76:	2340      	movs	r3, #64	; 0x40
 800cd78:	616b      	str	r3, [r5, #20]
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd7e:	2320      	movs	r3, #32
 800cd80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd84:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd88:	2330      	movs	r3, #48	; 0x30
 800cd8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cf30 <_svfiprintf_r+0x1e8>
 800cd8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd92:	f04f 0901 	mov.w	r9, #1
 800cd96:	4623      	mov	r3, r4
 800cd98:	469a      	mov	sl, r3
 800cd9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd9e:	b10a      	cbz	r2, 800cda4 <_svfiprintf_r+0x5c>
 800cda0:	2a25      	cmp	r2, #37	; 0x25
 800cda2:	d1f9      	bne.n	800cd98 <_svfiprintf_r+0x50>
 800cda4:	ebba 0b04 	subs.w	fp, sl, r4
 800cda8:	d00b      	beq.n	800cdc2 <_svfiprintf_r+0x7a>
 800cdaa:	465b      	mov	r3, fp
 800cdac:	4622      	mov	r2, r4
 800cdae:	4629      	mov	r1, r5
 800cdb0:	4638      	mov	r0, r7
 800cdb2:	f7ff ff6f 	bl	800cc94 <__ssputs_r>
 800cdb6:	3001      	adds	r0, #1
 800cdb8:	f000 80a9 	beq.w	800cf0e <_svfiprintf_r+0x1c6>
 800cdbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdbe:	445a      	add	r2, fp
 800cdc0:	9209      	str	r2, [sp, #36]	; 0x24
 800cdc2:	f89a 3000 	ldrb.w	r3, [sl]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	f000 80a1 	beq.w	800cf0e <_svfiprintf_r+0x1c6>
 800cdcc:	2300      	movs	r3, #0
 800cdce:	f04f 32ff 	mov.w	r2, #4294967295
 800cdd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdd6:	f10a 0a01 	add.w	sl, sl, #1
 800cdda:	9304      	str	r3, [sp, #16]
 800cddc:	9307      	str	r3, [sp, #28]
 800cdde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cde2:	931a      	str	r3, [sp, #104]	; 0x68
 800cde4:	4654      	mov	r4, sl
 800cde6:	2205      	movs	r2, #5
 800cde8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdec:	4850      	ldr	r0, [pc, #320]	; (800cf30 <_svfiprintf_r+0x1e8>)
 800cdee:	f7f3 f9ef 	bl	80001d0 <memchr>
 800cdf2:	9a04      	ldr	r2, [sp, #16]
 800cdf4:	b9d8      	cbnz	r0, 800ce2e <_svfiprintf_r+0xe6>
 800cdf6:	06d0      	lsls	r0, r2, #27
 800cdf8:	bf44      	itt	mi
 800cdfa:	2320      	movmi	r3, #32
 800cdfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce00:	0711      	lsls	r1, r2, #28
 800ce02:	bf44      	itt	mi
 800ce04:	232b      	movmi	r3, #43	; 0x2b
 800ce06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce0a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce0e:	2b2a      	cmp	r3, #42	; 0x2a
 800ce10:	d015      	beq.n	800ce3e <_svfiprintf_r+0xf6>
 800ce12:	9a07      	ldr	r2, [sp, #28]
 800ce14:	4654      	mov	r4, sl
 800ce16:	2000      	movs	r0, #0
 800ce18:	f04f 0c0a 	mov.w	ip, #10
 800ce1c:	4621      	mov	r1, r4
 800ce1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce22:	3b30      	subs	r3, #48	; 0x30
 800ce24:	2b09      	cmp	r3, #9
 800ce26:	d94d      	bls.n	800cec4 <_svfiprintf_r+0x17c>
 800ce28:	b1b0      	cbz	r0, 800ce58 <_svfiprintf_r+0x110>
 800ce2a:	9207      	str	r2, [sp, #28]
 800ce2c:	e014      	b.n	800ce58 <_svfiprintf_r+0x110>
 800ce2e:	eba0 0308 	sub.w	r3, r0, r8
 800ce32:	fa09 f303 	lsl.w	r3, r9, r3
 800ce36:	4313      	orrs	r3, r2
 800ce38:	9304      	str	r3, [sp, #16]
 800ce3a:	46a2      	mov	sl, r4
 800ce3c:	e7d2      	b.n	800cde4 <_svfiprintf_r+0x9c>
 800ce3e:	9b03      	ldr	r3, [sp, #12]
 800ce40:	1d19      	adds	r1, r3, #4
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	9103      	str	r1, [sp, #12]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	bfbb      	ittet	lt
 800ce4a:	425b      	neglt	r3, r3
 800ce4c:	f042 0202 	orrlt.w	r2, r2, #2
 800ce50:	9307      	strge	r3, [sp, #28]
 800ce52:	9307      	strlt	r3, [sp, #28]
 800ce54:	bfb8      	it	lt
 800ce56:	9204      	strlt	r2, [sp, #16]
 800ce58:	7823      	ldrb	r3, [r4, #0]
 800ce5a:	2b2e      	cmp	r3, #46	; 0x2e
 800ce5c:	d10c      	bne.n	800ce78 <_svfiprintf_r+0x130>
 800ce5e:	7863      	ldrb	r3, [r4, #1]
 800ce60:	2b2a      	cmp	r3, #42	; 0x2a
 800ce62:	d134      	bne.n	800cece <_svfiprintf_r+0x186>
 800ce64:	9b03      	ldr	r3, [sp, #12]
 800ce66:	1d1a      	adds	r2, r3, #4
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	9203      	str	r2, [sp, #12]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	bfb8      	it	lt
 800ce70:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce74:	3402      	adds	r4, #2
 800ce76:	9305      	str	r3, [sp, #20]
 800ce78:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf40 <_svfiprintf_r+0x1f8>
 800ce7c:	7821      	ldrb	r1, [r4, #0]
 800ce7e:	2203      	movs	r2, #3
 800ce80:	4650      	mov	r0, sl
 800ce82:	f7f3 f9a5 	bl	80001d0 <memchr>
 800ce86:	b138      	cbz	r0, 800ce98 <_svfiprintf_r+0x150>
 800ce88:	9b04      	ldr	r3, [sp, #16]
 800ce8a:	eba0 000a 	sub.w	r0, r0, sl
 800ce8e:	2240      	movs	r2, #64	; 0x40
 800ce90:	4082      	lsls	r2, r0
 800ce92:	4313      	orrs	r3, r2
 800ce94:	3401      	adds	r4, #1
 800ce96:	9304      	str	r3, [sp, #16]
 800ce98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce9c:	4825      	ldr	r0, [pc, #148]	; (800cf34 <_svfiprintf_r+0x1ec>)
 800ce9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cea2:	2206      	movs	r2, #6
 800cea4:	f7f3 f994 	bl	80001d0 <memchr>
 800cea8:	2800      	cmp	r0, #0
 800ceaa:	d038      	beq.n	800cf1e <_svfiprintf_r+0x1d6>
 800ceac:	4b22      	ldr	r3, [pc, #136]	; (800cf38 <_svfiprintf_r+0x1f0>)
 800ceae:	bb1b      	cbnz	r3, 800cef8 <_svfiprintf_r+0x1b0>
 800ceb0:	9b03      	ldr	r3, [sp, #12]
 800ceb2:	3307      	adds	r3, #7
 800ceb4:	f023 0307 	bic.w	r3, r3, #7
 800ceb8:	3308      	adds	r3, #8
 800ceba:	9303      	str	r3, [sp, #12]
 800cebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cebe:	4433      	add	r3, r6
 800cec0:	9309      	str	r3, [sp, #36]	; 0x24
 800cec2:	e768      	b.n	800cd96 <_svfiprintf_r+0x4e>
 800cec4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cec8:	460c      	mov	r4, r1
 800ceca:	2001      	movs	r0, #1
 800cecc:	e7a6      	b.n	800ce1c <_svfiprintf_r+0xd4>
 800cece:	2300      	movs	r3, #0
 800ced0:	3401      	adds	r4, #1
 800ced2:	9305      	str	r3, [sp, #20]
 800ced4:	4619      	mov	r1, r3
 800ced6:	f04f 0c0a 	mov.w	ip, #10
 800ceda:	4620      	mov	r0, r4
 800cedc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cee0:	3a30      	subs	r2, #48	; 0x30
 800cee2:	2a09      	cmp	r2, #9
 800cee4:	d903      	bls.n	800ceee <_svfiprintf_r+0x1a6>
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d0c6      	beq.n	800ce78 <_svfiprintf_r+0x130>
 800ceea:	9105      	str	r1, [sp, #20]
 800ceec:	e7c4      	b.n	800ce78 <_svfiprintf_r+0x130>
 800ceee:	fb0c 2101 	mla	r1, ip, r1, r2
 800cef2:	4604      	mov	r4, r0
 800cef4:	2301      	movs	r3, #1
 800cef6:	e7f0      	b.n	800ceda <_svfiprintf_r+0x192>
 800cef8:	ab03      	add	r3, sp, #12
 800cefa:	9300      	str	r3, [sp, #0]
 800cefc:	462a      	mov	r2, r5
 800cefe:	4b0f      	ldr	r3, [pc, #60]	; (800cf3c <_svfiprintf_r+0x1f4>)
 800cf00:	a904      	add	r1, sp, #16
 800cf02:	4638      	mov	r0, r7
 800cf04:	f7fd fe78 	bl	800abf8 <_printf_float>
 800cf08:	1c42      	adds	r2, r0, #1
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	d1d6      	bne.n	800cebc <_svfiprintf_r+0x174>
 800cf0e:	89ab      	ldrh	r3, [r5, #12]
 800cf10:	065b      	lsls	r3, r3, #25
 800cf12:	f53f af2d 	bmi.w	800cd70 <_svfiprintf_r+0x28>
 800cf16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf18:	b01d      	add	sp, #116	; 0x74
 800cf1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf1e:	ab03      	add	r3, sp, #12
 800cf20:	9300      	str	r3, [sp, #0]
 800cf22:	462a      	mov	r2, r5
 800cf24:	4b05      	ldr	r3, [pc, #20]	; (800cf3c <_svfiprintf_r+0x1f4>)
 800cf26:	a904      	add	r1, sp, #16
 800cf28:	4638      	mov	r0, r7
 800cf2a:	f7fe f909 	bl	800b140 <_printf_i>
 800cf2e:	e7eb      	b.n	800cf08 <_svfiprintf_r+0x1c0>
 800cf30:	0800e234 	.word	0x0800e234
 800cf34:	0800e23e 	.word	0x0800e23e
 800cf38:	0800abf9 	.word	0x0800abf9
 800cf3c:	0800cc95 	.word	0x0800cc95
 800cf40:	0800e23a 	.word	0x0800e23a

0800cf44 <__sflush_r>:
 800cf44:	898a      	ldrh	r2, [r1, #12]
 800cf46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf4a:	4605      	mov	r5, r0
 800cf4c:	0710      	lsls	r0, r2, #28
 800cf4e:	460c      	mov	r4, r1
 800cf50:	d458      	bmi.n	800d004 <__sflush_r+0xc0>
 800cf52:	684b      	ldr	r3, [r1, #4]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	dc05      	bgt.n	800cf64 <__sflush_r+0x20>
 800cf58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	dc02      	bgt.n	800cf64 <__sflush_r+0x20>
 800cf5e:	2000      	movs	r0, #0
 800cf60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf66:	2e00      	cmp	r6, #0
 800cf68:	d0f9      	beq.n	800cf5e <__sflush_r+0x1a>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cf70:	682f      	ldr	r7, [r5, #0]
 800cf72:	6a21      	ldr	r1, [r4, #32]
 800cf74:	602b      	str	r3, [r5, #0]
 800cf76:	d032      	beq.n	800cfde <__sflush_r+0x9a>
 800cf78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cf7a:	89a3      	ldrh	r3, [r4, #12]
 800cf7c:	075a      	lsls	r2, r3, #29
 800cf7e:	d505      	bpl.n	800cf8c <__sflush_r+0x48>
 800cf80:	6863      	ldr	r3, [r4, #4]
 800cf82:	1ac0      	subs	r0, r0, r3
 800cf84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf86:	b10b      	cbz	r3, 800cf8c <__sflush_r+0x48>
 800cf88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf8a:	1ac0      	subs	r0, r0, r3
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	4602      	mov	r2, r0
 800cf90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf92:	6a21      	ldr	r1, [r4, #32]
 800cf94:	4628      	mov	r0, r5
 800cf96:	47b0      	blx	r6
 800cf98:	1c43      	adds	r3, r0, #1
 800cf9a:	89a3      	ldrh	r3, [r4, #12]
 800cf9c:	d106      	bne.n	800cfac <__sflush_r+0x68>
 800cf9e:	6829      	ldr	r1, [r5, #0]
 800cfa0:	291d      	cmp	r1, #29
 800cfa2:	d82b      	bhi.n	800cffc <__sflush_r+0xb8>
 800cfa4:	4a29      	ldr	r2, [pc, #164]	; (800d04c <__sflush_r+0x108>)
 800cfa6:	410a      	asrs	r2, r1
 800cfa8:	07d6      	lsls	r6, r2, #31
 800cfaa:	d427      	bmi.n	800cffc <__sflush_r+0xb8>
 800cfac:	2200      	movs	r2, #0
 800cfae:	6062      	str	r2, [r4, #4]
 800cfb0:	04d9      	lsls	r1, r3, #19
 800cfb2:	6922      	ldr	r2, [r4, #16]
 800cfb4:	6022      	str	r2, [r4, #0]
 800cfb6:	d504      	bpl.n	800cfc2 <__sflush_r+0x7e>
 800cfb8:	1c42      	adds	r2, r0, #1
 800cfba:	d101      	bne.n	800cfc0 <__sflush_r+0x7c>
 800cfbc:	682b      	ldr	r3, [r5, #0]
 800cfbe:	b903      	cbnz	r3, 800cfc2 <__sflush_r+0x7e>
 800cfc0:	6560      	str	r0, [r4, #84]	; 0x54
 800cfc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cfc4:	602f      	str	r7, [r5, #0]
 800cfc6:	2900      	cmp	r1, #0
 800cfc8:	d0c9      	beq.n	800cf5e <__sflush_r+0x1a>
 800cfca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cfce:	4299      	cmp	r1, r3
 800cfd0:	d002      	beq.n	800cfd8 <__sflush_r+0x94>
 800cfd2:	4628      	mov	r0, r5
 800cfd4:	f7ff f9e2 	bl	800c39c <_free_r>
 800cfd8:	2000      	movs	r0, #0
 800cfda:	6360      	str	r0, [r4, #52]	; 0x34
 800cfdc:	e7c0      	b.n	800cf60 <__sflush_r+0x1c>
 800cfde:	2301      	movs	r3, #1
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	47b0      	blx	r6
 800cfe4:	1c41      	adds	r1, r0, #1
 800cfe6:	d1c8      	bne.n	800cf7a <__sflush_r+0x36>
 800cfe8:	682b      	ldr	r3, [r5, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d0c5      	beq.n	800cf7a <__sflush_r+0x36>
 800cfee:	2b1d      	cmp	r3, #29
 800cff0:	d001      	beq.n	800cff6 <__sflush_r+0xb2>
 800cff2:	2b16      	cmp	r3, #22
 800cff4:	d101      	bne.n	800cffa <__sflush_r+0xb6>
 800cff6:	602f      	str	r7, [r5, #0]
 800cff8:	e7b1      	b.n	800cf5e <__sflush_r+0x1a>
 800cffa:	89a3      	ldrh	r3, [r4, #12]
 800cffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d000:	81a3      	strh	r3, [r4, #12]
 800d002:	e7ad      	b.n	800cf60 <__sflush_r+0x1c>
 800d004:	690f      	ldr	r7, [r1, #16]
 800d006:	2f00      	cmp	r7, #0
 800d008:	d0a9      	beq.n	800cf5e <__sflush_r+0x1a>
 800d00a:	0793      	lsls	r3, r2, #30
 800d00c:	680e      	ldr	r6, [r1, #0]
 800d00e:	bf08      	it	eq
 800d010:	694b      	ldreq	r3, [r1, #20]
 800d012:	600f      	str	r7, [r1, #0]
 800d014:	bf18      	it	ne
 800d016:	2300      	movne	r3, #0
 800d018:	eba6 0807 	sub.w	r8, r6, r7
 800d01c:	608b      	str	r3, [r1, #8]
 800d01e:	f1b8 0f00 	cmp.w	r8, #0
 800d022:	dd9c      	ble.n	800cf5e <__sflush_r+0x1a>
 800d024:	6a21      	ldr	r1, [r4, #32]
 800d026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d028:	4643      	mov	r3, r8
 800d02a:	463a      	mov	r2, r7
 800d02c:	4628      	mov	r0, r5
 800d02e:	47b0      	blx	r6
 800d030:	2800      	cmp	r0, #0
 800d032:	dc06      	bgt.n	800d042 <__sflush_r+0xfe>
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d03a:	81a3      	strh	r3, [r4, #12]
 800d03c:	f04f 30ff 	mov.w	r0, #4294967295
 800d040:	e78e      	b.n	800cf60 <__sflush_r+0x1c>
 800d042:	4407      	add	r7, r0
 800d044:	eba8 0800 	sub.w	r8, r8, r0
 800d048:	e7e9      	b.n	800d01e <__sflush_r+0xda>
 800d04a:	bf00      	nop
 800d04c:	dfbffffe 	.word	0xdfbffffe

0800d050 <_fflush_r>:
 800d050:	b538      	push	{r3, r4, r5, lr}
 800d052:	690b      	ldr	r3, [r1, #16]
 800d054:	4605      	mov	r5, r0
 800d056:	460c      	mov	r4, r1
 800d058:	b913      	cbnz	r3, 800d060 <_fflush_r+0x10>
 800d05a:	2500      	movs	r5, #0
 800d05c:	4628      	mov	r0, r5
 800d05e:	bd38      	pop	{r3, r4, r5, pc}
 800d060:	b118      	cbz	r0, 800d06a <_fflush_r+0x1a>
 800d062:	6a03      	ldr	r3, [r0, #32]
 800d064:	b90b      	cbnz	r3, 800d06a <_fflush_r+0x1a>
 800d066:	f7fe fa07 	bl	800b478 <__sinit>
 800d06a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d0f3      	beq.n	800d05a <_fflush_r+0xa>
 800d072:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d074:	07d0      	lsls	r0, r2, #31
 800d076:	d404      	bmi.n	800d082 <_fflush_r+0x32>
 800d078:	0599      	lsls	r1, r3, #22
 800d07a:	d402      	bmi.n	800d082 <_fflush_r+0x32>
 800d07c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d07e:	f7fe fb11 	bl	800b6a4 <__retarget_lock_acquire_recursive>
 800d082:	4628      	mov	r0, r5
 800d084:	4621      	mov	r1, r4
 800d086:	f7ff ff5d 	bl	800cf44 <__sflush_r>
 800d08a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d08c:	07da      	lsls	r2, r3, #31
 800d08e:	4605      	mov	r5, r0
 800d090:	d4e4      	bmi.n	800d05c <_fflush_r+0xc>
 800d092:	89a3      	ldrh	r3, [r4, #12]
 800d094:	059b      	lsls	r3, r3, #22
 800d096:	d4e1      	bmi.n	800d05c <_fflush_r+0xc>
 800d098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d09a:	f7fe fb04 	bl	800b6a6 <__retarget_lock_release_recursive>
 800d09e:	e7dd      	b.n	800d05c <_fflush_r+0xc>

0800d0a0 <memmove>:
 800d0a0:	4288      	cmp	r0, r1
 800d0a2:	b510      	push	{r4, lr}
 800d0a4:	eb01 0402 	add.w	r4, r1, r2
 800d0a8:	d902      	bls.n	800d0b0 <memmove+0x10>
 800d0aa:	4284      	cmp	r4, r0
 800d0ac:	4623      	mov	r3, r4
 800d0ae:	d807      	bhi.n	800d0c0 <memmove+0x20>
 800d0b0:	1e43      	subs	r3, r0, #1
 800d0b2:	42a1      	cmp	r1, r4
 800d0b4:	d008      	beq.n	800d0c8 <memmove+0x28>
 800d0b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d0ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d0be:	e7f8      	b.n	800d0b2 <memmove+0x12>
 800d0c0:	4402      	add	r2, r0
 800d0c2:	4601      	mov	r1, r0
 800d0c4:	428a      	cmp	r2, r1
 800d0c6:	d100      	bne.n	800d0ca <memmove+0x2a>
 800d0c8:	bd10      	pop	{r4, pc}
 800d0ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0d2:	e7f7      	b.n	800d0c4 <memmove+0x24>

0800d0d4 <_sbrk_r>:
 800d0d4:	b538      	push	{r3, r4, r5, lr}
 800d0d6:	4d06      	ldr	r5, [pc, #24]	; (800d0f0 <_sbrk_r+0x1c>)
 800d0d8:	2300      	movs	r3, #0
 800d0da:	4604      	mov	r4, r0
 800d0dc:	4608      	mov	r0, r1
 800d0de:	602b      	str	r3, [r5, #0]
 800d0e0:	f7f7 fac0 	bl	8004664 <_sbrk>
 800d0e4:	1c43      	adds	r3, r0, #1
 800d0e6:	d102      	bne.n	800d0ee <_sbrk_r+0x1a>
 800d0e8:	682b      	ldr	r3, [r5, #0]
 800d0ea:	b103      	cbz	r3, 800d0ee <_sbrk_r+0x1a>
 800d0ec:	6023      	str	r3, [r4, #0]
 800d0ee:	bd38      	pop	{r3, r4, r5, pc}
 800d0f0:	20001ee4 	.word	0x20001ee4

0800d0f4 <memcpy>:
 800d0f4:	440a      	add	r2, r1
 800d0f6:	4291      	cmp	r1, r2
 800d0f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d0fc:	d100      	bne.n	800d100 <memcpy+0xc>
 800d0fe:	4770      	bx	lr
 800d100:	b510      	push	{r4, lr}
 800d102:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d106:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d10a:	4291      	cmp	r1, r2
 800d10c:	d1f9      	bne.n	800d102 <memcpy+0xe>
 800d10e:	bd10      	pop	{r4, pc}

0800d110 <__assert_func>:
 800d110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d112:	4614      	mov	r4, r2
 800d114:	461a      	mov	r2, r3
 800d116:	4b09      	ldr	r3, [pc, #36]	; (800d13c <__assert_func+0x2c>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	4605      	mov	r5, r0
 800d11c:	68d8      	ldr	r0, [r3, #12]
 800d11e:	b14c      	cbz	r4, 800d134 <__assert_func+0x24>
 800d120:	4b07      	ldr	r3, [pc, #28]	; (800d140 <__assert_func+0x30>)
 800d122:	9100      	str	r1, [sp, #0]
 800d124:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d128:	4906      	ldr	r1, [pc, #24]	; (800d144 <__assert_func+0x34>)
 800d12a:	462b      	mov	r3, r5
 800d12c:	f000 f872 	bl	800d214 <fiprintf>
 800d130:	f000 f882 	bl	800d238 <abort>
 800d134:	4b04      	ldr	r3, [pc, #16]	; (800d148 <__assert_func+0x38>)
 800d136:	461c      	mov	r4, r3
 800d138:	e7f3      	b.n	800d122 <__assert_func+0x12>
 800d13a:	bf00      	nop
 800d13c:	2000006c 	.word	0x2000006c
 800d140:	0800e24f 	.word	0x0800e24f
 800d144:	0800e25c 	.word	0x0800e25c
 800d148:	0800e28a 	.word	0x0800e28a

0800d14c <_calloc_r>:
 800d14c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d14e:	fba1 2402 	umull	r2, r4, r1, r2
 800d152:	b94c      	cbnz	r4, 800d168 <_calloc_r+0x1c>
 800d154:	4611      	mov	r1, r2
 800d156:	9201      	str	r2, [sp, #4]
 800d158:	f7ff f994 	bl	800c484 <_malloc_r>
 800d15c:	9a01      	ldr	r2, [sp, #4]
 800d15e:	4605      	mov	r5, r0
 800d160:	b930      	cbnz	r0, 800d170 <_calloc_r+0x24>
 800d162:	4628      	mov	r0, r5
 800d164:	b003      	add	sp, #12
 800d166:	bd30      	pop	{r4, r5, pc}
 800d168:	220c      	movs	r2, #12
 800d16a:	6002      	str	r2, [r0, #0]
 800d16c:	2500      	movs	r5, #0
 800d16e:	e7f8      	b.n	800d162 <_calloc_r+0x16>
 800d170:	4621      	mov	r1, r4
 800d172:	f7fe fa1b 	bl	800b5ac <memset>
 800d176:	e7f4      	b.n	800d162 <_calloc_r+0x16>

0800d178 <__ascii_mbtowc>:
 800d178:	b082      	sub	sp, #8
 800d17a:	b901      	cbnz	r1, 800d17e <__ascii_mbtowc+0x6>
 800d17c:	a901      	add	r1, sp, #4
 800d17e:	b142      	cbz	r2, 800d192 <__ascii_mbtowc+0x1a>
 800d180:	b14b      	cbz	r3, 800d196 <__ascii_mbtowc+0x1e>
 800d182:	7813      	ldrb	r3, [r2, #0]
 800d184:	600b      	str	r3, [r1, #0]
 800d186:	7812      	ldrb	r2, [r2, #0]
 800d188:	1e10      	subs	r0, r2, #0
 800d18a:	bf18      	it	ne
 800d18c:	2001      	movne	r0, #1
 800d18e:	b002      	add	sp, #8
 800d190:	4770      	bx	lr
 800d192:	4610      	mov	r0, r2
 800d194:	e7fb      	b.n	800d18e <__ascii_mbtowc+0x16>
 800d196:	f06f 0001 	mvn.w	r0, #1
 800d19a:	e7f8      	b.n	800d18e <__ascii_mbtowc+0x16>

0800d19c <_realloc_r>:
 800d19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1a0:	4680      	mov	r8, r0
 800d1a2:	4614      	mov	r4, r2
 800d1a4:	460e      	mov	r6, r1
 800d1a6:	b921      	cbnz	r1, 800d1b2 <_realloc_r+0x16>
 800d1a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ac:	4611      	mov	r1, r2
 800d1ae:	f7ff b969 	b.w	800c484 <_malloc_r>
 800d1b2:	b92a      	cbnz	r2, 800d1c0 <_realloc_r+0x24>
 800d1b4:	f7ff f8f2 	bl	800c39c <_free_r>
 800d1b8:	4625      	mov	r5, r4
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1c0:	f000 f841 	bl	800d246 <_malloc_usable_size_r>
 800d1c4:	4284      	cmp	r4, r0
 800d1c6:	4607      	mov	r7, r0
 800d1c8:	d802      	bhi.n	800d1d0 <_realloc_r+0x34>
 800d1ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d1ce:	d812      	bhi.n	800d1f6 <_realloc_r+0x5a>
 800d1d0:	4621      	mov	r1, r4
 800d1d2:	4640      	mov	r0, r8
 800d1d4:	f7ff f956 	bl	800c484 <_malloc_r>
 800d1d8:	4605      	mov	r5, r0
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d0ed      	beq.n	800d1ba <_realloc_r+0x1e>
 800d1de:	42bc      	cmp	r4, r7
 800d1e0:	4622      	mov	r2, r4
 800d1e2:	4631      	mov	r1, r6
 800d1e4:	bf28      	it	cs
 800d1e6:	463a      	movcs	r2, r7
 800d1e8:	f7ff ff84 	bl	800d0f4 <memcpy>
 800d1ec:	4631      	mov	r1, r6
 800d1ee:	4640      	mov	r0, r8
 800d1f0:	f7ff f8d4 	bl	800c39c <_free_r>
 800d1f4:	e7e1      	b.n	800d1ba <_realloc_r+0x1e>
 800d1f6:	4635      	mov	r5, r6
 800d1f8:	e7df      	b.n	800d1ba <_realloc_r+0x1e>

0800d1fa <__ascii_wctomb>:
 800d1fa:	b149      	cbz	r1, 800d210 <__ascii_wctomb+0x16>
 800d1fc:	2aff      	cmp	r2, #255	; 0xff
 800d1fe:	bf85      	ittet	hi
 800d200:	238a      	movhi	r3, #138	; 0x8a
 800d202:	6003      	strhi	r3, [r0, #0]
 800d204:	700a      	strbls	r2, [r1, #0]
 800d206:	f04f 30ff 	movhi.w	r0, #4294967295
 800d20a:	bf98      	it	ls
 800d20c:	2001      	movls	r0, #1
 800d20e:	4770      	bx	lr
 800d210:	4608      	mov	r0, r1
 800d212:	4770      	bx	lr

0800d214 <fiprintf>:
 800d214:	b40e      	push	{r1, r2, r3}
 800d216:	b503      	push	{r0, r1, lr}
 800d218:	4601      	mov	r1, r0
 800d21a:	ab03      	add	r3, sp, #12
 800d21c:	4805      	ldr	r0, [pc, #20]	; (800d234 <fiprintf+0x20>)
 800d21e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d222:	6800      	ldr	r0, [r0, #0]
 800d224:	9301      	str	r3, [sp, #4]
 800d226:	f000 f83f 	bl	800d2a8 <_vfiprintf_r>
 800d22a:	b002      	add	sp, #8
 800d22c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d230:	b003      	add	sp, #12
 800d232:	4770      	bx	lr
 800d234:	2000006c 	.word	0x2000006c

0800d238 <abort>:
 800d238:	b508      	push	{r3, lr}
 800d23a:	2006      	movs	r0, #6
 800d23c:	f000 fa0c 	bl	800d658 <raise>
 800d240:	2001      	movs	r0, #1
 800d242:	f7f7 f9df 	bl	8004604 <_exit>

0800d246 <_malloc_usable_size_r>:
 800d246:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d24a:	1f18      	subs	r0, r3, #4
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	bfbc      	itt	lt
 800d250:	580b      	ldrlt	r3, [r1, r0]
 800d252:	18c0      	addlt	r0, r0, r3
 800d254:	4770      	bx	lr

0800d256 <__sfputc_r>:
 800d256:	6893      	ldr	r3, [r2, #8]
 800d258:	3b01      	subs	r3, #1
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	b410      	push	{r4}
 800d25e:	6093      	str	r3, [r2, #8]
 800d260:	da08      	bge.n	800d274 <__sfputc_r+0x1e>
 800d262:	6994      	ldr	r4, [r2, #24]
 800d264:	42a3      	cmp	r3, r4
 800d266:	db01      	blt.n	800d26c <__sfputc_r+0x16>
 800d268:	290a      	cmp	r1, #10
 800d26a:	d103      	bne.n	800d274 <__sfputc_r+0x1e>
 800d26c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d270:	f000 b934 	b.w	800d4dc <__swbuf_r>
 800d274:	6813      	ldr	r3, [r2, #0]
 800d276:	1c58      	adds	r0, r3, #1
 800d278:	6010      	str	r0, [r2, #0]
 800d27a:	7019      	strb	r1, [r3, #0]
 800d27c:	4608      	mov	r0, r1
 800d27e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d282:	4770      	bx	lr

0800d284 <__sfputs_r>:
 800d284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d286:	4606      	mov	r6, r0
 800d288:	460f      	mov	r7, r1
 800d28a:	4614      	mov	r4, r2
 800d28c:	18d5      	adds	r5, r2, r3
 800d28e:	42ac      	cmp	r4, r5
 800d290:	d101      	bne.n	800d296 <__sfputs_r+0x12>
 800d292:	2000      	movs	r0, #0
 800d294:	e007      	b.n	800d2a6 <__sfputs_r+0x22>
 800d296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d29a:	463a      	mov	r2, r7
 800d29c:	4630      	mov	r0, r6
 800d29e:	f7ff ffda 	bl	800d256 <__sfputc_r>
 800d2a2:	1c43      	adds	r3, r0, #1
 800d2a4:	d1f3      	bne.n	800d28e <__sfputs_r+0xa>
 800d2a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d2a8 <_vfiprintf_r>:
 800d2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ac:	460d      	mov	r5, r1
 800d2ae:	b09d      	sub	sp, #116	; 0x74
 800d2b0:	4614      	mov	r4, r2
 800d2b2:	4698      	mov	r8, r3
 800d2b4:	4606      	mov	r6, r0
 800d2b6:	b118      	cbz	r0, 800d2c0 <_vfiprintf_r+0x18>
 800d2b8:	6a03      	ldr	r3, [r0, #32]
 800d2ba:	b90b      	cbnz	r3, 800d2c0 <_vfiprintf_r+0x18>
 800d2bc:	f7fe f8dc 	bl	800b478 <__sinit>
 800d2c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2c2:	07d9      	lsls	r1, r3, #31
 800d2c4:	d405      	bmi.n	800d2d2 <_vfiprintf_r+0x2a>
 800d2c6:	89ab      	ldrh	r3, [r5, #12]
 800d2c8:	059a      	lsls	r2, r3, #22
 800d2ca:	d402      	bmi.n	800d2d2 <_vfiprintf_r+0x2a>
 800d2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2ce:	f7fe f9e9 	bl	800b6a4 <__retarget_lock_acquire_recursive>
 800d2d2:	89ab      	ldrh	r3, [r5, #12]
 800d2d4:	071b      	lsls	r3, r3, #28
 800d2d6:	d501      	bpl.n	800d2dc <_vfiprintf_r+0x34>
 800d2d8:	692b      	ldr	r3, [r5, #16]
 800d2da:	b99b      	cbnz	r3, 800d304 <_vfiprintf_r+0x5c>
 800d2dc:	4629      	mov	r1, r5
 800d2de:	4630      	mov	r0, r6
 800d2e0:	f000 f93a 	bl	800d558 <__swsetup_r>
 800d2e4:	b170      	cbz	r0, 800d304 <_vfiprintf_r+0x5c>
 800d2e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2e8:	07dc      	lsls	r4, r3, #31
 800d2ea:	d504      	bpl.n	800d2f6 <_vfiprintf_r+0x4e>
 800d2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f0:	b01d      	add	sp, #116	; 0x74
 800d2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f6:	89ab      	ldrh	r3, [r5, #12]
 800d2f8:	0598      	lsls	r0, r3, #22
 800d2fa:	d4f7      	bmi.n	800d2ec <_vfiprintf_r+0x44>
 800d2fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2fe:	f7fe f9d2 	bl	800b6a6 <__retarget_lock_release_recursive>
 800d302:	e7f3      	b.n	800d2ec <_vfiprintf_r+0x44>
 800d304:	2300      	movs	r3, #0
 800d306:	9309      	str	r3, [sp, #36]	; 0x24
 800d308:	2320      	movs	r3, #32
 800d30a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d30e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d312:	2330      	movs	r3, #48	; 0x30
 800d314:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d4c8 <_vfiprintf_r+0x220>
 800d318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d31c:	f04f 0901 	mov.w	r9, #1
 800d320:	4623      	mov	r3, r4
 800d322:	469a      	mov	sl, r3
 800d324:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d328:	b10a      	cbz	r2, 800d32e <_vfiprintf_r+0x86>
 800d32a:	2a25      	cmp	r2, #37	; 0x25
 800d32c:	d1f9      	bne.n	800d322 <_vfiprintf_r+0x7a>
 800d32e:	ebba 0b04 	subs.w	fp, sl, r4
 800d332:	d00b      	beq.n	800d34c <_vfiprintf_r+0xa4>
 800d334:	465b      	mov	r3, fp
 800d336:	4622      	mov	r2, r4
 800d338:	4629      	mov	r1, r5
 800d33a:	4630      	mov	r0, r6
 800d33c:	f7ff ffa2 	bl	800d284 <__sfputs_r>
 800d340:	3001      	adds	r0, #1
 800d342:	f000 80a9 	beq.w	800d498 <_vfiprintf_r+0x1f0>
 800d346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d348:	445a      	add	r2, fp
 800d34a:	9209      	str	r2, [sp, #36]	; 0x24
 800d34c:	f89a 3000 	ldrb.w	r3, [sl]
 800d350:	2b00      	cmp	r3, #0
 800d352:	f000 80a1 	beq.w	800d498 <_vfiprintf_r+0x1f0>
 800d356:	2300      	movs	r3, #0
 800d358:	f04f 32ff 	mov.w	r2, #4294967295
 800d35c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d360:	f10a 0a01 	add.w	sl, sl, #1
 800d364:	9304      	str	r3, [sp, #16]
 800d366:	9307      	str	r3, [sp, #28]
 800d368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d36c:	931a      	str	r3, [sp, #104]	; 0x68
 800d36e:	4654      	mov	r4, sl
 800d370:	2205      	movs	r2, #5
 800d372:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d376:	4854      	ldr	r0, [pc, #336]	; (800d4c8 <_vfiprintf_r+0x220>)
 800d378:	f7f2 ff2a 	bl	80001d0 <memchr>
 800d37c:	9a04      	ldr	r2, [sp, #16]
 800d37e:	b9d8      	cbnz	r0, 800d3b8 <_vfiprintf_r+0x110>
 800d380:	06d1      	lsls	r1, r2, #27
 800d382:	bf44      	itt	mi
 800d384:	2320      	movmi	r3, #32
 800d386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d38a:	0713      	lsls	r3, r2, #28
 800d38c:	bf44      	itt	mi
 800d38e:	232b      	movmi	r3, #43	; 0x2b
 800d390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d394:	f89a 3000 	ldrb.w	r3, [sl]
 800d398:	2b2a      	cmp	r3, #42	; 0x2a
 800d39a:	d015      	beq.n	800d3c8 <_vfiprintf_r+0x120>
 800d39c:	9a07      	ldr	r2, [sp, #28]
 800d39e:	4654      	mov	r4, sl
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	f04f 0c0a 	mov.w	ip, #10
 800d3a6:	4621      	mov	r1, r4
 800d3a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3ac:	3b30      	subs	r3, #48	; 0x30
 800d3ae:	2b09      	cmp	r3, #9
 800d3b0:	d94d      	bls.n	800d44e <_vfiprintf_r+0x1a6>
 800d3b2:	b1b0      	cbz	r0, 800d3e2 <_vfiprintf_r+0x13a>
 800d3b4:	9207      	str	r2, [sp, #28]
 800d3b6:	e014      	b.n	800d3e2 <_vfiprintf_r+0x13a>
 800d3b8:	eba0 0308 	sub.w	r3, r0, r8
 800d3bc:	fa09 f303 	lsl.w	r3, r9, r3
 800d3c0:	4313      	orrs	r3, r2
 800d3c2:	9304      	str	r3, [sp, #16]
 800d3c4:	46a2      	mov	sl, r4
 800d3c6:	e7d2      	b.n	800d36e <_vfiprintf_r+0xc6>
 800d3c8:	9b03      	ldr	r3, [sp, #12]
 800d3ca:	1d19      	adds	r1, r3, #4
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	9103      	str	r1, [sp, #12]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	bfbb      	ittet	lt
 800d3d4:	425b      	neglt	r3, r3
 800d3d6:	f042 0202 	orrlt.w	r2, r2, #2
 800d3da:	9307      	strge	r3, [sp, #28]
 800d3dc:	9307      	strlt	r3, [sp, #28]
 800d3de:	bfb8      	it	lt
 800d3e0:	9204      	strlt	r2, [sp, #16]
 800d3e2:	7823      	ldrb	r3, [r4, #0]
 800d3e4:	2b2e      	cmp	r3, #46	; 0x2e
 800d3e6:	d10c      	bne.n	800d402 <_vfiprintf_r+0x15a>
 800d3e8:	7863      	ldrb	r3, [r4, #1]
 800d3ea:	2b2a      	cmp	r3, #42	; 0x2a
 800d3ec:	d134      	bne.n	800d458 <_vfiprintf_r+0x1b0>
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	1d1a      	adds	r2, r3, #4
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	9203      	str	r2, [sp, #12]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	bfb8      	it	lt
 800d3fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3fe:	3402      	adds	r4, #2
 800d400:	9305      	str	r3, [sp, #20]
 800d402:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d4d8 <_vfiprintf_r+0x230>
 800d406:	7821      	ldrb	r1, [r4, #0]
 800d408:	2203      	movs	r2, #3
 800d40a:	4650      	mov	r0, sl
 800d40c:	f7f2 fee0 	bl	80001d0 <memchr>
 800d410:	b138      	cbz	r0, 800d422 <_vfiprintf_r+0x17a>
 800d412:	9b04      	ldr	r3, [sp, #16]
 800d414:	eba0 000a 	sub.w	r0, r0, sl
 800d418:	2240      	movs	r2, #64	; 0x40
 800d41a:	4082      	lsls	r2, r0
 800d41c:	4313      	orrs	r3, r2
 800d41e:	3401      	adds	r4, #1
 800d420:	9304      	str	r3, [sp, #16]
 800d422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d426:	4829      	ldr	r0, [pc, #164]	; (800d4cc <_vfiprintf_r+0x224>)
 800d428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d42c:	2206      	movs	r2, #6
 800d42e:	f7f2 fecf 	bl	80001d0 <memchr>
 800d432:	2800      	cmp	r0, #0
 800d434:	d03f      	beq.n	800d4b6 <_vfiprintf_r+0x20e>
 800d436:	4b26      	ldr	r3, [pc, #152]	; (800d4d0 <_vfiprintf_r+0x228>)
 800d438:	bb1b      	cbnz	r3, 800d482 <_vfiprintf_r+0x1da>
 800d43a:	9b03      	ldr	r3, [sp, #12]
 800d43c:	3307      	adds	r3, #7
 800d43e:	f023 0307 	bic.w	r3, r3, #7
 800d442:	3308      	adds	r3, #8
 800d444:	9303      	str	r3, [sp, #12]
 800d446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d448:	443b      	add	r3, r7
 800d44a:	9309      	str	r3, [sp, #36]	; 0x24
 800d44c:	e768      	b.n	800d320 <_vfiprintf_r+0x78>
 800d44e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d452:	460c      	mov	r4, r1
 800d454:	2001      	movs	r0, #1
 800d456:	e7a6      	b.n	800d3a6 <_vfiprintf_r+0xfe>
 800d458:	2300      	movs	r3, #0
 800d45a:	3401      	adds	r4, #1
 800d45c:	9305      	str	r3, [sp, #20]
 800d45e:	4619      	mov	r1, r3
 800d460:	f04f 0c0a 	mov.w	ip, #10
 800d464:	4620      	mov	r0, r4
 800d466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d46a:	3a30      	subs	r2, #48	; 0x30
 800d46c:	2a09      	cmp	r2, #9
 800d46e:	d903      	bls.n	800d478 <_vfiprintf_r+0x1d0>
 800d470:	2b00      	cmp	r3, #0
 800d472:	d0c6      	beq.n	800d402 <_vfiprintf_r+0x15a>
 800d474:	9105      	str	r1, [sp, #20]
 800d476:	e7c4      	b.n	800d402 <_vfiprintf_r+0x15a>
 800d478:	fb0c 2101 	mla	r1, ip, r1, r2
 800d47c:	4604      	mov	r4, r0
 800d47e:	2301      	movs	r3, #1
 800d480:	e7f0      	b.n	800d464 <_vfiprintf_r+0x1bc>
 800d482:	ab03      	add	r3, sp, #12
 800d484:	9300      	str	r3, [sp, #0]
 800d486:	462a      	mov	r2, r5
 800d488:	4b12      	ldr	r3, [pc, #72]	; (800d4d4 <_vfiprintf_r+0x22c>)
 800d48a:	a904      	add	r1, sp, #16
 800d48c:	4630      	mov	r0, r6
 800d48e:	f7fd fbb3 	bl	800abf8 <_printf_float>
 800d492:	4607      	mov	r7, r0
 800d494:	1c78      	adds	r0, r7, #1
 800d496:	d1d6      	bne.n	800d446 <_vfiprintf_r+0x19e>
 800d498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d49a:	07d9      	lsls	r1, r3, #31
 800d49c:	d405      	bmi.n	800d4aa <_vfiprintf_r+0x202>
 800d49e:	89ab      	ldrh	r3, [r5, #12]
 800d4a0:	059a      	lsls	r2, r3, #22
 800d4a2:	d402      	bmi.n	800d4aa <_vfiprintf_r+0x202>
 800d4a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4a6:	f7fe f8fe 	bl	800b6a6 <__retarget_lock_release_recursive>
 800d4aa:	89ab      	ldrh	r3, [r5, #12]
 800d4ac:	065b      	lsls	r3, r3, #25
 800d4ae:	f53f af1d 	bmi.w	800d2ec <_vfiprintf_r+0x44>
 800d4b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4b4:	e71c      	b.n	800d2f0 <_vfiprintf_r+0x48>
 800d4b6:	ab03      	add	r3, sp, #12
 800d4b8:	9300      	str	r3, [sp, #0]
 800d4ba:	462a      	mov	r2, r5
 800d4bc:	4b05      	ldr	r3, [pc, #20]	; (800d4d4 <_vfiprintf_r+0x22c>)
 800d4be:	a904      	add	r1, sp, #16
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	f7fd fe3d 	bl	800b140 <_printf_i>
 800d4c6:	e7e4      	b.n	800d492 <_vfiprintf_r+0x1ea>
 800d4c8:	0800e234 	.word	0x0800e234
 800d4cc:	0800e23e 	.word	0x0800e23e
 800d4d0:	0800abf9 	.word	0x0800abf9
 800d4d4:	0800d285 	.word	0x0800d285
 800d4d8:	0800e23a 	.word	0x0800e23a

0800d4dc <__swbuf_r>:
 800d4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4de:	460e      	mov	r6, r1
 800d4e0:	4614      	mov	r4, r2
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	b118      	cbz	r0, 800d4ee <__swbuf_r+0x12>
 800d4e6:	6a03      	ldr	r3, [r0, #32]
 800d4e8:	b90b      	cbnz	r3, 800d4ee <__swbuf_r+0x12>
 800d4ea:	f7fd ffc5 	bl	800b478 <__sinit>
 800d4ee:	69a3      	ldr	r3, [r4, #24]
 800d4f0:	60a3      	str	r3, [r4, #8]
 800d4f2:	89a3      	ldrh	r3, [r4, #12]
 800d4f4:	071a      	lsls	r2, r3, #28
 800d4f6:	d525      	bpl.n	800d544 <__swbuf_r+0x68>
 800d4f8:	6923      	ldr	r3, [r4, #16]
 800d4fa:	b31b      	cbz	r3, 800d544 <__swbuf_r+0x68>
 800d4fc:	6823      	ldr	r3, [r4, #0]
 800d4fe:	6922      	ldr	r2, [r4, #16]
 800d500:	1a98      	subs	r0, r3, r2
 800d502:	6963      	ldr	r3, [r4, #20]
 800d504:	b2f6      	uxtb	r6, r6
 800d506:	4283      	cmp	r3, r0
 800d508:	4637      	mov	r7, r6
 800d50a:	dc04      	bgt.n	800d516 <__swbuf_r+0x3a>
 800d50c:	4621      	mov	r1, r4
 800d50e:	4628      	mov	r0, r5
 800d510:	f7ff fd9e 	bl	800d050 <_fflush_r>
 800d514:	b9e0      	cbnz	r0, 800d550 <__swbuf_r+0x74>
 800d516:	68a3      	ldr	r3, [r4, #8]
 800d518:	3b01      	subs	r3, #1
 800d51a:	60a3      	str	r3, [r4, #8]
 800d51c:	6823      	ldr	r3, [r4, #0]
 800d51e:	1c5a      	adds	r2, r3, #1
 800d520:	6022      	str	r2, [r4, #0]
 800d522:	701e      	strb	r6, [r3, #0]
 800d524:	6962      	ldr	r2, [r4, #20]
 800d526:	1c43      	adds	r3, r0, #1
 800d528:	429a      	cmp	r2, r3
 800d52a:	d004      	beq.n	800d536 <__swbuf_r+0x5a>
 800d52c:	89a3      	ldrh	r3, [r4, #12]
 800d52e:	07db      	lsls	r3, r3, #31
 800d530:	d506      	bpl.n	800d540 <__swbuf_r+0x64>
 800d532:	2e0a      	cmp	r6, #10
 800d534:	d104      	bne.n	800d540 <__swbuf_r+0x64>
 800d536:	4621      	mov	r1, r4
 800d538:	4628      	mov	r0, r5
 800d53a:	f7ff fd89 	bl	800d050 <_fflush_r>
 800d53e:	b938      	cbnz	r0, 800d550 <__swbuf_r+0x74>
 800d540:	4638      	mov	r0, r7
 800d542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d544:	4621      	mov	r1, r4
 800d546:	4628      	mov	r0, r5
 800d548:	f000 f806 	bl	800d558 <__swsetup_r>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d0d5      	beq.n	800d4fc <__swbuf_r+0x20>
 800d550:	f04f 37ff 	mov.w	r7, #4294967295
 800d554:	e7f4      	b.n	800d540 <__swbuf_r+0x64>
	...

0800d558 <__swsetup_r>:
 800d558:	b538      	push	{r3, r4, r5, lr}
 800d55a:	4b2a      	ldr	r3, [pc, #168]	; (800d604 <__swsetup_r+0xac>)
 800d55c:	4605      	mov	r5, r0
 800d55e:	6818      	ldr	r0, [r3, #0]
 800d560:	460c      	mov	r4, r1
 800d562:	b118      	cbz	r0, 800d56c <__swsetup_r+0x14>
 800d564:	6a03      	ldr	r3, [r0, #32]
 800d566:	b90b      	cbnz	r3, 800d56c <__swsetup_r+0x14>
 800d568:	f7fd ff86 	bl	800b478 <__sinit>
 800d56c:	89a3      	ldrh	r3, [r4, #12]
 800d56e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d572:	0718      	lsls	r0, r3, #28
 800d574:	d422      	bmi.n	800d5bc <__swsetup_r+0x64>
 800d576:	06d9      	lsls	r1, r3, #27
 800d578:	d407      	bmi.n	800d58a <__swsetup_r+0x32>
 800d57a:	2309      	movs	r3, #9
 800d57c:	602b      	str	r3, [r5, #0]
 800d57e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d582:	81a3      	strh	r3, [r4, #12]
 800d584:	f04f 30ff 	mov.w	r0, #4294967295
 800d588:	e034      	b.n	800d5f4 <__swsetup_r+0x9c>
 800d58a:	0758      	lsls	r0, r3, #29
 800d58c:	d512      	bpl.n	800d5b4 <__swsetup_r+0x5c>
 800d58e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d590:	b141      	cbz	r1, 800d5a4 <__swsetup_r+0x4c>
 800d592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d596:	4299      	cmp	r1, r3
 800d598:	d002      	beq.n	800d5a0 <__swsetup_r+0x48>
 800d59a:	4628      	mov	r0, r5
 800d59c:	f7fe fefe 	bl	800c39c <_free_r>
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	6363      	str	r3, [r4, #52]	; 0x34
 800d5a4:	89a3      	ldrh	r3, [r4, #12]
 800d5a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d5aa:	81a3      	strh	r3, [r4, #12]
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	6063      	str	r3, [r4, #4]
 800d5b0:	6923      	ldr	r3, [r4, #16]
 800d5b2:	6023      	str	r3, [r4, #0]
 800d5b4:	89a3      	ldrh	r3, [r4, #12]
 800d5b6:	f043 0308 	orr.w	r3, r3, #8
 800d5ba:	81a3      	strh	r3, [r4, #12]
 800d5bc:	6923      	ldr	r3, [r4, #16]
 800d5be:	b94b      	cbnz	r3, 800d5d4 <__swsetup_r+0x7c>
 800d5c0:	89a3      	ldrh	r3, [r4, #12]
 800d5c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d5c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d5ca:	d003      	beq.n	800d5d4 <__swsetup_r+0x7c>
 800d5cc:	4621      	mov	r1, r4
 800d5ce:	4628      	mov	r0, r5
 800d5d0:	f000 f884 	bl	800d6dc <__smakebuf_r>
 800d5d4:	89a0      	ldrh	r0, [r4, #12]
 800d5d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d5da:	f010 0301 	ands.w	r3, r0, #1
 800d5de:	d00a      	beq.n	800d5f6 <__swsetup_r+0x9e>
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	60a3      	str	r3, [r4, #8]
 800d5e4:	6963      	ldr	r3, [r4, #20]
 800d5e6:	425b      	negs	r3, r3
 800d5e8:	61a3      	str	r3, [r4, #24]
 800d5ea:	6923      	ldr	r3, [r4, #16]
 800d5ec:	b943      	cbnz	r3, 800d600 <__swsetup_r+0xa8>
 800d5ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d5f2:	d1c4      	bne.n	800d57e <__swsetup_r+0x26>
 800d5f4:	bd38      	pop	{r3, r4, r5, pc}
 800d5f6:	0781      	lsls	r1, r0, #30
 800d5f8:	bf58      	it	pl
 800d5fa:	6963      	ldrpl	r3, [r4, #20]
 800d5fc:	60a3      	str	r3, [r4, #8]
 800d5fe:	e7f4      	b.n	800d5ea <__swsetup_r+0x92>
 800d600:	2000      	movs	r0, #0
 800d602:	e7f7      	b.n	800d5f4 <__swsetup_r+0x9c>
 800d604:	2000006c 	.word	0x2000006c

0800d608 <_raise_r>:
 800d608:	291f      	cmp	r1, #31
 800d60a:	b538      	push	{r3, r4, r5, lr}
 800d60c:	4604      	mov	r4, r0
 800d60e:	460d      	mov	r5, r1
 800d610:	d904      	bls.n	800d61c <_raise_r+0x14>
 800d612:	2316      	movs	r3, #22
 800d614:	6003      	str	r3, [r0, #0]
 800d616:	f04f 30ff 	mov.w	r0, #4294967295
 800d61a:	bd38      	pop	{r3, r4, r5, pc}
 800d61c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d61e:	b112      	cbz	r2, 800d626 <_raise_r+0x1e>
 800d620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d624:	b94b      	cbnz	r3, 800d63a <_raise_r+0x32>
 800d626:	4620      	mov	r0, r4
 800d628:	f000 f830 	bl	800d68c <_getpid_r>
 800d62c:	462a      	mov	r2, r5
 800d62e:	4601      	mov	r1, r0
 800d630:	4620      	mov	r0, r4
 800d632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d636:	f000 b817 	b.w	800d668 <_kill_r>
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d00a      	beq.n	800d654 <_raise_r+0x4c>
 800d63e:	1c59      	adds	r1, r3, #1
 800d640:	d103      	bne.n	800d64a <_raise_r+0x42>
 800d642:	2316      	movs	r3, #22
 800d644:	6003      	str	r3, [r0, #0]
 800d646:	2001      	movs	r0, #1
 800d648:	e7e7      	b.n	800d61a <_raise_r+0x12>
 800d64a:	2400      	movs	r4, #0
 800d64c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d650:	4628      	mov	r0, r5
 800d652:	4798      	blx	r3
 800d654:	2000      	movs	r0, #0
 800d656:	e7e0      	b.n	800d61a <_raise_r+0x12>

0800d658 <raise>:
 800d658:	4b02      	ldr	r3, [pc, #8]	; (800d664 <raise+0xc>)
 800d65a:	4601      	mov	r1, r0
 800d65c:	6818      	ldr	r0, [r3, #0]
 800d65e:	f7ff bfd3 	b.w	800d608 <_raise_r>
 800d662:	bf00      	nop
 800d664:	2000006c 	.word	0x2000006c

0800d668 <_kill_r>:
 800d668:	b538      	push	{r3, r4, r5, lr}
 800d66a:	4d07      	ldr	r5, [pc, #28]	; (800d688 <_kill_r+0x20>)
 800d66c:	2300      	movs	r3, #0
 800d66e:	4604      	mov	r4, r0
 800d670:	4608      	mov	r0, r1
 800d672:	4611      	mov	r1, r2
 800d674:	602b      	str	r3, [r5, #0]
 800d676:	f7f6 ffbd 	bl	80045f4 <_kill>
 800d67a:	1c43      	adds	r3, r0, #1
 800d67c:	d102      	bne.n	800d684 <_kill_r+0x1c>
 800d67e:	682b      	ldr	r3, [r5, #0]
 800d680:	b103      	cbz	r3, 800d684 <_kill_r+0x1c>
 800d682:	6023      	str	r3, [r4, #0]
 800d684:	bd38      	pop	{r3, r4, r5, pc}
 800d686:	bf00      	nop
 800d688:	20001ee4 	.word	0x20001ee4

0800d68c <_getpid_r>:
 800d68c:	f7f6 bfb0 	b.w	80045f0 <_getpid>

0800d690 <__swhatbuf_r>:
 800d690:	b570      	push	{r4, r5, r6, lr}
 800d692:	460c      	mov	r4, r1
 800d694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d698:	2900      	cmp	r1, #0
 800d69a:	b096      	sub	sp, #88	; 0x58
 800d69c:	4615      	mov	r5, r2
 800d69e:	461e      	mov	r6, r3
 800d6a0:	da0d      	bge.n	800d6be <__swhatbuf_r+0x2e>
 800d6a2:	89a3      	ldrh	r3, [r4, #12]
 800d6a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d6a8:	f04f 0100 	mov.w	r1, #0
 800d6ac:	bf0c      	ite	eq
 800d6ae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d6b2:	2340      	movne	r3, #64	; 0x40
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	6031      	str	r1, [r6, #0]
 800d6b8:	602b      	str	r3, [r5, #0]
 800d6ba:	b016      	add	sp, #88	; 0x58
 800d6bc:	bd70      	pop	{r4, r5, r6, pc}
 800d6be:	466a      	mov	r2, sp
 800d6c0:	f000 f848 	bl	800d754 <_fstat_r>
 800d6c4:	2800      	cmp	r0, #0
 800d6c6:	dbec      	blt.n	800d6a2 <__swhatbuf_r+0x12>
 800d6c8:	9901      	ldr	r1, [sp, #4]
 800d6ca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d6ce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d6d2:	4259      	negs	r1, r3
 800d6d4:	4159      	adcs	r1, r3
 800d6d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6da:	e7eb      	b.n	800d6b4 <__swhatbuf_r+0x24>

0800d6dc <__smakebuf_r>:
 800d6dc:	898b      	ldrh	r3, [r1, #12]
 800d6de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6e0:	079d      	lsls	r5, r3, #30
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	d507      	bpl.n	800d6f8 <__smakebuf_r+0x1c>
 800d6e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6ec:	6023      	str	r3, [r4, #0]
 800d6ee:	6123      	str	r3, [r4, #16]
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	6163      	str	r3, [r4, #20]
 800d6f4:	b002      	add	sp, #8
 800d6f6:	bd70      	pop	{r4, r5, r6, pc}
 800d6f8:	ab01      	add	r3, sp, #4
 800d6fa:	466a      	mov	r2, sp
 800d6fc:	f7ff ffc8 	bl	800d690 <__swhatbuf_r>
 800d700:	9900      	ldr	r1, [sp, #0]
 800d702:	4605      	mov	r5, r0
 800d704:	4630      	mov	r0, r6
 800d706:	f7fe febd 	bl	800c484 <_malloc_r>
 800d70a:	b948      	cbnz	r0, 800d720 <__smakebuf_r+0x44>
 800d70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d710:	059a      	lsls	r2, r3, #22
 800d712:	d4ef      	bmi.n	800d6f4 <__smakebuf_r+0x18>
 800d714:	f023 0303 	bic.w	r3, r3, #3
 800d718:	f043 0302 	orr.w	r3, r3, #2
 800d71c:	81a3      	strh	r3, [r4, #12]
 800d71e:	e7e3      	b.n	800d6e8 <__smakebuf_r+0xc>
 800d720:	89a3      	ldrh	r3, [r4, #12]
 800d722:	6020      	str	r0, [r4, #0]
 800d724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d728:	81a3      	strh	r3, [r4, #12]
 800d72a:	9b00      	ldr	r3, [sp, #0]
 800d72c:	6163      	str	r3, [r4, #20]
 800d72e:	9b01      	ldr	r3, [sp, #4]
 800d730:	6120      	str	r0, [r4, #16]
 800d732:	b15b      	cbz	r3, 800d74c <__smakebuf_r+0x70>
 800d734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d738:	4630      	mov	r0, r6
 800d73a:	f000 f81d 	bl	800d778 <_isatty_r>
 800d73e:	b128      	cbz	r0, 800d74c <__smakebuf_r+0x70>
 800d740:	89a3      	ldrh	r3, [r4, #12]
 800d742:	f023 0303 	bic.w	r3, r3, #3
 800d746:	f043 0301 	orr.w	r3, r3, #1
 800d74a:	81a3      	strh	r3, [r4, #12]
 800d74c:	89a3      	ldrh	r3, [r4, #12]
 800d74e:	431d      	orrs	r5, r3
 800d750:	81a5      	strh	r5, [r4, #12]
 800d752:	e7cf      	b.n	800d6f4 <__smakebuf_r+0x18>

0800d754 <_fstat_r>:
 800d754:	b538      	push	{r3, r4, r5, lr}
 800d756:	4d07      	ldr	r5, [pc, #28]	; (800d774 <_fstat_r+0x20>)
 800d758:	2300      	movs	r3, #0
 800d75a:	4604      	mov	r4, r0
 800d75c:	4608      	mov	r0, r1
 800d75e:	4611      	mov	r1, r2
 800d760:	602b      	str	r3, [r5, #0]
 800d762:	f7f6 ff75 	bl	8004650 <_fstat>
 800d766:	1c43      	adds	r3, r0, #1
 800d768:	d102      	bne.n	800d770 <_fstat_r+0x1c>
 800d76a:	682b      	ldr	r3, [r5, #0]
 800d76c:	b103      	cbz	r3, 800d770 <_fstat_r+0x1c>
 800d76e:	6023      	str	r3, [r4, #0]
 800d770:	bd38      	pop	{r3, r4, r5, pc}
 800d772:	bf00      	nop
 800d774:	20001ee4 	.word	0x20001ee4

0800d778 <_isatty_r>:
 800d778:	b538      	push	{r3, r4, r5, lr}
 800d77a:	4d06      	ldr	r5, [pc, #24]	; (800d794 <_isatty_r+0x1c>)
 800d77c:	2300      	movs	r3, #0
 800d77e:	4604      	mov	r4, r0
 800d780:	4608      	mov	r0, r1
 800d782:	602b      	str	r3, [r5, #0]
 800d784:	f7f6 ff6a 	bl	800465c <_isatty>
 800d788:	1c43      	adds	r3, r0, #1
 800d78a:	d102      	bne.n	800d792 <_isatty_r+0x1a>
 800d78c:	682b      	ldr	r3, [r5, #0]
 800d78e:	b103      	cbz	r3, 800d792 <_isatty_r+0x1a>
 800d790:	6023      	str	r3, [r4, #0]
 800d792:	bd38      	pop	{r3, r4, r5, pc}
 800d794:	20001ee4 	.word	0x20001ee4

0800d798 <_init>:
 800d798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d79a:	bf00      	nop
 800d79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d79e:	bc08      	pop	{r3}
 800d7a0:	469e      	mov	lr, r3
 800d7a2:	4770      	bx	lr

0800d7a4 <_fini>:
 800d7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7a6:	bf00      	nop
 800d7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7aa:	bc08      	pop	{r3}
 800d7ac:	469e      	mov	lr, r3
 800d7ae:	4770      	bx	lr
