# FPGA-Egg-Catching-Game-VGA-Output
Egg Catching Game written in Verilog using VGA Adapter as display, designed to be used on Altera DE1 Board. 


[Egg Catching Game.docx](https://github.com/KorayGocmen/FPGA-Egg-Catching-Game-VGA-Output/files/53352/Egg.Catching.Game.docx)

![page1](https://cloud.githubusercontent.com/assets/15402874/11617237/02ba43fe-9c5a-11e5-87e7-b62c6cdf76c6.png)

![page2](https://cloud.githubusercontent.com/assets/15402874/11617238/04773d28-9c5a-11e5-802b-fb73493788be.png)

![page3](https://cloud.githubusercontent.com/assets/15402874/11617239/0578f356-9c5a-11e5-9cc9-25874c27acfa.png)

![page4](https://cloud.githubusercontent.com/assets/15402874/11617242/065683a6-9c5a-11e5-8e79-582e6eadd741.png)

![page5](https://cloud.githubusercontent.com/assets/15402874/11617244/0866e6c2-9c5a-11e5-8be8-86994961973e.png)

![page6](https://cloud.githubusercontent.com/assets/15402874/11617246/0a36a988-9c5a-11e5-9125-b1b82796ac4f.png)

<b>Figure 1</b>
</br>

![main fsm](https://cloud.githubusercontent.com/assets/15402874/11617248/0c4aa508-9c5a-11e5-9c5b-648e46633b9d.png)

<b>Figure 2</b>
</br>

![egg fsm](https://cloud.githubusercontent.com/assets/15402874/11617249/0ffa3e16-9c5a-11e5-9c4b-b5c0471553a1.png)

<b>Figure 3</b>
</br>

![player fsm](https://cloud.githubusercontent.com/assets/15402874/11617250/11a4a166-9c5a-11e5-83b6-d674bfb74b0d.png)

<b>Figure 4</b>
</br>

![printplayer module](https://cloud.githubusercontent.com/assets/15402874/11617252/14eebf1e-9c5a-11e5-8211-6997d1d87377.png)

<b>Figure 5</b>
</br>

![printegg module](https://cloud.githubusercontent.com/assets/15402874/11617253/17358668-9c5a-11e5-88cf-2c50185030bb.png)
