Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,266
design__instance__area,581.808
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000002340745368201169
power__switching__total,0.0
power__leakage__total,1.5049695933910812E-9
power__total,0.000002342250354558928
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25
timing__hold__ws__corner:nom_tt_025C_1v80,0.6712108281386922
timing__setup__ws__corner:nom_tt_025C_1v80,15.215702906086564
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.671211
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.754198
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25
timing__hold__ws__corner:nom_ss_100C_1v60,1.6224153590922106
timing__setup__ws__corner:nom_ss_100C_1v60,14.725612257484263
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.622415
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.708855
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25
timing__hold__ws__corner:nom_ff_n40C_1v95,0.35059081630149397
timing__setup__ws__corner:nom_ff_n40C_1v95,15.398685429288284
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.350591
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.091923
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.3483382292319732
timing__setup__ws,14.72237928794512
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.348338
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.708467
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,266
design__instance__area__stdcell,581.808
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0352754
design__instance__utilization__stdcell,0.0352754
design__instance__count__class:buffer,8
design__instance__count__class:inverter,8
design__instance__count__class:sequential_cell,8
design__instance__count__class:multi_input_combinational_cell,16
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1461
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,347.537
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
design__instance__count__class:timing_repair_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,60
route__net__special,2
route__drc_errors__iter:1,3
route__wirelength__iter:1,286
route__drc_errors__iter:2,0
route__wirelength__iter:2,284
route__drc_errors,0
route__wirelength,284
route__vias,186
route__vias__singlecut,186
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,43.6
timing__unannotated_net__count__corner:nom_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net__count__corner:nom_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,1
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25
timing__hold__ws__corner:min_tt_025C_1v80,0.6687931509007407
timing__setup__ws__corner:min_tt_025C_1v80,15.228648995098254
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.668793
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.755568
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,1
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25
timing__hold__ws__corner:min_ss_100C_1v60,1.6175081731845826
timing__setup__ws__corner:min_ss_100C_1v60,14.747001370792407
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.617508
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,17.711926
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,1
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25
timing__hold__ws__corner:min_ff_n40C_1v95,0.3483382292319732
timing__setup__ws__corner:min_ff_n40C_1v95,15.408101897160261
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.348338
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.093548
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,1
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25
timing__hold__ws__corner:max_tt_025C_1v80,0.6715181933917526
timing__setup__ws__corner:max_tt_025C_1v80,15.213715162727059
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.671518
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.754023
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,52
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,1
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25
timing__hold__ws__corner:max_ss_100C_1v60,1.6230355296913057
timing__setup__ws__corner:max_ss_100C_1v60,14.72237928794512
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.623036
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.708467
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,52
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,1
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25
timing__hold__ws__corner:max_ff_n40C_1v95,0.3508546052996053
timing__setup__ws__corner:max_ff_n40C_1v95,15.397191513144097
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.350855
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.091736
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,52
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net__count,52
timing__unannotated_net_filtered__count,1
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00000286484
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000205406
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,3.06569E-8
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00000205406
design_powergrid__voltage__worst,0.00000205406
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,0.00000286484
design_powergrid__drop__worst__net:VPWR,0.00000286484
design_powergrid__voltage__worst__net:VGND,0.00000205406
design_powergrid__drop__worst__net:VGND,0.00000205406
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.14999999999999975157743384475417247614359439467079937458038330078125E-8
ir__drop__worst,0.00000286000000000000014586530767968231003806067747063934803009033203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
