# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Multiplier_4.vhd" \
"../../../../Nano_processor.srcs/sim_1/imports/anash/Lab 05/Lab 05.srcs/sim_1/new/TB_Mulitlplier_4.vhd" \

# Do not sort compile order
nosort
