# Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
autoidx 3901
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD 25
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:563.27-563.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:564.28-564.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:565.11-565.15"
  wire input 3 \A1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:567.27-567.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:570.30-570.34"
  wire width 2 input 7 \B1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:568.27-568.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:569.11-569.15"
  wire input 6 \B1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:572.27-572.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:573.28-573.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:574.11-574.15"
  wire input 10 \C1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:560.11-560.15"
  wire input 11 \CLK1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:561.11-561.15"
  wire input 12 \CLK2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:576.27-576.33"
  wire width 11 input 13 \D1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:579.30-579.34"
  wire width 2 input 16 \D1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:577.27-577.33"
  wire width 18 input 14 \D1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:578.11-578.15"
  wire input 15 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CFG_ENABLE_F 2
  parameter \CFG_ENABLE_H 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:137.27-137.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:138.28-138.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:139.11-139.15"
  wire input 3 \A1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:141.27-141.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:144.30-144.34"
  wire width 2 input 7 \B1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:142.27-142.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:143.11-143.15"
  wire input 6 \B1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:146.27-146.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:147.28-147.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:148.11-148.15"
  wire input 10 \C1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:132.11-132.15"
  wire input 11 \CLK1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:133.11-133.15"
  wire input 12 \CLK2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:134.11-134.15"
  wire input 13 \CLK3
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:135.11-135.15"
  wire input 14 \CLK4
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:150.27-150.33"
  wire width 11 input 15 \D1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:153.30-153.34"
  wire width 2 input 18 \D1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:151.27-151.33"
  wire width 18 input 16 \D1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:152.11-152.15"
  wire input 17 \D1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:155.27-155.33"
  wire width 11 input 19 \E1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:156.28-156.34"
  wire width 18 output 20 \E1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:157.11-157.15"
  wire input 21 \E1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:159.27-159.33"
  wire width 11 input 22 \F1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:162.30-162.34"
  wire width 2 input 25 \F1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:160.27-160.33"
  wire width 18 input 23 \F1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:161.11-161.15"
  wire input 24 \F1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:164.27-164.33"
  wire width 11 input 26 \G1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:165.28-165.34"
  wire width 18 output 27 \G1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:166.11-166.15"
  wire input 28 \G1EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:168.27-168.33"
  wire width 11 input 29 \H1ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:171.30-171.34"
  wire width 2 input 32 \H1BE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:169.27-169.33"
  wire width 18 input 30 \H1DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:170.11-170.15"
  wire input 31 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.15-306.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:305.15-305.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.16-307.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 4 \C
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:320.15-320.16"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 3 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.20-325.21"
  wire width 2 output 5 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.15-321.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.15-346.21"
  wire input 6 \CLK_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.22"
  wire input 3 \DLY_ADJ
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:341.15-341.23"
  wire input 2 \DLY_LOAD
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.22-344.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.15-340.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.16-347.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10"
module \I_FAB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.15-360.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.15-380.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:383.15-383.21"
  wire input 5 \CLK_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:384.16-384.23"
  wire output 6 \CLK_OUT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.16"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:386.16-386.26"
  wire output 8 \DATA_VALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.16-388.25"
  wire output 10 \DPA_ERROR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:387.16-387.24"
  wire output 9 \DPA_LOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:381.15-381.17"
  wire input 4 \EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.15-390.22"
  wire input 12 \PLL_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.15-389.23"
  wire input 11 \PLL_LOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:385.28-385.29"
  wire width 4 output 7 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1045.10"
module \LATCH
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1041.9-1041.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1042.9-1042.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043.10-1043.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.1-1058.10"
module \LATCHN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1054.9-1054.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1055.9-1055.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1056.10-1056.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1102.10"
module \LATCHNR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1097.9-1097.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.9-1098.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.10-1099.11"
  wire output 4 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.9-1100.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.1-1117.10"
module \LATCHNS
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.9-1112.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.9-1113.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1114.10-1114.11"
  wire output 4 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.9-1115.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067.1-1073.10"
module \LATCHR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1068.9-1068.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1069.9-1069.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1070.10-1070.11"
  wire output 4 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1071.9-1071.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1087.10"
module \LATCHS
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1082.9-1082.10"
  wire input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1083.9-1083.10"
  wire input 2 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084.10-1084.11"
  wire output 4 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.9-1085.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.15-405.16"
  wire input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.16-406.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.21-421.22"
  wire width 2 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.16-422.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-440.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.21-437.22"
  wire width 3 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.16-438.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.1-456.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.21-453.22"
  wire width 4 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.16-454.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.1-472.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.21-469.22"
  wire width 5 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.16-470.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.1-488.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:485.21-485.22"
  wire width 6 input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.16-486.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.1-574.10"
module \O_BUF
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:570.15-570.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.16-572.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-553.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.15-548.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:551.16-551.17"
  wire output 3 \O
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:549.15-549.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-532.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:525.15-525.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:530.16-530.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.16-528.19"
  wire output 3 \O_P
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:526.15-526.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-510.10"
module \O_BUF_DS
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-592.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.16"
  wire input 4 \C
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:585.21-585.22"
  wire width 2 input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 3 \E
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.14-590.15"
  wire output 5 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.15-586.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.1-614.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.15-611.21"
  wire input 6 \CLK_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.22"
  wire input 3 \DLY_ADJ
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.15-608.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.15-606.23"
  wire input 2 \DLY_LOAD
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:609.22-609.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.15-605.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.16-612.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.1-628.10"
module \O_FAB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.15-625.16"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:626.16-626.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:657.1-674.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:669.15-669.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:670.16-670.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.15-665.21"
  wire input 4 \CLK_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.27-661.28"
  wire width 4 input 1 \D
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.15-663.25"
  wire input 3 \DATA_VALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.15-666.20"
  wire input 5 \OE_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.16-667.22"
  wire output 6 \OE_OUT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:672.15-672.22"
  wire input 11 \PLL_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:671.15-671.23"
  wire input 10 \PLL_LOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:668.16-668.17"
  wire output 7 \Q
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.15-662.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.1-647.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.15-642.21"
  wire input 1 \CLK_EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.14-643.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.22"
  wire input 4 \PLL_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.1-702.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.15-694.21"
  wire input 2 \CLK_IN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.16-695.23"
  wire output 3 \CLK_OUT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:696.16-696.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.16-697.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:698.16-698.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:699.16-699.24"
  wire output 7 \FAST_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700.16-700.20"
  wire output 8 \LOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.15-692.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.1-726.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.22-714.27"
  wire width 32 input 2 \HADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.21-715.27"
  wire width 3 input 3 \HBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.15-724.19"
  wire input 12 \HCLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.21-716.26"
  wire width 4 input 4 \HPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:721.23-721.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.16-722.22"
  wire output 10 \HREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.15-713.24"
  wire input 1 \HRESETN_I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:723.16-723.21"
  wire output 11 \HRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:717.21-717.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.21-718.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:719.22-719.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:720.15-720.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.1-753.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.23-738.28"
  wire width 32 output 2 \HADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.28"
  wire width 3 output 3 \HBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.15-751.19"
  wire input 15 \HCLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.16-740.25"
  wire output 4 \HMASTLOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.22-742.27"
  wire width 4 output 6 \HPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.22-743.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.15-741.21"
  wire input 5 \HREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.16-737.25"
  wire output 1 \HRESETN_I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.20"
  wire input 8 \HRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.16-745.20"
  wire output 9 \HSEL
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.22-746.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.22-747.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.22-748.26"
  wire width 4 output 12 \HWBE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.23-749.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.16-750.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.1-802.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.22"
  wire input 36 \M0_ACLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.22-764.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.21-765.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:766.21-766.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.16-800.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.21-767.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768.21-768.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.15-769.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:770.21-770.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:771.16-771.26"
  wire output 8 \M0_ARREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.21-772.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.15-773.25"
  wire input 10 \M0_ARVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.22-774.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.21-775.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.21-776.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.21-777.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.21-778.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.15-779.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.16-781.26"
  wire output 18 \M0_AWREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.25"
  wire input 20 \M0_AWVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.22-784.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.15-785.24"
  wire input 22 \M0_BREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.22-786.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.16-787.25"
  wire output 24 \M0_BVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.23-788.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.22-789.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.16-790.24"
  wire output 27 \M0_RLAST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.15-791.24"
  wire input 28 \M0_RREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.22-792.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.16-793.25"
  wire output 30 \M0_RVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.22-794.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.15-795.23"
  wire input 32 \M0_WLAST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.16-796.25"
  wire output 33 \M0_WREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.21-797.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.15-798.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.1-851.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.15-848.22"
  wire input 36 \M1_ACLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.22-813.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.21-814.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:815.21-815.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:849.16-849.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.21-816.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:817.21-817.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:818.15-818.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:819.21-819.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:820.16-820.26"
  wire output 8 \M1_ARREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:821.21-821.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.15-822.25"
  wire input 10 \M1_ARVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823.22-823.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.21-824.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825.21-825.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.21-826.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.15-828.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.21-829.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.16-830.26"
  wire output 18 \M1_AWREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:831.21-831.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.15-832.25"
  wire input 20 \M1_AWVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:833.22-833.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:834.15-834.24"
  wire input 22 \M1_BREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:835.22-835.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:836.16-836.25"
  wire output 24 \M1_BVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:837.23-837.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.22-838.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:839.16-839.24"
  wire output 27 \M1_RLAST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:840.15-840.24"
  wire input 28 \M1_RREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.22-841.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.16-842.25"
  wire output 30 \M1_RVALID
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.15-844.23"
  wire input 32 \M1_WLAST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.16-845.25"
  wire output 33 \M1_WREADY
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.21-846.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:847.15-847.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.1-867.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.22-863.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.22"
  wire input 3 \DMA_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.21-862.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:865.15-865.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.1-883.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.15-880.22"
  wire input 3 \IRQ_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.15-881.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.23-879.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.22-878.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:899.15-899.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.15-894.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:895.14-895.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.15-896.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:897.14-897.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.14-898.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-919.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.14-917.19"
  wire output 3 \ERROR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.20-915.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.14-916.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.1-984.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.22-973.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.22-954.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.22-974.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.21-951.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:971.21-971.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.21-952.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.21-972.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.15-948.21"
  wire input 5 \CLK_A1
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.15-950.21"
  wire input 6 \CLK_B1
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.21"
  wire input 24 \CLK_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.21-959.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.21-979.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.21-961.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.15-945.21"
  wire input 3 \REN_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.21"
  wire input 21 \REN_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.21"
  wire input 4 \REN_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.21"
  wire input 22 \REN_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.20-960.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.20-980.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.20-962.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.22-955.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.22-957.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.15-943.21"
  wire input 1 \WEN_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:963.15-963.21"
  wire input 19 \WEN_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.15-944.21"
  wire input 2 \WEN_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:964.15-964.21"
  wire input 20 \WEN_B2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.21-956.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.21-976.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.21-958.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.1-1023.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.22-1012.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1013.22-1013.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1010.21-1010.25"
  wire width 4 input 7 \BE_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1011.21-1011.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.15-1007.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1009.15-1009.20"
  wire input 6 \CLK_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.21-1018.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.21-1020.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.15-1004.20"
  wire input 3 \REN_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.15-1005.20"
  wire input 4 \REN_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.20-1019.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1021.20-1021.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1014.22-1014.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.22-1016.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002.15-1002.20"
  wire input 1 \WEN_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.15-1003.20"
  wire input 2 \WEN_B
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015.21-1015.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.21-1017.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:998.27-998.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:995.11-995.18"
  wire input 2 \RD_ARST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:993.11-993.17"
  wire input 3 \RD_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:999.28-999.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1000.11-1000.16"
  wire input 5 \RD_EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:996.11-996.18"
  wire input 6 \RD_SRST
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1002.27-1002.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:994.11-994.17"
  wire input 8 \WR_CLK
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1003.27-1003.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1004.30-1004.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \top 1
attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:19.1-110.10"
module \mealy_fsm
  wire $abc$1735$li00_li00
  wire $abc$1735$li01_li01
  wire $abc$1735$li02_li02
  wire $abc$1735$li03_li03
  wire $abc$1735$li04_li04
  wire $abc$1735$li05_li05
  wire $abc$1735$li06_li06
  wire $abc$1735$li07_li07
  wire $abc$1735$li08_li08
  wire $abc$1735$li09_li09
  wire $abc$1735$li10_li10
  wire $abc$1735$li11_li11
  wire $abc$1735$li12_li12
  wire $abc$1735$li13_li13
  wire $abc$1735$li14_li14
  wire $abc$1735$li15_li15
  wire $abc$1735$li16_li16
  wire $abc$1735$li17_li17
  wire $abc$1735$li18_li18
  wire $abc$1735$li19_li19
  wire $abc$1735$li20_li20
  wire $abc$1735$li21_li21
  wire $abc$1735$li22_li22
  wire $abc$1735$li23_li23
  wire $abc$1879$li0_li0
  wire $abc$1879$li1_li1
  wire $abc$1879$li2_li2
  wire $abc$1879$li3_li3
  wire $abc$1879$li4_li4
  wire $abc$1879$new_n30_
  wire $abc$1903$li0_li0
  wire $abc$3810$new_new_n65__
  wire $abc$3810$new_new_n66__
  wire $abc$3810$new_new_n67__
  wire $abc$3810$new_new_n68__
  wire $abc$3810$new_new_n69__
  wire $abc$3810$new_new_n77__
  wire $abc$3810$new_new_n78__
  wire $abc$3810$new_new_n79__
  wire $abc$3810$new_new_n80__
  wire $abc$3810$new_new_n89__
  wire $clk_buf_$ibuf_clk
  wire $fclk_buf_div_clk
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28"
  wire $ibuf_clk
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31"
  wire $ibuf_go_btn
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32"
  wire $ibuf_rst_btn
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33"
  wire $obuf_done_sig
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28"
  wire $obuf_led[0]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28"
  wire offset 1 $obuf_led[1]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28"
  wire offset 2 $obuf_led[2]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28"
  wire offset 3 $obuf_led[3]
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:22.25-22.28"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire \clk_count[0]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 10 \clk_count[10]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 11 \clk_count[11]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 12 \clk_count[12]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 13 \clk_count[13]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 14 \clk_count[14]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 15 \clk_count[15]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 16 \clk_count[16]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 17 \clk_count[17]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 18 \clk_count[18]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 19 \clk_count[19]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 1 \clk_count[1]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 20 \clk_count[20]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 21 \clk_count[21]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 22 \clk_count[22]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 23 \clk_count[23]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 2 \clk_count[2]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 3 \clk_count[3]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 4 \clk_count[4]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 5 \clk_count[5]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 6 \clk_count[6]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 7 \clk_count[7]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 8 \clk_count[8]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:46.17-46.26"
  wire offset 9 \clk_count[9]
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:44.17-44.24"
  wire \div_clk
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:28.25-28.33"
  wire output 5 \done_sig
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:24.25-24.31"
  wire input 3 \go_btn
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:27.25-27.28"
  wire width 4 output 4 \led
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:23.25-23.32"
  wire input 2 \rst_btn
  attribute \keep 1
  attribute \src "/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:45.17-45.22"
  wire \state
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1736
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li00_li00
    connect \E 1'1
    connect \Q \clk_count[0]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1737
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li01_li01
    connect \E 1'1
    connect \Q \clk_count[1]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1738
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li02_li02
    connect \E 1'1
    connect \Q \clk_count[2]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1739
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li03_li03
    connect \E 1'1
    connect \Q \clk_count[3]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1740
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li04_li04
    connect \E 1'1
    connect \Q \clk_count[4]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1741
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li05_li05
    connect \E 1'1
    connect \Q \clk_count[5]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1742
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li06_li06
    connect \E 1'1
    connect \Q \clk_count[6]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1743
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li07_li07
    connect \E 1'1
    connect \Q \clk_count[7]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1744
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li08_li08
    connect \E 1'1
    connect \Q \clk_count[8]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1745
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li09_li09
    connect \E 1'1
    connect \Q \clk_count[9]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1746
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li10_li10
    connect \E 1'1
    connect \Q \clk_count[10]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1747
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li11_li11
    connect \E 1'1
    connect \Q \clk_count[11]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1748
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li12_li12
    connect \E 1'1
    connect \Q \clk_count[12]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1749
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li13_li13
    connect \E 1'1
    connect \Q \clk_count[13]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1750
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li14_li14
    connect \E 1'1
    connect \Q \clk_count[14]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1751
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li15_li15
    connect \E 1'1
    connect \Q \clk_count[15]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1752
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li16_li16
    connect \E 1'1
    connect \Q \clk_count[16]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1753
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li17_li17
    connect \E 1'1
    connect \Q \clk_count[17]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1754
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li18_li18
    connect \E 1'1
    connect \Q \clk_count[18]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1755
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li19_li19
    connect \E 1'1
    connect \Q \clk_count[19]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1756
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li20_li20
    connect \E 1'1
    connect \Q \clk_count[20]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1757
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li21_li21
    connect \E 1'1
    connect \Q \clk_count[21]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1758
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li22_li22
    connect \E 1'1
    connect \Q \clk_count[22]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1735$auto_1759
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1735$li23_li23
    connect \E 1'1
    connect \Q \clk_count[23]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1879$auto_1880
    connect \C $fclk_buf_div_clk
    connect \D $abc$1879$li0_li0
    connect \E 1'1
    connect \Q $obuf_led[0]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1879$auto_1881
    connect \C $fclk_buf_div_clk
    connect \D $abc$1879$li1_li1
    connect \E 1'1
    connect \Q $obuf_led[1]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1879$auto_1882
    connect \C $fclk_buf_div_clk
    connect \D $abc$1879$li2_li2
    connect \E 1'1
    connect \Q $obuf_led[2]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1879$auto_1883
    connect \C $fclk_buf_div_clk
    connect \D $abc$1879$li3_li3
    connect \E 1'1
    connect \Q $obuf_led[3]
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$1879$auto_1884
    connect \C $fclk_buf_div_clk
    connect \D $abc$1879$li4_li4
    connect \E 1'1
    connect \Q \state
    connect \R $ibuf_rst_btn
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$1903$auto_1904
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$1903$li0_li0
    connect \E 1'1
    connect \Q \div_clk
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3811
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { \clk_count[6] \clk_count[5] \clk_count[15] \clk_count[14] \clk_count[13] }
    connect \Y $abc$3810$new_new_n65__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3812
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \clk_count[9] \clk_count[17] \clk_count[18] \clk_count[10] \clk_count[16] \clk_count[19] }
    connect \Y $abc$3810$new_new_n66__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3813
    parameter \INIT_VALUE 65536
    connect \A { \clk_count[20] \clk_count[2] \clk_count[3] \clk_count[23] \clk_count[21] }
    connect \Y $abc$3810$new_new_n67__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3814
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { \clk_count[8] \clk_count[0] \clk_count[4] \clk_count[11] \clk_count[12] \clk_count[7] }
    connect \Y $abc$3810$new_new_n68__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3815
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$3810$new_new_n68__ $abc$3810$new_new_n67__ $abc$3810$new_new_n66__ $abc$3810$new_new_n65__ \clk_count[1] \clk_count[22] }
    connect \Y $abc$3810$new_new_n69__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$3810$auto_3816
    parameter \INIT_VALUE 8'01111000
    connect \A { \div_clk $abc$3810$new_new_n69__ $ibuf_rst_btn }
    connect \Y $abc$1903$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3817
    parameter \INIT_VALUE 64'0111111111111111011111111111111100000000000000001111111111111111
    connect \A { \state $ibuf_go_btn $obuf_led[1] $obuf_led[0] $obuf_led[2] $obuf_led[3] }
    connect \Y $abc$1879$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3818
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { $obuf_led[3] $obuf_led[1] $obuf_led[0] $obuf_led[2] }
    connect \Y $abc$1879$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$3810$auto_3819
    parameter \INIT_VALUE 8'01111000
    connect \A { $obuf_led[2] $obuf_led[1] $obuf_led[0] }
    connect \Y $abc$1879$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$3810$auto_3820
    parameter \INIT_VALUE 4'0110
    connect \A { $obuf_led[1] $obuf_led[0] }
    connect \Y $abc$1879$li1_li1
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$3810$auto_3821
    parameter \INIT_VALUE 4'0100
    connect \A { \state $obuf_led[0] }
    connect \Y $abc$1879$li0_li0
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3822
    parameter \INIT_VALUE 64'1000000000000000111111111111111100000000000000000000000000000000
    connect \A { $ibuf_rst_btn \state $obuf_led[1] $obuf_led[0] $obuf_led[2] $obuf_led[3] }
    connect \Y $abc$1879$new_n30_
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3823
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { \clk_count[2] \clk_count[1] \clk_count[0] \clk_count[4] \clk_count[3] }
    connect \Y $abc$3810$new_new_n77__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3824
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { \clk_count[11] \clk_count[12] \clk_count[9] \clk_count[8] \clk_count[10] }
    connect \Y $abc$3810$new_new_n78__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3825
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$3810$new_new_n78__ $abc$3810$new_new_n77__ $abc$3810$new_new_n65__ \clk_count[7] }
    connect \Y $abc$3810$new_new_n79__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3826
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \clk_count[16] \clk_count[17] \clk_count[19] \clk_count[18] }
    connect \Y $abc$3810$new_new_n80__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3827
    parameter \INIT_VALUE 64'0111111111111111111111111111111110000000000000000000000000000000
    connect \A { \clk_count[23] $abc$3810$new_new_n80__ $abc$3810$new_new_n79__ \clk_count[21] \clk_count[20] \clk_count[22] }
    connect \Y $abc$1735$li23_li23
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3828
    parameter \INIT_VALUE 2147450880
    connect \A { \clk_count[22] $abc$3810$new_new_n80__ $abc$3810$new_new_n79__ \clk_count[21] \clk_count[20] }
    connect \Y $abc$1735$li22_li22
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3829
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \clk_count[21] $abc$3810$new_new_n80__ $abc$3810$new_new_n79__ \clk_count[20] }
    connect \Y $abc$1735$li21_li21
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3830
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \clk_count[20] $abc$3810$new_new_n69__ $abc$3810$new_new_n80__ $abc$3810$new_new_n79__ }
    connect \Y $abc$1735$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3831
    parameter \INIT_VALUE 2147450880
    connect \A { \clk_count[19] $abc$3810$new_new_n79__ \clk_count[16] \clk_count[17] \clk_count[18] }
    connect \Y $abc$1735$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3832
    parameter \INIT_VALUE 8323200
    connect \A { \clk_count[18] $abc$3810$new_new_n69__ $abc$3810$new_new_n79__ \clk_count[16] \clk_count[17] }
    connect \Y $abc$1735$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3833
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \clk_count[17] $abc$3810$new_new_n69__ $abc$3810$new_new_n79__ \clk_count[16] }
    connect \Y $abc$1735$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3834
    parameter \INIT_VALUE 2147450880
    connect \A { \clk_count[16] $abc$3810$new_new_n78__ $abc$3810$new_new_n77__ $abc$3810$new_new_n65__ \clk_count[7] }
    connect \Y $abc$1735$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3835
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$3810$new_new_n77__ \clk_count[6] \clk_count[5] \clk_count[7] }
    connect \Y $abc$3810$new_new_n89__
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3836
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \clk_count[15] $abc$3810$new_new_n69__ $abc$3810$new_new_n89__ $abc$3810$new_new_n78__ \clk_count[14] \clk_count[13] }
    connect \Y $abc$1735$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3837
    parameter \INIT_VALUE 8323200
    connect \A { \clk_count[14] $abc$3810$new_new_n69__ $abc$3810$new_new_n89__ $abc$3810$new_new_n78__ \clk_count[13] }
    connect \Y $abc$1735$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3838
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \clk_count[13] $abc$3810$new_new_n69__ $abc$3810$new_new_n89__ $abc$3810$new_new_n78__ }
    connect \Y $abc$1735$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$3810$auto_3839
    parameter \INIT_VALUE 64'0111111111111111111111111111111110000000000000000000000000000000
    connect \A { \clk_count[12] $abc$3810$new_new_n89__ \clk_count[11] \clk_count[9] \clk_count[8] \clk_count[10] }
    connect \Y $abc$1735$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3840
    parameter \INIT_VALUE 2147450880
    connect \A { \clk_count[11] $abc$3810$new_new_n89__ \clk_count[9] \clk_count[8] \clk_count[10] }
    connect \Y $abc$1735$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3841
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \clk_count[10] $abc$3810$new_new_n89__ \clk_count[9] \clk_count[8] }
    connect \Y $abc$1735$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3842
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \clk_count[9] $abc$3810$new_new_n69__ $abc$3810$new_new_n89__ \clk_count[8] }
    connect \Y $abc$1735$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$3810$auto_3843
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$3810$new_new_n89__ \clk_count[8] $abc$3810$new_new_n69__ }
    connect \Y $abc$1735$li08_li08
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3844
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \clk_count[7] $abc$3810$new_new_n77__ \clk_count[6] \clk_count[5] }
    connect \Y $abc$1735$li07_li07
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3845
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \clk_count[6] $abc$3810$new_new_n69__ $abc$3810$new_new_n77__ \clk_count[5] }
    connect \Y $abc$1735$li06_li06
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$3810$auto_3846
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$3810$new_new_n77__ \clk_count[5] $abc$3810$new_new_n69__ }
    connect \Y $abc$1735$li05_li05
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$3810$auto_3847
    parameter \INIT_VALUE 2147450880
    connect \A { \clk_count[4] \clk_count[2] \clk_count[1] \clk_count[0] \clk_count[3] }
    connect \Y $abc$1735$li04_li04
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$3810$auto_3848
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { \clk_count[3] \clk_count[2] \clk_count[1] \clk_count[0] }
    connect \Y $abc$1735$li03_li03
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$3810$auto_3849
    parameter \INIT_VALUE 8'01111000
    connect \A { \clk_count[2] \clk_count[1] \clk_count[0] }
    connect \Y $abc$1735$li02_li02
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$3810$auto_3850
    parameter \INIT_VALUE 4'0110
    connect \A { \clk_count[1] \clk_count[0] }
    connect \Y $abc$1735$li01_li01
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$3810$auto_3851
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$3810$new_new_n69__ \clk_count[0] }
    connect \Y $abc$1735$li00_li00
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$mealy_fsm.$ibuf_clk
    connect \I $ibuf_clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  cell \FCLK_BUF $clkbuf$mealy_fsm.div_clk
    connect \I \div_clk
    connect \O $fclk_buf_div_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$mealy_fsm.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O $ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$mealy_fsm.$ibuf_go_btn
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \go_btn
    connect \O $ibuf_go_btn
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$mealy_fsm.$ibuf_rst_btn
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \rst_btn
    connect \O $ibuf_rst_btn
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$mealy_fsm.$obuf_done_sig
    connect \I $obuf_done_sig
    connect \O \done_sig
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$mealy_fsm.$obuf_led
    connect \I $obuf_led[0]
    connect \O \led [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$mealy_fsm.$obuf_led_1
    connect \I $obuf_led[1]
    connect \O \led [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$mealy_fsm.$obuf_led_2
    connect \I $obuf_led[2]
    connect \O \led [2]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$mealy_fsm.$obuf_led_3
    connect \I $obuf_led[3]
    connect \O \led [3]
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \mealy_fsm:done_sig_2258
    connect \C $fclk_buf_div_clk
    connect \D \state
    connect \E $abc$1879$new_n30_
    connect \Q $obuf_done_sig
    connect \R 1'1
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
