

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sun Jun 30 19:20:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_1_puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.205|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  437537|  437537|  437537|  437537|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  437536|  437536|       226|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     218|     218|        15|         12|          1|    18|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    633|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    359|    -|
|Register         |        -|      -|     415|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      7|     868|   1962|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_5fYi_U5  |conv_mac_muladd_5fYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U     |conv_conv_bias     |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_U  |conv_conv_weights  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  32|   8|    0|   880|   64|     2|        28160|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_375_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln13_1_fu_889_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln20_1_fu_508_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln20_fu_572_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln23_1_fu_863_p2     |     +    |      0|  0|  13|           1|           4|
    |add_ln26_1_fu_822_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln26_2_fu_873_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln26_fu_766_p2       |     +    |      0|  0|  12|           1|           3|
    |add_ln28_10_fu_835_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln28_11_fu_848_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_12_fu_853_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln28_1_fu_635_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_2_fu_671_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln28_4_fu_731_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_5_fu_745_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_6_fu_755_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_7_fu_784_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_8_fu_812_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_9_fu_790_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_497_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln37_1_fu_482_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_431_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_884_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_381_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_599_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_514_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln28_1_fu_665_p2     |     -    |      0|  0|  71|          64|          64|
    |sub_ln28_2_fu_713_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln28_fu_558_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln20_fu_593_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln36_fu_938_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_425_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_369_p2      |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln13_fu_387_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln16_fu_419_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln20_fu_502_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_520_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln26_fu_587_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln36_1_fu_926_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln36_fu_920_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln23_fu_605_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_932_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln37_fu_437_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_895_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln20_1_fu_534_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln20_2_fu_676_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln20_fu_526_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln23_1_fu_623_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln23_2_fu_683_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln23_3_fu_878_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln23_fu_611_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln37_1_fu_401_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln37_2_fu_443_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln37_3_fu_451_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln37_fu_393_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln20_fu_581_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln37_fu_413_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 633|         321|         338|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_ch_0_0_phi_fu_328_p4            |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten21_phi_fu_271_p4  |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_293_p4    |    9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_305_p4              |    9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_282_p4              |    9|          2|    2|          4|
    |c_0_reg_245                                |    9|          2|    4|          8|
    |ch_0_0_reg_324                             |    9|          2|    3|          6|
    |conv_weights_address0                      |   21|          4|   10|         40|
    |f_0_reg_256                                |    9|          2|    5|         10|
    |grp_fu_335_p0                              |   21|          4|   32|        128|
    |grp_fu_335_p1                              |   27|          5|   32|        160|
    |grp_fu_341_p1                              |   21|          4|   32|        128|
    |indvar_flatten21_reg_267                   |    9|          2|    5|         10|
    |indvar_flatten29_reg_233                   |    9|          2|    9|         18|
    |indvar_flatten43_reg_211                   |    9|          2|   11|         22|
    |indvar_flatten_reg_289                     |    9|          2|    4|          8|
    |input_r_address0                           |   15|          3|   10|         30|
    |r_0_reg_222                                |    9|          2|    4|          8|
    |w_sum_2_0_reg_312                          |    9|          2|   32|         64|
    |wc_0_reg_301                               |    9|          2|    2|          4|
    |wr_0_reg_278                               |    9|          2|    2|          4|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  359|         75|  215|        703|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_976                  |  11|   0|   11|          0|
    |add_ln20_1_reg_1026               |   5|   0|    5|          0|
    |add_ln23_1_reg_1102               |   4|   0|    4|          0|
    |add_ln26_2_reg_1127               |   3|   0|    3|          0|
    |add_ln28_11_reg_1092              |  11|   0|   11|          0|
    |add_ln28_7_reg_1067               |   7|   0|    7|          0|
    |ap_CS_fsm                         |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_0_reg_245                       |   4|   0|    4|          0|
    |ch_0_0_reg_324                    |   3|   0|    3|          0|
    |conv_out_addr_reg_1017            |  11|   0|   11|          0|
    |f_0_reg_256                       |   5|   0|    5|          0|
    |f_reg_1147                        |   5|   0|    5|          0|
    |icmp_ln13_reg_981                 |   1|   0|    1|          0|
    |icmp_ln20_reg_1022                |   1|   0|    1|          0|
    |icmp_ln20_reg_1022_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln23_reg_1031                |   1|   0|    1|          0|
    |indvar_flatten21_reg_267          |   5|   0|    5|          0|
    |indvar_flatten29_reg_233          |   9|   0|    9|          0|
    |indvar_flatten43_reg_211          |  11|   0|   11|          0|
    |indvar_flatten_reg_289            |   4|   0|    4|          0|
    |input_load_1_reg_1087             |  32|   0|   32|          0|
    |r_0_reg_222                       |   4|   0|    4|          0|
    |reg_358                           |  32|   0|   32|          0|
    |reg_363                           |  32|   0|   32|          0|
    |select_ln13_reg_1152              |   9|   0|    9|          0|
    |select_ln20_1_reg_1036            |   2|   0|    2|          0|
    |select_ln23_1_reg_1047            |   2|   0|    2|          0|
    |select_ln23_3_reg_1132            |   4|   0|    4|          0|
    |select_ln23_reg_1041              |   3|   0|    3|          0|
    |select_ln37_1_reg_986             |   4|   0|    4|          0|
    |select_ln37_2_reg_992             |   5|   0|    5|          0|
    |select_ln37_3_reg_997             |   4|   0|    4|          0|
    |sub_ln28_2_reg_1052               |  10|   0|   11|          1|
    |tmp_1_1_reg_1117                  |  32|   0|   32|          0|
    |tmp_1_2_reg_1122                  |  32|   0|   32|          0|
    |tmp_s_reg_1107                    |  32|   0|   32|          0|
    |trunc_ln28_2_reg_1077             |   6|   0|    7|          1|
    |w_sum_2_0_reg_312                 |  32|   0|   32|          0|
    |wc_0_reg_301                      |   2|   0|    2|          0|
    |wr_0_reg_278                      |   2|   0|    2|          0|
    |zext_ln28_reg_1005                |   5|   0|   64|         59|
    |zext_ln37_2_reg_1010              |   5|   0|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 415|   0|  482|         67|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

