[{"judul":"eel4730","link":"http:\/\/web.eng.fiu.edu\/watsonh\/eel4730\/DFlipFlop.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.OST5lSeJurf-95PpZjl--gHaFi&pid=Api&P=0&w=300&h=300"},{"judul":"what is a flip-flop digital logic gate","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-890389fcd6b9b8d7befbd6cc1f247909","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.iQOJ_Na5uNe--9bMHyR5CQHaC_&pid=Api&P=0&w=300&h=300"},{"judul":"22c 60 notes  chapter 12","link":"http:\/\/homepage.cs.uiowa.edu\/~jones\/assem\/fall11\/notes\/12f\/dlatch.gif","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Wr8wWAFOTdFR5WWaL-nxXwHaEF&pid=Api&P=0&w=300&h=300"},{"judul":"three typical implementations for static latch  1  sr","link":"https:\/\/www.researchgate.net\/profile\/Ihsen_Alouani\/publication\/317353639\/figure\/fig1\/AS:589958599426048@1517668499066\/Three-typical-implementations-for-static-latch-1-SR-latch-similar-to-SRAM-cell-with.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.blD97TWcY7RN2gnYm4PVrgHaFk&pid=Api&P=0&w=300&h=300"},{"judul":"lessons in electric circuits","link":"http:\/\/www.ibiblio.org\/kuphaldt\/electricCircuits\/Exper\/05300.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.dNnCq3A4wzQj3SyaOa1-wAHaC-&pid=Api&P=0&w=300&h=300"},{"judul":"flip flops","link":"http:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/05\/1.SR-block-diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.WwN74y-GfskKwi2VE6OnaQHaFP&pid=Api&P=0&w=300&h=300"},{"judul":"the j","link":"https:\/\/sub.allaboutcircuits.com\/images\/04196.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Y2rP8PpchLfavIu1RCe_iQHaCp&pid=Api&P=0&w=300&h=300"},{"judul":"cmos nand gate truth table","link":"https:\/\/pirun.ku.ac.th\/~fscinrn\/Nuclear%20Instrument\/img907.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CSki00AVKeMqRmgakWuHGgHaLi&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch truth table using nor gate","link":"https:\/\/sub.allaboutcircuits.com\/images\/04178.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.MeV1lU8YXR5Xh0gATUKdkQHaDL&pid=Api&P=0&w=300&h=300"},{"judul":"the s","link":"https:\/\/sub.allaboutcircuits.com\/images\/04174.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.dVgp0ewMYFlWp-5UbAsGkwHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"how does a d flip","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-bbe4f875be5a2c9d6d0622e7044ec1a7","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.u-T4db5aLJ1tBiLnBE7BpwHaC6&pid=Api&P=0&w=300&h=300"},{"judul":"sequential logic circuits","link":"https:\/\/engineersgarag.wpengine.com\/wp-content\/uploads\/2019\/07\/Logic-Gate-Diagram-SR-Latch-Enable-Input.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP._0BxqReIU_CMG2pzlQqYQgHaDB&pid=Api&P=0&w=300&h=300"},{"judul":"jk flip flop and the master","link":"https:\/\/www.electronics-tutorials.ws\/wp-content\/uploads\/2013\/08\/seq13.gif","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.FuaTcIY_19lp4cikfvy77QHaDB&pid=Api&P=0&w=300&h=300"},{"judul":"key words digital terms and explanations","link":"http:\/\/upload.wikimedia.org\/wikipedia\/commons\/a\/a1\/Sr-latch.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.ZAaSCCrWiL3zr2QbZHqnlwHaEq&pid=Api&P=0&w=300&h=300"},{"judul":"electrical circuit of and gate","link":"https:\/\/lh6.googleusercontent.com\/proxy\/2Sq1VuXZL4Kb_Y3IolmPjVpQGBhePqZinzS714bakWXnt_j8fPppXKctSVrJhyD-1moslYY1COkS0tyM6LfhVnHHoL12c2JG51xKBoJz61Pz4qBocmagnu1tfFlt115PkPdvIlWp5-ZERjX7Xg=s0-d","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Y-yfckpr-4SaA0AGYpP1YwHaFa&pid=Api&P=0&w=300&h=300"},{"judul":"sr latch nand truth table","link":"https:\/\/i.ytimg.com\/vi\/-aQH0ybMd3U\/maxresdefault.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CEnoKiymZzZHc9whlMHGiQHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"steam community    guide    creating complex logic devices","link":"https:\/\/steamuserimages-a.akamaihd.net\/ugc\/3335223429521123186\/84C8B52F4F4CE1CFC45F9E17F04BAB98652C4D08\/","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.x-OuuA8pSfh1iuuwm7OQIgHaF-&pid=Api&P=0&w=300&h=300"},{"judul":"d","link":"https:\/\/www.researchgate.net\/publication\/304888841\/figure\/download\/fig3\/AS:398629278896130@1472052034147\/D-Flip-Flop-using-Transmission-gates.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.nEcYSG5VoXW4ISZuPjK0XQHaFn&pid=Api&P=0&w=300&h=300"},{"judul":"nor gate s","link":"https:\/\/sub.allaboutcircuits.com\/images\/05296.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.tVQMRoxdjdouu_vYNqhb6gHaCy&pid=Api&P=0&w=300&h=300"},{"judul":"design","link":"https:\/\/i.stack.imgur.com\/y023I.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.-PciHYIH6GZ6OgQYz2S15QAAAA&pid=Api&P=0&w=300&h=300"},{"judul":"sequential logic circuits","link":"https:\/\/engineersgarag.wpengine.com\/wp-content\/uploads\/2019\/07\/Circuit-Diagram-D-Latch.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.3Nn45ejSXquap9WqBygGQgHaCt&pid=Api&P=0&w=300&h=300"},{"judul":"ppt - sequential logic powerpoint presentation","link":"https:\/\/image3.slideserve.com\/6533716\/timing-diagram-for-d-latch-l.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.28QQ_uYNkjYC-gpnM4PKdQHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"cmos nand gate truth table","link":"https:\/\/arduinotricks.com\/wp-content\/uploads\/2018\/12\/NAND-Gate-Diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.ztzbc2CYanuKavUbN5w5iAHaFk&pid=Api&P=0&w=300&h=300"},{"judul":"the components of a computer","link":"http:\/\/www.johnloomis.org\/ece314\/notes\/carch\/img282.gif","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.xNZpEaZT0ztYmJDkyBRciAHaCk&pid=Api&P=0&w=300&h=300"},{"judul":"one bit memory circuit","link":"http:\/\/www.theorycircuit.com\/wp-content\/uploads\/2018\/10\/one-bit-memory.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.wPwGfT-zKGhWaskPkzP2SgHaEp&pid=Api&P=0&w=300&h=300"},{"judul":"introduction to latches","link":"http:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/04\/SR12.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.HgT4recA4SLLE0YHoHxDFQHaEO&pid=Api&P=0&w=300&h=300"}]