@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_K-2015.09-SP1-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
[hb]
postSimFile = /home/IC/Project/VerilogProject/glitch_free/sim/glitch_free_tb.fsdb
syncTime = 146300
viewport = 0 25 1920 1004 629 334 228 898
activeNode = "glitch_free_tb.u_glitch_free"
activeScope = "glitch_free_tb.u_glitch_free"
activeFile = "../rtl/glitch_free.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 92
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "glitch_free_tb.u_glitch_free"
Scope2 = "glitch_free_tb.u_glitch_free.u_clk_gate_out0"
Scope3 = "glitch_free_tb"
sdfCheckUndef = FALSE
[hb.sourceTab.1]
scope = glitch_free_tb.u_glitch_free
File = /home/IC/Project/VerilogProject/glitch_free/rtl/glitch_free.v
Line = 93
[imp.design1]
dbEnum =  oh
invokeDir = /home/IC/Project/VerilogProject/glitch_free/sim
design = DebussyLib
hostCommand = hostCommand -f file_list.f
[nMemoryManager]
FsdbFile = /home/IC/Project/VerilogProject/glitch_free/sim/glitch_free_tb.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 28 1920 482 100 65
SessionFile = /home/IC/Project/VerilogProject/glitch_free/sim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
