graph G1
node N1 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "AudioReader" {
		layout [ size: 75, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N2 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L2: "CartesianToComplex" {
		layout [ size: 119, 15 ]
	}
	port P3 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P4 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P5 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N3 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L3: "Baud Rate Estimate" {
		layout [ size: 118, 15 ]
	}
	port P6 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N4 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L4: "Carrier Estimate" {
		layout [ size: 95, 15 ]
	}
	port P7 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N5 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L5: "Sample Count" {
		layout [ size: 82, 15 ]
	}
	port P8 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N6 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L6: "Phase states" {
		layout [ size: 77, 15 ]
	}
	port P9 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N7 {
	layout [ size: 264, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L7: "ConvertBinToFrequency" {
		layout [ size: 136, 15 ]
	}
	port P10 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P11 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N8 {
	layout [ size: 250, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L8: "Mix Down" {
		layout [ size: 58, 15 ]
	}
	port P12 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P13 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P14 {
		layout [ size: 8, 8 ]
		index: -3
		side: WEST
	}
}
node N9 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L9: "PlotSpectrumWithCarrier" {
		layout [ size: 145, 15 ]
	}
	port P15 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N10 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L10: "ArrayMaximum" {
		layout [ size: 88, 15 ]
	}
	port P16 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P17 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P18 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N11 {
	layout [ size: 597, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L11: "RegenerateCarrier" {
		layout [ size: 105, 15 ]
	}
	port P19 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P20 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N12 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L12: "ArrayToSequence" {
		layout [ size: 103, 15 ]
	}
	port P21 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P22 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N13 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L13: "PlotSpectrumWithoutCarrier" {
		layout [ size: 163, 15 ]
	}
	port P23 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N14 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L14: "SequenceToArray" {
		layout [ size: 102, 15 ]
	}
	port P24 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P25 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P26 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N15 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L15: "Periodogram" {
		layout [ size: 73, 15 ]
	}
	port P27 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P28 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N16 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L16: "SmoothedPeriodogram" {
		layout [ size: 132, 15 ]
	}
	port P29 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P30 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N17 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L17: "Chop" {
		layout [ size: 31, 15 ]
	}
	port P31 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P32 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N18 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L18: "AbsoluteValue" {
		layout [ size: 84, 15 ]
	}
	port P33 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P34 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N19 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L19: "SequenceToArray" {
		layout [ size: 102, 15 ]
	}
	port P35 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P36 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P37 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N20 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L20: "FFT" {
		layout [ size: 24, 15 ]
	}
	port P38 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P39 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N21 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L21: "PhaseUnwrap" {
		layout [ size: 81, 15 ]
	}
	port P40 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P41 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N22 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L22: "AbsoluteValue2" {
		layout [ size: 91, 15 ]
	}
	port P42 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P43 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N23 {
	layout [ size: 298, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L23: "ConvertBinAndOffsetToFrequency" {
		layout [ size: 193, 15 ]
	}
	port P44 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P45 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N24 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L24: "ArrayMaximum" {
		layout [ size: 88, 15 ]
	}
	port P46 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P47 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P48 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N25 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L25: "ComplexToPolar" {
		layout [ size: 95, 15 ]
	}
	port P49 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P50 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P51 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N26 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L26: "Differential" {
		layout [ size: 60, 15 ]
	}
	port P52 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P53 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N27 {
	layout [ size: 39, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L27: "BooleanSwitch" {
		layout [ size: 87, 15 ]
	}
	port P54 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P55 {
		layout [ size: 8, 8 ]
		index: -1
		side: SOUTH
	}
	port P56 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P57 {
		layout [ size: 8, 8 ]
		index: 3
		side: EAST
	}
}
node N28 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L28: "Repeat" {
		layout [ size: 41, 15 ]
	}
	port P58 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P59 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N29 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L29: "CountTrues" {
		layout [ size: 66, 15 ]
	}
	port P60 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P61 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N30 {
	layout [ size: 14, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L30: "SampleDelay" {
		layout [ size: 77, 15 ]
	}
	port P62 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P63 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N31 {
	layout [ size: 242, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L31: "IncrementPhase" {
		layout [ size: 95, 15 ]
	}
	port P64 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P65 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P66 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N32 {
	layout [ size: 90, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L32: "IdentifyBaudSamples" {
		layout [ size: 122, 15 ]
	}
	port P67 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P68 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P69 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N33 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L33: "ComplexToPolar" {
		layout [ size: 95, 15 ]
	}
	port P70 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P71 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P72 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N34 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L34: "ComputeHistogram" {
		layout [ size: 111, 15 ]
	}
	port P73 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P74 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P75 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N35 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L35: "ArrayPeakSearch" {
		layout [ size: 103, 15 ]
	}
	port P76 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P77 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P78 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
	port P79 {
		layout [ size: 8, 8 ]
		index: 3
		side: EAST
	}
	port P80 {
		layout [ size: 8, 8 ]
		index: 4
		side: EAST
	}
}
node N36 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L36: "ArrayLength" {
		layout [ size: 71, 15 ]
	}
	port P81 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P82 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N37 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L37: "ArrayToSequence" {
		layout [ size: 103, 15 ]
	}
	port P83 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P84 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N38 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L38: "SequenceToArray" {
		layout [ size: 102, 15 ]
	}
	port P85 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P86 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P87 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N39 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L39: "MovingAverage" {
		layout [ size: 87, 15 ]
	}
	port P88 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P89 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N40 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L40: "Differential" {
		layout [ size: 60, 15 ]
	}
	port P90 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P91 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N41 {
	layout [ size: 570, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L41: "Wrap" {
		layout [ size: 32, 15 ]
	}
	port P92 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P93 {
		layout [ size: 8, 8 ]
		index: -2
		side: WEST
	}
}
node N42 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L42: "PolarToCartesian" {
		layout [ size: 99, 15 ]
	}
	port P94 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P95 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
	port P96 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
	port P97 {
		layout [ size: 8, 8 ]
		index: 3
		side: EAST
	}
}
node N43 {
	layout [ size: 31, 31 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L43: "ComplexToPolar" {
		layout [ size: 95, 15 ]
	}
	port P98 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P99 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
	port P100 {
		layout [ size: 8, 8 ]
		index: 2
		side: EAST
	}
}
node N44 {
	layout [ size: 41, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L44: "XYPlotter" {
		layout [ size: 55, 15 ]
	}
	port P101 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P102 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N45 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L45: "FIR" {
		layout [ size: 21, 15 ]
	}
	port P103 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P104 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
edge E1: N1.P1 -> N2.P3
edge E2: N1.P1 -> N2.P4
edge E3: N2.P5 -> N8.P13
edge E4: N2.P5 -> N16.P29
edge E5: N7.P10 -> N11.P20
edge E6: N7.P10 -> N4.P7
edge E7: N8.P12 -> N15.P27
edge E8: N8.P12 -> N25.P49
edge E9: N8.P12 -> N27.P54
edge E10: N10.P18 -> N7.P11
edge E11: N11.P19 -> N12.P21
edge E12: N12.P22 -> N8.P14
edge E13: N14.P25 -> N10.P16
edge E14: N15.P28 -> N13.P23
edge E15: N16.P30 -> N9.P15
edge E16: N16.P30 -> N14.P24
edge E17: N17.P32 -> N18.P33
edge E18: N18.P34 -> N19.P35
edge E19: N19.P36 -> N24.P46
edge E20: N20.P39 -> N17.P31
edge E21: N21.P41 -> N26.P52
edge E22: N22.P43 -> N20.P38
edge E23: N23.P44 -> N3.P6
edge E24: N23.P44 -> N28.P58
edge E25: N24.P48 -> N23.P45
edge E26: N25.P51 -> N21.P40
edge E27: N26.P53 -> N22.P42
edge E28: N27.P56 -> N33.P70
edge E29: N27.P56 -> N43.P98
edge E30: N28.P59 -> N31.P65
edge E31: N28.P59 -> N32.P69
edge E32: N29.P61 -> N5.P8
edge E33: N30.P63 -> N31.P66
edge E34: N31.P64 -> N30.P62
edge E35: N31.P64 -> N32.P68
edge E36: N32.P67 -> N27.P55
edge E37: N32.P67 -> N29.P60
edge E38: N33.P72 -> N40.P90
edge E39: N34.P74 -> N37.P83
edge E40: N35.P79 -> N36.P81
edge E41: N36.P82 -> N6.P9
edge E42: N37.P84 -> N39.P88
edge E43: N38.P86 -> N35.P78
edge E44: N39.P89 -> N38.P85
edge E45: N40.P91 -> N41.P93
edge E46: N41.P92 -> N34.P73
edge E47: N42.P96 -> N44.P101
edge E48: N42.P97 -> N44.P102
edge E49: N43.P100 -> N45.P103
edge E50: N43.P99 -> N42.P94
edge E51: N45.P104 -> N42.P95
