strict digraph "" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2e7e90>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2e7fd0>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2e7fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5190>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5210>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5210>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5910>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5910>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5bfc2c6090>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5bfc2c5590>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5390>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5410>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5410>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"8:CS" -> "11:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"8:CS" -> "13:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"8:CS" -> "17:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5a90>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "19:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5c90>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "21:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5690>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "9:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5bfc2c5890>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "15:CA"	[cond="['in', 'in']",
		label="{ in, in }",
		lineno=8];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5b10>",
		fillcolor=cadetblue,
		label="20:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5710>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5710>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5d10>",
		fillcolor=cadetblue,
		label="22:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5bfc2c5d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5bfc2c5ed0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"9:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"22:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"20:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:CA" -> "16:BS"	[cond="[]",
		lineno=None];
}
