// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/19/2022 22:29:07"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	board_clk,
	enb_tx,
	o_data_tx,
	adc_dout,
	adc_din,
	adc_cs_n,
	adc_sclk,
	led);
input 	board_clk;
input 	enb_tx;
output 	o_data_tx;
input 	adc_dout;
output 	adc_din;
output 	adc_cs_n;
output 	adc_sclk;
output 	[7:0] led;

// Design Ports Information
// o_data_tx	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// adc_din	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// adc_cs_n	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// adc_sclk	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// enb_tx	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// board_clk	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// adc_dout	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UART_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \board_clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \uart_tx|Add0~0_combout ;
wire \uart_tx|Selector15~0_combout ;
wire \uart_tx|Add0~1 ;
wire \uart_tx|Add0~2_combout ;
wire \uart_tx|Selector14~0_combout ;
wire \uart_tx|Add0~3 ;
wire \uart_tx|Add0~4_combout ;
wire \uart_tx|Selector13~0_combout ;
wire \uart_tx|Add0~5 ;
wire \uart_tx|Add0~6_combout ;
wire \uart_tx|Selector12~0_combout ;
wire \uart_tx|Add0~7 ;
wire \uart_tx|Add0~8_combout ;
wire \uart_tx|Selector11~0_combout ;
wire \uart_tx|Add0~9 ;
wire \uart_tx|Add0~10_combout ;
wire \uart_tx|Selector10~0_combout ;
wire \uart_tx|Add0~11 ;
wire \uart_tx|Add0~12_combout ;
wire \uart_tx|Selector9~0_combout ;
wire \uart_tx|Add0~13 ;
wire \uart_tx|Add0~14_combout ;
wire \uart_tx|Selector8~0_combout ;
wire \uart_tx|Equal1~1_combout ;
wire \uart_tx|Add0~15 ;
wire \uart_tx|Add0~16_combout ;
wire \uart_tx|Selector7~0_combout ;
wire \uart_tx|Add0~17 ;
wire \uart_tx|Add0~18_combout ;
wire \uart_tx|Selector6~0_combout ;
wire \uart_tx|Add0~19 ;
wire \uart_tx|Add0~20_combout ;
wire \uart_tx|Selector5~0_combout ;
wire \uart_tx|Add0~21 ;
wire \uart_tx|Add0~22_combout ;
wire \uart_tx|Selector4~0_combout ;
wire \uart_tx|Equal1~2_combout ;
wire \uart_tx|Equal1~0_combout ;
wire \uart_tx|Equal1~3_combout ;
wire \uart_tx|Selector19~0_combout ;
wire \enb_tx~input_o ;
wire \uart_tx|Selector1~0_combout ;
wire \uart_tx|state_tx.START~q ;
wire \uart_tx|bits_count_tx[0]~0_combout ;
wire \uart_tx|Add1~1_combout ;
wire \uart_tx|Add1~2_combout ;
wire \uart_tx|Add1~0_combout ;
wire \uart_tx|Equal3~0_combout ;
wire \uart_tx|Selector2~0_combout ;
wire \uart_tx|state_tx.DATA~q ;
wire \uart_tx|Selector0~0_combout ;
wire \uart_tx|Selector3~0_combout ;
wire \uart_tx|state_tx.STOP~q ;
wire \uart_tx|Selector0~1_combout ;
wire \uart_tx|state_tx.IDLE~q ;
wire \adc_dout~input_o ;
wire \u0|adc_mega_0|ADC_CTRL|counter[0]~10_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13_combout ;
wire \~GND~combout ;
wire \u0|adc_mega_0|ADC_CTRL|always2~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35_combout ;
wire \u0|adc_mega_0|ADC_CTRL|LessThan0~2_combout ;
wire \u0|adc_mega_0|ADC_CTRL|LessThan0~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~36 ;
wire \u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37_combout ;
wire \u0|adc_mega_0|ADC_CTRL|LessThan0~1_combout ;
wire \u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ;
wire \u0|adc_mega_0|ADC_CTRL|Selector5~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ;
wire \u0|adc_mega_0|ADC_CTRL|Selector1~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.transState~q ;
wire \u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[0]~11 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[1]~12_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[1]~13 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[2]~14_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[2]~15 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[3]~16_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[3]~17 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[4]~18_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[4]~19 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[5]~20_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[5]~21 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[6]~22_combout ;
wire \u0|adc_mega_0|ADC_CTRL|counter[6]~23 ;
wire \u0|adc_mega_0|ADC_CTRL|counter[7]~24_combout ;
wire \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ;
wire \u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk~q ;
wire \u0|adc_mega_0|ADC_CTRL|always1~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|Selector3~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.pauseState~q ;
wire \u0|adc_mega_0|ADC_CTRL|Selector2~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.doneState~q ;
wire \u0|adc_mega_0|go~0_combout ;
wire \u0|adc_mega_0|go~q ;
wire \u0|adc_mega_0|ADC_CTRL|nextState.resetState~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.resetState~q ;
wire \u0|adc_mega_0|ADC_CTRL|Selector4~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ;
wire \u0|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ;
wire \u0|adc_mega_0|ADC_CTRL|Add2~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk_counter~8_combout ;
wire \u0|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ;
wire \u0|adc_mega_0|ADC_CTRL|always8~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|always6~0_combout ;
wire \u0|adc_mega_0|CH0[0]~feeder_combout ;
wire \uart_tx|ready_tx~combout ;
wire \u0|adc_mega_0|ADC_CTRL|always8~1_combout ;
wire \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ;
wire \u0|adc_mega_0|CH0[3]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ;
wire \u0|adc_mega_0|CH0[4]~feeder_combout ;
wire \i_data_tx[4]~feeder_combout ;
wire \uart_tx|tmp_data_tx[0]~1_combout ;
wire \uart_tx|Selector21~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ;
wire \u0|adc_mega_0|CH0[6]~feeder_combout ;
wire \uart_tx|Selector22~0_combout ;
wire \uart_tx|tmp_data_tx[0]~0_combout ;
wire \uart_tx|tmp_data_tx[0]~2_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ;
wire \u0|adc_mega_0|CH0[5]~feeder_combout ;
wire \i_data_tx[5]~feeder_combout ;
wire \uart_tx|Selector23~0_combout ;
wire \uart_tx|Selector24~0_combout ;
wire \uart_tx|Selector25~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ;
wire \u0|adc_mega_0|CH0[2]~feeder_combout ;
wire \i_data_tx[2]~feeder_combout ;
wire \uart_tx|Selector26~0_combout ;
wire \u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder_combout ;
wire \u0|adc_mega_0|CH0[1]~feeder_combout ;
wire \i_data_tx[1]~feeder_combout ;
wire \uart_tx|Selector27~0_combout ;
wire \uart_tx|Selector28~0_combout ;
wire \uart_tx|Selector20~0_combout ;
wire \uart_tx|Selector20~1_combout ;
wire \uart_tx|o_data_tx~q ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ;
wire \u0|adc_mega_0|ADC_CTRL|Equal2~2_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg~9_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg~8_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg~7_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg~6_combout ;
wire \u0|adc_mega_0|ADC_CTRL|din_shift_reg~5_combout ;
wire [12:0] \u0|adc_mega_0|ADC_CTRL|pause_counter ;
wire [3:0] \uart_tx|bits_count_tx ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \u0|adc_mega_0|ADC_CTRL|counter ;
wire [3:0] \u0|adc_mega_0|ADC_CTRL|sclk_counter ;
wire [7:0] \uart_tx|tmp_data_tx ;
wire [11:0] \u0|adc_mega_0|CH0 ;
wire [11:0] \u0|adc_mega_0|ADC_CTRL|din_shift_reg ;
wire [11:0] \u0|adc_mega_0|ADC_CTRL|reading0 ;
wire [11:0] \uart_tx|ticks_count_tx ;
wire [7:0] i_data_tx;
wire [14:0] \u0|adc_mega_0|ADC_CTRL|dout_shift_reg ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \o_data_tx~output (
	.i(!\uart_tx|o_data_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_tx),
	.obar());
// synopsys translate_off
defparam \o_data_tx~output .bus_hold = "false";
defparam \o_data_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \adc_din~output (
	.i(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_din),
	.obar());
// synopsys translate_off
defparam \adc_din~output .bus_hold = "false";
defparam \adc_din~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \adc_cs_n~output (
	.i(!\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_cs_n),
	.obar());
// synopsys translate_off
defparam \adc_cs_n~output .bus_hold = "false";
defparam \adc_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \adc_sclk~output (
	.i(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_sclk),
	.obar());
// synopsys translate_off
defparam \adc_sclk~output .bus_hold = "false";
defparam \adc_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \led[0]~output (
	.i(\u0|adc_mega_0|CH0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \led[1]~output (
	.i(\u0|adc_mega_0|CH0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \led[2]~output (
	.i(\u0|adc_mega_0|CH0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \led[3]~output (
	.i(\u0|adc_mega_0|CH0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \led[4]~output (
	.i(\u0|adc_mega_0|CH0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \led[5]~output (
	.i(\u0|adc_mega_0|CH0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \led[6]~output (
	.i(\u0|adc_mega_0|CH0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \led[7]~output (
	.i(\u0|adc_mega_0|CH0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \board_clk~input (
	.i(board_clk),
	.ibar(gnd),
	.o(\board_clk~input_o ));
// synopsys translate_off
defparam \board_clk~input .bus_hold = "false";
defparam \board_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\board_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \uart_tx|Add0~0 (
// Equation(s):
// \uart_tx|Add0~0_combout  = \uart_tx|ticks_count_tx [0] $ (VCC)
// \uart_tx|Add0~1  = CARRY(\uart_tx|ticks_count_tx [0])

	.dataa(\uart_tx|ticks_count_tx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx|Add0~0_combout ),
	.cout(\uart_tx|Add0~1 ));
// synopsys translate_off
defparam \uart_tx|Add0~0 .lut_mask = 16'h55AA;
defparam \uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \uart_tx|Selector15~0 (
// Equation(s):
// \uart_tx|Selector15~0_combout  = (\uart_tx|Add0~0_combout  & \uart_tx|state_tx.IDLE~q )

	.dataa(gnd),
	.datab(\uart_tx|Add0~0_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector15~0 .lut_mask = 16'hC0C0;
defparam \uart_tx|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \uart_tx|ticks_count_tx[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[0] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \uart_tx|Add0~2 (
// Equation(s):
// \uart_tx|Add0~2_combout  = (\uart_tx|ticks_count_tx [1] & (!\uart_tx|Add0~1 )) # (!\uart_tx|ticks_count_tx [1] & ((\uart_tx|Add0~1 ) # (GND)))
// \uart_tx|Add0~3  = CARRY((!\uart_tx|Add0~1 ) # (!\uart_tx|ticks_count_tx [1]))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~1 ),
	.combout(\uart_tx|Add0~2_combout ),
	.cout(\uart_tx|Add0~3 ));
// synopsys translate_off
defparam \uart_tx|Add0~2 .lut_mask = 16'h3C3F;
defparam \uart_tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \uart_tx|Selector14~0 (
// Equation(s):
// \uart_tx|Selector14~0_combout  = (\uart_tx|state_tx.IDLE~q  & \uart_tx|Add0~2_combout )

	.dataa(\uart_tx|state_tx.IDLE~q ),
	.datab(gnd),
	.datac(\uart_tx|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector14~0 .lut_mask = 16'hA0A0;
defparam \uart_tx|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \uart_tx|ticks_count_tx[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[1] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \uart_tx|Add0~4 (
// Equation(s):
// \uart_tx|Add0~4_combout  = (\uart_tx|ticks_count_tx [2] & (\uart_tx|Add0~3  $ (GND))) # (!\uart_tx|ticks_count_tx [2] & (!\uart_tx|Add0~3  & VCC))
// \uart_tx|Add0~5  = CARRY((\uart_tx|ticks_count_tx [2] & !\uart_tx|Add0~3 ))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~3 ),
	.combout(\uart_tx|Add0~4_combout ),
	.cout(\uart_tx|Add0~5 ));
// synopsys translate_off
defparam \uart_tx|Add0~4 .lut_mask = 16'hC30C;
defparam \uart_tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \uart_tx|Selector13~0 (
// Equation(s):
// \uart_tx|Selector13~0_combout  = (\uart_tx|Add0~4_combout  & (!\uart_tx|Equal1~3_combout  & \uart_tx|state_tx.IDLE~q ))

	.dataa(\uart_tx|Add0~4_combout ),
	.datab(\uart_tx|Equal1~3_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector13~0 .lut_mask = 16'h2020;
defparam \uart_tx|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \uart_tx|ticks_count_tx[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[2] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \uart_tx|Add0~6 (
// Equation(s):
// \uart_tx|Add0~6_combout  = (\uart_tx|ticks_count_tx [3] & (!\uart_tx|Add0~5 )) # (!\uart_tx|ticks_count_tx [3] & ((\uart_tx|Add0~5 ) # (GND)))
// \uart_tx|Add0~7  = CARRY((!\uart_tx|Add0~5 ) # (!\uart_tx|ticks_count_tx [3]))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~5 ),
	.combout(\uart_tx|Add0~6_combout ),
	.cout(\uart_tx|Add0~7 ));
// synopsys translate_off
defparam \uart_tx|Add0~6 .lut_mask = 16'h3C3F;
defparam \uart_tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \uart_tx|Selector12~0 (
// Equation(s):
// \uart_tx|Selector12~0_combout  = (\uart_tx|Add0~6_combout  & (!\uart_tx|Equal1~3_combout  & \uart_tx|state_tx.IDLE~q ))

	.dataa(\uart_tx|Add0~6_combout ),
	.datab(\uart_tx|Equal1~3_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector12~0 .lut_mask = 16'h2020;
defparam \uart_tx|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \uart_tx|ticks_count_tx[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[3] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \uart_tx|Add0~8 (
// Equation(s):
// \uart_tx|Add0~8_combout  = (\uart_tx|ticks_count_tx [4] & (\uart_tx|Add0~7  $ (GND))) # (!\uart_tx|ticks_count_tx [4] & (!\uart_tx|Add0~7  & VCC))
// \uart_tx|Add0~9  = CARRY((\uart_tx|ticks_count_tx [4] & !\uart_tx|Add0~7 ))

	.dataa(\uart_tx|ticks_count_tx [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~7 ),
	.combout(\uart_tx|Add0~8_combout ),
	.cout(\uart_tx|Add0~9 ));
// synopsys translate_off
defparam \uart_tx|Add0~8 .lut_mask = 16'hA50A;
defparam \uart_tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \uart_tx|Selector11~0 (
// Equation(s):
// \uart_tx|Selector11~0_combout  = (\uart_tx|Add0~8_combout  & \uart_tx|state_tx.IDLE~q )

	.dataa(\uart_tx|Add0~8_combout ),
	.datab(gnd),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector11~0 .lut_mask = 16'hA0A0;
defparam \uart_tx|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \uart_tx|ticks_count_tx[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[4] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \uart_tx|Add0~10 (
// Equation(s):
// \uart_tx|Add0~10_combout  = (\uart_tx|ticks_count_tx [5] & (!\uart_tx|Add0~9 )) # (!\uart_tx|ticks_count_tx [5] & ((\uart_tx|Add0~9 ) # (GND)))
// \uart_tx|Add0~11  = CARRY((!\uart_tx|Add0~9 ) # (!\uart_tx|ticks_count_tx [5]))

	.dataa(\uart_tx|ticks_count_tx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~9 ),
	.combout(\uart_tx|Add0~10_combout ),
	.cout(\uart_tx|Add0~11 ));
// synopsys translate_off
defparam \uart_tx|Add0~10 .lut_mask = 16'h5A5F;
defparam \uart_tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \uart_tx|Selector10~0 (
// Equation(s):
// \uart_tx|Selector10~0_combout  = (\uart_tx|Add0~10_combout  & (\uart_tx|state_tx.IDLE~q  & !\uart_tx|Equal1~3_combout ))

	.dataa(gnd),
	.datab(\uart_tx|Add0~10_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(\uart_tx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\uart_tx|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector10~0 .lut_mask = 16'h00C0;
defparam \uart_tx|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \uart_tx|ticks_count_tx[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[5] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \uart_tx|Add0~12 (
// Equation(s):
// \uart_tx|Add0~12_combout  = (\uart_tx|ticks_count_tx [6] & (\uart_tx|Add0~11  $ (GND))) # (!\uart_tx|ticks_count_tx [6] & (!\uart_tx|Add0~11  & VCC))
// \uart_tx|Add0~13  = CARRY((\uart_tx|ticks_count_tx [6] & !\uart_tx|Add0~11 ))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~11 ),
	.combout(\uart_tx|Add0~12_combout ),
	.cout(\uart_tx|Add0~13 ));
// synopsys translate_off
defparam \uart_tx|Add0~12 .lut_mask = 16'hC30C;
defparam \uart_tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \uart_tx|Selector9~0 (
// Equation(s):
// \uart_tx|Selector9~0_combout  = (\uart_tx|Add0~12_combout  & \uart_tx|state_tx.IDLE~q )

	.dataa(gnd),
	.datab(\uart_tx|Add0~12_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector9~0 .lut_mask = 16'hC0C0;
defparam \uart_tx|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \uart_tx|ticks_count_tx[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[6] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \uart_tx|Add0~14 (
// Equation(s):
// \uart_tx|Add0~14_combout  = (\uart_tx|ticks_count_tx [7] & (!\uart_tx|Add0~13 )) # (!\uart_tx|ticks_count_tx [7] & ((\uart_tx|Add0~13 ) # (GND)))
// \uart_tx|Add0~15  = CARRY((!\uart_tx|Add0~13 ) # (!\uart_tx|ticks_count_tx [7]))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~13 ),
	.combout(\uart_tx|Add0~14_combout ),
	.cout(\uart_tx|Add0~15 ));
// synopsys translate_off
defparam \uart_tx|Add0~14 .lut_mask = 16'h3C3F;
defparam \uart_tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \uart_tx|Selector8~0 (
// Equation(s):
// \uart_tx|Selector8~0_combout  = (\uart_tx|state_tx.IDLE~q  & \uart_tx|Add0~14_combout )

	.dataa(gnd),
	.datab(\uart_tx|state_tx.IDLE~q ),
	.datac(\uart_tx|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector8~0 .lut_mask = 16'hC0C0;
defparam \uart_tx|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \uart_tx|ticks_count_tx[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[7] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \uart_tx|Equal1~1 (
// Equation(s):
// \uart_tx|Equal1~1_combout  = (\uart_tx|ticks_count_tx [5] & (!\uart_tx|ticks_count_tx [6] & (!\uart_tx|ticks_count_tx [7] & !\uart_tx|ticks_count_tx [4])))

	.dataa(\uart_tx|ticks_count_tx [5]),
	.datab(\uart_tx|ticks_count_tx [6]),
	.datac(\uart_tx|ticks_count_tx [7]),
	.datad(\uart_tx|ticks_count_tx [4]),
	.cin(gnd),
	.combout(\uart_tx|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Equal1~1 .lut_mask = 16'h0002;
defparam \uart_tx|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \uart_tx|Add0~16 (
// Equation(s):
// \uart_tx|Add0~16_combout  = (\uart_tx|ticks_count_tx [8] & (\uart_tx|Add0~15  $ (GND))) # (!\uart_tx|ticks_count_tx [8] & (!\uart_tx|Add0~15  & VCC))
// \uart_tx|Add0~17  = CARRY((\uart_tx|ticks_count_tx [8] & !\uart_tx|Add0~15 ))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~15 ),
	.combout(\uart_tx|Add0~16_combout ),
	.cout(\uart_tx|Add0~17 ));
// synopsys translate_off
defparam \uart_tx|Add0~16 .lut_mask = 16'hC30C;
defparam \uart_tx|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \uart_tx|Selector7~0 (
// Equation(s):
// \uart_tx|Selector7~0_combout  = (\uart_tx|state_tx.IDLE~q  & \uart_tx|Add0~16_combout )

	.dataa(gnd),
	.datab(\uart_tx|state_tx.IDLE~q ),
	.datac(\uart_tx|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector7~0 .lut_mask = 16'hC0C0;
defparam \uart_tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \uart_tx|ticks_count_tx[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[8] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \uart_tx|Add0~18 (
// Equation(s):
// \uart_tx|Add0~18_combout  = (\uart_tx|ticks_count_tx [9] & (!\uart_tx|Add0~17 )) # (!\uart_tx|ticks_count_tx [9] & ((\uart_tx|Add0~17 ) # (GND)))
// \uart_tx|Add0~19  = CARRY((!\uart_tx|Add0~17 ) # (!\uart_tx|ticks_count_tx [9]))

	.dataa(\uart_tx|ticks_count_tx [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~17 ),
	.combout(\uart_tx|Add0~18_combout ),
	.cout(\uart_tx|Add0~19 ));
// synopsys translate_off
defparam \uart_tx|Add0~18 .lut_mask = 16'h5A5F;
defparam \uart_tx|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \uart_tx|Selector6~0 (
// Equation(s):
// \uart_tx|Selector6~0_combout  = (\uart_tx|Add0~18_combout  & (!\uart_tx|Equal1~3_combout  & \uart_tx|state_tx.IDLE~q ))

	.dataa(\uart_tx|Add0~18_combout ),
	.datab(\uart_tx|Equal1~3_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector6~0 .lut_mask = 16'h2020;
defparam \uart_tx|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N31
dffeas \uart_tx|ticks_count_tx[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[9] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \uart_tx|Add0~20 (
// Equation(s):
// \uart_tx|Add0~20_combout  = (\uart_tx|ticks_count_tx [10] & (\uart_tx|Add0~19  $ (GND))) # (!\uart_tx|ticks_count_tx [10] & (!\uart_tx|Add0~19  & VCC))
// \uart_tx|Add0~21  = CARRY((\uart_tx|ticks_count_tx [10] & !\uart_tx|Add0~19 ))

	.dataa(gnd),
	.datab(\uart_tx|ticks_count_tx [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx|Add0~19 ),
	.combout(\uart_tx|Add0~20_combout ),
	.cout(\uart_tx|Add0~21 ));
// synopsys translate_off
defparam \uart_tx|Add0~20 .lut_mask = 16'hC30C;
defparam \uart_tx|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \uart_tx|Selector5~0 (
// Equation(s):
// \uart_tx|Selector5~0_combout  = (\uart_tx|state_tx.IDLE~q  & \uart_tx|Add0~20_combout )

	.dataa(gnd),
	.datab(\uart_tx|state_tx.IDLE~q ),
	.datac(\uart_tx|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector5~0 .lut_mask = 16'hC0C0;
defparam \uart_tx|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \uart_tx|ticks_count_tx[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[10] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \uart_tx|Add0~22 (
// Equation(s):
// \uart_tx|Add0~22_combout  = \uart_tx|Add0~21  $ (\uart_tx|ticks_count_tx [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_tx|ticks_count_tx [11]),
	.cin(\uart_tx|Add0~21 ),
	.combout(\uart_tx|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Add0~22 .lut_mask = 16'h0FF0;
defparam \uart_tx|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \uart_tx|Selector4~0 (
// Equation(s):
// \uart_tx|Selector4~0_combout  = (\uart_tx|Add0~22_combout  & (!\uart_tx|Equal1~3_combout  & \uart_tx|state_tx.IDLE~q ))

	.dataa(\uart_tx|Add0~22_combout ),
	.datab(\uart_tx|Equal1~3_combout ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector4~0 .lut_mask = 16'h2020;
defparam \uart_tx|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \uart_tx|ticks_count_tx[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|ticks_count_tx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|ticks_count_tx[11] .is_wysiwyg = "true";
defparam \uart_tx|ticks_count_tx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \uart_tx|Equal1~2 (
// Equation(s):
// \uart_tx|Equal1~2_combout  = (!\uart_tx|ticks_count_tx [8] & (\uart_tx|ticks_count_tx [11] & (\uart_tx|ticks_count_tx [9] & !\uart_tx|ticks_count_tx [10])))

	.dataa(\uart_tx|ticks_count_tx [8]),
	.datab(\uart_tx|ticks_count_tx [11]),
	.datac(\uart_tx|ticks_count_tx [9]),
	.datad(\uart_tx|ticks_count_tx [10]),
	.cin(gnd),
	.combout(\uart_tx|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Equal1~2 .lut_mask = 16'h0040;
defparam \uart_tx|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \uart_tx|Equal1~0 (
// Equation(s):
// \uart_tx|Equal1~0_combout  = (\uart_tx|ticks_count_tx [0] & (\uart_tx|ticks_count_tx [3] & (!\uart_tx|ticks_count_tx [2] & \uart_tx|ticks_count_tx [1])))

	.dataa(\uart_tx|ticks_count_tx [0]),
	.datab(\uart_tx|ticks_count_tx [3]),
	.datac(\uart_tx|ticks_count_tx [2]),
	.datad(\uart_tx|ticks_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Equal1~0 .lut_mask = 16'h0800;
defparam \uart_tx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \uart_tx|Equal1~3 (
// Equation(s):
// \uart_tx|Equal1~3_combout  = (\uart_tx|Equal1~1_combout  & (\uart_tx|Equal1~2_combout  & \uart_tx|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\uart_tx|Equal1~1_combout ),
	.datac(\uart_tx|Equal1~2_combout ),
	.datad(\uart_tx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_tx|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Equal1~3 .lut_mask = 16'hC000;
defparam \uart_tx|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneive_lcell_comb \uart_tx|Selector19~0 (
// Equation(s):
// \uart_tx|Selector19~0_combout  = (!\uart_tx|bits_count_tx [0] & \uart_tx|state_tx.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx|bits_count_tx [0]),
	.datad(\uart_tx|state_tx.IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector19~0 .lut_mask = 16'h0F00;
defparam \uart_tx|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \enb_tx~input (
	.i(enb_tx),
	.ibar(gnd),
	.o(\enb_tx~input_o ));
// synopsys translate_off
defparam \enb_tx~input .bus_hold = "false";
defparam \enb_tx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \uart_tx|Selector1~0 (
// Equation(s):
// \uart_tx|Selector1~0_combout  = (\uart_tx|Equal1~3_combout  & (\enb_tx~input_o  & ((!\uart_tx|state_tx.IDLE~q )))) # (!\uart_tx|Equal1~3_combout  & ((\uart_tx|state_tx.START~q ) # ((\enb_tx~input_o  & !\uart_tx|state_tx.IDLE~q ))))

	.dataa(\uart_tx|Equal1~3_combout ),
	.datab(\enb_tx~input_o ),
	.datac(\uart_tx|state_tx.START~q ),
	.datad(\uart_tx|state_tx.IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector1~0 .lut_mask = 16'h50DC;
defparam \uart_tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N13
dffeas \uart_tx|state_tx.START (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|state_tx.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|state_tx.START .is_wysiwyg = "true";
defparam \uart_tx|state_tx.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneive_lcell_comb \uart_tx|bits_count_tx[0]~0 (
// Equation(s):
// \uart_tx|bits_count_tx[0]~0_combout  = (!\uart_tx|state_tx.START~q  & ((\uart_tx|Equal1~3_combout ) # ((!\uart_tx|state_tx.STOP~q  & !\uart_tx|state_tx.DATA~q ))))

	.dataa(\uart_tx|state_tx.STOP~q ),
	.datab(\uart_tx|state_tx.DATA~q ),
	.datac(\uart_tx|Equal1~3_combout ),
	.datad(\uart_tx|state_tx.START~q ),
	.cin(gnd),
	.combout(\uart_tx|bits_count_tx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|bits_count_tx[0]~0 .lut_mask = 16'h00F1;
defparam \uart_tx|bits_count_tx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N23
dffeas \uart_tx|bits_count_tx[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|bits_count_tx[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|bits_count_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|bits_count_tx[0] .is_wysiwyg = "true";
defparam \uart_tx|bits_count_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \uart_tx|Add1~1 (
// Equation(s):
// \uart_tx|Add1~1_combout  = \uart_tx|bits_count_tx [0] $ (\uart_tx|bits_count_tx [1])

	.dataa(\uart_tx|bits_count_tx [0]),
	.datab(gnd),
	.datac(\uart_tx|bits_count_tx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Add1~1 .lut_mask = 16'h5A5A;
defparam \uart_tx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N3
dffeas \uart_tx|bits_count_tx[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_tx|state_tx.IDLE~q ),
	.sload(gnd),
	.ena(\uart_tx|bits_count_tx[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|bits_count_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|bits_count_tx[1] .is_wysiwyg = "true";
defparam \uart_tx|bits_count_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneive_lcell_comb \uart_tx|Add1~2 (
// Equation(s):
// \uart_tx|Add1~2_combout  = \uart_tx|bits_count_tx [2] $ (((\uart_tx|bits_count_tx [0] & \uart_tx|bits_count_tx [1])))

	.dataa(\uart_tx|bits_count_tx [0]),
	.datab(gnd),
	.datac(\uart_tx|bits_count_tx [2]),
	.datad(\uart_tx|bits_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Add1~2 .lut_mask = 16'h5AF0;
defparam \uart_tx|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \uart_tx|bits_count_tx[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_tx|state_tx.IDLE~q ),
	.sload(gnd),
	.ena(\uart_tx|bits_count_tx[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|bits_count_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|bits_count_tx[2] .is_wysiwyg = "true";
defparam \uart_tx|bits_count_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \uart_tx|Add1~0 (
// Equation(s):
// \uart_tx|Add1~0_combout  = \uart_tx|bits_count_tx [3] $ (((\uart_tx|bits_count_tx [0] & (\uart_tx|bits_count_tx [2] & \uart_tx|bits_count_tx [1]))))

	.dataa(\uart_tx|bits_count_tx [0]),
	.datab(\uart_tx|bits_count_tx [2]),
	.datac(\uart_tx|bits_count_tx [3]),
	.datad(\uart_tx|bits_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Add1~0 .lut_mask = 16'h78F0;
defparam \uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \uart_tx|bits_count_tx[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uart_tx|state_tx.IDLE~q ),
	.sload(gnd),
	.ena(\uart_tx|bits_count_tx[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|bits_count_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|bits_count_tx[3] .is_wysiwyg = "true";
defparam \uart_tx|bits_count_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \uart_tx|Equal3~0 (
// Equation(s):
// \uart_tx|Equal3~0_combout  = (\uart_tx|bits_count_tx [3] & (!\uart_tx|bits_count_tx [2] & (!\uart_tx|bits_count_tx [0] & !\uart_tx|bits_count_tx [1])))

	.dataa(\uart_tx|bits_count_tx [3]),
	.datab(\uart_tx|bits_count_tx [2]),
	.datac(\uart_tx|bits_count_tx [0]),
	.datad(\uart_tx|bits_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Equal3~0 .lut_mask = 16'h0002;
defparam \uart_tx|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneive_lcell_comb \uart_tx|Selector2~0 (
// Equation(s):
// \uart_tx|Selector2~0_combout  = (\uart_tx|Equal1~3_combout  & ((\uart_tx|state_tx.START~q ) # ((!\uart_tx|Equal3~0_combout  & \uart_tx|state_tx.DATA~q )))) # (!\uart_tx|Equal1~3_combout  & (!\uart_tx|Equal3~0_combout  & (\uart_tx|state_tx.DATA~q )))

	.dataa(\uart_tx|Equal1~3_combout ),
	.datab(\uart_tx|Equal3~0_combout ),
	.datac(\uart_tx|state_tx.DATA~q ),
	.datad(\uart_tx|state_tx.START~q ),
	.cin(gnd),
	.combout(\uart_tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector2~0 .lut_mask = 16'hBA30;
defparam \uart_tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N25
dffeas \uart_tx|state_tx.DATA (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|state_tx.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|state_tx.DATA .is_wysiwyg = "true";
defparam \uart_tx|state_tx.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneive_lcell_comb \uart_tx|Selector0~0 (
// Equation(s):
// \uart_tx|Selector0~0_combout  = (\uart_tx|bits_count_tx [3] & (!\uart_tx|bits_count_tx [2] & (\uart_tx|bits_count_tx [0] & !\uart_tx|bits_count_tx [1])))

	.dataa(\uart_tx|bits_count_tx [3]),
	.datab(\uart_tx|bits_count_tx [2]),
	.datac(\uart_tx|bits_count_tx [0]),
	.datad(\uart_tx|bits_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector0~0 .lut_mask = 16'h0020;
defparam \uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneive_lcell_comb \uart_tx|Selector3~0 (
// Equation(s):
// \uart_tx|Selector3~0_combout  = (\uart_tx|state_tx.DATA~q  & ((\uart_tx|Equal3~0_combout ) # ((!\uart_tx|Selector0~0_combout  & \uart_tx|state_tx.STOP~q )))) # (!\uart_tx|state_tx.DATA~q  & (!\uart_tx|Selector0~0_combout  & (\uart_tx|state_tx.STOP~q )))

	.dataa(\uart_tx|state_tx.DATA~q ),
	.datab(\uart_tx|Selector0~0_combout ),
	.datac(\uart_tx|state_tx.STOP~q ),
	.datad(\uart_tx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uart_tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector3~0 .lut_mask = 16'hBA30;
defparam \uart_tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \uart_tx|state_tx.STOP (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|state_tx.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|state_tx.STOP .is_wysiwyg = "true";
defparam \uart_tx|state_tx.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneive_lcell_comb \uart_tx|Selector0~1 (
// Equation(s):
// \uart_tx|Selector0~1_combout  = (\uart_tx|state_tx.STOP~q  & (!\uart_tx|Selector0~0_combout  & ((\enb_tx~input_o ) # (\uart_tx|state_tx.IDLE~q )))) # (!\uart_tx|state_tx.STOP~q  & ((\enb_tx~input_o ) # ((\uart_tx|state_tx.IDLE~q ))))

	.dataa(\uart_tx|state_tx.STOP~q ),
	.datab(\enb_tx~input_o ),
	.datac(\uart_tx|state_tx.IDLE~q ),
	.datad(\uart_tx|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart_tx|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector0~1 .lut_mask = 16'h54FC;
defparam \uart_tx|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N11
dffeas \uart_tx|state_tx.IDLE (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|state_tx.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|state_tx.IDLE .is_wysiwyg = "true";
defparam \uart_tx|state_tx.IDLE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \adc_dout~input (
	.i(adc_dout),
	.ibar(gnd),
	.o(\adc_dout~input_o ));
// synopsys translate_off
defparam \adc_dout~input .bus_hold = "false";
defparam \adc_dout~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[0]~10 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[0]~10_combout  = \u0|adc_mega_0|ADC_CTRL|counter [0] $ (VCC)
// \u0|adc_mega_0|ADC_CTRL|counter[0]~11  = CARRY(\u0|adc_mega_0|ADC_CTRL|counter [0])

	.dataa(\u0|adc_mega_0|ADC_CTRL|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[0]~11 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[0]~10 .lut_mask = 16'h55AA;
defparam \u0|adc_mega_0|ADC_CTRL|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13_combout  = \u0|adc_mega_0|ADC_CTRL|pause_counter [0] $ (VCC)
// \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14  = CARRY(\u0|adc_mega_0|ADC_CTRL|pause_counter [0])

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13 .lut_mask = 16'h55AA;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|always2~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|always2~0_combout  = (!\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q  & !\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|always2~0 .lut_mask = 16'h000F;
defparam \u0|adc_mega_0|ADC_CTRL|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N7
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [1] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [1] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [1] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[0]~14 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [2] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16 ))) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [2] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16  $ 
// (GND)))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18  = CARRY((\u0|adc_mega_0|ADC_CTRL|pause_counter [2]) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16 ))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[1]~16 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17 .lut_mask = 16'h5AAF;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [3] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [3] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [3] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18 ))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[2]~18 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19 .lut_mask = 16'hA505;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [4] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20 ))) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [4] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20  $ 
// (GND)))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22  = CARRY((\u0|adc_mega_0|ADC_CTRL|pause_counter [4]) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[3]~20 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21 .lut_mask = 16'h3CCF;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[4] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [5] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [5] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [5] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[4]~22 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[5] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [6] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24 ))) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [6] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24  $ 
// (GND)))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26  = CARRY((\u0|adc_mega_0|ADC_CTRL|pause_counter [6]) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[5]~24 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25 .lut_mask = 16'h3CCF;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[6] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [7] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [7] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [7] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[6]~26 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[7] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [8] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28 ))) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [8] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28  $ 
// (GND)))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30  = CARRY((\u0|adc_mega_0|ADC_CTRL|pause_counter [8]) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28 ))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[7]~28 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29 .lut_mask = 16'h5AAF;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[8] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [9] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [9] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [9] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[8]~30 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[9] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [10] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32 ))) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [10] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32  
// $ (GND)))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34  = CARRY((\u0|adc_mega_0|ADC_CTRL|pause_counter [10]) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32 ))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[9]~32 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33 .lut_mask = 16'h5AAF;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[10] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [11] & (\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|pause_counter [11] & (!\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34 ))
// \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~36  = CARRY((!\u0|adc_mega_0|ADC_CTRL|pause_counter [11] & !\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[10]~34 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|pause_counter[11]~36 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[11]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[11] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|LessThan0~2 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|LessThan0~2_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [10]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [11]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [8]) # (\u0|adc_mega_0|ADC_CTRL|pause_counter [9])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [10]),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [11]),
	.datac(\u0|adc_mega_0|ADC_CTRL|pause_counter [8]),
	.datad(\u0|adc_mega_0|ADC_CTRL|pause_counter [9]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|LessThan0~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|LessThan0~0_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [2]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [3]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [1]) # (\u0|adc_mega_0|ADC_CTRL|pause_counter [0])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [2]),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [3]),
	.datac(\u0|adc_mega_0|ADC_CTRL|pause_counter [1]),
	.datad(\u0|adc_mega_0|ADC_CTRL|pause_counter [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37_combout  = \u0|adc_mega_0|ADC_CTRL|pause_counter [12] $ (\u0|adc_mega_0|ADC_CTRL|pause_counter[11]~36 )

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|adc_mega_0|ADC_CTRL|pause_counter[11]~36 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37 .lut_mask = 16'h5A5A;
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \u0|adc_mega_0|ADC_CTRL|pause_counter[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|pause_counter[12]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|adc_mega_0|ADC_CTRL|always2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|pause_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[12] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|pause_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|LessThan0~1 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|LessThan0~1_combout  = (\u0|adc_mega_0|ADC_CTRL|pause_counter [7]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [6]) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [4]) # (\u0|adc_mega_0|ADC_CTRL|pause_counter [5])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|pause_counter [7]),
	.datab(\u0|adc_mega_0|ADC_CTRL|pause_counter [6]),
	.datac(\u0|adc_mega_0|ADC_CTRL|pause_counter [4]),
	.datad(\u0|adc_mega_0|ADC_CTRL|pause_counter [5]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|LessThan0~3 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout  = (\u0|adc_mega_0|ADC_CTRL|LessThan0~2_combout ) # ((\u0|adc_mega_0|ADC_CTRL|LessThan0~0_combout ) # ((\u0|adc_mega_0|ADC_CTRL|pause_counter [12]) # (\u0|adc_mega_0|ADC_CTRL|LessThan0~1_combout )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|LessThan0~2_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|pause_counter [12]),
	.datad(\u0|adc_mega_0|ADC_CTRL|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \u0|adc_mega_0|ADC_CTRL|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Selector5~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Selector5~0_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  & ((\u0|adc_mega_0|ADC_CTRL|always1~0_combout ) # ((\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout  & 
// \u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q )))) # (!\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  & (\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout  & (\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datab(\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Selector5~0 .lut_mask = 16'hEAC0;
defparam \u0|adc_mega_0|ADC_CTRL|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N7
dffeas \u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Selector1~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Selector1~0_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q  & (((\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & !\u0|adc_mega_0|ADC_CTRL|always1~0_combout )) # (!\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout 
// ))) # (!\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q  & (((\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & !\u0|adc_mega_0|ADC_CTRL|always1~0_combout ))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ),
	.datab(\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Selector1~0 .lut_mask = 16'h22F2;
defparam \u0|adc_mega_0|ADC_CTRL|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N9
dffeas \u0|adc_mega_0|ADC_CTRL|currState.transState (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.transState .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.transState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Equal2~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  = (!\u0|adc_mega_0|ADC_CTRL|counter [3] & (!\u0|adc_mega_0|ADC_CTRL|counter [2] & (!\u0|adc_mega_0|ADC_CTRL|counter [1] & !\u0|adc_mega_0|ADC_CTRL|counter [0])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|counter [3]),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [2]),
	.datac(\u0|adc_mega_0|ADC_CTRL|counter [1]),
	.datad(\u0|adc_mega_0|ADC_CTRL|counter [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~0 .lut_mask = 16'h0001;
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[2]~26 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout  = (\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  & ((\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ) # ((!\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & !\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q )))) # 
// (!\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  & (!\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & ((!\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[2]~26 .lut_mask = 16'hA0B3;
defparam \u0|adc_mega_0|ADC_CTRL|counter[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \u0|adc_mega_0|ADC_CTRL|counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[1]~12 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[1]~12_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [1] & (\u0|adc_mega_0|ADC_CTRL|counter[0]~11  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|counter [1] & (!\u0|adc_mega_0|ADC_CTRL|counter[0]~11 ))
// \u0|adc_mega_0|ADC_CTRL|counter[1]~13  = CARRY((!\u0|adc_mega_0|ADC_CTRL|counter [1] & !\u0|adc_mega_0|ADC_CTRL|counter[0]~11 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[0]~11 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[1]~13 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[1]~12 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \u0|adc_mega_0|ADC_CTRL|counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[2]~14 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[2]~14_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [2] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|counter[1]~13 ))) # (!\u0|adc_mega_0|ADC_CTRL|counter [2] & (\u0|adc_mega_0|ADC_CTRL|counter[1]~13  $ (GND)))
// \u0|adc_mega_0|ADC_CTRL|counter[2]~15  = CARRY((\u0|adc_mega_0|ADC_CTRL|counter [2]) # (!\u0|adc_mega_0|ADC_CTRL|counter[1]~13 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[1]~13 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[2]~15 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[2]~14 .lut_mask = 16'h3CCF;
defparam \u0|adc_mega_0|ADC_CTRL|counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \u0|adc_mega_0|ADC_CTRL|counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[3]~16 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[3]~16_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [3] & (\u0|adc_mega_0|ADC_CTRL|counter[2]~15  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|counter [3] & (!\u0|adc_mega_0|ADC_CTRL|counter[2]~15 ))
// \u0|adc_mega_0|ADC_CTRL|counter[3]~17  = CARRY((!\u0|adc_mega_0|ADC_CTRL|counter [3] & !\u0|adc_mega_0|ADC_CTRL|counter[2]~15 ))

	.dataa(\u0|adc_mega_0|ADC_CTRL|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[2]~15 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[3]~17 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[3]~16 .lut_mask = 16'hA505;
defparam \u0|adc_mega_0|ADC_CTRL|counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \u0|adc_mega_0|ADC_CTRL|counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[4]~18 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[4]~18_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [4] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|counter[3]~17 ))) # (!\u0|adc_mega_0|ADC_CTRL|counter [4] & (\u0|adc_mega_0|ADC_CTRL|counter[3]~17  $ (GND)))
// \u0|adc_mega_0|ADC_CTRL|counter[4]~19  = CARRY((\u0|adc_mega_0|ADC_CTRL|counter [4]) # (!\u0|adc_mega_0|ADC_CTRL|counter[3]~17 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[3]~17 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[4]~19 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[4]~18 .lut_mask = 16'h3CCF;
defparam \u0|adc_mega_0|ADC_CTRL|counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas \u0|adc_mega_0|ADC_CTRL|counter[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[4] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[5]~20 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[5]~20_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [5] & (\u0|adc_mega_0|ADC_CTRL|counter[4]~19  & VCC)) # (!\u0|adc_mega_0|ADC_CTRL|counter [5] & (!\u0|adc_mega_0|ADC_CTRL|counter[4]~19 ))
// \u0|adc_mega_0|ADC_CTRL|counter[5]~21  = CARRY((!\u0|adc_mega_0|ADC_CTRL|counter [5] & !\u0|adc_mega_0|ADC_CTRL|counter[4]~19 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[4]~19 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[5]~21 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[5]~20 .lut_mask = 16'hC303;
defparam \u0|adc_mega_0|ADC_CTRL|counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \u0|adc_mega_0|ADC_CTRL|counter[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[5] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[6]~22 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[6]~22_combout  = (\u0|adc_mega_0|ADC_CTRL|counter [6] & ((GND) # (!\u0|adc_mega_0|ADC_CTRL|counter[5]~21 ))) # (!\u0|adc_mega_0|ADC_CTRL|counter [6] & (\u0|adc_mega_0|ADC_CTRL|counter[5]~21  $ (GND)))
// \u0|adc_mega_0|ADC_CTRL|counter[6]~23  = CARRY((\u0|adc_mega_0|ADC_CTRL|counter [6]) # (!\u0|adc_mega_0|ADC_CTRL|counter[5]~21 ))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[5]~21 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.cout(\u0|adc_mega_0|ADC_CTRL|counter[6]~23 ));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[6]~22 .lut_mask = 16'h3CCF;
defparam \u0|adc_mega_0|ADC_CTRL|counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \u0|adc_mega_0|ADC_CTRL|counter[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[6] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|counter[7]~24 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|counter[7]~24_combout  = \u0|adc_mega_0|ADC_CTRL|counter[6]~23  $ (!\u0|adc_mega_0|ADC_CTRL|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|counter [7]),
	.cin(\u0|adc_mega_0|ADC_CTRL|counter[6]~23 ),
	.combout(\u0|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[7]~24 .lut_mask = 16'hF00F;
defparam \u0|adc_mega_0|ADC_CTRL|counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \u0|adc_mega_0|ADC_CTRL|counter[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|adc_mega_0|ADC_CTRL|counter[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|counter[7] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Equal2~1 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  = (!\u0|adc_mega_0|ADC_CTRL|counter [4] & (!\u0|adc_mega_0|ADC_CTRL|counter [7] & (!\u0|adc_mega_0|ADC_CTRL|counter [5] & !\u0|adc_mega_0|ADC_CTRL|counter [6])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|counter [4]),
	.datab(\u0|adc_mega_0|ADC_CTRL|counter [7]),
	.datac(\u0|adc_mega_0|ADC_CTRL|counter [5]),
	.datad(\u0|adc_mega_0|ADC_CTRL|counter [6]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~1 .lut_mask = 16'h0001;
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|cs_n~2 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|cs_n~2_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ) # (\u0|adc_mega_0|ADC_CTRL|currState.transState~q )

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datab(gnd),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|cs_n~2 .lut_mask = 16'hFAFA;
defparam \u0|adc_mega_0|ADC_CTRL|cs_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk~0_combout  = (\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout  & (\u0|adc_mega_0|ADC_CTRL|sclk~q  $ (((\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  & \u0|adc_mega_0|ADC_CTRL|Equal2~0_combout )))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk~0 .lut_mask = 16'h7800;
defparam \u0|adc_mega_0|ADC_CTRL|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \u0|adc_mega_0|ADC_CTRL|sclk (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|always1~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|always1~0_combout  = (!\u0|adc_mega_0|ADC_CTRL|always8~0_combout  & (!\u0|adc_mega_0|ADC_CTRL|sclk~q  & (\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|always1~0 .lut_mask = 16'h1000;
defparam \u0|adc_mega_0|ADC_CTRL|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Selector3~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Selector3~0_combout  = (\u0|adc_mega_0|ADC_CTRL|always1~0_combout  & ((\u0|adc_mega_0|ADC_CTRL|currState.transState~q ) # ((\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q  & \u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout )))) # 
// (!\u0|adc_mega_0|ADC_CTRL|always1~0_combout  & (((\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q  & \u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|always1~0_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Selector3~0 .lut_mask = 16'hF888;
defparam \u0|adc_mega_0|ADC_CTRL|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \u0|adc_mega_0|ADC_CTRL|currState.pauseState (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.pauseState .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.pauseState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Selector2~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Selector2~0_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (((\u0|adc_mega_0|go~q  & \u0|adc_mega_0|ADC_CTRL|currState.doneState~q )) # (!\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ))) # 
// (!\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\u0|adc_mega_0|go~q  & (\u0|adc_mega_0|ADC_CTRL|currState.doneState~q )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\u0|adc_mega_0|go~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Selector2~0 .lut_mask = 16'hC0EA;
defparam \u0|adc_mega_0|ADC_CTRL|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N19
dffeas \u0|adc_mega_0|ADC_CTRL|currState.doneState (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.doneState .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.doneState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneive_lcell_comb \u0|adc_mega_0|go~0 (
// Equation(s):
// \u0|adc_mega_0|go~0_combout  = !\u0|adc_mega_0|ADC_CTRL|currState.doneState~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|go~0 .lut_mask = 16'h00FF;
defparam \u0|adc_mega_0|go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N21
dffeas \u0|adc_mega_0|go (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|go .is_wysiwyg = "true";
defparam \u0|adc_mega_0|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|nextState.resetState~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|nextState.resetState~0_combout  = (\u0|adc_mega_0|go~q ) # (!\u0|adc_mega_0|ADC_CTRL|currState.doneState~q )

	.dataa(gnd),
	.datab(\u0|adc_mega_0|go~q ),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|nextState.resetState~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|nextState.resetState~0 .lut_mask = 16'hCCFF;
defparam \u0|adc_mega_0|ADC_CTRL|nextState.resetState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \u0|adc_mega_0|ADC_CTRL|currState.resetState (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|nextState.resetState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.resetState .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.resetState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Selector4~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Selector4~0_combout  = ((\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  & !\u0|adc_mega_0|ADC_CTRL|always1~0_combout )) # (!\u0|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Selector4~0 .lut_mask = 16'h33F3;
defparam \u0|adc_mega_0|ADC_CTRL|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N11
dffeas \u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk_counter~4 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk_counter~4_combout  = (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [0] & ((\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ) # (\u0|adc_mega_0|ADC_CTRL|currState.transState~q )))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datad(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~4 .lut_mask = 16'h0F0C;
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout  = ((\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  & (\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & !\u0|adc_mega_0|ADC_CTRL|sclk~q ))) # (!\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout )

	.dataa(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5 .lut_mask = 16'h33B3;
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N3
dffeas \u0|adc_mega_0|ADC_CTRL|sclk_counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk_counter~6 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk_counter~6_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  & ((\u0|adc_mega_0|ADC_CTRL|sclk_counter [1] $ (\u0|adc_mega_0|ADC_CTRL|sclk_counter [0])))) # (!\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  
// & (\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & (\u0|adc_mega_0|ADC_CTRL|sclk_counter [1] $ (\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~6 .lut_mask = 16'h0EE0;
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \u0|adc_mega_0|ADC_CTRL|sclk_counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Add2~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Add2~0_combout  = (\u0|adc_mega_0|ADC_CTRL|sclk_counter [0] & \u0|adc_mega_0|ADC_CTRL|sclk_counter [1])

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Add2~0 .lut_mask = 16'hCC00;
defparam \u0|adc_mega_0|ADC_CTRL|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk_counter~8 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk_counter~8_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  & ((\u0|adc_mega_0|ADC_CTRL|sclk_counter [2] $ (\u0|adc_mega_0|ADC_CTRL|Add2~0_combout )))) # (!\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q  
// & (\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & (\u0|adc_mega_0|ADC_CTRL|sclk_counter [2] $ (\u0|adc_mega_0|ADC_CTRL|Add2~0_combout ))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.initCtrlRegState~q ),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datad(\u0|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~8 .lut_mask = 16'h0EE0;
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N7
dffeas \u0|adc_mega_0|ADC_CTRL|sclk_counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|sclk_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|sclk_counter~7 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|sclk_counter~7_combout  = (\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout  & (\u0|adc_mega_0|ADC_CTRL|sclk_counter [3] $ (((\u0|adc_mega_0|ADC_CTRL|sclk_counter [2] & \u0|adc_mega_0|ADC_CTRL|Add2~0_combout )))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datab(\u0|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(\u0|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~7 .lut_mask = 16'h48C0;
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \u0|adc_mega_0|ADC_CTRL|sclk_counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|sclk_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|sclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|always8~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|always8~0_combout  = ((!\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]) # (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [3])) # (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [0])

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|always8~0 .lut_mask = 16'h3FFF;
defparam \u0|adc_mega_0|ADC_CTRL|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|always6~0 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|always6~0_combout  = (!\u0|adc_mega_0|ADC_CTRL|always8~0_combout  & (\u0|adc_mega_0|ADC_CTRL|sclk~q  & (\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|always6~0 .lut_mask = 16'h4000;
defparam \u0|adc_mega_0|ADC_CTRL|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_dout~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \u0|adc_mega_0|CH0[0]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[0]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \u0|adc_mega_0|CH0[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \uart_tx|ready_tx (
// Equation(s):
// \uart_tx|ready_tx~combout  = (\enb_tx~input_o  & !\uart_tx|state_tx.IDLE~q )

	.dataa(\enb_tx~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_tx|state_tx.IDLE~q ),
	.cin(gnd),
	.combout(\uart_tx|ready_tx~combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|ready_tx .lut_mask = 16'h00AA;
defparam \uart_tx|ready_tx .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \i_data_tx[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|CH0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[0] .is_wysiwyg = "true";
defparam \i_data_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|always8~1 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|always8~1_combout  = (\u0|adc_mega_0|ADC_CTRL|always8~0_combout  & (!\u0|adc_mega_0|ADC_CTRL|sclk~q  & (\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|always8~1 .lut_mask = 16'h2000;
defparam \u0|adc_mega_0|ADC_CTRL|always8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_dout~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [2]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneive_lcell_comb \u0|adc_mega_0|CH0[3]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[3]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [3]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N21
dffeas \u0|adc_mega_0|CH0[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \i_data_tx[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|CH0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[3] .is_wysiwyg = "true";
defparam \i_data_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [2]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [3]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[4] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \u0|adc_mega_0|CH0[4]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[4]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [4]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \u0|adc_mega_0|CH0[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[4] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \i_data_tx[4]~feeder (
// Equation(s):
// \i_data_tx[4]~feeder_combout  = \u0|adc_mega_0|CH0 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|CH0 [4]),
	.cin(gnd),
	.combout(\i_data_tx[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_data_tx[4]~feeder .lut_mask = 16'hFF00;
defparam \i_data_tx[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \i_data_tx[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_data_tx[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[4] .is_wysiwyg = "true";
defparam \i_data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneive_lcell_comb \uart_tx|tmp_data_tx[0]~1 (
// Equation(s):
// \uart_tx|tmp_data_tx[0]~1_combout  = (!\uart_tx|bits_count_tx [3] & (\uart_tx|bits_count_tx [2] & (\uart_tx|bits_count_tx [0] & \uart_tx|bits_count_tx [1])))

	.dataa(\uart_tx|bits_count_tx [3]),
	.datab(\uart_tx|bits_count_tx [2]),
	.datac(\uart_tx|bits_count_tx [0]),
	.datad(\uart_tx|bits_count_tx [1]),
	.cin(gnd),
	.combout(\uart_tx|tmp_data_tx[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[0]~1 .lut_mask = 16'h4000;
defparam \uart_tx|tmp_data_tx[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \uart_tx|Selector21~0 (
// Equation(s):
// \uart_tx|Selector21~0_combout  = (\uart_tx|tmp_data_tx [7] & (((\uart_tx|tmp_data_tx[0]~1_combout ) # (!\uart_tx|Equal1~3_combout )) # (!\uart_tx|state_tx.DATA~q )))

	.dataa(\uart_tx|state_tx.DATA~q ),
	.datab(\uart_tx|tmp_data_tx[0]~1_combout ),
	.datac(\uart_tx|tmp_data_tx [7]),
	.datad(\uart_tx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\uart_tx|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector21~0 .lut_mask = 16'hD0F0;
defparam \uart_tx|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [3]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [4]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|adc_mega_0|ADC_CTRL|always8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[6] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|dout_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [6]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[7] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \u0|adc_mega_0|CH0[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|ADC_CTRL|reading0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[7] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \i_data_tx[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|CH0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[7] .is_wysiwyg = "true";
defparam \i_data_tx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \uart_tx|tmp_data_tx[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector21~0_combout ),
	.asdata(i_data_tx[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\uart_tx|state_tx.IDLE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[7] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[6] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \u0|adc_mega_0|CH0[6]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[6]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [6]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \u0|adc_mega_0|CH0[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[6] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \i_data_tx[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|adc_mega_0|CH0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[6] .is_wysiwyg = "true";
defparam \i_data_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \uart_tx|Selector22~0 (
// Equation(s):
// \uart_tx|Selector22~0_combout  = (\uart_tx|state_tx.DATA~q  & (\uart_tx|tmp_data_tx [7])) # (!\uart_tx|state_tx.DATA~q  & ((i_data_tx[6])))

	.dataa(\uart_tx|state_tx.DATA~q ),
	.datab(\uart_tx|tmp_data_tx [7]),
	.datac(i_data_tx[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector22~0 .lut_mask = 16'hD8D8;
defparam \uart_tx|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \uart_tx|tmp_data_tx[0]~0 (
// Equation(s):
// \uart_tx|tmp_data_tx[0]~0_combout  = (\uart_tx|state_tx.STOP~q ) # (\uart_tx|state_tx.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx|state_tx.STOP~q ),
	.datad(\uart_tx|state_tx.START~q ),
	.cin(gnd),
	.combout(\uart_tx|tmp_data_tx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[0]~0 .lut_mask = 16'hFFF0;
defparam \uart_tx|tmp_data_tx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \uart_tx|tmp_data_tx[0]~2 (
// Equation(s):
// \uart_tx|tmp_data_tx[0]~2_combout  = (!\uart_tx|tmp_data_tx[0]~0_combout  & (((!\uart_tx|tmp_data_tx[0]~1_combout  & \uart_tx|Equal1~3_combout )) # (!\uart_tx|state_tx.DATA~q )))

	.dataa(\uart_tx|tmp_data_tx[0]~0_combout ),
	.datab(\uart_tx|tmp_data_tx[0]~1_combout ),
	.datac(\uart_tx|Equal1~3_combout ),
	.datad(\uart_tx|state_tx.DATA~q ),
	.cin(gnd),
	.combout(\uart_tx|tmp_data_tx[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[0]~2 .lut_mask = 16'h1055;
defparam \uart_tx|tmp_data_tx[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \uart_tx|tmp_data_tx[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[6] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [4]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[5] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \u0|adc_mega_0|CH0[5]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[5]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [5]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \u0|adc_mega_0|CH0[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[5] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \i_data_tx[5]~feeder (
// Equation(s):
// \i_data_tx[5]~feeder_combout  = \u0|adc_mega_0|CH0 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|CH0 [5]),
	.cin(gnd),
	.combout(\i_data_tx[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_data_tx[5]~feeder .lut_mask = 16'hFF00;
defparam \i_data_tx[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \i_data_tx[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_data_tx[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[5] .is_wysiwyg = "true";
defparam \i_data_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \uart_tx|Selector23~0 (
// Equation(s):
// \uart_tx|Selector23~0_combout  = (\uart_tx|state_tx.DATA~q  & (\uart_tx|tmp_data_tx [6])) # (!\uart_tx|state_tx.DATA~q  & ((i_data_tx[5])))

	.dataa(gnd),
	.datab(\uart_tx|tmp_data_tx [6]),
	.datac(\uart_tx|state_tx.DATA~q ),
	.datad(i_data_tx[5]),
	.cin(gnd),
	.combout(\uart_tx|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector23~0 .lut_mask = 16'hCFC0;
defparam \uart_tx|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \uart_tx|tmp_data_tx[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[5] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \uart_tx|Selector24~0 (
// Equation(s):
// \uart_tx|Selector24~0_combout  = (\uart_tx|state_tx.DATA~q  & ((\uart_tx|tmp_data_tx [5]))) # (!\uart_tx|state_tx.DATA~q  & (i_data_tx[4]))

	.dataa(i_data_tx[4]),
	.datab(gnd),
	.datac(\uart_tx|state_tx.DATA~q ),
	.datad(\uart_tx|tmp_data_tx [5]),
	.cin(gnd),
	.combout(\uart_tx|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector24~0 .lut_mask = 16'hFA0A;
defparam \uart_tx|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \uart_tx|tmp_data_tx[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[4] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \uart_tx|Selector25~0 (
// Equation(s):
// \uart_tx|Selector25~0_combout  = (\uart_tx|state_tx.DATA~q  & ((\uart_tx|tmp_data_tx [4]))) # (!\uart_tx|state_tx.DATA~q  & (i_data_tx[3]))

	.dataa(i_data_tx[3]),
	.datab(\uart_tx|tmp_data_tx [4]),
	.datac(\uart_tx|state_tx.DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector25~0 .lut_mask = 16'hCACA;
defparam \uart_tx|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \uart_tx|tmp_data_tx[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[3] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
cycloneive_lcell_comb \u0|adc_mega_0|CH0[2]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[2]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [2]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N27
dffeas \u0|adc_mega_0|CH0[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[2] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \i_data_tx[2]~feeder (
// Equation(s):
// \i_data_tx[2]~feeder_combout  = \u0|adc_mega_0|CH0 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|CH0 [2]),
	.cin(gnd),
	.combout(\i_data_tx[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_data_tx[2]~feeder .lut_mask = 16'hFF00;
defparam \i_data_tx[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \i_data_tx[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_data_tx[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[2] .is_wysiwyg = "true";
defparam \i_data_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \uart_tx|Selector26~0 (
// Equation(s):
// \uart_tx|Selector26~0_combout  = (\uart_tx|state_tx.DATA~q  & (\uart_tx|tmp_data_tx [3])) # (!\uart_tx|state_tx.DATA~q  & ((i_data_tx[2])))

	.dataa(\uart_tx|state_tx.DATA~q ),
	.datab(\uart_tx|tmp_data_tx [3]),
	.datac(i_data_tx[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector26~0 .lut_mask = 16'hD8D8;
defparam \uart_tx|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \uart_tx|tmp_data_tx[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[2] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|dout_shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|dout_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \u0|adc_mega_0|ADC_CTRL|reading0[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|reading0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|reading0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|reading0[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|reading0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N8
cycloneive_lcell_comb \u0|adc_mega_0|CH0[1]~feeder (
// Equation(s):
// \u0|adc_mega_0|CH0[1]~feeder_combout  = \u0|adc_mega_0|ADC_CTRL|reading0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|ADC_CTRL|reading0 [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|CH0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|adc_mega_0|CH0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N9
dffeas \u0|adc_mega_0|CH0[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|CH0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|CH0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|CH0[1] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|CH0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \i_data_tx[1]~feeder (
// Equation(s):
// \i_data_tx[1]~feeder_combout  = \u0|adc_mega_0|CH0 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|adc_mega_0|CH0 [1]),
	.cin(gnd),
	.combout(\i_data_tx[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_data_tx[1]~feeder .lut_mask = 16'hFF00;
defparam \i_data_tx[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \i_data_tx[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_data_tx[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|ready_tx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_data_tx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_data_tx[1] .is_wysiwyg = "true";
defparam \i_data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \uart_tx|Selector27~0 (
// Equation(s):
// \uart_tx|Selector27~0_combout  = (\uart_tx|state_tx.DATA~q  & (\uart_tx|tmp_data_tx [2])) # (!\uart_tx|state_tx.DATA~q  & ((i_data_tx[1])))

	.dataa(\uart_tx|tmp_data_tx [2]),
	.datab(i_data_tx[1]),
	.datac(\uart_tx|state_tx.DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector27~0 .lut_mask = 16'hACAC;
defparam \uart_tx|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \uart_tx|tmp_data_tx[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[1] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \uart_tx|Selector28~0 (
// Equation(s):
// \uart_tx|Selector28~0_combout  = (\uart_tx|state_tx.DATA~q  & ((\uart_tx|tmp_data_tx [1]))) # (!\uart_tx|state_tx.DATA~q  & (i_data_tx[0]))

	.dataa(\uart_tx|state_tx.DATA~q ),
	.datab(i_data_tx[0]),
	.datac(\uart_tx|tmp_data_tx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector28~0 .lut_mask = 16'hE4E4;
defparam \uart_tx|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \uart_tx|tmp_data_tx[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx|tmp_data_tx[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|tmp_data_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|tmp_data_tx[0] .is_wysiwyg = "true";
defparam \uart_tx|tmp_data_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_lcell_comb \uart_tx|Selector20~0 (
// Equation(s):
// \uart_tx|Selector20~0_combout  = (\uart_tx|o_data_tx~q  & (\uart_tx|tmp_data_tx [0] & ((\uart_tx|state_tx.DATA~q )))) # (!\uart_tx|o_data_tx~q  & ((\uart_tx|state_tx.STOP~q ) # ((\uart_tx|tmp_data_tx [0] & \uart_tx|state_tx.DATA~q ))))

	.dataa(\uart_tx|o_data_tx~q ),
	.datab(\uart_tx|tmp_data_tx [0]),
	.datac(\uart_tx|state_tx.STOP~q ),
	.datad(\uart_tx|state_tx.DATA~q ),
	.cin(gnd),
	.combout(\uart_tx|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector20~0 .lut_mask = 16'hDC50;
defparam \uart_tx|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneive_lcell_comb \uart_tx|Selector20~1 (
// Equation(s):
// \uart_tx|Selector20~1_combout  = (\uart_tx|state_tx.IDLE~q  & (!\uart_tx|Selector20~0_combout  & ((!\uart_tx|state_tx.DATA~q ) # (!\uart_tx|Equal3~0_combout ))))

	.dataa(\uart_tx|state_tx.IDLE~q ),
	.datab(\uart_tx|Equal3~0_combout ),
	.datac(\uart_tx|Selector20~0_combout ),
	.datad(\uart_tx|state_tx.DATA~q ),
	.cin(gnd),
	.combout(\uart_tx|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx|Selector20~1 .lut_mask = 16'h020A;
defparam \uart_tx|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \uart_tx|o_data_tx (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\uart_tx|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx|o_data_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx|o_data_tx .is_wysiwyg = "true";
defparam \uart_tx|o_data_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3_combout  = (\u0|adc_mega_0|ADC_CTRL|currState.transState~q  & ((!\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ) # (!\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3 .lut_mask = 16'h0CCC;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2_combout  = (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [2] & (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [0] & (!\u0|adc_mega_0|ADC_CTRL|sclk_counter [3] & !\u0|adc_mega_0|ADC_CTRL|sclk_counter [1])))

	.dataa(\u0|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datab(\u0|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datac(\u0|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2 .lut_mask = 16'h0001;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout  = ((\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ) # ((\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3_combout  & \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2_combout ))) # 
// (!\u0|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(\u0|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datab(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~3_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|currState.pauseStateNoAddrIncr~q ),
	.datad(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~2_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4 .lut_mask = 16'hFDF5;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|Equal2~2 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|Equal2~2_combout  = (\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & \u0|adc_mega_0|ADC_CTRL|Equal2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~2 .lut_mask = 16'hF000;
defparam \u0|adc_mega_0|ADC_CTRL|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg~9 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg~9_combout  = (\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ) # ((\u0|adc_mega_0|ADC_CTRL|din_shift_reg [7] & ((!\u0|adc_mega_0|ADC_CTRL|sclk~q ) # (!\u0|adc_mega_0|ADC_CTRL|Equal2~2_combout ))))

	.dataa(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|Equal2~2_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [7]),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~9 .lut_mask = 16'hBAFA;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \u0|adc_mega_0|ADC_CTRL|din_shift_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[7] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg~8 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg~8_combout  = (!\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout  & \u0|adc_mega_0|ADC_CTRL|din_shift_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [7]),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~8 .lut_mask = 16'h0F00;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout  = (\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ) # ((\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout  & (\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout  & \u0|adc_mega_0|ADC_CTRL|sclk~q )))

	.dataa(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datab(\u0|adc_mega_0|ADC_CTRL|Equal2~0_combout ),
	.datac(\u0|adc_mega_0|ADC_CTRL|Equal2~1_combout ),
	.datad(\u0|adc_mega_0|ADC_CTRL|sclk~q ),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10 .lut_mask = 16'hEAAA;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \u0|adc_mega_0|ADC_CTRL|din_shift_reg[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[8] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg~7 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg~7_combout  = (\u0|adc_mega_0|ADC_CTRL|din_shift_reg [8] & !\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout )

	.dataa(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [8]),
	.datab(gnd),
	.datac(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~7 .lut_mask = 16'h0A0A;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \u0|adc_mega_0|ADC_CTRL|din_shift_reg[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[9] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg~6 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg~6_combout  = (\u0|adc_mega_0|ADC_CTRL|din_shift_reg [9] & !\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout )

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [9]),
	.datac(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~6 .lut_mask = 16'h0C0C;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \u0|adc_mega_0|ADC_CTRL|din_shift_reg[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[10] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \u0|adc_mega_0|ADC_CTRL|din_shift_reg~5 (
// Equation(s):
// \u0|adc_mega_0|ADC_CTRL|din_shift_reg~5_combout  = (\u0|adc_mega_0|ADC_CTRL|din_shift_reg [10]) # (\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout )

	.dataa(gnd),
	.datab(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [10]),
	.datac(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~5 .lut_mask = 16'hFCFC;
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|adc_mega_0|ADC_CTRL|din_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|adc_mega_0|ADC_CTRL|din_shift_reg[11]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|adc_mega_0|ADC_CTRL|din_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11] .is_wysiwyg = "true";
defparam \u0|adc_mega_0|ADC_CTRL|din_shift_reg[11] .power_up = "low";
// synopsys translate_on

endmodule
