{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1511788050647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1511788050650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 08:07:30 2017 " "Processing started: Mon Nov 27 08:07:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1511788050650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1511788050650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1511788050650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1511788051125 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1511788051287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1511788051345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1511788051346 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1511788051398 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1511788051398 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1511788051658 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1511788052310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1511788052310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1511788052310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 11449 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1511788052321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 11450 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1511788052321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 11451 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1511788052321 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1511788052321 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1511788052366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1511788053307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1511788053307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1511788053322 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1511788053331 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1511788053419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1511788053883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/SRAM_Controller.v" 29 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 9823 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Destination node VGA_CLOCK_O" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { VGA_CLOCK_O } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "project.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/project.v" 33 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 207 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1511788053883 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { CLOCK_50_I } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "project.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/project.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 206 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1511788053883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1511788053884 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 236 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1511788053884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone2:M2_unit\|SRAM_address\[17\] " "Destination node Milestone2:M2_unit\|SRAM_address\[17\]" {  } { { "Milestone2.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone2.v" 430 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone2:M2_unit|SRAM_address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 2838 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone2:M2_unit\|SRAM_address\[16\] " "Destination node Milestone2:M2_unit\|SRAM_address\[16\]" {  } { { "Milestone2.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone2.v" 430 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone2:M2_unit|SRAM_address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 2839 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone2:M2_unit\|SRAM_we_enable " "Destination node Milestone2:M2_unit\|SRAM_we_enable" {  } { { "Milestone2.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone2.v" 46 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone2:M2_unit|SRAM_we_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 3093 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|SRAM_we_enable " "Destination node Milestone1:M1_unit\|SRAM_we_enable" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 23 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|SRAM_we_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1582 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[0\] " "Destination node Milestone1:M1_unit\|j\[0\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1013 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[7\] " "Destination node Milestone1:M1_unit\|j\[7\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1006 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[2\] " "Destination node Milestone1:M1_unit\|j\[2\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1011 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[1\] " "Destination node Milestone1:M1_unit\|j\[1\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1012 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[4\] " "Destination node Milestone1:M1_unit\|j\[4\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1009 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Milestone1:M1_unit\|j\[3\] " "Destination node Milestone1:M1_unit\|j\[3\]" {  } { { "Milestone1.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/Milestone1.v" 90 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Milestone1:M1_unit|j[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 1010 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1511788053884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1511788053884 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1511788053884 ""}  } { { "project.v" "" { Text "/home/ECE/alchikht/Desktop/project_m2/project.v" 56 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 0 { 0 ""} 0 3907 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1511788053884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1511788054701 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1511788054712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1511788054713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1511788054726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1511788054740 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1511788054751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1511788055116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "206 Embedded multiplier block " "Packed 206 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1511788055889 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "126 " "Created 126 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1511788055889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1511788055889 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1511788056077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1511788058197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1511788058946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1511788058998 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1511788062850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1511788062850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1511788064472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/ECE/alchikht/Desktop/project_m2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1511788069409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1511788069409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1511788070942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1511788070948 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1511788070948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1511788070948 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1511788071113 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1511788072254 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1511788072905 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1511788074087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1511788075128 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1511788075296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/alchikht/Desktop/project_m2/project.fit.smsg " "Generated suppressed messages file /home/ECE/alchikht/Desktop/project_m2/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1511788075811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1511788077042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 08:07:57 2017 " "Processing ended: Mon Nov 27 08:07:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1511788077042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1511788077042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1511788077042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1511788077042 ""}
