{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 13:08:21 2018 " "Info: Processing started: Tue Mar 20 13:08:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led_soft -c led_soft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_soft -c led_soft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[2\] register sld_hub:sld_hub_inst\|tdo 224.11 MHz 4.462 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 224.11 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 4.462 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.017 ns + Longest register register " "Info: + Longest register to register delay is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 1 REG LCFF_X30_Y19_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.376 ns) 0.891 ns sld_hub:sld_hub_inst\|Equal6~0 2 COMB LCCOMB_X31_Y19_N22 2 " "Info: 2: + IC(0.515 ns) + CELL(0.376 ns) = 0.891 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal6~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal6~0 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 1.538 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X31_Y19_N0 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 1.538 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.933 ns sld_hub:sld_hub_inst\|tdo~7 4 COMB LCCOMB_X31_Y19_N26 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 1.933 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.017 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X31_Y19_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.017 ns; Loc. = LCFF_X31_Y19_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.003 ns ( 49.73 % ) " "Info: Total cell delay = 1.003 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 50.27 % ) " "Info: Total interconnect delay = 1.014 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.515ns 0.254ns 0.245ns 0.000ns } { 0.000ns 0.376ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.456 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 4.456 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X31_Y19_N27 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 4.456 ns; Loc. = LCFF_X31_Y19_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.05 % ) " "Info: Total cell delay = 0.537 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 87.95 % ) " "Info: Total interconnect delay = 3.919 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.456 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 4.456 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 3 REG LCFF_X30_Y19_N17 8 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 4.456 ns; Loc. = LCFF_X30_Y19_N17; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.05 % ) " "Info: Total cell delay = 0.537 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 87.95 % ) " "Info: Total interconnect delay = 3.919 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal6~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.017 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal6~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.515ns 0.254ns 0.245ns 0.000ns } { 0.000ns 0.376ns 0.393ns 0.150ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LERNEL:inst\|cpu:the_cpu\|i_read register LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\] 135.59 MHz 7.375 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 135.59 MHz between source register \"LERNEL:inst\|cpu:the_cpu\|i_read\" and destination register \"LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\]\" (period= 7.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.154 ns + Longest register register " "Info: + Longest register to register delay is 7.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LERNEL:inst\|cpu:the_cpu\|i_read 1 REG LCFF_X37_Y19_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y19_N31; Fanout = 9; REG Node = 'LERNEL:inst\|cpu:the_cpu\|i_read'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LERNEL:inst|cpu:the_cpu|i_read } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 3452 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.388 ns) 0.738 ns LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 2 COMB LCCOMB_X37_Y19_N2 3 " "Info: 2: + IC(0.350 ns) + CELL(0.388 ns) = 0.738 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 3; COMB Node = 'LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { LERNEL:inst|cpu:the_cpu|i_read LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 } "NODE_NAME" } } { "LERNEL.v" "" { Text "C:/Users/Dell/Desktop/led_soft/LERNEL.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.150 ns) 1.889 ns LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_qualified_request_cpu_jtag_debug_module 3 COMB LCCOMB_X34_Y17_N8 37 " "Info: 3: + IC(1.001 ns) + CELL(0.150 ns) = 1.889 ns; Loc. = LCCOMB_X34_Y17_N8; Fanout = 37; COMB Node = 'LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_qualified_request_cpu_jtag_debug_module'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module } "NODE_NAME" } } { "LERNEL.v" "" { Text "C:/Users/Dell/Desktop/led_soft/LERNEL.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 2.450 ns LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_grant_vector\[1\]~2 4 COMB LCCOMB_X34_Y17_N24 27 " "Info: 4: + IC(0.286 ns) + CELL(0.275 ns) = 2.450 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 27; COMB Node = 'LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_grant_vector\[1\]~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 } "NODE_NAME" } } { "LERNEL.v" "" { Text "C:/Users/Dell/Desktop/led_soft/LERNEL.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 3.333 ns LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[2\]~12 5 COMB LCCOMB_X31_Y17_N12 3 " "Info: 5: + IC(0.733 ns) + CELL(0.150 ns) = 3.333 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 3; COMB Node = 'LERNEL:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[2\]~12'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 } "NODE_NAME" } } { "LERNEL.v" "" { Text "C:/Users/Dell/Desktop/led_soft/LERNEL.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.275 ns) 4.303 ns LERNEL:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~5 6 COMB LCCOMB_X34_Y17_N26 37 " "Info: 6: + IC(0.695 ns) + CELL(0.275 ns) = 4.303 ns; Loc. = LCCOMB_X34_Y17_N26; Fanout = 37; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 738 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.275 ns) 5.384 ns LERNEL:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[31\]~50 7 COMB LCCOMB_X35_Y19_N30 2 " "Info: 7: + IC(0.806 ns) + CELL(0.275 ns) = 5.384 ns; Loc. = LCCOMB_X35_Y19_N30; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[31\]~50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 2971 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.389 ns) 6.032 ns LERNEL:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~177 8 COMB LCCOMB_X35_Y19_N28 2 " "Info: 8: + IC(0.259 ns) + CELL(0.389 ns) = 6.032 ns; Loc. = LCCOMB_X35_Y19_N28; Fanout = 2; COMB Node = 'LERNEL:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~177'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 } "NODE_NAME" } } { "LERNEL.v" "" { Text "C:/Users/Dell/Desktop/led_soft/LERNEL.v" 503 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.366 ns) 7.154 ns LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\] 9 REG LCFF_X34_Y18_N1 1 " "Info: 9: + IC(0.756 ns) + CELL(0.366 ns) = 7.154 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 1; REG Node = 'LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 7871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.268 ns ( 31.70 % ) " "Info: Total cell delay = 2.268 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.886 ns ( 68.30 % ) " "Info: Total interconnect delay = 4.886 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { LERNEL:inst|cpu:the_cpu|i_read LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { LERNEL:inst|cpu:the_cpu|i_read {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 {} LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 {} LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 {} LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 {} LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] {} } { 0.000ns 0.350ns 1.001ns 0.286ns 0.733ns 0.695ns 0.806ns 0.259ns 0.756ns } { 0.000ns 0.388ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.389ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\] 3 REG LCFF_X34_Y18_N1 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 1; REG Node = 'LERNEL:inst\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 7871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns LERNEL:inst\|cpu:the_cpu\|i_read 3 REG LCFF_X37_Y19_N31 9 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X37_Y19_N31; Fanout = 9; REG Node = 'LERNEL:inst\|cpu:the_cpu\|i_read'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|i_read } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 3452 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|i_read } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|i_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|i_read } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|i_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 3452 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/led_soft/cpu.v" 7871 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { LERNEL:inst|cpu:the_cpu|i_read LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { LERNEL:inst|cpu:the_cpu|i_read {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~3 {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~2 {} LERNEL:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[2]~12 {} LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~5 {} LERNEL:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[31]~50 {} LERNEL:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~177 {} LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] {} } { 0.000ns 0.350ns 1.001ns 0.286ns 0.733ns 0.695ns 0.806ns 0.259ns 0.756ns } { 0.000ns 0.388ns 0.150ns 0.275ns 0.150ns 0.275ns 0.275ns 0.389ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|A_slow_inst_result[31] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|cpu:the_cpu|i_read } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|cpu:the_cpu|i_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.685 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.685 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.176 ns + Longest pin register " "Info: + Longest pin to register delay is 6.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(0.438 ns) 3.981 ns sld_hub:sld_hub_inst\|irf_proc~2 2 COMB LCCOMB_X30_Y20_N10 3 " "Info: 2: + IC(3.543 ns) + CELL(0.438 ns) = 3.981 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.981 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.150 ns) 4.882 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~31 3 COMB LCCOMB_X31_Y19_N2 4 " "Info: 3: + IC(0.751 ns) + CELL(0.150 ns) = 4.882 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~31'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.660 ns) 6.176 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] 4 REG LCFF_X29_Y19_N25 40 " "Info: 4: + IC(0.634 ns) + CELL(0.660 ns) = 6.176 ns; Loc. = LCFF_X29_Y19_N25; Fanout = 40; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 20.21 % ) " "Info: Total cell delay = 1.248 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 79.79 % ) " "Info: Total interconnect delay = 4.928 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|irf_reg[1][0]~31 {} sld_hub:sld_hub_inst|irf_reg[1][0] {} } { 0.000ns 3.543ns 0.751ns 0.634ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.455 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 4.455 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] 3 REG LCFF_X29_Y19_N25 40 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 4.455 ns; Loc. = LCFF_X29_Y19_N25; Fanout = 40; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.05 % ) " "Info: Total cell delay = 0.537 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.918 ns ( 87.95 % ) " "Info: Total interconnect delay = 3.918 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][0] {} } { 0.000ns 2.874ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|irf_reg[1][0]~31 sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|irf_reg[1][0]~31 {} sld_hub:sld_hub_inst|irf_reg[1][0] {} } { 0.000ns 3.543ns 0.751ns 0.634ns } { 0.000ns 0.438ns 0.150ns 0.660ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][0] {} } { 0.000ns 2.874ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[3\] LERNEL:inst\|pio:the_pio\|data_out\[3\] 9.404 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[3\]\" through register \"LERNEL:inst\|pio:the_pio\|data_out\[3\]\" is 9.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 136 88 256 152 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns LERNEL:inst\|pio:the_pio\|data_out\[3\] 3 REG LCFF_X33_Y18_N9 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'LERNEL:inst\|pio:the_pio\|data_out\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|pio:the_pio|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.485 ns + Longest register pin " "Info: + Longest register to pin delay is 6.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LERNEL:inst\|pio:the_pio\|data_out\[3\] 1 REG LCFF_X33_Y18_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N9; Fanout = 2; REG Node = 'LERNEL:inst\|pio:the_pio\|data_out\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "pio.v" "" { Text "C:/Users/Dell/Desktop/led_soft/pio.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.697 ns) + CELL(2.788 ns) 6.485 ns LEDG\[3\] 2 PIN PIN_V18 0 " "Info: 2: + IC(3.697 ns) + CELL(2.788 ns) = 6.485 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'LEDG\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "led_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/led_soft/led_soft.bdf" { { 184 496 672 200 "LEDG\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 42.99 % ) " "Info: Total cell delay = 2.788 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 57.01 % ) " "Info: Total interconnect delay = 3.697 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { LERNEL:inst|pio:the_pio|data_out[3] {} LEDG[3] {} } { 0.000ns 3.697ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl LERNEL:inst|pio:the_pio|data_out[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LERNEL:inst|pio:the_pio|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { LERNEL:inst|pio:the_pio|data_out[3] LEDG[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.485 ns" { LERNEL:inst|pio:the_pio|data_out[3] {} LEDG[3] {} } { 0.000ns 3.697ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.867 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.452 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 4.452 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X31_Y21_N7 2 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 4.452 ns; Loc. = LCFF_X31_Y21_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.915 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(0.149 ns) 2.767 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X31_Y21_N6 1 " "Info: 2: + IC(2.618 ns) + CELL(0.149 ns) = 2.767 ns; Loc. = LCCOMB_X31_Y21_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.851 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X31_Y21_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.851 ns; Loc. = LCFF_X31_Y21_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 8.17 % ) " "Info: Total cell delay = 0.233 ns ( 8.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 91.83 % ) " "Info: Total interconnect delay = 2.618 ns ( 91.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.618ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.618ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 13:08:24 2018 " "Info: Processing ended: Tue Mar 20 13:08:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
