

================================================================
== Vivado HLS Report for 'AxiBurst'
================================================================
* Date:           Tue Nov  3 20:23:31 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        AxiBurst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |       67|  251658277| 0.670 us | 2.517 sec |   67|  251658277|   none  |
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_CheckPartition_fu_163  |CheckPartition  |       13|       13| 0.130 us | 0.130 us |   13|   13| function |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |     Trip     |          |
        |      Loop Name      |   min   |    max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+
        |- memcpy.buff.array  |       26|         26|         3|          1|          1|            25|    yes   |
        |- Loop 2             |       30|  251658240|        16|         15|          1| 1 ~ 16777215 |    yes   |
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     72|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|    1447|   4340|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    254|    -|
|Register         |        -|      -|     166|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1613|   4666|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |AxiBurst_output_r_m_axi_U  |AxiBurst_output_r_m_axi  |        2|      0|  512|   580|    0|
    |AxiBurst_sqrt_s_axi_U      |AxiBurst_sqrt_s_axi      |        0|      0|  106|   168|    0|
    |grp_CheckPartition_fu_163  |CheckPartition           |        0|      0|  829|  3592|    0|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |Total                      |                         |        2|      0| 1447|  4340|    0|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |AxiBurst_buff  |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |               |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_fu_196_p2                 |     +    |      0|  0|  15|           5|           1|
    |i_fu_215_p2                        |     +    |      0|  0|  32|          25|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_800                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_190_p2                |   icmp   |      0|  0|  11|           5|           4|
    |ap_predicate_tran28to29_state27    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  72|          43|          15|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln20_phi_fu_130_p4  |    9|          2|    5|         10|
    |ap_phi_mux_solution_phi_fu_142_p4  |    9|          2|   25|         50|
    |buff_address0                      |   15|          3|    7|         21|
    |buff_ce0                           |   15|          3|    1|          3|
    |buff_ce1                           |    9|          2|    1|          2|
    |output_r_blk_n_AR                  |    9|          2|    1|          2|
    |output_r_blk_n_R                   |    9|          2|    1|          2|
    |p_0_reg_150                        |    9|          2|    3|          6|
    |phi_ln20_reg_126                   |    9|          2|    5|         10|
    |solution_reg_138                   |    9|          2|   25|         50|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  254|         55|   78|        189|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln20_reg_244                        |   5|   0|    5|          0|
    |ap_CS_fsm                               |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |array1_reg_229                          |  30|   0|   30|          0|
    |grp_CheckPartition_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_262                               |  25|   0|   25|          0|
    |icmp_ln20_reg_240                       |   1|   0|    1|          0|
    |icmp_ln20_reg_240_pp0_iter1_reg         |   1|   0|    1|          0|
    |output_addr_read_reg_249                |  32|   0|   32|          0|
    |p_0_reg_150                             |   3|   0|    4|          1|
    |phi_ln20_reg_126                        |   5|   0|    5|          0|
    |phi_ln20_reg_126_pp0_iter1_reg          |   5|   0|    5|          0|
    |solution_reg_138                        |  25|   0|   25|          0|
    |tmp_1_reg_258                           |   1|   0|    1|          0|
    |tmp_23_reg_254                          |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 166|   0|  167|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_sqrt_AWVALID       |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_AWREADY       | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_AWADDR        |  in |    5|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WVALID        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WREADY        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WDATA         |  in |   32|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WSTRB         |  in |    4|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARVALID       |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARREADY       | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARADDR        |  in |    5|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RVALID        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RREADY        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RDATA         | out |   32|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RRESP         | out |    2|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BVALID        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BREADY        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BRESP         | out |    2|    s_axi   |     sqrt     |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |   AxiBurst   | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |   AxiBurst   | return value |
|interrupt                | out |    1| ap_ctrl_hs |   AxiBurst   | return value |
|m_axi_output_r_AWVALID   | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWREADY   |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWADDR    | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWID      | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWLEN     | out |    8|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWSIZE    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWBURST   | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWLOCK    | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWCACHE   | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWPROT    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWQOS     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWREGION  | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWUSER    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WVALID    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WREADY    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WDATA     | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WSTRB     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WLAST     | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WID       | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WUSER     | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARVALID   | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARREADY   |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARADDR    | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARID      | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARLEN     | out |    8|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARSIZE    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARBURST   | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARLOCK    | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARCACHE   | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARPROT    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARQOS     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARREGION  | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARUSER    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RVALID    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RREADY    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RDATA     |  in |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RLAST     |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RID       |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RUSER     |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RRESP     |  in |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BVALID    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BREADY    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BRESP     |  in |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BID       |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BUSER     |  in |    1|    m_axi   |   output_r   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

