--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DataMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    7.403(F)|    0.607(F)|DataState         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock DebugMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.710(R)|    2.596(R)|XLXI_123/XLXN_39  |   0.000|
            |    6.543(F)|    1.683(F)|DataState         |   0.000|
            |    6.870(F)|    1.886(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock IncrementPC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    1.764(R)|    1.278(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock InstrMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    7.554(F)|    1.030(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ProgramMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    1.501(R)|    3.895(R)|XLXI_123/XLXN_39  |   0.000|
            |    5.592(F)|    2.982(F)|DataState         |   0.000|
            |    5.831(F)|    3.500(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Clock DataMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   22.026(F)|DataState         |   0.000|
sseg<1>     |   22.156(F)|DataState         |   0.000|
sseg<2>     |   22.317(F)|DataState         |   0.000|
sseg<3>     |   22.317(F)|DataState         |   0.000|
sseg<4>     |   22.521(F)|DataState         |   0.000|
sseg<5>     |   21.988(F)|DataState         |   0.000|
sseg<6>     |   22.296(F)|DataState         |   0.000|
------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   14.165(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   14.205(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   12.760(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   13.147(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   13.483(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   15.397(R)|ClockOut          |   0.000|
sseg<0>     |   25.389(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.102(F)|DataState         |   0.000|
            |   23.248(F)|InstrState        |   0.000|
sseg<1>     |   25.321(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.232(F)|DataState         |   0.000|
            |   23.027(F)|InstrState        |   0.000|
sseg<2>     |   26.316(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.393(F)|DataState         |   0.000|
            |   24.022(F)|InstrState        |   0.000|
sseg<3>     |   23.393(F)|DataState         |   0.000|
            |   24.022(F)|InstrState        |   0.000|
            |   26.316(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   25.884(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.597(F)|DataState         |   0.000|
            |   23.743(F)|InstrState        |   0.000|
sseg<5>     |   25.250(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.064(F)|DataState         |   0.000|
            |   22.956(F)|InstrState        |   0.000|
sseg<6>     |   26.295(R)|XLXI_123/XLXN_39  |   0.000|
            |   23.372(F)|DataState         |   0.000|
            |   24.001(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock DebugStep to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   12.240(R)|ClockOut          |   0.000|
------------+------------+------------------+--------+

Clock HzMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkDiv0     |   11.950(R)|ClockOut          |   0.000|
------------+------------+------------------+--------+

Clock IncrementPC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   12.847(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   12.887(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   11.442(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   11.829(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   12.165(R)|XLXI_123/XLXN_39  |   0.000|
sseg<0>     |   24.071(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   24.003(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   24.998(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   24.998(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   24.566(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   23.932(R)|XLXI_123/XLXN_39  |   0.000|
sseg<6>     |   24.977(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock InstrMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   22.392(F)|InstrState        |   0.000|
sseg<1>     |   22.171(F)|InstrState        |   0.000|
sseg<2>     |   23.166(F)|InstrState        |   0.000|
sseg<3>     |   23.166(F)|InstrState        |   0.000|
sseg<4>     |   22.887(F)|InstrState        |   0.000|
sseg<5>     |   22.100(F)|InstrState        |   0.000|
sseg<6>     |   23.145(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock ProgramMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   15.464(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   15.504(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   14.059(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   14.446(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   14.782(R)|XLXI_123/XLXN_39  |   0.000|
ClkDiv0     |   16.696(R)|ClockOut          |   0.000|
sseg<0>     |   26.688(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.401(F)|DataState         |   0.000|
            |   24.862(F)|InstrState        |   0.000|
sseg<1>     |   26.620(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.531(F)|DataState         |   0.000|
            |   24.641(F)|InstrState        |   0.000|
sseg<2>     |   24.692(F)|DataState         |   0.000|
            |   25.636(F)|InstrState        |   0.000|
            |   27.615(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   24.692(F)|DataState         |   0.000|
            |   25.636(F)|InstrState        |   0.000|
            |   27.615(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   24.896(F)|DataState         |   0.000|
            |   25.357(F)|InstrState        |   0.000|
            |   27.183(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   26.549(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.363(F)|DataState         |   0.000|
            |   24.570(F)|InstrState        |   0.000|
sseg<6>     |   27.594(R)|XLXI_123/XLXN_39  |   0.000|
            |   24.671(F)|DataState         |   0.000|
            |   25.615(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8             |   11.830|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DataMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |   10.400|    8.363|
IncrementPC    |         |         |   10.400|         |
ProgramMode    |         |         |   10.400|    9.662|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.637|    1.670|   10.984|    7.830|
DebugStep      |    1.572|         |         |         |
HzMode         |    1.572|         |         |         |
IncrementPC    |    3.637|         |   10.984|         |
ProgramMode    |    3.637|    2.969|   10.984|    9.129|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugStep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.572|         |         |         |
DebugStep      |    1.572|         |         |         |
HzMode         |    1.572|         |         |         |
ProgramMode    |    1.572|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HzMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.572|         |         |         |
DebugStep      |    1.572|         |         |         |
HzMode         |    1.572|         |         |         |
ProgramMode    |    1.572|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IncrementPC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.637|    2.724|         |         |
IncrementPC    |    3.637|         |         |         |
ProgramMode    |    4.023|    4.023|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstrMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |   10.984|    8.514|
IncrementPC    |         |         |   10.984|         |
ProgramMode    |         |         |   10.984|    9.813|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ProgramMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.637|    2.461|   10.984|    6.791|
DebugStep      |    1.572|         |         |         |
HzMode         |    1.572|         |         |         |
IncrementPC    |    3.637|         |   10.984|         |
ProgramMode    |    3.760|    3.760|   10.984|    8.090|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AddrMode       |AddrLEDs<0>    |   10.167|
AddrMode       |AddrLEDs<1>    |   10.765|
AddrMode       |AddrLEDs<2>    |    9.560|
AddrMode       |AddrLEDs<3>    |   10.089|
AddrMode       |AddrLEDs<4>    |    9.103|
AddrMode       |sseg<0>        |   21.563|
AddrMode       |sseg<1>        |   21.323|
AddrMode       |sseg<2>        |   22.318|
AddrMode       |sseg<3>        |   22.318|
AddrMode       |sseg<4>        |   22.058|
AddrMode       |sseg<5>        |   21.252|
AddrMode       |sseg<6>        |   22.297|
DataMode       |sseg<0>        |   15.447|
DataMode       |sseg<1>        |   15.492|
DataMode       |sseg<2>        |   16.249|
DataMode       |sseg<3>        |   16.249|
DataMode       |sseg<4>        |   15.942|
DataMode       |sseg<5>        |   15.408|
DataMode       |sseg<6>        |   16.228|
DebugMode      |AddrLEDs<0>    |   11.127|
DebugMode      |AddrLEDs<1>    |   11.725|
DebugMode      |AddrLEDs<2>    |   10.520|
DebugMode      |AddrLEDs<3>    |   11.049|
DebugMode      |AddrLEDs<4>    |   10.063|
DebugMode      |sseg<0>        |   22.523|
DebugMode      |sseg<1>        |   22.283|
DebugMode      |sseg<2>        |   23.278|
DebugMode      |sseg<3>        |   23.278|
DebugMode      |sseg<4>        |   23.018|
DebugMode      |sseg<5>        |   22.212|
DebugMode      |sseg<6>        |   23.257|
InstrMode      |sseg<0>        |   15.145|
InstrMode      |sseg<1>        |   15.275|
InstrMode      |sseg<2>        |   15.730|
InstrMode      |sseg<3>        |   15.730|
InstrMode      |sseg<4>        |   15.640|
InstrMode      |sseg<5>        |   15.107|
InstrMode      |sseg<6>        |   15.709|
ProgramMode    |AddrLEDs<0>    |   12.426|
ProgramMode    |AddrLEDs<1>    |   13.024|
ProgramMode    |AddrLEDs<2>    |   11.819|
ProgramMode    |AddrLEDs<3>    |   12.348|
ProgramMode    |AddrLEDs<4>    |   11.362|
ProgramMode    |sseg<0>        |   23.822|
ProgramMode    |sseg<1>        |   23.582|
ProgramMode    |sseg<2>        |   24.577|
ProgramMode    |sseg<3>        |   24.577|
ProgramMode    |sseg<4>        |   24.317|
ProgramMode    |sseg<5>        |   23.511|
ProgramMode    |sseg<6>        |   24.556|
ShowC          |sseg<0>        |   11.005|
ShowC          |sseg<1>        |   10.830|
ShowC          |sseg<2>        |   11.787|
ShowC          |sseg<3>        |   11.787|
ShowC          |sseg<4>        |   11.500|
ShowC          |sseg<5>        |   10.721|
ShowC          |sseg<6>        |   11.766|
---------------+---------------+---------+


Analysis completed Tue May 09 11:33:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



