{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653325360933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325360933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:40 2022 " "Processing started: Mon May 23 19:02:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325360933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325360933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325360933 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325361111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653325361513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653325361513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL " "Found entity 1: CONF_CONTROL" {  } { { "CONF_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comm_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comm_rs232-rtl " "Found design unit 1: comm_rs232-rtl" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/comm_rs232.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370494 ""} { "Info" "ISGN_ENTITY_NAME" "1 comm_rs232 " "Found entity 1: comm_rs232" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/comm_rs232.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/MAIN_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_CONTROL " "Found entity 1: WR_CONTROL" {  } { { "WR_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/WR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD_CONTROL " "Found entity 1: RD_CONTROL" {  } { { "RD_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RD_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232com.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232com.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232COM " "Found entity 1: RS232COM" {  } { { "RS232COM.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RS232COM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL_WRAP " "Found entity 1: CONF_CONTROL_WRAP" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325370518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONF_CONTROL_WRAP " "Elaborating entity \"CONF_CONTROL_WRAP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653325370580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONF_CONTROL CONF_CONTROL:CONF_CONTROL1 " "Elaborating entity \"CONF_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\"" {  } { { "CONF_CONTROL_WRAP.v" "CONF_CONTROL1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232COM CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1 " "Elaborating entity \"RS232COM\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\"" {  } { { "CONF_CONTROL.v" "C1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_rs232 CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\|comm_rs232:U1 " "Elaborating entity \"comm_rs232\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|RS232COM:C1\|comm_rs232:U1\"" {  } { { "RS232COM.v" "U1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/RS232COM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONF CONF_CONTROL:CONF_CONTROL1\|REGS_CONF:C2 " "Elaborating entity \"REGS_CONF\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|REGS_CONF:C2\"" {  } { { "CONF_CONTROL.v" "C2" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653325370625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653325370625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\"" {  } { { "CONF_CONTROL.v" "C3" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|MAIN_CONTROL:C1 " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|MAIN_CONTROL:C1\"" {  } { { "control.v" "C1" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|WR_CONTROL:C2 " "Elaborating entity \"WR_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|WR_CONTROL:C2\"" {  } { { "control.v" "C2" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_CONTROL CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|RD_CONTROL:C3 " "Elaborating entity \"RD_CONTROL\" for hierarchy \"CONF_CONTROL:CONF_CONTROL1\|CONTROL:C3\|RD_CONTROL:C3\"" {  } { { "control.v" "C3" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/control.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325370632 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653325370996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txsd VCC " "Pin \"txsd\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|txsd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[0\] VCC " "Pin \"sleds\[0\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[1\] GND " "Pin \"sleds\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[2\] GND " "Pin \"sleds\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[3\] VCC " "Pin \"sleds\[3\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[4\] GND " "Pin \"sleds\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[5\] GND " "Pin \"sleds\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[6\] VCC " "Pin \"sleds\[6\]\" is stuck at VCC" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[7\] GND " "Pin \"sleds\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sleds\[8\] GND " "Pin \"sleds\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|sleds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[0\] GND " "Pin \"r_control\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[1\] GND " "Pin \"r_control\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[2\] GND " "Pin \"r_control\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[3\] GND " "Pin \"r_control\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[4\] GND " "Pin \"r_control\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[5\] GND " "Pin \"r_control\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[6\] GND " "Pin \"r_control\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_control\[7\] GND " "Pin \"r_control\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[0\] GND " "Pin \"r_frec_mod\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[1\] GND " "Pin \"r_frec_mod\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[2\] GND " "Pin \"r_frec_mod\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[3\] GND " "Pin \"r_frec_mod\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[4\] GND " "Pin \"r_frec_mod\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[5\] GND " "Pin \"r_frec_mod\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[6\] GND " "Pin \"r_frec_mod\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[7\] GND " "Pin \"r_frec_mod\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[8\] GND " "Pin \"r_frec_mod\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[9\] GND " "Pin \"r_frec_mod\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[10\] GND " "Pin \"r_frec_mod\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[11\] GND " "Pin \"r_frec_mod\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[12\] GND " "Pin \"r_frec_mod\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[13\] GND " "Pin \"r_frec_mod\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[14\] GND " "Pin \"r_frec_mod\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[15\] GND " "Pin \"r_frec_mod\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[16\] GND " "Pin \"r_frec_mod\[16\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[17\] GND " "Pin \"r_frec_mod\[17\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[18\] GND " "Pin \"r_frec_mod\[18\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[19\] GND " "Pin \"r_frec_mod\[19\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[20\] GND " "Pin \"r_frec_mod\[20\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[21\] GND " "Pin \"r_frec_mod\[21\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[22\] GND " "Pin \"r_frec_mod\[22\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_mod\[23\] GND " "Pin \"r_frec_mod\[23\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_mod[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[0\] GND " "Pin \"r_frec_por\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[1\] GND " "Pin \"r_frec_por\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[2\] GND " "Pin \"r_frec_por\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[3\] GND " "Pin \"r_frec_por\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[4\] GND " "Pin \"r_frec_por\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[5\] GND " "Pin \"r_frec_por\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[6\] GND " "Pin \"r_frec_por\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[7\] GND " "Pin \"r_frec_por\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[8\] GND " "Pin \"r_frec_por\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[9\] GND " "Pin \"r_frec_por\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[10\] GND " "Pin \"r_frec_por\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[11\] GND " "Pin \"r_frec_por\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[12\] GND " "Pin \"r_frec_por\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[13\] GND " "Pin \"r_frec_por\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[14\] GND " "Pin \"r_frec_por\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[15\] GND " "Pin \"r_frec_por\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[16\] GND " "Pin \"r_frec_por\[16\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[17\] GND " "Pin \"r_frec_por\[17\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[18\] GND " "Pin \"r_frec_por\[18\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[19\] GND " "Pin \"r_frec_por\[19\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[20\] GND " "Pin \"r_frec_por\[20\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[21\] GND " "Pin \"r_frec_por\[21\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[22\] GND " "Pin \"r_frec_por\[22\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_frec_por\[23\] GND " "Pin \"r_frec_por\[23\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_frec_por[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[0\] GND " "Pin \"r_im_am\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[1\] GND " "Pin \"r_im_am\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[2\] GND " "Pin \"r_im_am\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[3\] GND " "Pin \"r_im_am\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[4\] GND " "Pin \"r_im_am\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[5\] GND " "Pin \"r_im_am\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[6\] GND " "Pin \"r_im_am\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[7\] GND " "Pin \"r_im_am\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[8\] GND " "Pin \"r_im_am\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[9\] GND " "Pin \"r_im_am\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[10\] GND " "Pin \"r_im_am\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[11\] GND " "Pin \"r_im_am\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[12\] GND " "Pin \"r_im_am\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[13\] GND " "Pin \"r_im_am\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[14\] GND " "Pin \"r_im_am\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_am\[15\] GND " "Pin \"r_im_am\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_am[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[0\] GND " "Pin \"r_im_fm\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[1\] GND " "Pin \"r_im_fm\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[2\] GND " "Pin \"r_im_fm\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[3\] GND " "Pin \"r_im_fm\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[4\] GND " "Pin \"r_im_fm\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[5\] GND " "Pin \"r_im_fm\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[6\] GND " "Pin \"r_im_fm\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[7\] GND " "Pin \"r_im_fm\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[8\] GND " "Pin \"r_im_fm\[8\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[9\] GND " "Pin \"r_im_fm\[9\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[10\] GND " "Pin \"r_im_fm\[10\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[11\] GND " "Pin \"r_im_fm\[11\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[12\] GND " "Pin \"r_im_fm\[12\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[13\] GND " "Pin \"r_im_fm\[13\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[14\] GND " "Pin \"r_im_fm\[14\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_im_fm\[15\] GND " "Pin \"r_im_fm\[15\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|r_im_fm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[0\] GND " "Pin \"view_rxdw\[0\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[1\] GND " "Pin \"view_rxdw\[1\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[2\] GND " "Pin \"view_rxdw\[2\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[3\] GND " "Pin \"view_rxdw\[3\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[4\] GND " "Pin \"view_rxdw\[4\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[5\] GND " "Pin \"view_rxdw\[5\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[6\] GND " "Pin \"view_rxdw\[6\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "view_rxdw\[7\] GND " "Pin \"view_rxdw\[7\]\" is stuck at GND" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653325371043 "|CONF_CONTROL_WRAP|view_rxdw[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653325371043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653325371054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653325371181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653325371181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxsd " "No output dependent on input pin \"rxsd\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325371224 "|CONF_CONTROL_WRAP|rxsd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325371224 "|CONF_CONTROL_WRAP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CONF_CONTROL_WRAP.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/CONF_CONTROL_WRAP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653325371224 "|CONF_CONTROL_WRAP|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653325371224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653325371224 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653325371224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653325371224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325371245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:51 2022 " "Processing ended: Mon May 23 19:02:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325371245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325371245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325371245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325371245 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653325372512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653325372531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325372532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:52 2022 " "Processing started: Mon May 23 19:02:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325372532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653325372532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653325372532 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1653325372679 ""}
{ "Info" "0" "" "Project  = Conf_Control" {  } {  } 0 0 "Project  = Conf_Control" 0 0 "Fitter" 0 0 1653325372680 ""}
{ "Info" "0" "" "Revision = Conf_Control" {  } {  } 0 0 "Revision = Conf_Control" 0 0 "Fitter" 0 0 1653325372680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653325372752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653325372753 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Conf_Control EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"Conf_Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653325372834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653325372889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653325372889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653325373199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653325373524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653325373524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653325373524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653325373524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653325373524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653325373527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653325373527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653325373527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653325373527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653325373527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653325373527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653325373529 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "109 109 " "No exact pin location assignment(s) for 109 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653325374184 ""}
{ "Info" "ISTA_SDC_FOUND" "const.sdc " "Reading SDC File: 'const.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653325374378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "const.sdc 14 CLOCK_50 port " "Ignored filter at const.sdc(14): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1653325374379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock const.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at const.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325374380 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "const.sdc 33 clk clock " "Ignored filter at const.sdc(33): clk could not be matched with a clock" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1653325374380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 33 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(33): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325374380 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 33 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(33): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 34 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(34): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325374381 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 34 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(34): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 35 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(35): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325374381 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 35 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(35): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 36 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(36): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325374381 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 36 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(36): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653325374381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653325374382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1653325374382 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1653325374382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653325374383 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653325374383 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653325374383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653325374385 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653325374385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653325374385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653325374387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653325374387 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653325374387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653325374388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653325374388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653325374388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653325374388 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653325374388 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 2.5V 3 106 0 " "Number of I/O pins in group: 109 (unused VREF, 2.5V VCCIO, 3 input, 106 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653325374390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653325374390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653325374390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653325374391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653325374391 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653325374391 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_A " "Node \"ADC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_B " "Node \"ADC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[0\] " "Node \"ADC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[10\] " "Node \"ADC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[11\] " "Node \"ADC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[12\] " "Node \"ADC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[13\] " "Node \"ADC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[1\] " "Node \"ADC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[2\] " "Node \"ADC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[3\] " "Node \"ADC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[4\] " "Node \"ADC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[5\] " "Node \"ADC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[6\] " "Node \"ADC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[7\] " "Node \"ADC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[8\] " "Node \"ADC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[9\] " "Node \"ADC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[0\] " "Node \"ADC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[10\] " "Node \"ADC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[11\] " "Node \"ADC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[12\] " "Node \"ADC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[13\] " "Node \"ADC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[1\] " "Node \"ADC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[2\] " "Node \"ADC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[3\] " "Node \"ADC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[4\] " "Node \"ADC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[5\] " "Node \"ADC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[6\] " "Node \"ADC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[7\] " "Node \"ADC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[8\] " "Node \"ADC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[9\] " "Node \"ADC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_A " "Node \"ADC_OEB_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_B " "Node \"ADC_OEB_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_A " "Node \"DAC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_B " "Node \"DAC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[0\] " "Node \"DAC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[10\] " "Node \"DAC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[11\] " "Node \"DAC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[12\] " "Node \"DAC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[13\] " "Node \"DAC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[1\] " "Node \"DAC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[2\] " "Node \"DAC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[3\] " "Node \"DAC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[4\] " "Node \"DAC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[5\] " "Node \"DAC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[6\] " "Node \"DAC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[7\] " "Node \"DAC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[8\] " "Node \"DAC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[9\] " "Node \"DAC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[0\] " "Node \"DAC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[10\] " "Node \"DAC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[11\] " "Node \"DAC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[12\] " "Node \"DAC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[13\] " "Node \"DAC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[1\] " "Node \"DAC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[2\] " "Node \"DAC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[3\] " "Node \"DAC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[4\] " "Node \"DAC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[5\] " "Node \"DAC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[6\] " "Node \"DAC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[7\] " "Node \"DAC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[8\] " "Node \"DAC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[9\] " "Node \"DAC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_MODE " "Node \"DAC_MODE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_MODE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_A " "Node \"DAC_WRT_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_B " "Node \"DAC_WRT_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653325374492 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653325374492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653325374497 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653325374501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653325376760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653325376846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653325376880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653325377541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653325377541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653325377779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653325380261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653325380261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653325380408 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653325380408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653325380408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653325380411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653325380517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653325380525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653325380755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653325380755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653325381052 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653325381431 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653325381710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/output_files/Conf_Control.fit.smsg " "Generated suppressed messages file C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/output_files/Conf_Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653325381815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 142 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5726 " "Peak virtual memory: 5726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325382125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:03:02 2022 " "Processing ended: Mon May 23 19:03:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325382125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325382125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325382125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653325382125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653325383255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325383256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:03:03 2022 " "Processing started: Mon May 23 19:03:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325383256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653325383256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653325383256 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1653325383422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653325383562 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653325385595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653325385683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325386019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:03:06 2022 " "Processing ended: Mon May 23 19:03:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325386019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325386019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325386019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653325386019 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653325386671 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1653325387336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653325387356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325387357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:03:06 2022 " "Processing started: Mon May 23 19:03:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325387357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Conf_Control -c Conf_Control " "Command: quartus_sta Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1653325387512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325387919 ""}
{ "Info" "ISTA_SDC_FOUND" "const.sdc " "Reading SDC File: 'const.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "const.sdc 14 CLOCK_50 port " "Ignored filter at const.sdc(14): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock const.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at const.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\] " "create_clock -name \{clk\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLOCK_50\}\]" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325388305 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "const.sdc 33 clk clock " "Ignored filter at const.sdc(33): clk could not be matched with a clock" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 33 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(33): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325388306 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 33 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(33): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 34 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(34): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325388306 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 34 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(34): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 35 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(35): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325388307 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 35 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(35): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 36 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(36): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653325388307 ""}  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty const.sdc 36 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at const.sdc(36): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/const.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388310 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388310 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388310 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1653325388311 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388319 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1653325388321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1653325388350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388731 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388731 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388758 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1653325388761 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388860 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388860 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388860 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325388876 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325389272 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325389272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325389326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:03:09 2022 " "Processing ended: Mon May 23 19:03:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325389326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325389326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325389326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325389326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1653325390636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653325390637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:03:10 2022 " "Processing started: Mon May 23 19:03:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653325390637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653325390637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Conf_Control -c Conf_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653325390637 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653325390834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653325391291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_8_1200mv_85c_slow.vho C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_8_1200mv_85c_slow.vho in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_8_1200mv_0c_slow.vho C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_8_1200mv_0c_slow.vho in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_min_1200mv_0c_fast.vho C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_min_1200mv_0c_fast.vho in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control.vho C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control.vho in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_8_1200mv_85c_vhd_slow.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_8_1200mv_0c_vhd_slow.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_min_1200mv_0c_vhd_fast.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conf_Control_vhd.sdo C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/ simulation " "Generated file Conf_Control_vhd.sdo in folder \"C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653325391527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653325391563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:03:11 2022 " "Processing ended: Mon May 23 19:03:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653325391563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653325391563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653325391563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653325391563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 273 s " "Quartus Prime Full Compilation was successful. 0 errors, 273 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653325392199 ""}
