`timescale 1ns/10ps 

module cpu_tb;

reg clock;
reg [27:0] mir;
wire [31:0] out;

cpu dut (.clock(clock), .mir(mir), .out(out));

initial
begin
clock = 1'b0
mir = 28'd00

$display("");
#10
mir = 28'b00_000000_00_0000_0000000000_0000
#5
clock = 1'b1;
#5
clock = 1'b0;

$display("");
#10
mir = 28'b00_000000_00_0000_0000000000_0000
#5
clock = 1'b1;
#5
clock = 1'b0;
