read -sv run_verilog_mid/adder_32b_9_95_789eef82bde92a3739b234a7b5e5b432.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_789eef82bde92a3739b234a7b5e5b432_yosys.v
