

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10004|    10004|  50.020 us|  50.020 us|  10004|  10004|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_2  |    10002|    10002|         4|          1|          1|  10000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_94_p2    |         +|   0|  0|  17|          14|           1|
    |count_1_fu_121_p2    |         +|   0|  0|  17|          14|          14|
    |icmp_ln32_fu_88_p2   |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln33_fu_111_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  92|          75|          63|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |count_fu_34              |   9|          2|   14|         28|
    |i_fu_38                  |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_fu_34                       |  14|   0|   14|          0|
    |data_load_reg_165                 |  32|   0|   32|          0|
    |gold_load_reg_170                 |  32|   0|   32|          0|
    |i_fu_38                           |  14|   0|   14|          0|
    |icmp_ln32_reg_151                 |   1|   0|    1|          0|
    |icmp_ln32_reg_151_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln33_reg_175                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 102|   0|  102|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_2|  return value|
|data_address0     |  out|   14|   ap_memory|                           data|         array|
|data_ce0          |  out|    1|   ap_memory|                           data|         array|
|data_q0           |   in|   32|   ap_memory|                           data|         array|
|gold_address0     |  out|   14|   ap_memory|                           gold|         array|
|gold_ce0          |  out|    1|   ap_memory|                           gold|         array|
|gold_q0           |   in|   32|   ap_memory|                           gold|         array|
|count_out         |  out|   14|      ap_vld|                      count_out|       pointer|
|count_out_ap_vld  |  out|    1|      ap_vld|                      count_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

