$date
	Sat Jul 20 16:39:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rc_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 4 # D [3:0] $end
$var reg 1 $ RST $end
$scope module uut_1 $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 1 $ rst $end
$var reg 4 & q [3:0] $end
$var reg 1 ' w $end
$var reg 4 ( z [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
x'
bx &
b0 %
1$
b0 #
0"
bx !
$end
#100
b0 !
b0 &
b0 (
1"
#101
0'
#200
0"
#300
1'
1"
0$
#301
b1000 !
b1000 &
#302
b1000 (
#400
0"
#500
b100 !
b100 &
1"
#501
b1100 !
b1100 &
#502
b1100 (
#600
0"
#700
b110 !
b110 &
1"
#701
b1110 !
b1110 &
#702
b1110 (
#800
0"
#900
b111 !
b111 &
1"
#901
b1111 !
b1111 &
#902
b1111 (
#1000
0"
#1100
b111 !
b111 &
0'
1"
#1102
b111 (
#1200
0"
#1300
b11 !
b11 &
1"
#1302
b11 (
#1400
0"
#1500
b1 !
b1 &
1"
#1502
b1 (
#1600
0"
#1700
b0 !
b0 &
1"
#1702
b0 (
#1800
0"
#1900
1'
1"
#1901
b1000 !
b1000 &
#1902
b1000 (
#2000
0"
