ISim log file
Running: C:\Users\Ali\Desktop\CA-Project-1\Adders\add sub 16 bit\project\add_sub_16_bit_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Ali/Desktop/CA-Project-1/Adders/add sub 16 bit/project/add_sub_16_bit_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:finish
User(VHDL) Code Called Simulation Stop
In process add_sub_4_bit_tb.vhd:end_process 
 
INFO: Simulator is stopped.
