Warning: The trip points for the library named SRAM_ss0p72v0p72vm40c_100a differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/cpu/U6/A2 cpu_wrapper/cpu/U6/Z cpu_wrapper/cpu/U158/I cpu_wrapper/cpu/U158/Z cpu_wrapper/cpu/controller/U96/A1 cpu_wrapper/cpu/controller/U96/ZN cpu_wrapper/U701/A3 cpu_wrapper/U701/ZN cpu_wrapper/U1267/A1 cpu_wrapper/U1267/ZN axi/U399/A1 axi/U399/Z axi/U279/I axi/U279/ZN axi/U278/A1 axi/U278/ZN axi/U400/I axi/U400/ZN axi/U20/A1 axi/U20/ZN axi/U397/I axi/U397/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U308/B axi/U308/ZN axi/U187/A2 axi/U187/ZN axi/U389/I axi/U389/ZN cpu_wrapper/U690/A1 cpu_wrapper/U690/ZN cpu_wrapper/U660/A1 cpu_wrapper/U660/ZN 
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/U758/I cpu_wrapper/U758/Z cpu_wrapper/U639/A1 cpu_wrapper/U639/ZN axi/U1006/I axi/U1006/ZN axi/U938/A1 axi/U938/ZN axi/U920/A1 axi/U920/ZN axi/U921/A1 axi/U921/ZN axi/U445/A1 axi/U445/ZN axi/U443/A1 axi/U443/Z axi/U23/A1 axi/U23/ZN axi/U22/A1 axi/U22/ZN axi/U20/A2 axi/U20/ZN axi/U397/I axi/U397/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U308/B axi/U308/ZN axi/U187/A2 axi/U187/ZN axi/U389/I axi/U389/ZN cpu_wrapper/U690/A1 cpu_wrapper/U690/ZN cpu_wrapper/U660/A1 cpu_wrapper/U660/ZN cpu_wrapper/cpu/U149/A1 cpu_wrapper/cpu/U149/ZN cpu_wrapper/U724/A1 cpu_wrapper/U724/ZN cpu_wrapper/U792/I cpu_wrapper/U792/ZN 
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U445'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'axi/U443'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U442'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U384'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U345'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U305'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : top
Version: P-2019.03-SP1-1
Date   : Sat Oct 18 21:21:49 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: DM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IF_ID_reg          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Decoder            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Controller         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  SRAM_wrapper_0     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.2000     0.2000
  input external delay                                  0.6120     0.8120 f
  rst (in)                                              0.0029     0.8149 f
  U5/ZN (CKND2BWP16P90LVT)                              0.0064     0.8213 r
  cpu_wrapper/ARESETn (CPU_wrapper)                     0.0000     0.8213 r
  cpu_wrapper/U50/ZN (INVD4BWP16P90LVT)                 0.0060     0.8273 f
  cpu_wrapper/cpu/rst (CPU)                             0.0000     0.8273 f
  cpu_wrapper/cpu/U16/ZN (CKND8BWP16P90LVT)             0.0058     0.8331 r
  cpu_wrapper/cpu/U14/ZN (CKND12BWP16P90LVT)            0.0045     0.8376 f
  cpu_wrapper/cpu/Reg_IF_ID/rst (IF_ID_reg)             0.0000     0.8376 f
  cpu_wrapper/cpu/Reg_IF_ID/U21/Z (OR2D4BWP16P90LVT)    0.0154     0.8531 f
  cpu_wrapper/cpu/Reg_IF_ID/U47/ZN (OAI221D2BWP16P90LVT)
                                                        0.0117     0.8648 r
  cpu_wrapper/cpu/Reg_IF_ID/ID_inst[1] (IF_ID_reg)      0.0000     0.8648 r
  cpu_wrapper/cpu/DEC/ID_inst[1] (Decoder)              0.0000     0.8648 r
  cpu_wrapper/cpu/DEC/U5/Z (BUFFD4BWP16P90LVT)          0.0126     0.8773 r
  cpu_wrapper/cpu/DEC/ID_op[1] (Decoder)                0.0000     0.8773 r
  cpu_wrapper/cpu/controller/ID_op[1] (Controller)      0.0000     0.8773 r
  cpu_wrapper/cpu/controller/U76/ZN (IND3D4BWP16P90LVT)
                                                        0.0096     0.8869 f
  cpu_wrapper/cpu/controller/U7/ZN (CKND2BWP16P90LVT)   0.0065     0.8934 r
  cpu_wrapper/cpu/controller/U12/ZN (IND4D2BWP16P90LVT)
                                                        0.0115     0.9050 f
  cpu_wrapper/cpu/controller/U17/ZN (AOI31D2BWP16P90LVT)
                                                        0.0096     0.9145 r
  cpu_wrapper/cpu/controller/U77/ZN (OAI211D2BWP16P90LVT)
                                                        0.0089     0.9235 f
  cpu_wrapper/cpu/controller/U56/ZN (CKNR2D2BWP16P90LVT)
                                                        0.0078     0.9313 r
  cpu_wrapper/cpu/controller/U55/ZN (CKND2D2BWP16P90LVT)
                                                        0.0087     0.9400 f
  cpu_wrapper/cpu/controller/U48/ZN (ND2D4BWP16P90LVT)
                                                        0.0077     0.9476 r
  cpu_wrapper/cpu/controller/load_use_stall (Controller)
                                                        0.0000     0.9476 r
  cpu_wrapper/cpu/U144/ZN (INVD4BWP16P90LVT)            0.0079     0.9555 f
  cpu_wrapper/cpu/U41/ZN (CKND2BWP16P90LVT)             0.0084     0.9640 r
  cpu_wrapper/cpu/U40/ZN (INVD1BWP16P90LVT)             0.0091     0.9731 f
  cpu_wrapper/cpu/U31/ZN (INVD4BWP16P90LVT)             0.0119     0.9850 r
  cpu_wrapper/cpu/U47/ZN (CKND1BWP16P90)                0.0115     0.9965 f
  cpu_wrapper/cpu/U30/Z (AO22D1BWP16P90LVT)             0.0163     1.0128 f
  cpu_wrapper/cpu/im_pc_o[18] (CPU)                     0.0000     1.0128 f
  cpu_wrapper/U849/ZN (INVD1BWP16P90LVT)                0.0091     1.0219 r
  cpu_wrapper/U611/ZN (OAI22D4BWP16P90LVT)              0.0081     1.0300 f
  cpu_wrapper/ARADDR_M0[18] (CPU_wrapper)               0.0000     1.0300 f
  axi/ARADDR_M0[18] (AXI)                               0.0000     1.0300 f
  axi/U1010/ZN (CKND1BWP16P90)                          0.0161     1.0461 r
  axi/U322/ZN (IND4D2BWP16P90LVT)                       0.0145     1.0606 f
  axi/U919/ZN (NR3D1BWP16P90LVT)                        0.0123     1.0729 r
  axi/U367/ZN (IAO21D1BWP16P90LVT)                      0.0075     1.0804 f
  axi/AWREADY_M1 (AXI)                                  0.0000     1.0804 f
  cpu_wrapper/AWREADY_M1 (CPU_wrapper)                  0.0000     1.0804 f
  cpu_wrapper/U1185/ZN (CKND2BWP16P90LVT)               0.0084     1.0888 r
  cpu_wrapper/U640/ZN (OAI21D4BWP16P90LVT)              0.0089     1.0977 f
  cpu_wrapper/WVALID_M1 (CPU_wrapper)                   0.0000     1.0977 f
  axi/WVALID_M1 (AXI)                                   0.0000     1.0977 f
  axi/U313/ZN (INR2D4BWP16P90LVT)                       0.0157     1.1134 f
  axi/WVALID_S1 (AXI)                                   0.0000     1.1134 f
  DM1/WVALID_S (SRAM_wrapper_0)                         0.0000     1.1134 f
  DM1/U204/ZN (AOI21D2BWP16P90LVT)                      0.0096     1.1231 r
  DM1/i_SRAM/CEB (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.1231 r
  data arrival time                                                1.1231

  clock clk (rise edge)                                 1.0200     1.0200
  clock network delay (ideal)                           0.2000     1.2200
  clock uncertainty                                    -0.0200     1.2000
  DM1/i_SRAM/CLK (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.2000 r
  library setup time                                   -0.1894     1.0106
  data required time                                               1.0106
  --------------------------------------------------------------------------
  data required time                                               1.0106
  data arrival time                                               -1.1231
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.1125


1
