# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_Top_FFT_func_synth.v" \
"../../../../../project_2.srcs/sim_1/imports/asgn1/tb_Top_FFT.v" \

# Do not sort compile order
nosort
