Total verification running time: 00:00:20
Result: Proved
Path: Dfs/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([](AP(((meta.local_metadata.is_completed == 1) ==> (meta.local_metadata.out_port == meta.local_metadata.pkt_par)))))

P4LTL parsing result: ([](AP((valid(hdr.dfsTag) && ((meta.local_metadata.out_port != 0) || (meta.local_metadata.pkt_par != 0))))))

//#LTLProperty:
 ([](AP(((_p4ltl_1 == true) ==> (_p4ltl_0 == true)))))
//#LTLFairness:
 ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
backend cpu time 0.006664 s
program cpu time 0.370003 s

[Boogie Line Num]
976 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 18:47:58,302 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 18:47:58,304 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 18:47:58,336 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 18:47:58,337 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 18:47:58,338 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 18:47:58,339 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 18:47:58,340 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 18:47:58,341 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 18:47:58,342 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 18:47:58,343 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 18:47:58,344 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-02-06 18:47:58,344 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 18:47:58,345 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 18:47:58,346 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 18:47:58,347 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 18:47:58,348 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 18:47:58,348 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 18:47:58,349 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 18:47:58,351 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 18:47:58,352 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 18:47:58,353 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 18:47:58,354 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 18:47:58,354 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 18:47:58,356 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 18:47:58,357 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 18:47:58,357 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 18:47:58,358 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 18:47:58,359 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 18:47:58,361 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 18:47:58,361 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 18:47:58,363 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 18:47:58,363 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 18:47:58,364 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 18:47:58,365 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 18:47:58,365 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 18:47:58,366 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 18:47:58,366 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 18:47:58,367 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 18:47:58,367 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 18:47:58,367 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 18:47:58,369 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 18:47:58,369 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 18:47:58,370 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 18:47:58,379 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 18:47:58,380 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 18:47:58,381 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 18:47:58,381 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 18:47:58,381 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 18:47:58,381 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 18:47:58,381 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 18:47:58,381 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 18:47:58,381 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 18:47:58,382 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 18:47:58,382 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 18:47:58,383 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 18:47:58,383 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 18:47:58,383 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 18:47:58,383 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 18:47:58,383 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 18:47:58,383 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 18:47:58,383 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 18:47:58,384 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 18:47:58,384 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 18:47:58,384 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 18:47:58,385 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 18:47:58,385 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 18:47:58,579 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 18:47:58,594 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 18:47:58,595 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 18:47:58,596 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 18:47:58,597 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 18:47:58,598 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 18:47:58,598 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 18:47:58,631 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 18:47:58,632 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 18:47:58,633 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 18:47:58,633 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 18:47:58,633 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 18:47:58,647 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,650 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,660 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,661 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,677 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,683 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,690 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,692 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 18:47:58,693 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 18:47:58,693 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 18:47:58,695 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 18:47:58,699 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/1) ...
[2023-02-06 18:47:58,703 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([](AP(((_p4ltl_1 == true) ==> (_p4ltl_0 == true)))))
[2023-02-06 18:47:58,703 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_1 == true) ==> (_p4ltl_0 == true)))))
[2023-02-06 18:47:58,703 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_1 == true) ==> (_p4ltl_0 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 18:47:58,712 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_1 == true) ==> (_p4ltl_0 == true)))))
[2023-02-06 18:47:58,713 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_1==true ==> _p4ltl_0==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 18:47:58,715 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:47:58,715 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:47:58,715 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.dfsTag.valid
Token: ==
Token: true
Token: &&
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 18:47:58,716 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-02-06 18:47:58,716 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 18:47:58,718 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 18:47:58,718 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 18:47:58,721 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:47:58 PropertyContainer
[2023-02-06 18:47:58,721 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 18:47:58,722 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 18:47:58,722 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 18:47:58,722 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 18:47:58,723 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/2) ...
[2023-02-06 18:47:58,729 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:58,793 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 18:47:58,793 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 18:47:58,793 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 18:47:58,793 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_18 given in one single declaration
[2023-02-06 18:47:58,794 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_18
[2023-02-06 18:47:58,794 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_18
[2023-02-06 18:47:58,794 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_19 given in one single declaration
[2023-02-06 18:47:58,794 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_19
[2023-02-06 18:47:58,794 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_19
[2023-02-06 18:47:58,794 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_20 given in one single declaration
[2023-02-06 18:47:58,794 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_20
[2023-02-06 18:47:58,794 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_20
[2023-02-06 18:47:58,794 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_21 given in one single declaration
[2023-02-06 18:47:58,794 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_21
[2023-02-06 18:47:58,795 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_21
[2023-02-06 18:47:58,795 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_22 given in one single declaration
[2023-02-06 18:47:58,795 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_22
[2023-02-06 18:47:58,795 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_22
[2023-02-06 18:47:58,795 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_23 given in one single declaration
[2023-02-06 18:47:58,795 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_23
[2023-02-06 18:47:58,795 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_23
[2023-02-06 18:47:58,795 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_24 given in one single declaration
[2023-02-06 18:47:58,795 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_24
[2023-02-06 18:47:58,795 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_24
[2023-02-06 18:47:58,795 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_25 given in one single declaration
[2023-02-06 18:47:58,795 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_25
[2023-02-06 18:47:58,795 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_25
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_26 given in one single declaration
[2023-02-06 18:47:58,796 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_26
[2023-02-06 18:47:58,796 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_26
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_27 given in one single declaration
[2023-02-06 18:47:58,796 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_27
[2023-02-06 18:47:58,796 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_27
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_28 given in one single declaration
[2023-02-06 18:47:58,796 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_28
[2023-02-06 18:47:58,796 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_28
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_29 given in one single declaration
[2023-02-06 18:47:58,796 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_29
[2023-02-06 18:47:58,796 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_29
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_30 given in one single declaration
[2023-02-06 18:47:58,796 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_30
[2023-02-06 18:47:58,796 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_30
[2023-02-06 18:47:58,796 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_31 given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_31
[2023-02-06 18:47:58,797 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_31
[2023-02-06 18:47:58,797 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_32 given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_32
[2023-02-06 18:47:58,797 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_32
[2023-02-06 18:47:58,797 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_33 given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_33
[2023-02-06 18:47:58,797 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_33
[2023-02-06 18:47:58,797 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 18:47:58,797 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 18:47:58,797 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_out_failed.apply given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_out_failed.apply
[2023-02-06 18:47:58,797 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_out_failed.apply
[2023-02-06 18:47:58,797 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_outport_status.apply given in one single declaration
[2023-02-06 18:47:58,797 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_outport_status.apply
[2023-02-06 18:47:58,798 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_outport_status.apply
[2023-02-06 18:47:58,798 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_ingress.apply given in one single declaration
[2023-02-06 18:47:58,798 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_ingress.apply
[2023-02-06 18:47:58,798 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_ingress.apply
[2023-02-06 18:47:58,798 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_zero.apply given in one single declaration
[2023-02-06 18:47:58,798 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_zero.apply
[2023-02-06 18:47:58,798 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_zero.apply
[2023-02-06 18:47:58,798 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _hit_depth.apply given in one single declaration
[2023-02-06 18:47:58,798 INFO  L130     BoogieDeclarations]: Found specification of procedure _hit_depth.apply
[2023-02-06 18:47:58,798 INFO  L138     BoogieDeclarations]: Found implementation of procedure _hit_depth.apply
[2023-02-06 18:47:58,798 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _if_status.apply given in one single declaration
[2023-02-06 18:47:58,798 INFO  L130     BoogieDeclarations]: Found specification of procedure _if_status.apply
[2023-02-06 18:47:58,798 INFO  L138     BoogieDeclarations]: Found implementation of procedure _if_status.apply
[2023-02-06 18:47:58,799 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _jump_to_next.apply given in one single declaration
[2023-02-06 18:47:58,799 INFO  L130     BoogieDeclarations]: Found specification of procedure _jump_to_next.apply
[2023-02-06 18:47:58,799 INFO  L138     BoogieDeclarations]: Found implementation of procedure _jump_to_next.apply
[2023-02-06 18:47:58,799 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _next_outport_0 given in one single declaration
[2023-02-06 18:47:58,799 INFO  L130     BoogieDeclarations]: Found specification of procedure _next_outport_0
[2023-02-06 18:47:58,799 INFO  L138     BoogieDeclarations]: Found implementation of procedure _next_outport_0
[2023-02-06 18:47:58,799 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _out_eq_zero.apply given in one single declaration
[2023-02-06 18:47:58,799 INFO  L130     BoogieDeclarations]: Found specification of procedure _out_eq_zero.apply
[2023-02-06 18:47:58,800 INFO  L138     BoogieDeclarations]: Found implementation of procedure _out_eq_zero.apply
[2023-02-06 18:47:58,800 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _outport_to_parent_0 given in one single declaration
[2023-02-06 18:47:58,800 INFO  L130     BoogieDeclarations]: Found specification of procedure _outport_to_parent_0
[2023-02-06 18:47:58,800 INFO  L138     BoogieDeclarations]: Found implementation of procedure _outport_to_parent_0
[2023-02-06 18:47:58,800 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-02-06 18:47:58,800 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-02-06 18:47:58,800 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-02-06 18:47:58,800 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_on_parent_0 given in one single declaration
[2023-02-06 18:47:58,800 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_on_parent_0
[2023-02-06 18:47:58,800 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_on_parent_0
[2023-02-06 18:47:58,800 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_to_parent_0 given in one single declaration
[2023-02-06 18:47:58,801 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_to_parent_0
[2023-02-06 18:47:58,801 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_to_parent_0
[2023-02-06 18:47:58,801 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_egress_port.apply given in one single declaration
[2023-02-06 18:47:58,801 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_egress_port.apply
[2023-02-06 18:47:58,801 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_egress_port.apply
[2023-02-06 18:47:58,801 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_if_status_0 given in one single declaration
[2023-02-06 18:47:58,801 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_if_status_0
[2023-02-06 18:47:58,801 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_if_status_0
[2023-02-06 18:47:58,801 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_next_port_0 given in one single declaration
[2023-02-06 18:47:58,801 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_next_port_0
[2023-02-06 18:47:58,801 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_next_port_0
[2023-02-06 18:47:58,801 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_0 given in one single declaration
[2023-02-06 18:47:58,801 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_0
[2023-02-06 18:47:58,801 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_0
[2023-02-06 18:47:58,802 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_out.apply given in one single declaration
[2023-02-06 18:47:58,802 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_out.apply
[2023-02-06 18:47:58,802 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_out.apply
[2023-02-06 18:47:58,802 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_failures_0 given in one single declaration
[2023-02-06 18:47:58,802 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_failures_0
[2023-02-06 18:47:58,802 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_failures_0
[2023-02-06 18:47:58,802 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_parent_0 given in one single declaration
[2023-02-06 18:47:58,802 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_parent_0
[2023-02-06 18:47:58,802 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_parent_0
[2023-02-06 18:47:58,802 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _start_from_one_0 given in one single declaration
[2023-02-06 18:47:58,803 INFO  L130     BoogieDeclarations]: Found specification of procedure _start_from_one_0
[2023-02-06 18:47:58,803 INFO  L138     BoogieDeclarations]: Found implementation of procedure _start_from_one_0
[2023-02-06 18:47:58,803 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _starting_port_meta_0 given in one single declaration
[2023-02-06 18:47:58,803 INFO  L130     BoogieDeclarations]: Found specification of procedure _starting_port_meta_0
[2023-02-06 18:47:58,803 INFO  L138     BoogieDeclarations]: Found implementation of procedure _starting_port_meta_0
[2023-02-06 18:47:58,803 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _to_parent.apply given in one single declaration
[2023-02-06 18:47:58,803 INFO  L130     BoogieDeclarations]: Found specification of procedure _to_parent.apply
[2023-02-06 18:47:58,803 INFO  L138     BoogieDeclarations]: Found implementation of procedure _to_parent.apply
[2023-02-06 18:47:58,803 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _try_next.apply given in one single declaration
[2023-02-06 18:47:58,803 INFO  L130     BoogieDeclarations]: Found specification of procedure _try_next.apply
[2023-02-06 18:47:58,803 INFO  L138     BoogieDeclarations]: Found implementation of procedure _try_next.apply
[2023-02-06 18:47:58,803 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _xor_outport_0 given in one single declaration
[2023-02-06 18:47:58,804 INFO  L130     BoogieDeclarations]: Found specification of procedure _xor_outport_0
[2023-02-06 18:47:58,804 INFO  L138     BoogieDeclarations]: Found implementation of procedure _xor_outport_0
[2023-02-06 18:47:58,804 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 18:47:58,804 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 18:47:58,804 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 18:47:58,804 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure all_ports_status.write given in one single declaration
[2023-02-06 18:47:58,804 INFO  L130     BoogieDeclarations]: Found specification of procedure all_ports_status.write
[2023-02-06 18:47:58,804 INFO  L138     BoogieDeclarations]: Found implementation of procedure all_ports_status.write
[2023-02-06 18:47:58,804 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-06 18:47:58,804 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-06 18:47:58,804 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-06 18:47:58,804 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure default_route_0.apply given in one single declaration
[2023-02-06 18:47:58,805 INFO  L130     BoogieDeclarations]: Found specification of procedure default_route_0.apply
[2023-02-06 18:47:58,805 INFO  L138     BoogieDeclarations]: Found implementation of procedure default_route_0.apply
[2023-02-06 18:47:58,805 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 18:47:58,805 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 18:47:58,805 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 18:47:58,805 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd given in one single declaration
[2023-02-06 18:47:58,805 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd
[2023-02-06 18:47:58,805 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd
[2023-02-06 18:47:58,805 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_parent_0.apply given in one single declaration
[2023-02-06 18:47:58,805 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_parent_0.apply
[2023-02-06 18:47:58,805 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_parent_0.apply
[2023-02-06 18:47:58,805 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_pkt_0.apply given in one single declaration
[2023-02-06 18:47:58,805 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_pkt_0.apply
[2023-02-06 18:47:58,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_pkt_0.apply
[2023-02-06 18:47:58,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 18:47:58,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 18:47:58,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 18:47:58,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 18:47:58,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 18:47:58,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 18:47:58,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 18:47:58,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 18:47:58,806 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 18:47:58,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_default_route given in one single declaration
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure set_default_route
[2023-02-06 18:47:58,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_default_route
[2023-02-06 18:47:58,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_dfs_tags given in one single declaration
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure set_dfs_tags
[2023-02-06 18:47:58,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_dfs_tags
[2023-02-06 18:47:58,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_meta given in one single declaration
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_meta
[2023-02-06 18:47:58,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_meta
[2023-02-06 18:47:58,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_port_0.apply given in one single declaration
[2023-02-06 18:47:58,807 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_port_0.apply
[2023-02-06 18:47:58,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_port_0.apply
[2023-02-06 18:47:58,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 18:47:58,808 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 18:47:58,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 18:47:58,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start_dfs_0.apply given in one single declaration
[2023-02-06 18:47:58,808 INFO  L130     BoogieDeclarations]: Found specification of procedure start_dfs_0.apply
[2023-02-06 18:47:58,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure start_dfs_0.apply
[2023-02-06 18:47:58,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure towards_parent given in one single declaration
[2023-02-06 18:47:58,808 INFO  L130     BoogieDeclarations]: Found specification of procedure towards_parent
[2023-02-06 18:47:58,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure towards_parent
[2023-02-06 18:47:58,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 18:47:58,808 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 18:47:58,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 18:47:58,848 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 18:47:58,850 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 18:47:59,187 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 18:47:59,198 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 18:47:59,198 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 18:47:59,200 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:47:59 BoogieIcfgContainer
[2023-02-06 18:47:59,200 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:47:58" (2/2) ...
[2023-02-06 18:47:59,200 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 18:47:59,200 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@5bf76374 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,200 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 18:47:59,201 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 18:47:59,201 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 18:47:59,201 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 18:47:59,203 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:47:58" (2/3) ...
[2023-02-06 18:47:59,203 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )) || ( ( [](AP(( _p4ltl_1==true ==> _p4ltl_0==true ))) ))
[2023-02-06 18:47:59,211 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 18:47:59,221 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 18:47:59,224 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 18:47:59,240 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( []((_p4ltl_1 == true ==> _p4ltl_0 == true)) ))
[2023-02-06 18:47:59,241 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:47:59 NWAContainer
[2023-02-06 18:47:59,242 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 18:47:59,242 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-02-06 18:47:59,242 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-02-06 18:47:59,243 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-02-06 18:47:59,244 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:47:59" (3/4) ...
[2023-02-06 18:47:59,244 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@23c57bdd and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,244 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:47:59" (4/4) ...
[2023-02-06 18:47:59,247 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 3 edges
[2023-02-06 18:47:59,249 INFO  L110   BuchiProductObserver]: Initial RCFG 370 locations, 480 edges
[2023-02-06 18:47:59,249 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 18:47:59,251 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 18:47:59,251 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 18:47:59,252 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L888-1
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _start_from_one_0
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_port_0.apply
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_pkt_0.apply
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _set_next_port_0
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_failures_0
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _check_out_failed.apply
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_18
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _to_parent.apply
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: default_route_0.apply
[2023-02-06 18:47:59,252 INFO  L189       ProductGenerator]: +++++ Call method name: _out_eq_zero.apply
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_0
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_ingress.apply
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _jump_to_next.apply
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_zero.apply
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: fwd
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _send_to_parent_0
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: set_dfs_tags
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: _check_outport_status.apply
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_19
[2023-02-06 18:47:59,253 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_24
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_25
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_22
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_23
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_28
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: _try_next.apply
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_29
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: _set_egress_port.apply
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_26
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_27
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_20
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_21
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: towards_parent
[2023-02-06 18:47:59,254 INFO  L189       ProductGenerator]: +++++ Call method name: _send_on_parent_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: set_default_route
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_parent_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _if_status.apply
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_33
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _set_if_status_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_31
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _xor_outport_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_32
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_30
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _starting_port_meta_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: _outport_to_parent_0
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_parent_0.apply
[2023-02-06 18:47:59,255 INFO  L189       ProductGenerator]: +++++ Call method name: start_dfs_0.apply
[2023-02-06 18:47:59,256 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_out.apply
[2023-02-06 18:47:59,256 INFO  L189       ProductGenerator]: +++++ Call method name: _next_outport_0
[2023-02-06 18:47:59,256 INFO  L189       ProductGenerator]: +++++ Call method name: _hit_depth.apply
[2023-02-06 18:47:59,256 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_meta
[2023-02-06 18:47:59,256 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 18:47:59,260 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: L547
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyEXIT
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: _set_next_port_0FINAL
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyEXIT
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: L956
[2023-02-06 18:47:59,260 INFO  L277       ProductGenerator]: ==== location: L698
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: towards_parentEXIT
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L737
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: _set_egress_port.applyENTRY
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L841
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0EXIT
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: NoAction_20EXIT
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L944
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L712-1
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L876-1
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: _try_next.applyEXIT
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: NoAction_29FINAL
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: set_default_routeENTRY
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L945
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L799
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L712
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L968
[2023-02-06 18:47:59,261 INFO  L277       ProductGenerator]: ==== location: L725
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0ENTRY
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: _next_outport_0FINAL
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0EXIT
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L781
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L730
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L615
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L823
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: _starting_port_meta_0EXIT
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0ENTRY
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L473
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L749
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L881
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L713
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L747
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L915
[2023-02-06 18:47:59,262 INFO  L277       ProductGenerator]: ==== location: L875
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L473-1
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: NoAction_29EXIT
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L741
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L672
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyENTRY
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L635
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L736
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0ENTRY
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: towards_parentFINAL
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyENTRY
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L413
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: NoAction_33FINAL
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyENTRY
[2023-02-06 18:47:59,263 INFO  L277       ProductGenerator]: ==== location: L623
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L461
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: _start_from_one_0EXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L537
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: _set_parent_out.applyEXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L839
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L673
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L425-1
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyEXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L831
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L762
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L784
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L817-1
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: NoAction_18EXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: _check_outport_status.applyEXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0FINAL
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: _outport_to_parent_0ENTRY
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L710
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: set_dfs_tagsEXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L787
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: NoAction_26EXIT
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L746
[2023-02-06 18:47:59,264 INFO  L277       ProductGenerator]: ==== location: L772
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L808
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: NoAction_30EXIT
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L723
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: _hit_depth.applyEXIT
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: _send_on_parent_0EXIT
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L782
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L802
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: NoAction_22EXIT
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L970
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeENTRY
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L882
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: fwdENTRY
[2023-02-06 18:47:59,265 INFO  L277       ProductGenerator]: ==== location: L803
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L830
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L447
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L924
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: _check_out_failed.applyEXIT
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: default_route_0.applyEXIT
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L794
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L796
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: _set_parent_0ENTRY
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeEXIT
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: _xor_outport_0FINAL
[2023-02-06 18:47:59,266 INFO  L277       ProductGenerator]: ==== location: L606
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0FINAL
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: L700
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: L735
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: NoAction_30FINAL
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: L483
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: L859
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0EXIT
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: NoAction_33EXIT
[2023-02-06 18:47:59,267 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0FINAL
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L438
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L817
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L733
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L724
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L758
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L505
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L726
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: _jump_to_next.applyENTRY
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L728
[2023-02-06 18:47:59,268 INFO  L277       ProductGenerator]: ==== location: L793
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L732
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: NoAction_31EXIT
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: _next_outport_0ENTRY
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L423
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L572
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L854
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L413-1
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: L791
[2023-02-06 18:47:59,269 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 18:47:59,269 INFO  L310       ProductGenerator]: ####final State Node: L888-1
[2023-02-06 18:47:59,269 INFO  L310       ProductGenerator]: ####final State Node: L888
[2023-02-06 18:47:59,271 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L888_accept_S2
[2023-02-06 18:47:59,272 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L888-1_accept_S2
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: L547_T0_init --> L547_T0_init
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: L547_accept_S2 --> L547_accept_S2
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: L547_T0_init --> L547_T0_init
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: L547_accept_S2 --> L547_accept_S2
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T0_init --> _set_next_port_0FINAL_T0_init
[2023-02-06 18:47:59,273 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_accept_S2 --> _set_next_port_0FINAL_accept_S2
[2023-02-06 18:47:59,274 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-02-06 18:47:59,274 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-02-06 18:47:59,274 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 18:47:59,274 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: L737_T0_init --> L737_T0_init
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: L737_accept_S2 --> L737_accept_S2
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_init --> _set_egress_port.applyENTRY_T0_init
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S2 --> _set_egress_port.applyENTRY_accept_S2
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_init --> _set_egress_port.applyENTRY_T0_init
[2023-02-06 18:47:59,274 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S2 --> _set_egress_port.applyENTRY_accept_S2
[2023-02-06 18:47:59,274 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 18:47:59,275 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L944_T0_init --> L944_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L944_accept_S2 --> L944_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L712-1_T0_init --> L712-1_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L712-1_accept_S2 --> L712-1_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L876-1_T0_init --> L876-1_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L876-1_accept_S2 --> L876-1_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: NoAction_29FINAL_T0_init --> NoAction_29FINAL_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: NoAction_29FINAL_accept_S2 --> NoAction_29FINAL_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: set_default_routeENTRY_T0_init --> set_default_routeENTRY_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: set_default_routeENTRY_accept_S2 --> set_default_routeENTRY_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L945_T0_init --> L945_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L945_accept_S2 --> L945_accept_S2
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L799_T0_init --> L799_T0_init
[2023-02-06 18:47:59,275 INFO  L479       ProductGenerator]: L799_accept_S2 --> L799_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L712_T0_init --> L712_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L712_accept_S2 --> L712_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L712_T0_init --> L712_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L712_accept_S2 --> L712_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L968_T0_init --> L968_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L968_accept_S2 --> L968_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L725_T0_init --> L725_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L725_accept_S2 --> L725_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T0_init --> _skip_failures_0ENTRY_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_accept_S2 --> _skip_failures_0ENTRY_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T0_init --> _next_outport_0FINAL_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: _next_outport_0FINAL_accept_S2 --> _next_outport_0FINAL_accept_S2
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L781_T0_init --> L781_T0_init
[2023-02-06 18:47:59,276 INFO  L479       ProductGenerator]: L781_accept_S2 --> L781_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L730_T0_init --> L730_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L730_accept_S2 --> L730_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L615_T0_init --> L615_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L615_accept_S2 --> L615_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L823_T0_init --> L823_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L823_accept_S2 --> L823_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L823_T0_init --> L823_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L823_accept_S2 --> L823_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T0_init --> _set_if_status_0ENTRY_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_accept_S2 --> _set_if_status_0ENTRY_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L473_T0_init --> L473_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L473_accept_S2 --> L473_accept_S2
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L473_T0_init --> L473_T0_init
[2023-02-06 18:47:59,277 INFO  L479       ProductGenerator]: L473_accept_S2 --> L473_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L749_T0_init --> L749_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L749_accept_S2 --> L749_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L881_T0_init --> L881_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L881_accept_S2 --> L881_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-02-06 18:47:59,278 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-02-06 18:47:59,278 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L747_T0_init --> L747_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L747_accept_S2 --> L747_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L915_T0_init --> L915_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L915_accept_S2 --> L915_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L875_T0_init --> L875_T0_init
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L875_accept_S2 --> L875_accept_S2
[2023-02-06 18:47:59,278 INFO  L479       ProductGenerator]: L875_T0_init --> L875_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L875_accept_S2 --> L875_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L473-1_T0_init --> L473-1_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L473-1_accept_S2 --> L473-1_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L741_T0_init --> L741_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L741_accept_S2 --> L741_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L672_T0_init --> L672_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L672_accept_S2 --> L672_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L672_T0_init --> L672_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: L672_accept_S2 --> L672_accept_S2
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_init --> _to_parent.applyENTRY_T0_init
[2023-02-06 18:47:59,279 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S2 --> _to_parent.applyENTRY_accept_S2
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_init --> _to_parent.applyENTRY_T0_init
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S2 --> _to_parent.applyENTRY_accept_S2
[2023-02-06 18:47:59,280 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 18:47:59,280 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: L736_T0_init --> L736_T0_init
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: L736_accept_S2 --> L736_accept_S2
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T0_init --> _skip_parent_0ENTRY_T0_init
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_accept_S2 --> _skip_parent_0ENTRY_accept_S2
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: towards_parentFINAL_T0_init --> towards_parentFINAL_T0_init
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: towards_parentFINAL_accept_S2 --> towards_parentFINAL_accept_S2
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_init --> _out_eq_zero.applyENTRY_T0_init
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S2 --> _out_eq_zero.applyENTRY_accept_S2
[2023-02-06 18:47:59,280 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_init --> _out_eq_zero.applyENTRY_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S2 --> _out_eq_zero.applyENTRY_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L413_T0_init --> L413_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L413_accept_S2 --> L413_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L413_T0_init --> L413_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L413_accept_S2 --> L413_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: NoAction_33FINAL_T0_init --> NoAction_33FINAL_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: NoAction_33FINAL_accept_S2 --> NoAction_33FINAL_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_init --> start_dfs_0.applyENTRY_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S2 --> start_dfs_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_init --> start_dfs_0.applyENTRY_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S2 --> start_dfs_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,281 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 18:47:59,281 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L461_T0_init --> L461_T0_init
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L461_accept_S2 --> L461_accept_S2
[2023-02-06 18:47:59,281 INFO  L479       ProductGenerator]: L461_T0_init --> L461_T0_init
[2023-02-06 18:47:59,282 INFO  L479       ProductGenerator]: L461_accept_S2 --> L461_accept_S2
[2023-02-06 18:47:59,282 INFO  L479       ProductGenerator]: L537_T0_init --> L537_T0_init
[2023-02-06 18:47:59,282 INFO  L479       ProductGenerator]: L537_accept_S2 --> L537_accept_S2
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 18:47:59,282 INFO  L479       ProductGenerator]: L425-1_T0_init --> L425-1_T0_init
[2023-02-06 18:47:59,282 INFO  L479       ProductGenerator]: L425-1_accept_S2 --> L425-1_accept_S2
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 18:47:59,282 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L762_T0_init --> L762_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L762_accept_S2 --> L762_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L784_T0_init --> L784_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L784_accept_S2 --> L784_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L817-1_T0_init --> L817-1_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L817-1_accept_S2 --> L817-1_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L817-1_T0_init --> L817-1_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L817-1_accept_S2 --> L817-1_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T0_init --> _skip_failures_0FINAL_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_accept_S2 --> _skip_failures_0FINAL_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T0_init --> _outport_to_parent_0ENTRY_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_accept_S2 --> _outport_to_parent_0ENTRY_accept_S2
[2023-02-06 18:47:59,283 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 18:47:59,283 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L787_T0_init --> L787_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L787_accept_S2 --> L787_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L746_T0_init --> L746_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L746_accept_S2 --> L746_accept_S2
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L772_T0_init --> L772_T0_init
[2023-02-06 18:47:59,283 INFO  L479       ProductGenerator]: L772_accept_S2 --> L772_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L808_T0_init --> L808_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L808_accept_S2 --> L808_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L723_T0_init --> L723_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L723_accept_S2 --> L723_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L782_T0_init --> L782_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L782_accept_S2 --> L782_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L802_T0_init --> L802_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L802_accept_S2 --> L802_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L970_T0_init --> L970_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L970_accept_S2 --> L970_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T0_init --> all_ports_status.writeENTRY_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_accept_S2 --> all_ports_status.writeENTRY_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L882_T0_init --> L882_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L882_accept_S2 --> L882_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: fwdENTRY_T0_init --> fwdENTRY_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: fwdENTRY_accept_S2 --> fwdENTRY_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L803_T0_init --> L803_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L803_accept_S2 --> L803_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L830_T0_init --> L830_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L830_accept_S2 --> L830_accept_S2
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L830_T0_init --> L830_T0_init
[2023-02-06 18:47:59,284 INFO  L479       ProductGenerator]: L830_accept_S2 --> L830_accept_S2
[2023-02-06 18:47:59,285 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-02-06 18:47:59,285 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L924_T0_init --> L924_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L924_accept_S2 --> L924_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L794_T0_init --> L794_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L794_accept_S2 --> L794_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L796_T0_init --> L796_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L796_accept_S2 --> L796_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_T0_init --> _set_parent_0ENTRY_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_accept_S2 --> _set_parent_0ENTRY_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T0_init --> all_ports_status.writeEXIT_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_accept_S2 --> all_ports_status.writeEXIT_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T0_init --> _xor_outport_0FINAL_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_accept_S2 --> _xor_outport_0FINAL_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L606_T0_init --> L606_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L606_accept_S2 --> L606_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T0_init --> _skip_parent_0FINAL_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_accept_S2 --> _skip_parent_0FINAL_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L700_T0_init --> L700_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L700_accept_S2 --> L700_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L700_T0_init --> L700_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L700_accept_S2 --> L700_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L735_T0_init --> L735_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: L735_accept_S2 --> L735_accept_S2
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: NoAction_30FINAL_T0_init --> NoAction_30FINAL_T0_init
[2023-02-06 18:47:59,285 INFO  L479       ProductGenerator]: NoAction_30FINAL_accept_S2 --> NoAction_30FINAL_accept_S2
[2023-02-06 18:47:59,285 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-02-06 18:47:59,286 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T0_init --> _send_to_parent_0FINAL_T0_init
[2023-02-06 18:47:59,286 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_accept_S2 --> _send_to_parent_0FINAL_accept_S2
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 18:47:59,286 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-02-06 18:47:59,286 INFO  L479       ProductGenerator]: L733_T0_init --> L733_T0_init
[2023-02-06 18:47:59,286 INFO  L479       ProductGenerator]: L733_accept_S2 --> L733_accept_S2
[2023-02-06 18:47:59,286 INFO  L479       ProductGenerator]: L724_T0_init --> L724_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L724_accept_S2 --> L724_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L758_T0_init --> L758_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L758_accept_S2 --> L758_accept_S2
[2023-02-06 18:47:59,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 18:47:59,287 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L726_T0_init --> L726_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L726_accept_S2 --> L726_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_init --> _jump_to_next.applyENTRY_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S2 --> _jump_to_next.applyENTRY_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_init --> _jump_to_next.applyENTRY_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S2 --> _jump_to_next.applyENTRY_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L728_T0_init --> L728_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L728_accept_S2 --> L728_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L793_T0_init --> L793_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L793_accept_S2 --> L793_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L732_T0_init --> L732_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: L732_accept_S2 --> L732_accept_S2
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-02-06 18:47:59,287 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T0_init --> _next_outport_0ENTRY_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_accept_S2 --> _next_outport_0ENTRY_accept_S2
[2023-02-06 18:47:59,288 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 18:47:59,288 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L572_T0_init --> L572_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L572_accept_S2 --> L572_accept_S2
[2023-02-06 18:47:59,288 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 18:47:59,288 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L413-1_T0_init --> L413-1_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L413-1_accept_S2 --> L413-1_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L791_T0_init --> L791_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L791_accept_S2 --> L791_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L748_T0_init --> L748_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L748_accept_S2 --> L748_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L625_T0_init --> L625_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L625_accept_S2 --> L625_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L625_T0_init --> L625_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L625_accept_S2 --> L625_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L947_T0_init --> L947_T0_init
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L947_accept_S2 --> L947_accept_S2
[2023-02-06 18:47:59,288 INFO  L479       ProductGenerator]: L853_T0_init --> L853_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L853_accept_S2 --> L853_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L853_T0_init --> L853_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L853_accept_S2 --> L853_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T0_init --> _starting_port_meta_0ENTRY_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_accept_S2 --> _starting_port_meta_0ENTRY_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L880_T0_init --> L880_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L880_accept_S2 --> L880_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L778_T0_init --> L778_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L778_accept_S2 --> L778_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L777_T0_init --> L777_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L777_accept_S2 --> L777_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L815_T0_init --> L815_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L815_accept_S2 --> L815_accept_S2
[2023-02-06 18:47:59,289 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 18:47:59,289 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L765_T0_init --> L765_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L765_accept_S2 --> L765_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: startFINAL_T0_init --> startFINAL_T0_init
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: startFINAL_accept_S2 --> startFINAL_accept_S2
[2023-02-06 18:47:59,289 INFO  L479       ProductGenerator]: L729_T0_init --> L729_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L729_accept_S2 --> L729_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T0_init --> _outport_to_parent_0FINAL_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_accept_S2 --> _outport_to_parent_0FINAL_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L795_T0_init --> L795_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L795_accept_S2 --> L795_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L934_T0_init --> L934_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L934_accept_S2 --> L934_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L934_T0_init --> L934_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L934_accept_S2 --> L934_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L846-1_T0_init --> L846-1_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L846-1_accept_S2 --> L846-1_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L846-1_T0_init --> L846-1_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: L846-1_accept_S2 --> L846-1_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_init --> _try_next.applyENTRY_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S2 --> _try_next.applyENTRY_accept_S2
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_init --> _try_next.applyENTRY_T0_init
[2023-02-06 18:47:59,290 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S2 --> _try_next.applyENTRY_accept_S2
[2023-02-06 18:47:59,291 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 18:47:59,291 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: NoAction_23FINAL_T0_init --> NoAction_23FINAL_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: NoAction_23FINAL_accept_S2 --> NoAction_23FINAL_accept_S2
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L721_T0_init --> L721_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L721_accept_S2 --> L721_accept_S2
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L790_T0_init --> L790_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L790_accept_S2 --> L790_accept_S2
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L792_T0_init --> L792_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: L792_accept_S2 --> L792_accept_S2
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: set_out_metaENTRY_T0_init --> set_out_metaENTRY_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: set_out_metaENTRY_accept_S2 --> set_out_metaENTRY_accept_S2
[2023-02-06 18:47:59,291 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 18:47:59,291 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-02-06 18:47:59,291 INFO  L479       ProductGenerator]: NoAction_24FINAL_T0_init --> NoAction_24FINAL_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: NoAction_24FINAL_accept_S2 --> NoAction_24FINAL_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L779_T0_init --> L779_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L779_accept_S2 --> L779_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: set_default_routeFINAL_T0_init --> set_default_routeFINAL_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: set_default_routeFINAL_accept_S2 --> set_default_routeFINAL_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_init --> fwd_pkt_0.applyENTRY_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S2 --> fwd_pkt_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_init --> fwd_pkt_0.applyENTRY_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S2 --> fwd_pkt_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: NoAction_20FINAL_T0_init --> NoAction_20FINAL_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: NoAction_20FINAL_accept_S2 --> NoAction_20FINAL_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: NoAction_31FINAL_T0_init --> NoAction_31FINAL_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: NoAction_31FINAL_accept_S2 --> NoAction_31FINAL_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L807_T0_init --> L807_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L807_accept_S2 --> L807_accept_S2
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L798_T0_init --> L798_T0_init
[2023-02-06 18:47:59,292 INFO  L479       ProductGenerator]: L798_accept_S2 --> L798_accept_S2
[2023-02-06 18:47:59,292 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 18:47:59,292 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-02-06 18:47:59,293 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 18:47:59,293 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L837_T0_init --> L837_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L837_accept_S2 --> L837_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L837_T0_init --> L837_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L837_accept_S2 --> L837_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_init --> _check_out_failed.applyENTRY_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S2 --> _check_out_failed.applyENTRY_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_init --> _check_out_failed.applyENTRY_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S2 --> _check_out_failed.applyENTRY_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L839-1_T0_init --> L839-1_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L839-1_accept_S2 --> L839-1_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L839-1_T0_init --> L839-1_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: L839-1_accept_S2 --> L839-1_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_init --> _curr_eq_zero.applyENTRY_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S2 --> _curr_eq_zero.applyENTRY_accept_S2
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_init --> _curr_eq_zero.applyENTRY_T0_init
[2023-02-06 18:47:59,293 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S2 --> _curr_eq_zero.applyENTRY_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L838_T0_init --> L838_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L838_accept_S2 --> L838_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L838_T0_init --> L838_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L838_accept_S2 --> L838_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T0_init --> _xor_outport_0ENTRY_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_accept_S2 --> _xor_outport_0ENTRY_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L564_T0_init --> L564_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L564_accept_S2 --> L564_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L672-1_T0_init --> L672-1_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L672-1_accept_S2 --> L672-1_accept_S2
[2023-02-06 18:47:59,294 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 18:47:59,294 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L727_T0_init --> L727_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L727_accept_S2 --> L727_accept_S2
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L739_T0_init --> L739_T0_init
[2023-02-06 18:47:59,294 INFO  L479       ProductGenerator]: L739_accept_S2 --> L739_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L740_T0_init --> L740_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L740_accept_S2 --> L740_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T0_init --> _set_if_status_0FINAL_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_accept_S2 --> _set_if_status_0FINAL_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L690_T0_init --> L690_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L690_accept_S2 --> L690_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: _set_parent_0FINAL_T0_init --> _set_parent_0FINAL_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: _set_parent_0FINAL_accept_S2 --> _set_parent_0FINAL_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L689_T0_init --> L689_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L689_accept_S2 --> L689_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L504_T0_init --> L504_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L504_accept_S2 --> L504_accept_S2
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L504_T0_init --> L504_T0_init
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: L504_accept_S2 --> L504_accept_S2
[2023-02-06 18:47:59,295 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 18:47:59,295 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-02-06 18:47:59,295 INFO  L479       ProductGenerator]: NoAction_18FINAL_T0_init --> NoAction_18FINAL_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: NoAction_18FINAL_accept_S2 --> NoAction_18FINAL_accept_S2
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: L768_T0_init --> L768_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: L768_accept_S2 --> L768_accept_S2
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: L771_T0_init --> L771_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: L771_accept_S2 --> L771_accept_S2
[2023-02-06 18:47:59,296 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 18:47:59,296 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 18:47:59,296 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 18:47:59,296 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_init --> default_route_0.applyENTRY_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S2 --> default_route_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_init --> default_route_0.applyENTRY_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S2 --> default_route_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_init --> set_out_port_0.applyENTRY_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S2 --> set_out_port_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_init --> set_out_port_0.applyENTRY_T0_init
[2023-02-06 18:47:59,296 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S2 --> set_out_port_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,297 INFO  L479       ProductGenerator]: towards_parentENTRY_T0_init --> towards_parentENTRY_T0_init
[2023-02-06 18:47:59,297 INFO  L479       ProductGenerator]: towards_parentENTRY_accept_S2 --> towards_parentENTRY_accept_S2
[2023-02-06 18:47:59,297 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 18:47:59,297 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-02-06 18:47:59,297 INFO  L479       ProductGenerator]: L759_T0_init --> L759_T0_init
[2023-02-06 18:47:59,297 INFO  L479       ProductGenerator]: L759_accept_S2 --> L759_accept_S2
[2023-02-06 18:47:59,297 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 18:47:59,297 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 18:47:59,297 INFO  L479       ProductGenerator]: L425_T0_init --> L425_T0_init
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: L425_accept_S2 --> L425_accept_S2
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: L425_T0_init --> L425_T0_init
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: L425_accept_S2 --> L425_accept_S2
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: L722_T0_init --> L722_T0_init
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: L722_accept_S2 --> L722_accept_S2
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_init --> _curr_eq_ingress.applyENTRY_T0_init
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S2 --> _curr_eq_ingress.applyENTRY_accept_S2
[2023-02-06 18:47:59,298 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_init --> _curr_eq_ingress.applyENTRY_T0_init
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S2 --> _curr_eq_ingress.applyENTRY_accept_S2
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: L831-1_T0_init --> L831-1_T0_init
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: L831-1_accept_S2 --> L831-1_accept_S2
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: L831-1_T0_init --> L831-1_T0_init
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: L831-1_accept_S2 --> L831-1_accept_S2
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: NoAction_28FINAL_T0_init --> NoAction_28FINAL_T0_init
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: NoAction_28FINAL_accept_S2 --> NoAction_28FINAL_accept_S2
[2023-02-06 18:47:59,299 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 18:47:59,299 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 18:47:59,299 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_init --> fwd_parent_0.applyENTRY_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S2 --> fwd_parent_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_init --> fwd_parent_0.applyENTRY_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S2 --> fwd_parent_0.applyENTRY_accept_S2
[2023-02-06 18:47:59,300 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 18:47:59,300 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: NoAction_21FINAL_T0_init --> NoAction_21FINAL_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: NoAction_21FINAL_accept_S2 --> NoAction_21FINAL_accept_S2
[2023-02-06 18:47:59,300 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 18:47:59,300 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_T0_init --> _send_on_parent_0FINAL_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_accept_S2 --> _send_on_parent_0FINAL_accept_S2
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: L753_T0_init --> L753_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: L753_accept_S2 --> L753_accept_S2
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: L738_T0_init --> L738_T0_init
[2023-02-06 18:47:59,300 INFO  L479       ProductGenerator]: L738_accept_S2 --> L738_accept_S2
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L946_T0_init --> L946_T0_init
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L946_accept_S2 --> L946_accept_S2
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T0_init --> _set_next_port_0ENTRY_T0_init
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_accept_S2 --> _set_next_port_0ENTRY_accept_S2
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L449-1_T0_init --> L449-1_T0_init
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L449-1_accept_S2 --> L449-1_accept_S2
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L769_T0_init --> L769_T0_init
[2023-02-06 18:47:59,301 INFO  L479       ProductGenerator]: L769_accept_S2 --> L769_accept_S2
[2023-02-06 18:47:59,301 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L763_T0_init --> L763_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L763_accept_S2 --> L763_accept_S2
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L485_T0_init --> L485_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L485_accept_S2 --> L485_accept_S2
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L485_T0_init --> L485_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L485_accept_S2 --> L485_accept_S2
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L783_T0_init --> L783_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L783_accept_S2 --> L783_accept_S2
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L547-1_T0_init --> L547-1_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L547-1_accept_S2 --> L547-1_accept_S2
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L755_T0_init --> L755_T0_init
[2023-02-06 18:47:59,302 INFO  L479       ProductGenerator]: L755_accept_S2 --> L755_accept_S2
[2023-02-06 18:47:59,302 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 18:47:59,303 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L625-1_T0_init --> L625-1_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L625-1_accept_S2 --> L625-1_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_init --> _set_parent_out.applyENTRY_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S2 --> _set_parent_out.applyENTRY_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_init --> _set_parent_out.applyENTRY_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S2 --> _set_parent_out.applyENTRY_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L757_T0_init --> L757_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L757_accept_S2 --> L757_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L750_T0_init --> L750_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L750_accept_S2 --> L750_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: NoAction_19FINAL_T0_init --> NoAction_19FINAL_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: NoAction_19FINAL_accept_S2 --> NoAction_19FINAL_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L774_T0_init --> L774_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L774_accept_S2 --> L774_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L797_T0_init --> L797_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L797_accept_S2 --> L797_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: NoAction_25FINAL_T0_init --> NoAction_25FINAL_T0_init
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: NoAction_25FINAL_accept_S2 --> NoAction_25FINAL_accept_S2
[2023-02-06 18:47:59,303 INFO  L479       ProductGenerator]: L637-1_T0_init --> L637-1_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L637-1_accept_S2 --> L637-1_accept_S2
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: NoAction_32FINAL_T0_init --> NoAction_32FINAL_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: NoAction_32FINAL_accept_S2 --> NoAction_32FINAL_accept_S2
[2023-02-06 18:47:59,304 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 18:47:59,304 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L788_T0_init --> L788_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L788_accept_S2 --> L788_accept_S2
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L582-1_T0_init --> L582-1_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L582-1_accept_S2 --> L582-1_accept_S2
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T0_init --> _start_from_one_0FINAL_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_accept_S2 --> _start_from_one_0FINAL_accept_S2
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L789_T0_init --> L789_T0_init
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: L789_accept_S2 --> L789_accept_S2
[2023-02-06 18:47:59,304 INFO  L479       ProductGenerator]: NoAction_27FINAL_T0_init --> NoAction_27FINAL_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: NoAction_27FINAL_accept_S2 --> NoAction_27FINAL_accept_S2
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L805_T0_init --> L805_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L805_accept_S2 --> L805_accept_S2
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L742_T0_init --> L742_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L742_accept_S2 --> L742_accept_S2
[2023-02-06 18:47:59,305 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 18:47:59,305 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_T0_init --> set_dfs_tagsFINAL_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_accept_S2 --> set_dfs_tagsFINAL_accept_S2
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L761_T0_init --> L761_T0_init
[2023-02-06 18:47:59,305 INFO  L479       ProductGenerator]: L761_accept_S2 --> L761_accept_S2
[2023-02-06 18:47:59,306 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-02-06 18:47:59,306 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_init --> _if_status.applyENTRY_T0_init
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S2 --> _if_status.applyENTRY_accept_S2
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_init --> _if_status.applyENTRY_T0_init
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S2 --> _if_status.applyENTRY_accept_S2
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: L852_T0_init --> L852_T0_init
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: L852_accept_S2 --> L852_accept_S2
[2023-02-06 18:47:59,306 INFO  L479       ProductGenerator]: L852_T0_init --> L852_T0_init
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L852_accept_S2 --> L852_accept_S2
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L752_T0_init --> L752_T0_init
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L752_accept_S2 --> L752_accept_S2
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L786_T0_init --> L786_T0_init
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L786_accept_S2 --> L786_accept_S2
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L731_T0_init --> L731_T0_init
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L731_accept_S2 --> L731_accept_S2
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L969_T0_init --> L969_T0_init
[2023-02-06 18:47:59,307 INFO  L479       ProductGenerator]: L969_accept_S2 --> L969_accept_S2
[2023-02-06 18:47:59,307 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 18:47:59,307 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L754_T0_init --> L754_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L754_accept_S2 --> L754_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_init --> computeChecksumFINAL_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S2 --> computeChecksumFINAL_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L648_T0_init --> L648_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L648_accept_S2 --> L648_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L751_T0_init --> L751_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L751_accept_S2 --> L751_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L514_T0_init --> L514_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L514_accept_S2 --> L514_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L756_T0_init --> L756_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L756_accept_S2 --> L756_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_init --> _parser_ParserImplFINAL_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S2 --> _parser_ParserImplFINAL_accept_S2
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L449_T0_init --> L449_T0_init
[2023-02-06 18:47:59,308 INFO  L479       ProductGenerator]: L449_accept_S2 --> L449_accept_S2
[2023-02-06 18:47:59,309 INFO  L479       ProductGenerator]: L449_T0_init --> L449_T0_init
[2023-02-06 18:47:59,309 INFO  L479       ProductGenerator]: L449_accept_S2 --> L449_accept_S2
[2023-02-06 18:47:59,309 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T0_init --> _start_from_one_0ENTRY_T0_init
[2023-02-06 18:47:59,309 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_accept_S2 --> _start_from_one_0ENTRY_accept_S2
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 18:47:59,309 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L720_T0_init --> L720_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L720_accept_S2 --> L720_accept_S2
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L764_T0_init --> L764_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L764_accept_S2 --> L764_accept_S2
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L785_T0_init --> L785_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L785_accept_S2 --> L785_accept_S2
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L766_T0_init --> L766_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L766_accept_S2 --> L766_accept_S2
[2023-02-06 18:47:59,310 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 18:47:59,310 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L804_T0_init --> L804_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: L804_accept_S2 --> L804_accept_S2
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: NoAction_26FINAL_T0_init --> NoAction_26FINAL_T0_init
[2023-02-06 18:47:59,310 INFO  L479       ProductGenerator]: NoAction_26FINAL_accept_S2 --> NoAction_26FINAL_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L485-1_T0_init --> L485-1_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L485-1_accept_S2 --> L485-1_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: NoAction_22FINAL_T0_init --> NoAction_22FINAL_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: NoAction_22FINAL_accept_S2 --> NoAction_22FINAL_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L529_T0_init --> L529_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L529_accept_S2 --> L529_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L877_T0_init --> L877_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L877_accept_S2 --> L877_accept_S2
[2023-02-06 18:47:59,311 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 18:47:59,311 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L773_T0_init --> L773_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L773_accept_S2 --> L773_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L767_T0_init --> L767_T0_init
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L767_accept_S2 --> L767_accept_S2
[2023-02-06 18:47:59,311 INFO  L479       ProductGenerator]: L827_T0_init --> L827_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L827_accept_S2 --> L827_accept_S2
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L827_T0_init --> L827_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L827_accept_S2 --> L827_accept_S2
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L775_T0_init --> L775_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L775_accept_S2 --> L775_accept_S2
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L888-1_T0_init --> L888-1_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L888-1_accept_S2 --> L888-1_accept_S2
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L888-1_T0_init --> L888-1_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L888-1_accept_S2 --> L888-1_accept_S2
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L934-1_T0_init --> L934-1_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L934-1_accept_S2 --> L934-1_accept_S2
[2023-02-06 18:47:59,312 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 18:47:59,312 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L743_T0_init --> L743_T0_init
[2023-02-06 18:47:59,312 INFO  L479       ProductGenerator]: L743_accept_S2 --> L743_accept_S2
[2023-02-06 18:47:59,313 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 18:47:59,313 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L637_T0_init --> L637_T0_init
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L637_accept_S2 --> L637_accept_S2
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L637_T0_init --> L637_T0_init
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L637_accept_S2 --> L637_accept_S2
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L770_T0_init --> L770_T0_init
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L770_accept_S2 --> L770_accept_S2
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_T0_init --> set_dfs_tagsENTRY_T0_init
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_accept_S2 --> set_dfs_tagsENTRY_accept_S2
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L914_T0_init --> L914_T0_init
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L914_accept_S2 --> L914_accept_S2
[2023-02-06 18:47:59,313 INFO  L479       ProductGenerator]: L461-1_T0_init --> L461-1_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L461-1_accept_S2 --> L461-1_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_init --> _check_outport_status.applyENTRY_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S2 --> _check_outport_status.applyENTRY_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_init --> _check_outport_status.applyENTRY_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S2 --> _check_outport_status.applyENTRY_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L582_T0_init --> L582_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L582_accept_S2 --> L582_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L582_T0_init --> L582_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L582_accept_S2 --> L582_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L958_T0_init --> L958_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L958_accept_S2 --> L958_accept_S2
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L958_T0_init --> L958_T0_init
[2023-02-06 18:47:59,314 INFO  L479       ProductGenerator]: L958_accept_S2 --> L958_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L734_T0_init --> L734_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L734_accept_S2 --> L734_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L806_T0_init --> L806_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L806_accept_S2 --> L806_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L780_T0_init --> L780_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L780_accept_S2 --> L780_accept_S2
[2023-02-06 18:47:59,315 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 18:47:59,315 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-02-06 18:47:59,315 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 18:47:59,315 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T0_init --> all_ports_status.writeFINAL_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_accept_S2 --> all_ports_status.writeFINAL_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L745_T0_init --> L745_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L745_accept_S2 --> L745_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L826_T0_init --> L826_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L826_accept_S2 --> L826_accept_S2
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L826_T0_init --> L826_T0_init
[2023-02-06 18:47:59,315 INFO  L479       ProductGenerator]: L826_accept_S2 --> L826_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L760_T0_init --> L760_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L760_accept_S2 --> L760_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: set_out_metaFINAL_T0_init --> set_out_metaFINAL_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: set_out_metaFINAL_accept_S2 --> set_out_metaFINAL_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L816_T0_init --> L816_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L816_accept_S2 --> L816_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L816_T0_init --> L816_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L816_accept_S2 --> L816_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L700-1_T0_init --> L700-1_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L700-1_accept_S2 --> L700-1_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T0_init --> _send_to_parent_0ENTRY_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_accept_S2 --> _send_to_parent_0ENTRY_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L687_T0_init --> L687_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L687_accept_S2 --> L687_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L688_T0_init --> L688_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L688_accept_S2 --> L688_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L437_T0_init --> L437_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L437_accept_S2 --> L437_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L437_T0_init --> L437_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: L437_accept_S2 --> L437_accept_S2
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_init --> _hit_depth.applyENTRY_T0_init
[2023-02-06 18:47:59,316 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S2 --> _hit_depth.applyENTRY_accept_S2
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_init --> _hit_depth.applyENTRY_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S2 --> _hit_depth.applyENTRY_accept_S2
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L504-1_T0_init --> L504-1_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L504-1_accept_S2 --> L504-1_accept_S2
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: fwdFINAL_T0_init --> fwdFINAL_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: fwdFINAL_accept_S2 --> fwdFINAL_accept_S2
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L776_T0_init --> L776_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L776_accept_S2 --> L776_accept_S2
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L801_T0_init --> L801_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: L801_accept_S2 --> L801_accept_S2
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T0_init --> _starting_port_meta_0FINAL_T0_init
[2023-02-06 18:47:59,317 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_accept_S2 --> _starting_port_meta_0FINAL_accept_S2
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 18:47:59,317 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L800_T0_init --> L800_T0_init
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L800_accept_S2 --> L800_accept_S2
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L437-1_T0_init --> L437-1_T0_init
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L437-1_accept_S2 --> L437-1_accept_S2
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L744_T0_init --> L744_T0_init
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L744_accept_S2 --> L744_accept_S2
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_T0_init --> _send_on_parent_0ENTRY_T0_init
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_accept_S2 --> _send_on_parent_0ENTRY_accept_S2
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L958-1_T0_init --> L958-1_T0_init
[2023-02-06 18:47:59,318 INFO  L479       ProductGenerator]: L958-1_accept_S2 --> L958-1_accept_S2
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-02-06 18:47:59,318 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-02-06 18:47:59,318 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _to_parent.applyEXIT to L838
[2023-02-06 18:47:59,318 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _out_eq_zero.applyEXIT to L852
[2023-02-06 18:47:59,318 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from towards_parentEXIT to L700-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L870
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_if_status_0EXIT to L473-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_20EXIT to L934-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _try_next.applyEXIT to L839-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_to_parent_0EXIT to L582-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _starting_port_meta_0EXIT to L547-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_29EXIT to L504-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L875
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _start_from_one_0EXIT to L504-1
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_out.applyEXIT to L830
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from start_dfs_0.applyEXIT to L852
[2023-02-06 18:47:59,319 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_18EXIT to L700-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_outport_status.applyEXIT to L836-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_dfs_tagsEXIT to L958-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_26EXIT to L461-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_30EXIT to L547-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _hit_depth.applyEXIT to L827
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_on_parent_0EXIT to L461-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_22EXIT to L413-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_out_failed.applyEXIT to L838
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from default_route_0.applyEXIT to L817-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_parent_0EXIT to L485-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_33EXIT to L637-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L672-1
[2023-02-06 18:47:59,320 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_31EXIT to L582-1
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L888-1
[2023-02-06 18:47:59,321 INFO  L749       ProductGenerator]: ==== Handling return program step: #541#return;
[2023-02-06 18:47:59,321 INFO  L749       ProductGenerator]: ==== Handling return program step: #541#return;
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _outport_to_parent_0EXIT to L625-1
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_pkt_0.applyEXIT to L815
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _xor_outport_0EXIT to L425-1
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _next_outport_0EXIT to L637-1
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_25EXIT to L449-1
[2023-02-06 18:47:59,321 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L873
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_27EXIT to L473-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_32EXIT to L625-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_next_port_0EXIT to L437-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_23EXIT to L425-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_zero.applyEXIT to L823-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwdEXIT to L712-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_failures_0EXIT to L413-1
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L872
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L871
[2023-02-06 18:47:59,322 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_parent_0.applyEXIT to L815
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to startFINAL
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_ingress.applyEXIT to L826
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_egress_port.applyEXIT to L831-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _jump_to_next.applyEXIT to L846-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_metaEXIT to L934-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L874
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_0EXIT to L449-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_21EXIT to L958-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_port_0.applyEXIT to L862-1
[2023-02-06 18:47:59,323 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_19EXIT to L712-1
[2023-02-06 18:47:59,324 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_24EXIT to L437-1
[2023-02-06 18:47:59,324 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_28EXIT to L485-1
[2023-02-06 18:47:59,324 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_default_routeEXIT to L672-1
[2023-02-06 18:47:59,324 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _if_status.applyEXIT to L837
[2023-02-06 18:47:59,562 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 18:47:59,563 INFO  L110   BuchiProductObserver]: BuchiProgram size 979 locations, 1201 edges
[2023-02-06 18:47:59,563 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:47:59 BoogieIcfgContainer
[2023-02-06 18:47:59,563 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-02-06 18:47:59,563 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 18:47:59,564 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 18:47:59,566 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 18:47:59,566 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:47:59" (1/1) ...
[2023-02-06 18:47:59,609 INFO  L313           BlockEncoder]: Initial Icfg 979 locations, 1201 edges
[2023-02-06 18:47:59,610 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 18:47:59,612 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 18:47:59,612 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 18:47:59,613 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 18:47:59,613 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 18:47:59,619 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 2 locations because of local infeasibility
[2023-02-06 18:47:59,678 INFO  L71     MaximizeFinalStates]: 483 new accepting states
[2023-02-06 18:47:59,680 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 18:47:59,683 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 18:47:59,683 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 18:47:59,684 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 18:47:59,685 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 18:47:59,685 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 18:47:59,686 INFO  L313           BlockEncoder]: Encoded RCFG 971 locations, 1190 edges
[2023-02-06 18:47:59,686 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 06:47:59 BasicIcfg
[2023-02-06 18:47:59,686 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 18:47:59,687 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 18:47:59,687 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 18:47:59,688 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 18:47:59,689 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,689 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 06:47:58" (1/6) ...
[2023-02-06 18:47:59,690 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@2d35f237 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,690 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,690 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 06:47:58" (2/6) ...
[2023-02-06 18:47:59,690 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@2d35f237 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,690 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,690 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 06:47:59" (3/6) ...
[2023-02-06 18:47:59,691 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@2d35f237 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,691 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,691 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 06:47:59" (4/6) ...
[2023-02-06 18:47:59,691 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@2d35f237 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,691 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,691 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 06:47:59" (5/6) ...
[2023-02-06 18:47:59,691 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@2d35f237 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 06:47:59, skipping insertion in model container
[2023-02-06 18:47:59,691 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 18:47:59,691 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 06:47:59" (6/6) ...
[2023-02-06 18:47:59,692 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 18:47:59,731 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 18:47:59,731 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 18:47:59,731 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 18:47:59,731 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 18:47:59,731 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 18:47:59,731 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 18:47:59,731 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 18:47:59,731 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 18:47:59,738 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 971 states, 730 states have (on average 1.1356164383561644) internal successors, (829), 730 states have internal predecessors, (829), 121 states have call successors, (121), 121 states have call predecessors, (121), 120 states have return successors, (240), 120 states have call predecessors, (240), 120 states have call successors, (240)
[2023-02-06 18:47:59,774 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:59,774 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:59,774 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:59,782 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:59,782 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:59,782 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 18:47:59,784 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 971 states, 730 states have (on average 1.1356164383561644) internal successors, (829), 730 states have internal predecessors, (829), 121 states have call successors, (121), 121 states have call predecessors, (121), 120 states have return successors, (240), 120 states have call predecessors, (240), 120 states have call successors, (240)
[2023-02-06 18:47:59,792 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:47:59,792 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:47:59,792 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:47:59,794 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:59,794 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:47:59,806 INFO  L752   eck$LassoCheckResult]: Stem: 94#ULTIMATE.startENTRY_NONWAtrue [1975] ULTIMATE.startENTRY_NONWA-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 355#L888-1_T0_inittrue [2237] L888-1_T0_init-->L888_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 739#L888_T0_inittrue [2608] L888_T0_init-->L888_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 571#L888_T0_init-D39true [2447] L888_T0_init-D39-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 450#mainENTRY_T0_inittrue [2329] mainENTRY_T0_init-->mainENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 910#mainENTRY_T0_init-D59true [2773] mainENTRY_T0_init-D59-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 244#havocProcedureENTRY_T0_inittrue [2125] havocProcedureENTRY_T0_init-->L720_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 575#L720_T0_inittrue [2451] L720_T0_init-->L721_T0_init: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 856#L721_T0_inittrue [2726] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 849#L722_T0_inittrue [2718] L722_T0_init-->L723_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 524#L723_T0_inittrue [2404] L723_T0_init-->L724_T0_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 885#L724_T0_inittrue [2750] L724_T0_init-->L725_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 768#L725_T0_inittrue [2637] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 79#L726_T0_inittrue [1960] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 497#L727_T0_inittrue [2375] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 68#L728_T0_inittrue [1948] L728_T0_init-->L729_T0_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 56#L729_T0_inittrue [1936] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 466#L730_T0_inittrue [2346] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 805#L731_T0_inittrue [2674] L731_T0_init-->L732_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 119#L732_T0_inittrue [2000] L732_T0_init-->L733_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 764#L733_T0_inittrue [2634] L733_T0_init-->L734_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 199#L734_T0_inittrue [2080] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 476#L735_T0_inittrue [2357] L735_T0_init-->L736_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 886#L736_T0_inittrue [2752] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 243#L737_T0_inittrue [2124] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 614#L738_T0_inittrue [2487] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 164#L739_T0_inittrue [2046] L739_T0_init-->L740_T0_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 695#L740_T0_inittrue [2568] L740_T0_init-->L741_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 263#L741_T0_inittrue [2145] L741_T0_init-->L742_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 572#L742_T0_inittrue [2448] L742_T0_init-->L743_T0_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 162#L743_T0_inittrue [2044] L743_T0_init-->L744_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 437#L744_T0_inittrue [2315] L744_T0_init-->L745_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 949#L745_T0_inittrue [2812] L745_T0_init-->L746_T0_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 401#L746_T0_inittrue [2280] L746_T0_init-->L747_T0_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 354#L747_T0_inittrue [2236] L747_T0_init-->L748_T0_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 491#L748_T0_inittrue [2369] L748_T0_init-->L749_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 841#L749_T0_inittrue [2710] L749_T0_init-->L750_T0_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 829#L750_T0_inittrue [2699] L750_T0_init-->L751_T0_init: Formula: (= v_meta.local_metadata.out_port_88 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_88}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 706#L751_T0_inittrue [2578] L751_T0_init-->L752_T0_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 744#L752_T0_inittrue [2615] L752_T0_init-->L753_T0_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 83#L753_T0_inittrue [1964] L753_T0_init-->L754_T0_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 718#L754_T0_inittrue [2591] L754_T0_init-->L755_T0_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 611#L755_T0_inittrue [2484] L755_T0_init-->L756_T0_init: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 598#L756_T0_inittrue [2472] L756_T0_init-->L757_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_18, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_17, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 310#L757_T0_inittrue [2194] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 873#L758_T0_inittrue [2740] L758_T0_init-->L759_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_20) (< v_hdr.dfsTag.pkt_v1_curr_20 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[] 729#L759_T0_inittrue [2601] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 21#L760_T0_inittrue [1894] L760_T0_init-->L761_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (< v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 223#L761_T0_inittrue [2103] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 114#L762_T0_inittrue [1995] L762_T0_init-->L763_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_9) (< v_hdr.dfsTag.pkt_v2_curr_9 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[] 405#L763_T0_inittrue [2284] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 400#L764_T0_inittrue [2279] L764_T0_init-->L765_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (< v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 388#L765_T0_inittrue [2268] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 240#L766_T0_inittrue [2120] L766_T0_init-->L767_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_11))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[] 520#L767_T0_inittrue [2400] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 940#L768_T0_inittrue [2803] L768_T0_init-->L769_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_9))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 304#L769_T0_inittrue [2189] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 876#L770_T0_inittrue [2742] L770_T0_init-->L771_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_12) (< v_hdr.dfsTag.pkt_v4_curr_12 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[] 327#L771_T0_inittrue [2211] L771_T0_init-->L772_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 417#L772_T0_inittrue [2295] L772_T0_init-->L773_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 106#L773_T0_inittrue [1986] L773_T0_init-->L774_T0_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 498#L774_T0_inittrue [2376] L774_T0_init-->L775_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 70#L775_T0_inittrue [1950] L775_T0_init-->L776_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 806#L776_T0_inittrue [2675] L776_T0_init-->L777_T0_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 170#L777_T0_inittrue [2052] L777_T0_init-->L778_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 82#L778_T0_inittrue [1963] L778_T0_init-->L779_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 496#L779_T0_inittrue [2374] L779_T0_init-->L780_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_27}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 288#L780_T0_inittrue [2171] L780_T0_init-->L781_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_28) (< v_hdr.ff_tags.path_length_28 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  AuxVars[]  AssignedVars[] 186#L781_T0_inittrue [2066] L781_T0_init-->L782_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 353#L782_T0_inittrue [2235] L782_T0_init-->L783_T0_init: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 406#L783_T0_inittrue [2286] L783_T0_init-->L784_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 742#L784_T0_inittrue [2612] L784_T0_init-->L785_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_19) (< v_hdr.ff_tags.dfs_start_19 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[] 492#L785_T0_inittrue [2370] L785_T0_init-->L786_T0_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 72#L786_T0_inittrue [1953] L786_T0_init-->L787_T0_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 139#L787_T0_inittrue [2019] L787_T0_init-->L788_T0_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 71#L788_T0_inittrue [1951] L788_T0_init-->L789_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 639#L789_T0_inittrue [2513] L789_T0_init-->L790_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 407#L790_T0_inittrue [2287] L790_T0_init-->L791_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 950#L791_T0_inittrue [2813] L791_T0_init-->L792_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 84#L792_T0_inittrue [1965] L792_T0_init-->L793_T0_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_21}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 514#L793_T0_inittrue [2392] L793_T0_init-->L794_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 130#L794_T0_inittrue [2010] L794_T0_init-->L795_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 567#L795_T0_inittrue [2443] L795_T0_init-->L796_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 261#L796_T0_inittrue [2144] L796_T0_init-->L797_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 247#L797_T0_inittrue [2128] L797_T0_init-->L798_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 144#L798_T0_inittrue [2025] L798_T0_init-->L799_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 168#L799_T0_inittrue [2050] L799_T0_init-->L800_T0_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 57#L800_T0_inittrue [1938] L800_T0_init-->L801_T0_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 802#L801_T0_inittrue [2672] L801_T0_init-->L802_T0_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 10#L802_T0_inittrue [1884] L802_T0_init-->L803_T0_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 176#L803_T0_inittrue [2058] L803_T0_init-->L804_T0_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_21}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 156#L804_T0_inittrue [2038] L804_T0_init-->L805_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 923#L805_T0_inittrue [2788] L805_T0_init-->L806_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_20}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 184#L806_T0_inittrue [2065] L806_T0_init-->L807_T0_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 337#L807_T0_inittrue [2220] L807_T0_init-->L808_T0_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_21}  AuxVars[]  AssignedVars[_to_parent.action_run] 121#L808_T0_inittrue [2002] L808_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 917#havocProcedureFINAL_T0_inittrue [2780] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 158#havocProcedureEXIT_T0_inittrue >[3040] havocProcedureEXIT_T0_init-->L870-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 787#L870-D127true [2655] L870-D127-->L870_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 807#L870_T0_inittrue [2676] L870_T0_init-->L870_T0_init-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 583#L870_T0_init-D91true [2458] L870_T0_init-D91-->_parser_ParserImplENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 518#_parser_ParserImplENTRY_T0_inittrue [2397] _parser_ParserImplENTRY_T0_init-->_parser_ParserImplENTRY_T0_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 507#_parser_ParserImplENTRY_T0_init-D51true [2385] _parser_ParserImplENTRY_T0_init-D51-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 655#startENTRY_T0_inittrue [2530] startENTRY_T0_init-->L944_T0_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 672#L944_T0_inittrue [2548] L944_T0_init-->L945_T0_init: Formula: v_hdr.dfsTag.valid_22  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 810#L945_T0_inittrue [2678] L945_T0_init-->L946_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_37 v_hdr.dfsTag.pkt_v1_curr_22)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 832#L946_T0_inittrue [2701] L946_T0_init-->L947_T0_init: Formula: (= v_meta.local_metadata.pkt_par_35 v_hdr.dfsTag.pkt_v1_par_22)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44#L947_T0_inittrue [1923] L947_T0_init-->L948_T0_init: Formula: (= v_hdr.ff_tags.dfs_start_22 v_meta.local_metadata.pkt_start_30)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 122#L948_T0_inittrue [2003] L948_T0_init-->L948_T0_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 530#L948_T0_init-D107true [2409] L948_T0_init-D107-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 727#acceptFINAL_T0_inittrue [2598] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 328#acceptEXIT_T0_inittrue >[3030] acceptEXIT_T0_init-->startFINAL-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16#startFINAL-D215true [1890] startFINAL-D215-->startFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 311#startFINAL_T0_inittrue [2195] startFINAL_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 187#startEXIT_T0_inittrue >[2883] startEXIT_T0_init-->_parser_ParserImplFINAL-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 561#_parser_ParserImplFINAL-D159true [2436] _parser_ParserImplFINAL-D159-->_parser_ParserImplFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 533#_parser_ParserImplFINAL_T0_inittrue [2412] _parser_ParserImplFINAL_T0_init-->_parser_ParserImplEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 449#_parser_ParserImplEXIT_T0_inittrue >[3063] _parser_ParserImplEXIT_T0_init-->L871-D211: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 765#L871-D211true [2635] L871-D211-->L871_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 493#L871_T0_inittrue [2371] L871_T0_init-->L871_T0_init-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 344#L871_T0_init-D109true [2226] L871_T0_init-D109-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 81#verifyChecksumFINAL_T0_inittrue [1962] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 544#verifyChecksumEXIT_T0_inittrue >[2896] verifyChecksumEXIT_T0_init-->L872-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 562#L872-D209true [2437] L872-D209-->L872_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 830#L872_T0_inittrue [2698] L872_T0_init-->L872_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 512#L872_T0_init-D37true [2390] L872_T0_init-D37-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 58#ingressENTRY_T0_inittrue [1935] ingressENTRY_T0_init-->L815_T0_init: Formula: (not v_hdr.dfsTag.valid_20)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 173#L815_T0_inittrue [2055] L815_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 869#ingressEXIT_T0_inittrue >[2855] ingressEXIT_T0_init-->L873-D193: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 108#L873-D193true [1989] L873-D193-->L873_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 745#L873_T0_inittrue [2617] L873_T0_init-->L873_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 229#L873_T0_init-D57true [2110] L873_T0_init-D57-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 788#egressFINAL_T0_inittrue [2656] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12#egressEXIT_T0_inittrue >[2963] egressEXIT_T0_init-->L874-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 893#L874-D225true [2758] L874-D225-->L874_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 960#L874_T0_inittrue [2825] L874_T0_init-->L874_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 101#L874_T0_init-D67true [1981] L874_T0_init-D67-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 647#computeChecksumFINAL_T0_inittrue [2521] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 472#computeChecksumEXIT_T0_inittrue >[2987] computeChecksumEXIT_T0_init-->L875-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37#L875-D143true [1911] L875-D143-->L875_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 795#L875_T0_inittrue [2663] L875_T0_init-->L876-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 98#L876-1_T0_inittrue [1978] L876-1_T0_init-->L880_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 v_meta.local_metadata.pkt_par_37))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37}  AuxVars[]  AssignedVars[_p4ltl_0] 28#L880_T0_inittrue [1903] L880_T0_init-->L881_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_58 1))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and .cse0 v__p4ltl_1_7)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 680#L881_T0_inittrue [2555] L881_T0_init-->L882_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_39 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[_p4ltl_2] 539#L882_T0_inittrue [2416] L882_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and (not v__p4ltl_3_7) .cse0) (and v__p4ltl_3_7 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 716#mainFINAL_T0_inittrue [2588] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 741#mainEXIT_T0_inittrue >[2950] mainEXIT_T0_init-->L888-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 475#L888-1-D181true [2355] L888-1-D181-->L888-1_accept_S2: Formula: (and v__p4ltl_1_8 v_hdr.dfsTag.valid_25 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[] 3#L888-1_accept_S2true 
[2023-02-06 18:47:59,810 INFO  L754   eck$LassoCheckResult]: Loop: 3#L888-1_accept_S2true [1877] L888-1_accept_S2-->L888_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 581#L888_accept_S2true [2456] L888_accept_S2-->L888_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4#L888_accept_S2-D40true [1879] L888_accept_S2-D40-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 489#mainENTRY_accept_S2true [2368] mainENTRY_accept_S2-->mainENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 299#mainENTRY_accept_S2-D60true [2183] mainENTRY_accept_S2-D60-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 289#havocProcedureENTRY_accept_S2true [2172] havocProcedureENTRY_accept_S2-->L720_accept_S2: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 241#L720_accept_S2true [2121] L720_accept_S2-->L721_accept_S2: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 597#L721_accept_S2true [2470] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 329#L722_accept_S2true [2212] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 842#L723_accept_S2true [2711] L723_accept_S2-->L724_accept_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 812#L724_accept_S2true [2680] L724_accept_S2-->L725_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 964#L725_accept_S2true [2829] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 202#L726_accept_S2true [2082] L726_accept_S2-->L727_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 848#L727_accept_S2true [2717] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 582#L728_accept_S2true [2457] L728_accept_S2-->L729_accept_S2: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 59#L729_accept_S2true [1937] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 737#L730_accept_S2true [2606] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 704#L731_accept_S2true [2576] L731_accept_S2-->L732_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 543#L732_accept_S2true [2419] L732_accept_S2-->L733_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 868#L733_accept_S2true [2734] L733_accept_S2-->L734_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 779#L734_accept_S2true [2645] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 147#L735_accept_S2true [2028] L735_accept_S2-->L736_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 717#L736_accept_S2true [2590] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 110#L737_accept_S2true [1990] L737_accept_S2-->L738_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 231#L738_accept_S2true [2112] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 167#L739_accept_S2true [2049] L739_accept_S2-->L740_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 651#L740_accept_S2true [2525] L740_accept_S2-->L741_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 360#L741_accept_S2true [2243] L741_accept_S2-->L742_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 206#L742_accept_S2true [2086] L742_accept_S2-->L743_accept_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 443#L743_accept_S2true [2321] L743_accept_S2-->L744_accept_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 254#L744_accept_S2true [2135] L744_accept_S2-->L745_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 759#L745_accept_S2true [2630] L745_accept_S2-->L746_accept_S2: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 480#L746_accept_S2true [2359] L746_accept_S2-->L747_accept_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 89#L747_accept_S2true [1970] L747_accept_S2-->L748_accept_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 474#L748_accept_S2true [2353] L748_accept_S2-->L749_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 617#L749_accept_S2true [2489] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 919#L750_accept_S2true [2783] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.local_metadata.out_port_89 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_89}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 249#L751_accept_S2true [2130] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 654#L752_accept_S2true [2529] L752_accept_S2-->L753_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 852#L753_accept_S2true [2721] L753_accept_S2-->L754_accept_S2: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 628#L754_accept_S2true [2500] L754_accept_S2-->L755_accept_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 440#L755_accept_S2true [2319] L755_accept_S2-->L756_accept_S2: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 190#L756_accept_S2true [2069] L756_accept_S2-->L757_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 445#L757_accept_S2true [2323] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 736#L758_accept_S2true [2605] L758_accept_S2-->L759_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 568#L759_accept_S2true [2442] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 907#L760_accept_S2true [2770] L760_accept_S2-->L761_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 602#L761_accept_S2true [2475] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 302#L762_accept_S2true [2187] L762_accept_S2-->L763_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_12))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 590#L763_accept_S2true [2463] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 747#L764_accept_S2true [2618] L764_accept_S2-->L765_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 664#L765_accept_S2true [2539] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 580#L766_accept_S2true [2455] L766_accept_S2-->L767_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (< v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 511#L767_accept_S2true [2389] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 635#L768_accept_S2true [2508] L768_accept_S2-->L769_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 430#L769_accept_S2true [2307] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 913#L770_accept_S2true [2775] L770_accept_S2-->L771_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 676#L771_accept_S2true [2552] L771_accept_S2-->L772_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 265#L772_accept_S2true [2147] L772_accept_S2-->L773_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 378#L773_accept_S2true [2258] L773_accept_S2-->L774_accept_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 118#L774_accept_S2true [1999] L774_accept_S2-->L775_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 208#L775_accept_S2true [2088] L775_accept_S2-->L776_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 799#L776_accept_S2true [2667] L776_accept_S2-->L777_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 32#L777_accept_S2true [1906] L777_accept_S2-->L778_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 838#L778_accept_S2true [2706] L778_accept_S2-->L779_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 941#L779_accept_S2true [2805] L779_accept_S2-->L780_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 619#L780_accept_S2true [2491] L780_accept_S2-->L781_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 282#L781_accept_S2true [2166] L781_accept_S2-->L782_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 751#L782_accept_S2true [2622] L782_accept_S2-->L783_accept_S2: Formula: (and (< v_hdr.ff_tags.is_edge_9 2) (<= 0 v_hdr.ff_tags.is_edge_9))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[] 165#L783_accept_S2true [2047] L783_accept_S2-->L784_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 540#L784_accept_S2true [2417] L784_accept_S2-->L785_accept_S2: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 945#L785_accept_S2true [2809] L785_accept_S2-->L786_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 532#L786_accept_S2true [2410] L786_accept_S2-->L787_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 667#L787_accept_S2true [2542] L787_accept_S2-->L788_accept_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 862#L788_accept_S2true [2728] L788_accept_S2-->L789_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 172#L789_accept_S2true [2054] L789_accept_S2-->L790_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 318#L790_accept_S2true [2202] L790_accept_S2-->L791_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 523#L791_accept_S2true [2403] L791_accept_S2-->L792_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 610#L792_accept_S2true [2483] L792_accept_S2-->L793_accept_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_20}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 734#L793_accept_S2true [2603] L793_accept_S2-->L794_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 660#L794_accept_S2true [2536] L794_accept_S2-->L795_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 682#L795_accept_S2true [2557] L795_accept_S2-->L796_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 142#L796_accept_S2true [2022] L796_accept_S2-->L797_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 615#L797_accept_S2true [2488] L797_accept_S2-->L798_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 402#L798_accept_S2true [2281] L798_accept_S2-->L799_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 74#L799_accept_S2true [1954] L799_accept_S2-->L800_accept_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 163#L800_accept_S2true [2045] L800_accept_S2-->L801_accept_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 690#L801_accept_S2true [2564] L801_accept_S2-->L802_accept_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 600#L802_accept_S2true [2473] L802_accept_S2-->L803_accept_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 413#L803_accept_S2true [2292] L803_accept_S2-->L804_accept_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_20}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 467#L804_accept_S2true [2347] L804_accept_S2-->L805_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 85#L805_accept_S2true [1966] L805_accept_S2-->L806_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_21}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 821#L806_accept_S2true [2689] L806_accept_S2-->L807_accept_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 181#L807_accept_S2true [2062] L807_accept_S2-->L808_accept_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_20}  AuxVars[]  AssignedVars[_to_parent.action_run] 758#L808_accept_S2true [2629] L808_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 774#havocProcedureFINAL_accept_S2true [2641] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 236#havocProcedureEXIT_accept_S2true >[3065] havocProcedureEXIT_accept_S2-->L870-D128: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 738#L870-D128true [2607] L870-D128-->L870_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 596#L870_accept_S2true [2469] L870_accept_S2-->L870_accept_S2-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 333#L870_accept_S2-D92true [2216] L870_accept_S2-D92-->_parser_ParserImplENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 687#_parser_ParserImplENTRY_accept_S2true [2561] _parser_ParserImplENTRY_accept_S2-->_parser_ParserImplENTRY_accept_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 556#_parser_ParserImplENTRY_accept_S2-D52true [2431] _parser_ParserImplENTRY_accept_S2-D52-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 495#startENTRY_accept_S2true [2373] startENTRY_accept_S2-->L944_accept_S2: Formula: v_hdr.ff_tags.valid_15  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 26#L944_accept_S2true [1901] L944_accept_S2-->L945_accept_S2: Formula: v_hdr.dfsTag.valid_21  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 200#L945_accept_S2true [2081] L945_accept_S2-->L946_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_36 v_hdr.dfsTag.pkt_v1_curr_21)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 8#L946_accept_S2true [1882] L946_accept_S2-->L947_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_34 v_hdr.dfsTag.pkt_v1_par_21)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 125#L947_accept_S2true [2005] L947_accept_S2-->L948_accept_S2: Formula: (= v_hdr.ff_tags.dfs_start_21 v_meta.local_metadata.pkt_start_29)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 963#L948_accept_S2true [2828] L948_accept_S2-->L948_accept_S2-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 146#L948_accept_S2-D108true [2027] L948_accept_S2-D108-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 932#acceptFINAL_accept_S2true [2795] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 808#acceptEXIT_accept_S2true >[2993] acceptEXIT_accept_S2-->startFINAL-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 352#startFINAL-D216true [2234] startFINAL-D216-->startFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 828#startFINAL_accept_S2true [2697] startFINAL_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 587#startEXIT_accept_S2true >[2845] startEXIT_accept_S2-->_parser_ParserImplFINAL-D160: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 777#_parser_ParserImplFINAL-D160true [2644] _parser_ParserImplFINAL-D160-->_parser_ParserImplFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 914#_parser_ParserImplFINAL_accept_S2true [2776] _parser_ParserImplFINAL_accept_S2-->_parser_ParserImplEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 459#_parser_ParserImplEXIT_accept_S2true >[3076] _parser_ParserImplEXIT_accept_S2-->L871-D212: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 113#L871-D212true [1994] L871-D212-->L871_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 525#L871_accept_S2true [2405] L871_accept_S2-->L871_accept_S2-D110: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 281#L871_accept_S2-D110true [2165] L871_accept_S2-D110-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 97#verifyChecksumFINAL_accept_S2true [1977] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 616#verifyChecksumEXIT_accept_S2true >[2994] verifyChecksumEXIT_accept_S2-->L872-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 86#L872-D210true [1967] L872-D210-->L872_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 612#L872_accept_S2true [2485] L872_accept_S2-->L872_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 409#L872_accept_S2-D38true [2288] L872_accept_S2-D38-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 780#ingressENTRY_accept_S2true [2647] ingressENTRY_accept_S2-->L815_accept_S2: Formula: (not v_hdr.dfsTag.valid_18)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 410#L815_accept_S2true [2289] L815_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 817#ingressEXIT_accept_S2true >[2947] ingressEXIT_accept_S2-->L873-D194: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22#L873-D194true [1895] L873-D194-->L873_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53#L873_accept_S2true [1930] L873_accept_S2-->L873_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 872#L873_accept_S2-D58true [2739] L873_accept_S2-D58-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 150#egressFINAL_accept_S2true [2031] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 481#egressEXIT_accept_S2true >[2889] egressEXIT_accept_S2-->L874-D226: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 314#L874-D226true [2199] L874-D226-->L874_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 473#L874_accept_S2true [2352] L874_accept_S2-->L874_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 191#L874_accept_S2-D68true [2070] L874_accept_S2-D68-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 116#computeChecksumFINAL_accept_S2true [1997] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 825#computeChecksumEXIT_accept_S2true >[3071] computeChecksumEXIT_accept_S2-->L875-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 636#L875-D144true [2509] L875-D144-->L875_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 41#L875_accept_S2true [1918] L875_accept_S2-->L876-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 332#L876-1_accept_S2true [2215] L876-1_accept_S2-->L880_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 v_meta.local_metadata.pkt_par_38))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[_p4ltl_0] 564#L880_accept_S2true [2439] L880_accept_S2-->L881_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_57 1))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 624#L881_accept_S2true [2496] L881_accept_S2-->L882_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_36 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[_p4ltl_2] 797#L882_accept_S2true [2665] L882_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and (not v__p4ltl_3_6) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  AuxVars[]  AssignedVars[_p4ltl_3] 166#mainFINAL_accept_S2true [2048] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 911#mainEXIT_accept_S2true >[3074] mainEXIT_accept_S2-->L888-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 427#L888-1-D182true [2304] L888-1-D182-->L888-1_accept_S2: Formula: (and (or v__p4ltl_3_8 v__p4ltl_2_8) v_hdr.dfsTag.valid_23)  InVars {_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  AuxVars[]  AssignedVars[] 3#L888-1_accept_S2true 
[2023-02-06 18:47:59,815 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:47:59,815 INFO  L85        PathProgramCache]: Analyzing trace with hash 1810989974, now seen corresponding path program 1 times
[2023-02-06 18:47:59,821 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:47:59,821 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [955260587]
[2023-02-06 18:47:59,821 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:47:59,822 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:47:59,880 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,015 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:00,035 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:00,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,189 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:48:00,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,202 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:00,204 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,207 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:48:00,208 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,209 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:48:00,211 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,225 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:48:00,228 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,235 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 127
[2023-02-06 18:48:00,237 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,238 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 132
[2023-02-06 18:48:00,239 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:00,241 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:48:00,242 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:48:00,242 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [955260587]
[2023-02-06 18:48:00,242 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [955260587] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:48:00,243 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:48:00,243 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 18:48:00,244 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [738529734]
[2023-02-06 18:48:00,244 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:48:00,247 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:48:00,248 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:48:00,276 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 18:48:00,276 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72
[2023-02-06 18:48:00,279 INFO  L87              Difference]: Start difference. First operand  has 971 states, 730 states have (on average 1.1356164383561644) internal successors, (829), 730 states have internal predecessors, (829), 121 states have call successors, (121), 121 states have call predecessors, (121), 120 states have return successors, (240), 120 states have call predecessors, (240), 120 states have call successors, (240) Second operand  has 9 states, 9 states have (on average 14.333333333333334) internal successors, (129), 4 states have internal predecessors, (129), 3 states have call successors, (10), 6 states have call predecessors, (10), 4 states have return successors, (9), 3 states have call predecessors, (9), 3 states have call successors, (9)
[2023-02-06 18:48:02,805 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:48:02,806 INFO  L93              Difference]: Finished difference Result 1245 states and 1492 transitions.
[2023-02-06 18:48:02,807 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-02-06 18:48:02,810 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1245 states and 1492 transitions.
[2023-02-06 18:48:02,824 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:48:02,844 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1245 states to 1245 states and 1492 transitions.
[2023-02-06 18:48:02,845 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 601
[2023-02-06 18:48:02,847 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 601
[2023-02-06 18:48:02,848 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1245 states and 1492 transitions.
[2023-02-06 18:48:02,853 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:48:02,853 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1245 states and 1492 transitions.
[2023-02-06 18:48:02,870 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1245 states and 1492 transitions.
[2023-02-06 18:48:02,909 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1245 to 971.
[2023-02-06 18:48:02,910 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 971 states, 730 states have (on average 1.132876712328767) internal successors, (827), 730 states have internal predecessors, (827), 121 states have call successors, (121), 121 states have call predecessors, (121), 120 states have return successors, (120), 120 states have call predecessors, (120), 120 states have call successors, (120)
[2023-02-06 18:48:02,912 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 971 states to 971 states and 1068 transitions.
[2023-02-06 18:48:02,913 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 971 states and 1068 transitions.
[2023-02-06 18:48:02,913 INFO  L399   stractBuchiCegarLoop]: Abstraction has 971 states and 1068 transitions.
[2023-02-06 18:48:02,913 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 18:48:02,913 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 971 states and 1068 transitions.
[2023-02-06 18:48:02,917 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:48:02,918 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:48:02,918 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:48:02,920 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:02,920 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:02,923 INFO  L752   eck$LassoCheckResult]: Stem: 2544#ULTIMATE.startENTRY_NONWA [1975] ULTIMATE.startENTRY_NONWA-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2758#L888-1_T0_init [2237] L888-1_T0_init-->L888_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2611#L888_T0_init [2608] L888_T0_init-->L888_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3364#L888_T0_init-D39 [2447] L888_T0_init-D39-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2558#mainENTRY_T0_init [2329] mainENTRY_T0_init-->mainENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3264#mainENTRY_T0_init-D59 [2773] mainENTRY_T0_init-D59-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3010#havocProcedureENTRY_T0_init [2125] havocProcedureENTRY_T0_init-->L720_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 3011#L720_T0_init [2451] L720_T0_init-->L721_T0_init: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 3367#L721_T0_init [2726] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3493#L722_T0_init [2718] L722_T0_init-->L723_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 3324#L723_T0_init [2404] L723_T0_init-->L724_T0_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3325#L724_T0_init [2750] L724_T0_init-->L725_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3467#L725_T0_init [2637] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2729#L726_T0_init [1960] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 2730#L727_T0_init [2375] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2707#L728_T0_init [1948] L728_T0_init-->L729_T0_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 2681#L729_T0_init [1936] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2682#L730_T0_init [2346] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 3277#L731_T0_init [2674] L731_T0_init-->L732_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2808#L732_T0_init [2000] L732_T0_init-->L733_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2809#L733_T0_init [2634] L733_T0_init-->L734_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 2944#L734_T0_init [2080] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2945#L735_T0_init [2357] L735_T0_init-->L736_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 3287#L736_T0_init [2752] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3008#L737_T0_init [2124] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 3009#L738_T0_init [2487] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2885#L739_T0_init [2046] L739_T0_init-->L740_T0_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2886#L740_T0_init [2568] L740_T0_init-->L741_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3041#L741_T0_init [2145] L741_T0_init-->L742_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3042#L742_T0_init [2448] L742_T0_init-->L743_T0_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2882#L743_T0_init [2044] L743_T0_init-->L744_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2883#L744_T0_init [2315] L744_T0_init-->L745_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3251#L745_T0_init [2812] L745_T0_init-->L746_T0_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 3213#L746_T0_init [2280] L746_T0_init-->L747_T0_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 3161#L747_T0_init [2236] L747_T0_init-->L748_T0_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 3162#L748_T0_init [2369] L748_T0_init-->L749_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 3301#L749_T0_init [2710] L749_T0_init-->L750_T0_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 3486#L750_T0_init [2699] L750_T0_init-->L751_T0_init: Formula: (= v_meta.local_metadata.out_port_88 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_88}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 3445#L751_T0_init [2578] L751_T0_init-->L752_T0_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 3446#L752_T0_init [2615] L752_T0_init-->L753_T0_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 2736#L753_T0_init [1964] L753_T0_init-->L754_T0_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 2737#L754_T0_init [2591] L754_T0_init-->L755_T0_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 3397#L755_T0_init [2484] L755_T0_init-->L756_T0_init: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 3385#L756_T0_init [2472] L756_T0_init-->L757_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_18, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_17, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 3112#L757_T0_init [2194] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 3113#L758_T0_init [2740] L758_T0_init-->L759_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_20) (< v_hdr.dfsTag.pkt_v1_curr_20 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[] 3457#L759_T0_init [2601] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 2588#L760_T0_init [1894] L760_T0_init-->L761_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (< v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 2589#L761_T0_init [2103] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 2799#L762_T0_init [1995] L762_T0_init-->L763_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_9) (< v_hdr.dfsTag.pkt_v2_curr_9 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[] 2800#L763_T0_init [2284] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 3212#L764_T0_init [2279] L764_T0_init-->L765_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (< v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 3198#L765_T0_init [2268] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 3002#L766_T0_init [2120] L766_T0_init-->L767_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_11))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[] 3003#L767_T0_init [2400] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 3319#L768_T0_init [2803] L768_T0_init-->L769_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_9))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 3103#L769_T0_init [2189] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 3104#L770_T0_init [2742] L770_T0_init-->L771_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_12) (< v_hdr.dfsTag.pkt_v4_curr_12 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[] 3131#L771_T0_init [2211] L771_T0_init-->L772_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 3132#L772_T0_init [2295] L772_T0_init-->L773_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 2781#L773_T0_init [1986] L773_T0_init-->L774_T0_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 2782#L774_T0_init [2376] L774_T0_init-->L775_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 2708#L775_T0_init [1950] L775_T0_init-->L776_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 2709#L776_T0_init [2675] L776_T0_init-->L777_T0_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 2896#L777_T0_init [2052] L777_T0_init-->L778_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 2734#L778_T0_init [1963] L778_T0_init-->L779_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 2735#L779_T0_init [2374] L779_T0_init-->L780_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_27}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 3082#L780_T0_init [2171] L780_T0_init-->L781_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_28) (< v_hdr.ff_tags.path_length_28 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  AuxVars[]  AssignedVars[] 2922#L781_T0_init [2066] L781_T0_init-->L782_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 2923#L782_T0_init [2235] L782_T0_init-->L783_T0_init: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 3160#L783_T0_init [2286] L783_T0_init-->L784_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 3219#L784_T0_init [2612] L784_T0_init-->L785_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_19) (< v_hdr.ff_tags.dfs_start_19 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[] 3302#L785_T0_init [2370] L785_T0_init-->L786_T0_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 2712#L786_T0_init [1953] L786_T0_init-->L787_T0_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 2713#L787_T0_init [2019] L787_T0_init-->L788_T0_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 2710#L788_T0_init [1951] L788_T0_init-->L789_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 2711#L789_T0_init [2513] L789_T0_init-->L790_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 3220#L790_T0_init [2287] L790_T0_init-->L791_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 3221#L791_T0_init [2813] L791_T0_init-->L792_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 2738#L792_T0_init [1965] L792_T0_init-->L793_T0_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_21}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 2739#L793_T0_init [2392] L793_T0_init-->L794_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 2826#L794_T0_init [2010] L794_T0_init-->L795_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 2827#L795_T0_init [2443] L795_T0_init-->L796_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 3038#L796_T0_init [2144] L796_T0_init-->L797_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 3014#L797_T0_init [2128] L797_T0_init-->L798_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 2849#L798_T0_init [2025] L798_T0_init-->L799_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 2850#L799_T0_init [2050] L799_T0_init-->L800_T0_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 2683#L800_T0_init [1938] L800_T0_init-->L801_T0_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 2684#L801_T0_init [2672] L801_T0_init-->L802_T0_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 2557#L802_T0_init [1884] L802_T0_init-->L803_T0_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 2559#L803_T0_init [2058] L803_T0_init-->L804_T0_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_21}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 2872#L804_T0_init [2038] L804_T0_init-->L805_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 2873#L805_T0_init [2788] L805_T0_init-->L806_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_20}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 2917#L806_T0_init [2065] L806_T0_init-->L807_T0_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 2918#L807_T0_init [2220] L807_T0_init-->L808_T0_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_21}  AuxVars[]  AssignedVars[_to_parent.action_run] 2813#L808_T0_init [2002] L808_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 2814#havocProcedureFINAL_T0_init [2780] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2876#havocProcedureEXIT_T0_init >[3040] havocProcedureEXIT_T0_init-->L870-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2877#L870-D127 [2655] L870-D127-->L870_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3262#L870_T0_init [2676] L870_T0_init-->L870_T0_init-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3372#L870_T0_init-D91 [2458] L870_T0_init-D91-->_parser_ParserImplENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2576#_parser_ParserImplENTRY_T0_init [2397] _parser_ParserImplENTRY_T0_init-->_parser_ParserImplENTRY_T0_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3310#_parser_ParserImplENTRY_T0_init-D51 [2385] _parser_ParserImplENTRY_T0_init-D51-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3311#startENTRY_T0_init [2530] startENTRY_T0_init-->L944_T0_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 3417#L944_T0_init [2548] L944_T0_init-->L945_T0_init: Formula: v_hdr.dfsTag.valid_22  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 3429#L945_T0_init [2678] L945_T0_init-->L946_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_37 v_hdr.dfsTag.pkt_v1_curr_22)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 3480#L946_T0_init [2701] L946_T0_init-->L947_T0_init: Formula: (= v_meta.local_metadata.pkt_par_35 v_hdr.dfsTag.pkt_v1_par_22)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 2650#L947_T0_init [1923] L947_T0_init-->L948_T0_init: Formula: (= v_hdr.ff_tags.dfs_start_22 v_meta.local_metadata.pkt_start_30)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 2651#L948_T0_init [2003] L948_T0_init-->L948_T0_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2816#L948_T0_init-D107 [2409] L948_T0_init-D107-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3329#acceptFINAL_T0_init [2598] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3133#acceptEXIT_T0_init >[3030] acceptEXIT_T0_init-->startFINAL-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2575#startFINAL-D215 [1890] startFINAL-D215-->startFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2577#startFINAL_T0_init [2195] startFINAL_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2924#startEXIT_T0_init >[2883] startEXIT_T0_init-->_parser_ParserImplFINAL-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2925#_parser_ParserImplFINAL-D159 [2436] _parser_ParserImplFINAL-D159-->_parser_ParserImplFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3332#_parser_ParserImplFINAL_T0_init [2412] _parser_ParserImplFINAL_T0_init-->_parser_ParserImplEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3261#_parser_ParserImplEXIT_T0_init >[3063] _parser_ParserImplEXIT_T0_init-->L871-D211: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3263#L871-D211 [2635] L871-D211-->L871_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2732#L871_T0_init [2371] L871_T0_init-->L871_T0_init-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3151#L871_T0_init-D109 [2226] L871_T0_init-D109-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2731#verifyChecksumFINAL_T0_init [1962] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2733#verifyChecksumEXIT_T0_init >[2896] verifyChecksumEXIT_T0_init-->L872-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3342#L872-D209 [2437] L872-D209-->L872_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2675#L872_T0_init [2698] L872_T0_init-->L872_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3316#L872_T0_init-D37 [2390] L872_T0_init-D37-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2685#ingressENTRY_T0_init [1934] ingressENTRY_T0_init-->L816_T0_init: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 2686#L816_T0_init [2033] L816_T0_init-->L817_T0_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 2720#L817_T0_init [2789] L817_T0_init-->L817_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2756#L817_T0_init-D29 [1974] L817_T0_init-D29-->default_route_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2757#default_route_0.applyENTRY_T0_init [2340] default_route_0.applyENTRY_T0_init-->L672_T0_init: Formula: (not (= v_default_route_0.action_run_15 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 2719#L672_T0_init [1957] L672_T0_init-->L672-1_T0_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_21))  InVars {default_route_0.action_run=v_default_route_0.action_run_21}  OutVars{default_route_0.action_run=v_default_route_0.action_run_21}  AuxVars[]  AssignedVars[] 2722#L672-1_T0_init [2560] L672-1_T0_init-->default_route_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3434#default_route_0.applyEXIT_T0_init >[2927] default_route_0.applyEXIT_T0_init-->L817-1-D171: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2699#L817-1-D171 [1945] L817-1-D171-->L817-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2700#L817-1_T0_init [1947] L817-1_T0_init-->L852_T0_init: Formula: (not (= v_meta.local_metadata.out_port_113 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  AuxVars[]  AssignedVars[] 2677#L852_T0_init [2317] L852_T0_init-->L859_T0_init: Formula: (= v_meta.local_metadata.is_completed_41 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[] 3097#L859_T0_init [2694] L859_T0_init-->L859_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3459#L859_T0_init-D25 [2602] L859_T0_init-D25-->fwd_parent_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3231#fwd_parent_0.applyENTRY_T0_init [2297] fwd_parent_0.applyENTRY_T0_init-->L700_T0_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 3232#L700_T0_init [2669] L700_T0_init-->L700-1_T0_init: Formula: (not (= v_fwd_parent_0.action_run_15 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  AuxVars[]  AssignedVars[] 3098#L700-1_T0_init [2648] L700-1_T0_init-->fwd_parent_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3460#fwd_parent_0.applyEXIT_T0_init >[3070] fwd_parent_0.applyEXIT_T0_init-->L815-D213: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2931#L815-D213 [2072] L815-D213-->L815_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2901#L815_T0_init [2055] L815_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2902#ingressEXIT_T0_init >[2855] ingressEXIT_T0_init-->L873-D193: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2787#L873-D193 [1989] L873-D193-->L873_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2564#L873_T0_init [2617] L873_T0_init-->L873_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2988#L873_T0_init-D57 [2110] L873_T0_init-D57-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2989#egressFINAL_T0_init [2656] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2563#egressEXIT_T0_init >[2963] egressEXIT_T0_init-->L874-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2565#L874-D225 [2758] L874-D225-->L874_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2773#L874_T0_init [2825] L874_T0_init-->L874_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2772#L874_T0_init-D67 [1981] L874_T0_init-D67-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2774#computeChecksumFINAL_T0_init [2521] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3282#computeChecksumEXIT_T0_init >[2987] computeChecksumEXIT_T0_init-->L875-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2630#L875-D143 [1911] L875-D143-->L875_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2631#L875_T0_init [2663] L875_T0_init-->L876-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2768#L876-1_T0_init [1978] L876-1_T0_init-->L880_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 v_meta.local_metadata.pkt_par_37))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37}  AuxVars[]  AssignedVars[_p4ltl_0] 2610#L880_T0_init [1903] L880_T0_init-->L881_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_58 1))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and .cse0 v__p4ltl_1_7)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 2612#L881_T0_init [2555] L881_T0_init-->L882_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_39 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[_p4ltl_2] 3335#L882_T0_init [2416] L882_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and (not v__p4ltl_3_7) .cse0) (and v__p4ltl_3_7 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 3336#mainFINAL_T0_init [2588] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3452#mainEXIT_T0_init >[2950] mainEXIT_T0_init-->L888-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3284#L888-1-D181 [2355] L888-1-D181-->L888-1_accept_S2: Formula: (and v__p4ltl_1_8 v_hdr.dfsTag.valid_25 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[] 2543#L888-1_accept_S2 
[2023-02-06 18:48:02,926 INFO  L754   eck$LassoCheckResult]: Loop: 2543#L888-1_accept_S2 [1877] L888-1_accept_S2-->L888_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2545#L888_accept_S2 [2456] L888_accept_S2-->L888_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2546#L888_accept_S2-D40 [1879] L888_accept_S2-D40-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2547#mainENTRY_accept_S2 [2368] mainENTRY_accept_S2-->mainENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3096#mainENTRY_accept_S2-D60 [2183] mainENTRY_accept_S2-D60-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3083#havocProcedureENTRY_accept_S2 [2172] havocProcedureENTRY_accept_S2-->L720_accept_S2: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 3004#L720_accept_S2 [2121] L720_accept_S2-->L721_accept_S2: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 3005#L721_accept_S2 [2470] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3134#L722_accept_S2 [2212] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 3135#L723_accept_S2 [2711] L723_accept_S2-->L724_accept_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3481#L724_accept_S2 [2680] L724_accept_S2-->L725_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3482#L725_accept_S2 [2829] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2946#L726_accept_S2 [2082] L726_accept_S2-->L727_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 2947#L727_accept_S2 [2717] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3371#L728_accept_S2 [2457] L728_accept_S2-->L729_accept_S2: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 2687#L729_accept_S2 [1937] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2688#L730_accept_S2 [2606] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 3444#L731_accept_S2 [2576] L731_accept_S2-->L732_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3340#L732_accept_S2 [2419] L732_accept_S2-->L733_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3341#L733_accept_S2 [2734] L733_accept_S2-->L734_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 3470#L734_accept_S2 [2645] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2855#L735_accept_S2 [2028] L735_accept_S2-->L736_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 2856#L736_accept_S2 [2590] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2793#L737_accept_S2 [1990] L737_accept_S2-->L738_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2794#L738_accept_S2 [2112] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2891#L739_accept_S2 [2049] L739_accept_S2-->L740_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2892#L740_accept_S2 [2525] L740_accept_S2-->L741_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3166#L741_accept_S2 [2243] L741_accept_S2-->L742_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2954#L742_accept_S2 [2086] L742_accept_S2-->L743_accept_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2955#L743_accept_S2 [2321] L743_accept_S2-->L744_accept_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3029#L744_accept_S2 [2135] L744_accept_S2-->L745_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 3030#L745_accept_S2 [2630] L745_accept_S2-->L746_accept_S2: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 3292#L746_accept_S2 [2359] L746_accept_S2-->L747_accept_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 2748#L747_accept_S2 [1970] L747_accept_S2-->L748_accept_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 2749#L748_accept_S2 [2353] L748_accept_S2-->L749_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 3283#L749_accept_S2 [2489] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 3398#L750_accept_S2 [2783] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.local_metadata.out_port_89 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_89}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 3016#L751_accept_S2 [2130] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 3017#L752_accept_S2 [2529] L752_accept_S2-->L753_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 3416#L753_accept_S2 [2721] L753_accept_S2-->L754_accept_S2: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 3405#L754_accept_S2 [2500] L754_accept_S2-->L755_accept_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 3252#L755_accept_S2 [2319] L755_accept_S2-->L756_accept_S2: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 2928#L756_accept_S2 [2069] L756_accept_S2-->L757_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 2929#L757_accept_S2 [2323] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 3258#L758_accept_S2 [2605] L758_accept_S2-->L759_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 3361#L759_accept_S2 [2442] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 3362#L760_accept_S2 [2770] L760_accept_S2-->L761_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 3390#L761_accept_S2 [2475] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 3100#L762_accept_S2 [2187] L762_accept_S2-->L763_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_12))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 3101#L763_accept_S2 [2463] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 3379#L764_accept_S2 [2618] L764_accept_S2-->L765_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 3424#L765_accept_S2 [2539] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 3370#L766_accept_S2 [2455] L766_accept_S2-->L767_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (< v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 3314#L767_accept_S2 [2389] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 3315#L768_accept_S2 [2508] L768_accept_S2-->L769_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 3244#L769_accept_S2 [2307] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 3245#L770_accept_S2 [2775] L770_accept_S2-->L771_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 3430#L771_accept_S2 [2552] L771_accept_S2-->L772_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 3044#L772_accept_S2 [2147] L772_accept_S2-->L773_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 3045#L773_accept_S2 [2258] L773_accept_S2-->L774_accept_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 2806#L774_accept_S2 [1999] L774_accept_S2-->L775_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 2807#L775_accept_S2 [2088] L775_accept_S2-->L776_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 2959#L776_accept_S2 [2667] L776_accept_S2-->L777_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 2619#L777_accept_S2 [1906] L777_accept_S2-->L778_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 2620#L778_accept_S2 [2706] L778_accept_S2-->L779_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 3489#L779_accept_S2 [2805] L779_accept_S2-->L780_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 3400#L780_accept_S2 [2491] L780_accept_S2-->L781_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 3072#L781_accept_S2 [2166] L781_accept_S2-->L782_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 3073#L782_accept_S2 [2622] L782_accept_S2-->L783_accept_S2: Formula: (and (< v_hdr.ff_tags.is_edge_9 2) (<= 0 v_hdr.ff_tags.is_edge_9))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[] 2889#L783_accept_S2 [2047] L783_accept_S2-->L784_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 2890#L784_accept_S2 [2417] L784_accept_S2-->L785_accept_S2: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 3337#L785_accept_S2 [2809] L785_accept_S2-->L786_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 3330#L786_accept_S2 [2410] L786_accept_S2-->L787_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 3331#L787_accept_S2 [2542] L787_accept_S2-->L788_accept_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 3425#L788_accept_S2 [2728] L788_accept_S2-->L789_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 2898#L789_accept_S2 [2054] L789_accept_S2-->L790_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 2899#L790_accept_S2 [2202] L790_accept_S2-->L791_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 3121#L791_accept_S2 [2403] L791_accept_S2-->L792_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 3323#L792_accept_S2 [2483] L792_accept_S2-->L793_accept_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_20}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 3396#L793_accept_S2 [2603] L793_accept_S2-->L794_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 3420#L794_accept_S2 [2536] L794_accept_S2-->L795_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 3421#L795_accept_S2 [2557] L795_accept_S2-->L796_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 2846#L796_accept_S2 [2022] L796_accept_S2-->L797_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 2847#L797_accept_S2 [2488] L797_accept_S2-->L798_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 3214#L798_accept_S2 [2281] L798_accept_S2-->L799_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 2716#L799_accept_S2 [1954] L799_accept_S2-->L800_accept_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 2717#L800_accept_S2 [2045] L800_accept_S2-->L801_accept_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 2884#L801_accept_S2 [2564] L801_accept_S2-->L802_accept_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 3388#L802_accept_S2 [2473] L802_accept_S2-->L803_accept_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 3227#L803_accept_S2 [2292] L803_accept_S2-->L804_accept_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_20}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 3228#L804_accept_S2 [2347] L804_accept_S2-->L805_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 2740#L805_accept_S2 [1966] L805_accept_S2-->L806_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_21}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 2741#L806_accept_S2 [2689] L806_accept_S2-->L807_accept_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 2911#L807_accept_S2 [2062] L807_accept_S2-->L808_accept_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_20}  AuxVars[]  AssignedVars[_to_parent.action_run] 2912#L808_accept_S2 [2629] L808_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 3466#havocProcedureFINAL_accept_S2 [2641] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2998#havocProcedureEXIT_accept_S2 >[3065] havocProcedureEXIT_accept_S2-->L870-D128: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2999#L870-D128 [2607] L870-D128-->L870_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3142#L870_accept_S2 [2469] L870_accept_S2-->L870_accept_S2-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3141#L870_accept_S2-D92 [2216] L870_accept_S2-D92-->_parser_ParserImplENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2552#_parser_ParserImplENTRY_accept_S2 [2561] _parser_ParserImplENTRY_accept_S2-->_parser_ParserImplENTRY_accept_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3353#_parser_ParserImplENTRY_accept_S2-D52 [2431] _parser_ParserImplENTRY_accept_S2-D52-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3306#startENTRY_accept_S2 [2373] startENTRY_accept_S2-->L944_accept_S2: Formula: v_hdr.ff_tags.valid_15  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 2602#L944_accept_S2 [1901] L944_accept_S2-->L945_accept_S2: Formula: v_hdr.dfsTag.valid_21  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 2603#L945_accept_S2 [2081] L945_accept_S2-->L946_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_36 v_hdr.dfsTag.pkt_v1_curr_21)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 2551#L946_accept_S2 [1882] L946_accept_S2-->L947_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_34 v_hdr.dfsTag.pkt_v1_par_21)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 2553#L947_accept_S2 [2005] L947_accept_S2-->L948_accept_S2: Formula: (= v_hdr.ff_tags.dfs_start_21 v_meta.local_metadata.pkt_start_29)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 2819#L948_accept_S2 [2828] L948_accept_S2-->L948_accept_S2-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2853#L948_accept_S2-D108 [2027] L948_accept_S2-D108-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2854#acceptFINAL_accept_S2 [2795] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3479#acceptEXIT_accept_S2 >[2993] acceptEXIT_accept_S2-->startFINAL-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3158#startFINAL-D216 [2234] startFINAL-D216-->startFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3159#startFINAL_accept_S2 [2697] startFINAL_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3376#startEXIT_accept_S2 >[2845] startEXIT_accept_S2-->_parser_ParserImplFINAL-D160: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3377#_parser_ParserImplFINAL-D160 [2644] _parser_ParserImplFINAL-D160-->_parser_ParserImplFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3468#_parser_ParserImplFINAL_accept_S2 [2776] _parser_ParserImplFINAL_accept_S2-->_parser_ParserImplEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3272#_parser_ParserImplEXIT_accept_S2 >[3076] _parser_ParserImplEXIT_accept_S2-->L871-D212: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2798#L871-D212 [1994] L871-D212-->L871_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2765#L871_accept_S2 [2405] L871_accept_S2-->L871_accept_S2-D110: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3071#L871_accept_S2-D110 [2165] L871_accept_S2-D110-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2764#verifyChecksumFINAL_accept_S2 [1977] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2766#verifyChecksumEXIT_accept_S2 >[2994] verifyChecksumEXIT_accept_S2-->L872-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2742#L872-D210 [1967] L872-D210-->L872_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2583#L872_accept_S2 [2485] L872_accept_S2-->L872_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3224#L872_accept_S2-D38 [2288] L872_accept_S2-D38-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3225#ingressENTRY_accept_S2 [2646] ingressENTRY_accept_S2-->L816_accept_S2: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 3295#L816_accept_S2 [2362] L816_accept_S2-->L817_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 2690#L817_accept_S2 [2712] L817_accept_S2-->L817_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3491#L817_accept_S2-D30 [2774] L817_accept_S2-D30-->default_route_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2689#default_route_0.applyENTRY_accept_S2 [1940] default_route_0.applyENTRY_accept_S2-->L672_accept_S2: Formula: (not (= v_default_route_0.action_run_19 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 2691#L672_accept_S2 [2127] L672_accept_S2-->L672-1_accept_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_17))  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 3012#L672-1_accept_S2 [2620] L672-1_accept_S2-->default_route_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3439#default_route_0.applyEXIT_accept_S2 >[2924] default_route_0.applyEXIT_accept_S2-->L817-1-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2907#L817-1-D172 [2061] L817-1-D172-->L817-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2908#L817-1_accept_S2 [2627] L817-1_accept_S2-->L852_accept_S2: Formula: (not (= v_meta.local_metadata.out_port_103 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[] 3148#L852_accept_S2 [2223] L852_accept_S2-->L859_accept_S2: Formula: (= v_meta.local_metadata.is_completed_47 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_47}  AuxVars[]  AssignedVars[] 2791#L859_accept_S2 [2206] L859_accept_S2-->L859_accept_S2-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3126#L859_accept_S2-D26 [2407] L859_accept_S2-D26-->fwd_parent_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2962#fwd_parent_0.applyENTRY_accept_S2 [2091] fwd_parent_0.applyENTRY_accept_S2-->L700_accept_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_13))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[] 2948#L700_accept_S2 [2084] L700_accept_S2-->L700-1_accept_S2: Formula: (not (= v_fwd_parent_0.action_run_17 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  AuxVars[]  AssignedVars[] 2792#L700-1_accept_S2 [2378] L700-1_accept_S2-->fwd_parent_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3254#fwd_parent_0.applyEXIT_accept_S2 >[3036] fwd_parent_0.applyEXIT_accept_S2-->L815-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3255#L815-D214 [2580] L815-D214-->L815_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3188#L815_accept_S2 [2289] L815_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3218#ingressEXIT_accept_S2 >[2947] ingressEXIT_accept_S2-->L873-D194: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2590#L873-D194 [1895] L873-D194-->L873_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2591#L873_accept_S2 [1930] L873_accept_S2-->L873_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2670#L873_accept_S2-D58 [2739] L873_accept_S2-D58-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2862#egressFINAL_accept_S2 [2031] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2863#egressEXIT_accept_S2 >[2889] egressEXIT_accept_S2-->L874-D226: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3117#L874-D226 [2199] L874-D226-->L874_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2803#L874_accept_S2 [2352] L874_accept_S2-->L874_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2930#L874_accept_S2-D68 [2070] L874_accept_S2-D68-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2802#computeChecksumFINAL_accept_S2 [1997] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2804#computeChecksumEXIT_accept_S2 >[3071] computeChecksumEXIT_accept_S2-->L875-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3409#L875-D144 [2509] L875-D144-->L875_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2641#L875_accept_S2 [1918] L875_accept_S2-->L876-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 2643#L876-1_accept_S2 [2215] L876-1_accept_S2-->L880_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 v_meta.local_metadata.pkt_par_38))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[_p4ltl_0] 3139#L880_accept_S2 [2439] L880_accept_S2-->L881_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_57 1))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 3358#L881_accept_S2 [2496] L881_accept_S2-->L882_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_36 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[_p4ltl_2] 3402#L882_accept_S2 [2665] L882_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and (not v__p4ltl_3_6) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  AuxVars[]  AssignedVars[_p4ltl_3] 2887#mainFINAL_accept_S2 [2048] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2888#mainEXIT_accept_S2 >[3074] mainEXIT_accept_S2-->L888-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3240#L888-1-D182 [2304] L888-1-D182-->L888-1_accept_S2: Formula: (and (or v__p4ltl_3_8 v__p4ltl_2_8) v_hdr.dfsTag.valid_23)  InVars {_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  AuxVars[]  AssignedVars[] 2543#L888-1_accept_S2 
[2023-02-06 18:48:02,927 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:48:02,927 INFO  L85        PathProgramCache]: Analyzing trace with hash 1407090952, now seen corresponding path program 1 times
[2023-02-06 18:48:02,927 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:48:02,928 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [337004411]
[2023-02-06 18:48:02,928 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:48:02,928 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:48:02,948 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:03,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,124 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:03,132 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,155 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:48:03,157 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:03,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,166 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:48:03,167 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,167 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:48:03,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,178 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:48:03,181 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,198 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:48:03,199 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,206 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:48:03,207 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,208 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-02-06 18:48:03,209 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,210 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-02-06 18:48:03,211 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:03,212 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:48:03,212 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:48:03,212 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [337004411]
[2023-02-06 18:48:03,213 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [337004411] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:48:03,213 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:48:03,213 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 18:48:03,213 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1284628990]
[2023-02-06 18:48:03,213 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:48:03,214 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:48:03,214 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:48:03,215 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 18:48:03,215 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=41, Invalid=115, Unknown=0, NotChecked=0, Total=156
[2023-02-06 18:48:03,215 INFO  L87              Difference]: Start difference. First operand 971 states and 1068 transitions. cyclomatic complexity: 99 Second operand  has 13 states, 13 states have (on average 10.923076923076923) internal successors, (142), 6 states have internal predecessors, (142), 5 states have call successors, (12), 8 states have call predecessors, (12), 4 states have return successors, (11), 5 states have call predecessors, (11), 5 states have call successors, (11)
[2023-02-06 18:48:06,973 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:48:06,973 INFO  L93              Difference]: Finished difference Result 1865 states and 2323 transitions.
[2023-02-06 18:48:06,973 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 39 states. 
[2023-02-06 18:48:06,974 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1865 states and 2323 transitions.
[2023-02-06 18:48:06,983 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 18:48:06,990 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1865 states to 1865 states and 2323 transitions.
[2023-02-06 18:48:06,991 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 931
[2023-02-06 18:48:06,991 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 931
[2023-02-06 18:48:06,992 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1865 states and 2323 transitions.
[2023-02-06 18:48:06,994 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:48:06,994 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1865 states and 2323 transitions.
[2023-02-06 18:48:06,995 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1865 states and 2323 transitions.
[2023-02-06 18:48:07,011 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1865 to 1003.
[2023-02-06 18:48:07,011 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1003 states, 754 states have (on average 1.1339522546419099) internal successors, (855), 754 states have internal predecessors, (855), 121 states have call successors, (121), 121 states have call predecessors, (121), 128 states have return successors, (128), 128 states have call predecessors, (128), 120 states have call successors, (128)
[2023-02-06 18:48:07,012 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1003 states to 1003 states and 1104 transitions.
[2023-02-06 18:48:07,012 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1003 states and 1104 transitions.
[2023-02-06 18:48:07,012 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1003 states and 1104 transitions.
[2023-02-06 18:48:07,013 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 18:48:07,013 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1003 states and 1104 transitions.
[2023-02-06 18:48:07,015 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:48:07,015 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:48:07,015 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:48:07,017 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:07,017 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:07,019 INFO  L752   eck$LassoCheckResult]: Stem: 5795#ULTIMATE.startENTRY_NONWA [1975] ULTIMATE.startENTRY_NONWA-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6015#L888-1_T0_init [2237] L888-1_T0_init-->L888_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5865#L888_T0_init [2608] L888_T0_init-->L888_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6627#L888_T0_init-D39 [2447] L888_T0_init-D39-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5815#mainENTRY_T0_init [2329] mainENTRY_T0_init-->mainENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6525#mainENTRY_T0_init-D59 [2773] mainENTRY_T0_init-D59-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6267#havocProcedureENTRY_T0_init [2125] havocProcedureENTRY_T0_init-->L720_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 6268#L720_T0_init [2451] L720_T0_init-->L721_T0_init: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 6630#L721_T0_init [2726] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6765#L722_T0_init [2718] L722_T0_init-->L723_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 6587#L723_T0_init [2404] L723_T0_init-->L724_T0_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6588#L724_T0_init [2750] L724_T0_init-->L725_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6736#L725_T0_init [2637] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5983#L726_T0_init [1960] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 5984#L727_T0_init [2375] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5961#L728_T0_init [1948] L728_T0_init-->L729_T0_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 5935#L729_T0_init [1936] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5936#L730_T0_init [2346] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 6539#L731_T0_init [2674] L731_T0_init-->L732_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6065#L732_T0_init [2000] L732_T0_init-->L733_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6066#L733_T0_init [2634] L733_T0_init-->L734_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 6201#L734_T0_init [2080] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6202#L735_T0_init [2357] L735_T0_init-->L736_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 6550#L736_T0_init [2752] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6265#L737_T0_init [2124] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6266#L738_T0_init [2487] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6142#L739_T0_init [2046] L739_T0_init-->L740_T0_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6143#L740_T0_init [2568] L740_T0_init-->L741_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6299#L741_T0_init [2145] L741_T0_init-->L742_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6300#L742_T0_init [2448] L742_T0_init-->L743_T0_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6139#L743_T0_init [2044] L743_T0_init-->L744_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6140#L744_T0_init [2315] L744_T0_init-->L745_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 6512#L745_T0_init [2812] L745_T0_init-->L746_T0_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 6473#L746_T0_init [2280] L746_T0_init-->L747_T0_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 6421#L747_T0_init [2236] L747_T0_init-->L748_T0_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 6422#L748_T0_init [2369] L748_T0_init-->L749_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 6563#L749_T0_init [2710] L749_T0_init-->L750_T0_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 6755#L750_T0_init [2699] L750_T0_init-->L751_T0_init: Formula: (= v_meta.local_metadata.out_port_88 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_88}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 6714#L751_T0_init [2578] L751_T0_init-->L752_T0_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 6715#L752_T0_init [2615] L752_T0_init-->L753_T0_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5993#L753_T0_init [1964] L753_T0_init-->L754_T0_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 5994#L754_T0_init [2591] L754_T0_init-->L755_T0_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 6662#L755_T0_init [2484] L755_T0_init-->L756_T0_init: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 6653#L756_T0_init [2472] L756_T0_init-->L757_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_18, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_17, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 6371#L757_T0_init [2194] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 6372#L758_T0_init [2740] L758_T0_init-->L759_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_20) (< v_hdr.dfsTag.pkt_v1_curr_20 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[] 6727#L759_T0_init [2601] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 5845#L760_T0_init [1894] L760_T0_init-->L761_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (< v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 5846#L761_T0_init [2103] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 6056#L762_T0_init [1995] L762_T0_init-->L763_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_9) (< v_hdr.dfsTag.pkt_v2_curr_9 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[] 6057#L763_T0_init [2284] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 6472#L764_T0_init [2279] L764_T0_init-->L765_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (< v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 6458#L765_T0_init [2268] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 6259#L766_T0_init [2120] L766_T0_init-->L767_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_11))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[] 6260#L767_T0_init [2400] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 6582#L768_T0_init [2803] L768_T0_init-->L769_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_9))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 6362#L769_T0_init [2189] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 6363#L770_T0_init [2742] L770_T0_init-->L771_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_12) (< v_hdr.dfsTag.pkt_v4_curr_12 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[] 6390#L771_T0_init [2211] L771_T0_init-->L772_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 6391#L772_T0_init [2295] L772_T0_init-->L773_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 6042#L773_T0_init [1986] L773_T0_init-->L774_T0_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 6043#L774_T0_init [2376] L774_T0_init-->L775_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 5965#L775_T0_init [1950] L775_T0_init-->L776_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 5966#L776_T0_init [2675] L776_T0_init-->L777_T0_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 6153#L777_T0_init [2052] L777_T0_init-->L778_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 5991#L778_T0_init [1963] L778_T0_init-->L779_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 5992#L779_T0_init [2374] L779_T0_init-->L780_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_27}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 6340#L780_T0_init [2171] L780_T0_init-->L781_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_28) (< v_hdr.ff_tags.path_length_28 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  AuxVars[]  AssignedVars[] 6179#L781_T0_init [2066] L781_T0_init-->L782_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 6180#L782_T0_init [2235] L782_T0_init-->L783_T0_init: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 6420#L783_T0_init [2286] L783_T0_init-->L784_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 6483#L784_T0_init [2612] L784_T0_init-->L785_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_19) (< v_hdr.ff_tags.dfs_start_19 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[] 6564#L785_T0_init [2370] L785_T0_init-->L786_T0_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 5969#L786_T0_init [1953] L786_T0_init-->L787_T0_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 5970#L787_T0_init [2019] L787_T0_init-->L788_T0_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5967#L788_T0_init [1951] L788_T0_init-->L789_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5968#L789_T0_init [2513] L789_T0_init-->L790_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 6484#L790_T0_init [2287] L790_T0_init-->L791_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 6485#L791_T0_init [2813] L791_T0_init-->L792_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 5995#L792_T0_init [1965] L792_T0_init-->L793_T0_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_21}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 5996#L793_T0_init [2392] L793_T0_init-->L794_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 6083#L794_T0_init [2010] L794_T0_init-->L795_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 6084#L795_T0_init [2443] L795_T0_init-->L796_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 6298#L796_T0_init [2144] L796_T0_init-->L797_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 6271#L797_T0_init [2128] L797_T0_init-->L798_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 6106#L798_T0_init [2025] L798_T0_init-->L799_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 6107#L799_T0_init [2050] L799_T0_init-->L800_T0_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5945#L800_T0_init [1938] L800_T0_init-->L801_T0_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5946#L801_T0_init [2672] L801_T0_init-->L802_T0_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 5814#L802_T0_init [1884] L802_T0_init-->L803_T0_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 5816#L803_T0_init [2058] L803_T0_init-->L804_T0_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_21}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 6129#L804_T0_init [2038] L804_T0_init-->L805_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 6130#L805_T0_init [2788] L805_T0_init-->L806_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_20}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 6174#L806_T0_init [2065] L806_T0_init-->L807_T0_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 6175#L807_T0_init [2220] L807_T0_init-->L808_T0_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_21}  AuxVars[]  AssignedVars[_to_parent.action_run] 6070#L808_T0_init [2002] L808_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 6071#havocProcedureFINAL_T0_init [2780] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6133#havocProcedureEXIT_T0_init >[3040] havocProcedureEXIT_T0_init-->L870-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6134#L870-D127 [2655] L870-D127-->L870_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6523#L870_T0_init [2676] L870_T0_init-->L870_T0_init-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6635#L870_T0_init-D91 [2458] L870_T0_init-D91-->_parser_ParserImplENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5833#_parser_ParserImplENTRY_T0_init [2397] _parser_ParserImplENTRY_T0_init-->_parser_ParserImplENTRY_T0_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6573#_parser_ParserImplENTRY_T0_init-D51 [2385] _parser_ParserImplENTRY_T0_init-D51-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6574#startENTRY_T0_init [2530] startENTRY_T0_init-->L944_T0_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 6684#L944_T0_init [2548] L944_T0_init-->L945_T0_init: Formula: v_hdr.dfsTag.valid_22  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 6696#L945_T0_init [2678] L945_T0_init-->L946_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_37 v_hdr.dfsTag.pkt_v1_curr_22)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 6749#L946_T0_init [2701] L946_T0_init-->L947_T0_init: Formula: (= v_meta.local_metadata.pkt_par_35 v_hdr.dfsTag.pkt_v1_par_22)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5910#L947_T0_init [1923] L947_T0_init-->L948_T0_init: Formula: (= v_hdr.ff_tags.dfs_start_22 v_meta.local_metadata.pkt_start_30)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 5911#L948_T0_init [2003] L948_T0_init-->L948_T0_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6073#L948_T0_init-D107 [2409] L948_T0_init-D107-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6592#acceptFINAL_T0_init [2598] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6392#acceptEXIT_T0_init >[3030] acceptEXIT_T0_init-->startFINAL-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5832#startFINAL-D215 [1890] startFINAL-D215-->startFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5834#startFINAL_T0_init [2195] startFINAL_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6181#startEXIT_T0_init >[2883] startEXIT_T0_init-->_parser_ParserImplFINAL-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6182#_parser_ParserImplFINAL-D159 [2436] _parser_ParserImplFINAL-D159-->_parser_ParserImplFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6596#_parser_ParserImplFINAL_T0_init [2412] _parser_ParserImplFINAL_T0_init-->_parser_ParserImplEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6522#_parser_ParserImplEXIT_T0_init >[3063] _parser_ParserImplEXIT_T0_init-->L871-D211: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6524#L871-D211 [2635] L871-D211-->L871_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5989#L871_T0_init [2371] L871_T0_init-->L871_T0_init-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6410#L871_T0_init-D109 [2226] L871_T0_init-D109-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5988#verifyChecksumFINAL_T0_init [1962] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5990#verifyChecksumEXIT_T0_init >[2896] verifyChecksumEXIT_T0_init-->L872-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6605#L872-D209 [2437] L872-D209-->L872_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5933#L872_T0_init [2698] L872_T0_init-->L872_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6579#L872_T0_init-D37 [2390] L872_T0_init-D37-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5947#ingressENTRY_T0_init [1934] ingressENTRY_T0_init-->L816_T0_init: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 5948#L816_T0_init [2033] L816_T0_init-->L817_T0_init: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 5977#L817_T0_init [2789] L817_T0_init-->L817_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6013#L817_T0_init-D29 [1974] L817_T0_init-D29-->default_route_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6014#default_route_0.applyENTRY_T0_init [2340] default_route_0.applyENTRY_T0_init-->L672_T0_init: Formula: (not (= v_default_route_0.action_run_15 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 5976#L672_T0_init [1957] L672_T0_init-->L672-1_T0_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_21))  InVars {default_route_0.action_run=v_default_route_0.action_run_21}  OutVars{default_route_0.action_run=v_default_route_0.action_run_21}  AuxVars[]  AssignedVars[] 5979#L672-1_T0_init [2560] L672-1_T0_init-->default_route_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6701#default_route_0.applyEXIT_T0_init >[2927] default_route_0.applyEXIT_T0_init-->L817-1-D171: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5958#L817-1-D171 [1945] L817-1-D171-->L817-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5959#L817-1_T0_init [1947] L817-1_T0_init-->L852_T0_init: Formula: (not (= v_meta.local_metadata.out_port_113 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_113}  AuxVars[]  AssignedVars[] 5934#L852_T0_init [2318] L852_T0_init-->L862_T0_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 5920#L862_T0_init [2336] L862_T0_init-->L862_T0_init-D77: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6424#L862_T0_init-D77 [2241] L862_T0_init-D77-->set_out_port_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6425#set_out_port_0.applyENTRY_T0_init [2396] set_out_port_0.applyENTRY_T0_init-->L934_T0_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_19))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_19}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_19}  AuxVars[]  AssignedVars[] 6581#L934_T0_init [2516] L934_T0_init-->L934-1_T0_init: Formula: (not (= v_set_out_port_0.action_run_15 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_15}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_15}  AuxVars[]  AssignedVars[] 6008#L934-1_T0_init [2008] L934-1_T0_init-->set_out_port_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5919#set_out_port_0.applyEXIT_T0_init >[3024] set_out_port_0.applyEXIT_T0_init-->L862-1-D231: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5921#L862-1-D231 [2761] L862-1-D231-->L862-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5891#L862-1_T0_init [2596] L862-1_T0_init-->L862-1_T0_init-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6333#L862-1_T0_init-D85 [2168] L862-1_T0_init-D85-->fwd_pkt_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6334#fwd_pkt_0.applyENTRY_T0_init [2686] fwd_pkt_0.applyENTRY_T0_init-->L712_T0_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_19}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_19}  AuxVars[]  AssignedVars[] 6693#L712_T0_init [2544] L712_T0_init-->L712-1_T0_init: Formula: (not (= v_fwd_pkt_0.action_run_21 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_21}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_21}  AuxVars[]  AssignedVars[] 5908#L712-1_T0_init [1922] L712-1_T0_init-->fwd_pkt_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5909#fwd_pkt_0.applyEXIT_T0_init >[2875] fwd_pkt_0.applyEXIT_T0_init-->L815-D185: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6028#L815-D185 [2643] L815-D185-->L815_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6157#L815_T0_init [2055] L815_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6158#ingressEXIT_T0_init >[2855] ingressEXIT_T0_init-->L873-D193: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6044#L873-D193 [1989] L873-D193-->L873_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5821#L873_T0_init [2617] L873_T0_init-->L873_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6245#L873_T0_init-D57 [2110] L873_T0_init-D57-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6246#egressFINAL_T0_init [2656] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5820#egressEXIT_T0_init >[2963] egressEXIT_T0_init-->L874-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5822#L874-D225 [2758] L874-D225-->L874_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6030#L874_T0_init [2825] L874_T0_init-->L874_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6029#L874_T0_init-D67 [1981] L874_T0_init-D67-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6031#computeChecksumFINAL_T0_init [2521] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6544#computeChecksumEXIT_T0_init >[2987] computeChecksumEXIT_T0_init-->L875-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5888#L875-D143 [1911] L875-D143-->L875_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5889#L875_T0_init [2663] L875_T0_init-->L876-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 6025#L876-1_T0_init [1978] L876-1_T0_init-->L880_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 v_meta.local_metadata.pkt_par_37))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37}  AuxVars[]  AssignedVars[_p4ltl_0] 5864#L880_T0_init [1903] L880_T0_init-->L881_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_58 1))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and .cse0 v__p4ltl_1_7)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 5866#L881_T0_init [2555] L881_T0_init-->L882_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_39 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[_p4ltl_2] 6598#L882_T0_init [2416] L882_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and (not v__p4ltl_3_7) .cse0) (and v__p4ltl_3_7 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 6599#mainFINAL_T0_init [2588] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6721#mainEXIT_T0_init >[2950] mainEXIT_T0_init-->L888-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6546#L888-1-D181 [2355] L888-1-D181-->L888-1_accept_S2: Formula: (and v__p4ltl_1_8 v_hdr.dfsTag.valid_25 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[] 5794#L888-1_accept_S2 
[2023-02-06 18:48:07,020 INFO  L754   eck$LassoCheckResult]: Loop: 5794#L888-1_accept_S2 [1877] L888-1_accept_S2-->L888_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5796#L888_accept_S2 [2456] L888_accept_S2-->L888_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5797#L888_accept_S2-D40 [1879] L888_accept_S2-D40-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5798#mainENTRY_accept_S2 [2368] mainENTRY_accept_S2-->mainENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6354#mainENTRY_accept_S2-D60 [2183] mainENTRY_accept_S2-D60-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6341#havocProcedureENTRY_accept_S2 [2172] havocProcedureENTRY_accept_S2-->L720_accept_S2: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 6261#L720_accept_S2 [2121] L720_accept_S2-->L721_accept_S2: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 6262#L721_accept_S2 [2470] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6393#L722_accept_S2 [2212] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 6394#L723_accept_S2 [2711] L723_accept_S2-->L724_accept_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6750#L724_accept_S2 [2680] L724_accept_S2-->L725_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6751#L725_accept_S2 [2829] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6203#L726_accept_S2 [2082] L726_accept_S2-->L727_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 6204#L727_accept_S2 [2717] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6634#L728_accept_S2 [2457] L728_accept_S2-->L729_accept_S2: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 5937#L729_accept_S2 [1937] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5938#L730_accept_S2 [2606] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 6713#L731_accept_S2 [2576] L731_accept_S2-->L732_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6603#L732_accept_S2 [2419] L732_accept_S2-->L733_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6604#L733_accept_S2 [2734] L733_accept_S2-->L734_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 6739#L734_accept_S2 [2645] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6112#L735_accept_S2 [2028] L735_accept_S2-->L736_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 6113#L736_accept_S2 [2590] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6047#L737_accept_S2 [1990] L737_accept_S2-->L738_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 6048#L738_accept_S2 [2112] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6148#L739_accept_S2 [2049] L739_accept_S2-->L740_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6149#L740_accept_S2 [2525] L740_accept_S2-->L741_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6426#L741_accept_S2 [2243] L741_accept_S2-->L742_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6211#L742_accept_S2 [2086] L742_accept_S2-->L743_accept_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6212#L743_accept_S2 [2321] L743_accept_S2-->L744_accept_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6283#L744_accept_S2 [2135] L744_accept_S2-->L745_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6284#L745_accept_S2 [2630] L745_accept_S2-->L746_accept_S2: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 6554#L746_accept_S2 [2359] L746_accept_S2-->L747_accept_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 6005#L747_accept_S2 [1970] L747_accept_S2-->L748_accept_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 6006#L748_accept_S2 [2353] L748_accept_S2-->L749_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 6545#L749_accept_S2 [2489] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 6663#L750_accept_S2 [2783] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.local_metadata.out_port_89 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_89}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 6273#L751_accept_S2 [2130] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 6274#L752_accept_S2 [2529] L752_accept_S2-->L753_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 6683#L753_accept_S2 [2721] L753_accept_S2-->L754_accept_S2: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 6670#L754_accept_S2 [2500] L754_accept_S2-->L755_accept_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 6513#L755_accept_S2 [2319] L755_accept_S2-->L756_accept_S2: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 6185#L756_accept_S2 [2069] L756_accept_S2-->L757_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 6186#L757_accept_S2 [2323] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 6519#L758_accept_S2 [2605] L758_accept_S2-->L759_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 6624#L759_accept_S2 [2442] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 6625#L760_accept_S2 [2770] L760_accept_S2-->L761_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 6655#L761_accept_S2 [2475] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 6358#L762_accept_S2 [2187] L762_accept_S2-->L763_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_12))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 6359#L763_accept_S2 [2463] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 6644#L764_accept_S2 [2618] L764_accept_S2-->L765_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 6691#L765_accept_S2 [2539] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 6633#L766_accept_S2 [2455] L766_accept_S2-->L767_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (< v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 6577#L767_accept_S2 [2389] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 6578#L768_accept_S2 [2508] L768_accept_S2-->L769_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 6504#L769_accept_S2 [2307] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 6505#L770_accept_S2 [2775] L770_accept_S2-->L771_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 6697#L771_accept_S2 [2552] L771_accept_S2-->L772_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 6302#L772_accept_S2 [2147] L772_accept_S2-->L773_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 6303#L773_accept_S2 [2258] L773_accept_S2-->L774_accept_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 6063#L774_accept_S2 [1999] L774_accept_S2-->L775_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 6064#L775_accept_S2 [2088] L775_accept_S2-->L776_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 6215#L776_accept_S2 [2667] L776_accept_S2-->L777_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 5876#L777_accept_S2 [1906] L777_accept_S2-->L778_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 5877#L778_accept_S2 [2706] L778_accept_S2-->L779_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 6759#L779_accept_S2 [2805] L779_accept_S2-->L780_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 6664#L780_accept_S2 [2491] L780_accept_S2-->L781_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 6330#L781_accept_S2 [2166] L781_accept_S2-->L782_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 6331#L782_accept_S2 [2622] L782_accept_S2-->L783_accept_S2: Formula: (and (< v_hdr.ff_tags.is_edge_9 2) (<= 0 v_hdr.ff_tags.is_edge_9))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[] 6144#L783_accept_S2 [2047] L783_accept_S2-->L784_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 6145#L784_accept_S2 [2417] L784_accept_S2-->L785_accept_S2: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 6600#L785_accept_S2 [2809] L785_accept_S2-->L786_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 6593#L786_accept_S2 [2410] L786_accept_S2-->L787_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 6594#L787_accept_S2 [2542] L787_accept_S2-->L788_accept_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 6692#L788_accept_S2 [2728] L788_accept_S2-->L789_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 6155#L789_accept_S2 [2054] L789_accept_S2-->L790_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 6156#L790_accept_S2 [2202] L790_accept_S2-->L791_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 6380#L791_accept_S2 [2403] L791_accept_S2-->L792_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 6586#L792_accept_S2 [2483] L792_accept_S2-->L793_accept_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_20}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 6661#L793_accept_S2 [2603] L793_accept_S2-->L794_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 6687#L794_accept_S2 [2536] L794_accept_S2-->L795_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 6688#L795_accept_S2 [2557] L795_accept_S2-->L796_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 6103#L796_accept_S2 [2022] L796_accept_S2-->L797_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 6104#L797_accept_S2 [2488] L797_accept_S2-->L798_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 6474#L798_accept_S2 [2281] L798_accept_S2-->L799_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 5973#L799_accept_S2 [1954] L799_accept_S2-->L800_accept_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5974#L800_accept_S2 [2045] L800_accept_S2-->L801_accept_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 6141#L801_accept_S2 [2564] L801_accept_S2-->L802_accept_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 6652#L802_accept_S2 [2473] L802_accept_S2-->L803_accept_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 6487#L803_accept_S2 [2292] L803_accept_S2-->L804_accept_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_20}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 6488#L804_accept_S2 [2347] L804_accept_S2-->L805_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 5997#L805_accept_S2 [1966] L805_accept_S2-->L806_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_21}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 5998#L806_accept_S2 [2689] L806_accept_S2-->L807_accept_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 6166#L807_accept_S2 [2062] L807_accept_S2-->L808_accept_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_20}  AuxVars[]  AssignedVars[_to_parent.action_run] 6167#L808_accept_S2 [2629] L808_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 6735#havocProcedureFINAL_accept_S2 [2641] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6255#havocProcedureEXIT_accept_S2 >[3065] havocProcedureEXIT_accept_S2-->L870-D128: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6256#L870-D128 [2607] L870-D128-->L870_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6400#L870_accept_S2 [2469] L870_accept_S2-->L870_accept_S2-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6399#L870_accept_S2-D92 [2216] L870_accept_S2-D92-->_parser_ParserImplENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5809#_parser_ParserImplENTRY_accept_S2 [2561] _parser_ParserImplENTRY_accept_S2-->_parser_ParserImplENTRY_accept_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6616#_parser_ParserImplENTRY_accept_S2-D52 [2431] _parser_ParserImplENTRY_accept_S2-D52-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6568#startENTRY_accept_S2 [2373] startENTRY_accept_S2-->L944_accept_S2: Formula: v_hdr.ff_tags.valid_15  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 5859#L944_accept_S2 [1901] L944_accept_S2-->L945_accept_S2: Formula: v_hdr.dfsTag.valid_21  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 5860#L945_accept_S2 [2081] L945_accept_S2-->L946_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_36 v_hdr.dfsTag.pkt_v1_curr_21)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 5808#L946_accept_S2 [1882] L946_accept_S2-->L947_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_34 v_hdr.dfsTag.pkt_v1_par_21)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5810#L947_accept_S2 [2005] L947_accept_S2-->L948_accept_S2: Formula: (= v_hdr.ff_tags.dfs_start_21 v_meta.local_metadata.pkt_start_29)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 6076#L948_accept_S2 [2828] L948_accept_S2-->L948_accept_S2-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6110#L948_accept_S2-D108 [2027] L948_accept_S2-D108-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6111#acceptFINAL_accept_S2 [2795] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6748#acceptEXIT_accept_S2 >[2993] acceptEXIT_accept_S2-->startFINAL-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6418#startFINAL-D216 [2234] startFINAL-D216-->startFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6419#startFINAL_accept_S2 [2697] startFINAL_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6639#startEXIT_accept_S2 >[2845] startEXIT_accept_S2-->_parser_ParserImplFINAL-D160: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6640#_parser_ParserImplFINAL-D160 [2644] _parser_ParserImplFINAL-D160-->_parser_ParserImplFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6737#_parser_ParserImplFINAL_accept_S2 [2776] _parser_ParserImplFINAL_accept_S2-->_parser_ParserImplEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6533#_parser_ParserImplEXIT_accept_S2 >[3076] _parser_ParserImplEXIT_accept_S2-->L871-D212: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6055#L871-D212 [1994] L871-D212-->L871_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6022#L871_accept_S2 [2405] L871_accept_S2-->L871_accept_S2-D110: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6329#L871_accept_S2-D110 [2165] L871_accept_S2-D110-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6021#verifyChecksumFINAL_accept_S2 [1977] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6023#verifyChecksumEXIT_accept_S2 >[2994] verifyChecksumEXIT_accept_S2-->L872-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5999#L872-D210 [1967] L872-D210-->L872_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5843#L872_accept_S2 [2485] L872_accept_S2-->L872_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6480#L872_accept_S2-D38 [2288] L872_accept_S2-D38-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6481#ingressENTRY_accept_S2 [2646] ingressENTRY_accept_S2-->L816_accept_S2: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 6557#L816_accept_S2 [2362] L816_accept_S2-->L817_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 5940#L817_accept_S2 [2712] L817_accept_S2-->L817_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6761#L817_accept_S2-D30 [2774] L817_accept_S2-D30-->default_route_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5939#default_route_0.applyENTRY_accept_S2 [1940] default_route_0.applyENTRY_accept_S2-->L672_accept_S2: Formula: (not (= v_default_route_0.action_run_19 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 5941#L672_accept_S2 [2127] L672_accept_S2-->L672-1_accept_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_17))  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 6269#L672-1_accept_S2 [2620] L672-1_accept_S2-->default_route_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6706#default_route_0.applyEXIT_accept_S2 >[2924] default_route_0.applyEXIT_accept_S2-->L817-1-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6164#L817-1-D172 [2061] L817-1-D172-->L817-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6165#L817-1_accept_S2 [2627] L817-1_accept_S2-->L852_accept_S2: Formula: (not (= v_meta.local_metadata.out_port_103 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[] 6407#L852_accept_S2 [2224] L852_accept_S2-->L862_accept_S2: Formula: (not (= v_meta.local_metadata.is_completed_48 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  AuxVars[]  AssignedVars[] 5963#L862_accept_S2 [2523] L862_accept_S2-->L862_accept_S2-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6645#L862_accept_S2-D78 [2464] L862_accept_S2-D78-->set_out_port_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6327#set_out_port_0.applyENTRY_accept_S2 [2164] set_out_port_0.applyENTRY_accept_S2-->L934_accept_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_21))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_21}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_21}  AuxVars[]  AssignedVars[] 6328#L934_accept_S2 [2435] L934_accept_S2-->L934-1_accept_S2: Formula: (not (= v_set_out_port_0.action_run_17 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_17}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_17}  AuxVars[]  AssignedVars[] 5962#L934-1_accept_S2 [1949] L934-1_accept_S2-->set_out_port_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5964#set_out_port_0.applyEXIT_accept_S2 >[2997] set_out_port_0.applyEXIT_accept_S2-->L862-1-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6012#L862-1-D232 [2161] L862-1-D232-->L862-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6151#L862-1_accept_S2 [2059] L862-1_accept_S2-->L862-1_accept_S2-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6161#L862-1_accept_S2-D86 [2349] L862-1_accept_S2-D86-->fwd_pkt_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6375#fwd_pkt_0.applyENTRY_accept_S2 [2198] fwd_pkt_0.applyENTRY_accept_S2-->L712_accept_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_15))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  AuxVars[]  AssignedVars[] 6237#L712_accept_S2 [2102] L712_accept_S2-->L712-1_accept_S2: Formula: (not (= v_fwd_pkt_0.action_run_17 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  AuxVars[]  AssignedVars[] 6152#L712-1_accept_S2 [2192] L712-1_accept_S2-->fwd_pkt_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6367#fwd_pkt_0.applyEXIT_accept_S2 >[3060] fwd_pkt_0.applyEXIT_accept_S2-->L815-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6447#L815-D186 [2262] L815-D186-->L815_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6448#L815_accept_S2 [2289] L815_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6482#ingressEXIT_accept_S2 >[2947] ingressEXIT_accept_S2-->L873-D194: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5847#L873-D194 [1895] L873-D194-->L873_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5848#L873_accept_S2 [1930] L873_accept_S2-->L873_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5928#L873_accept_S2-D58 [2739] L873_accept_S2-D58-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6119#egressFINAL_accept_S2 [2031] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6120#egressEXIT_accept_S2 >[2889] egressEXIT_accept_S2-->L874-D226: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6376#L874-D226 [2199] L874-D226-->L874_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6060#L874_accept_S2 [2352] L874_accept_S2-->L874_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6187#L874_accept_S2-D68 [2070] L874_accept_S2-D68-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6059#computeChecksumFINAL_accept_S2 [1997] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6061#computeChecksumEXIT_accept_S2 >[3071] computeChecksumEXIT_accept_S2-->L875-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6674#L875-D144 [2509] L875-D144-->L875_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5899#L875_accept_S2 [1918] L875_accept_S2-->L876-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 5901#L876-1_accept_S2 [2215] L876-1_accept_S2-->L880_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 v_meta.local_metadata.pkt_par_38))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[_p4ltl_0] 6398#L880_accept_S2 [2439] L880_accept_S2-->L881_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_57 1))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 6621#L881_accept_S2 [2496] L881_accept_S2-->L882_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_36 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[_p4ltl_2] 6667#L882_accept_S2 [2665] L882_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and (not v__p4ltl_3_6) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  AuxVars[]  AssignedVars[_p4ltl_3] 6146#mainFINAL_accept_S2 [2048] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6147#mainEXIT_accept_S2 >[3074] mainEXIT_accept_S2-->L888-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6500#L888-1-D182 [2304] L888-1-D182-->L888-1_accept_S2: Formula: (and (or v__p4ltl_3_8 v__p4ltl_2_8) v_hdr.dfsTag.valid_23)  InVars {_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  AuxVars[]  AssignedVars[] 5794#L888-1_accept_S2 
[2023-02-06 18:48:07,021 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:48:07,021 INFO  L85        PathProgramCache]: Analyzing trace with hash 788464577, now seen corresponding path program 1 times
[2023-02-06 18:48:07,021 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:48:07,021 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1250062564]
[2023-02-06 18:48:07,021 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:48:07,021 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:48:07,033 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,159 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:07,167 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,198 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:07,201 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,210 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:48:07,211 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,216 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:07,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,219 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:48:07,219 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,220 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:48:07,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:48:07,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,238 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 18:48:07,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,243 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:48:07,243 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 18:48:07,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 18:48:07,251 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,252 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-02-06 18:48:07,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:07,254 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:48:07,254 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:48:07,254 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1250062564]
[2023-02-06 18:48:07,255 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1250062564] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:48:07,255 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:48:07,255 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 18:48:07,255 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1256314755]
[2023-02-06 18:48:07,255 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:48:07,255 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:48:07,255 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:48:07,256 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 18:48:07,256 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=38, Invalid=94, Unknown=0, NotChecked=0, Total=132
[2023-02-06 18:48:07,256 INFO  L87              Difference]: Start difference. First operand 1003 states and 1104 transitions. cyclomatic complexity: 103 Second operand  has 12 states, 11 states have (on average 13.363636363636363) internal successors, (147), 4 states have internal predecessors, (147), 2 states have call successors, (13), 9 states have call predecessors, (13), 3 states have return successors, (12), 3 states have call predecessors, (12), 2 states have call successors, (12)
[2023-02-06 18:48:12,481 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:48:12,481 INFO  L93              Difference]: Finished difference Result 3435 states and 4530 transitions.
[2023-02-06 18:48:12,481 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 64 states. 
[2023-02-06 18:48:12,481 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3435 states and 4530 transitions.
[2023-02-06 18:48:12,496 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 18:48:12,508 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3435 states to 3435 states and 4530 transitions.
[2023-02-06 18:48:12,508 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1716
[2023-02-06 18:48:12,509 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1716
[2023-02-06 18:48:12,509 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3435 states and 4530 transitions.
[2023-02-06 18:48:12,515 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:48:12,515 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3435 states and 4530 transitions.
[2023-02-06 18:48:12,516 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3435 states and 4530 transitions.
[2023-02-06 18:48:12,535 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3435 to 1025.
[2023-02-06 18:48:12,536 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1025 states, 770 states have (on average 1.1324675324675324) internal successors, (872), 770 states have internal predecessors, (872), 123 states have call successors, (123), 123 states have call predecessors, (123), 132 states have return successors, (132), 132 states have call predecessors, (132), 122 states have call successors, (132)
[2023-02-06 18:48:12,537 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1025 states to 1025 states and 1127 transitions.
[2023-02-06 18:48:12,537 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1025 states and 1127 transitions.
[2023-02-06 18:48:12,538 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1025 states and 1127 transitions.
[2023-02-06 18:48:12,538 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 18:48:12,538 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1025 states and 1127 transitions.
[2023-02-06 18:48:12,539 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:48:12,539 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:48:12,539 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:48:12,540 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:12,540 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:12,541 INFO  L752   eck$LassoCheckResult]: Stem: 10727#ULTIMATE.startENTRY_NONWA [1975] ULTIMATE.startENTRY_NONWA-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10944#L888-1_T0_init [2237] L888-1_T0_init-->L888_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10794#L888_T0_init [2608] L888_T0_init-->L888_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11559#L888_T0_init-D39 [2447] L888_T0_init-D39-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10744#mainENTRY_T0_init [2329] mainENTRY_T0_init-->mainENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11457#mainENTRY_T0_init-D59 [2773] mainENTRY_T0_init-D59-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11199#havocProcedureENTRY_T0_init [2125] havocProcedureENTRY_T0_init-->L720_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 11200#L720_T0_init [2451] L720_T0_init-->L721_T0_init: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 11562#L721_T0_init [2726] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11703#L722_T0_init [2718] L722_T0_init-->L723_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 11519#L723_T0_init [2404] L723_T0_init-->L724_T0_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11520#L724_T0_init [2750] L724_T0_init-->L725_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11673#L725_T0_init [2637] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10915#L726_T0_init [1960] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 10916#L727_T0_init [2375] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10893#L728_T0_init [1948] L728_T0_init-->L729_T0_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 10872#L729_T0_init [1936] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10873#L730_T0_init [2346] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 11471#L731_T0_init [2674] L731_T0_init-->L732_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10994#L732_T0_init [2000] L732_T0_init-->L733_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10995#L733_T0_init [2634] L733_T0_init-->L734_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 11132#L734_T0_init [2080] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11133#L735_T0_init [2357] L735_T0_init-->L736_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 11484#L736_T0_init [2752] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11196#L737_T0_init [2124] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 11197#L738_T0_init [2487] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11072#L739_T0_init [2046] L739_T0_init-->L740_T0_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 11073#L740_T0_init [2568] L740_T0_init-->L741_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11230#L741_T0_init [2145] L741_T0_init-->L742_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11231#L742_T0_init [2448] L742_T0_init-->L743_T0_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11069#L743_T0_init [2044] L743_T0_init-->L744_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11070#L744_T0_init [2315] L744_T0_init-->L745_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11444#L745_T0_init [2812] L745_T0_init-->L746_T0_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 11405#L746_T0_init [2280] L746_T0_init-->L747_T0_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 11353#L747_T0_init [2236] L747_T0_init-->L748_T0_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 11354#L748_T0_init [2369] L748_T0_init-->L749_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11495#L749_T0_init [2710] L749_T0_init-->L750_T0_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 11693#L750_T0_init [2699] L750_T0_init-->L751_T0_init: Formula: (= v_meta.local_metadata.out_port_88 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_88}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 11648#L751_T0_init [2578] L751_T0_init-->L752_T0_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 11649#L752_T0_init [2615] L752_T0_init-->L753_T0_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10922#L753_T0_init [1964] L753_T0_init-->L754_T0_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 10923#L754_T0_init [2591] L754_T0_init-->L755_T0_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 11594#L755_T0_init [2484] L755_T0_init-->L756_T0_init: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 11585#L756_T0_init [2472] L756_T0_init-->L757_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_18, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_17, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 11302#L757_T0_init [2194] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 11303#L758_T0_init [2740] L758_T0_init-->L759_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_20) (< v_hdr.dfsTag.pkt_v1_curr_20 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[] 11662#L759_T0_init [2601] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 10774#L760_T0_init [1894] L760_T0_init-->L761_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (< v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 10775#L761_T0_init [2103] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 10985#L762_T0_init [1995] L762_T0_init-->L763_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_9) (< v_hdr.dfsTag.pkt_v2_curr_9 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[] 10986#L763_T0_init [2284] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 11404#L764_T0_init [2279] L764_T0_init-->L765_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (< v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 11390#L765_T0_init [2268] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 11190#L766_T0_init [2120] L766_T0_init-->L767_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_11))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[] 11191#L767_T0_init [2400] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 11514#L768_T0_init [2803] L768_T0_init-->L769_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_9))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 11293#L769_T0_init [2189] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 11294#L770_T0_init [2742] L770_T0_init-->L771_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_12) (< v_hdr.dfsTag.pkt_v4_curr_12 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[] 11322#L771_T0_init [2211] L771_T0_init-->L772_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 11323#L772_T0_init [2295] L772_T0_init-->L773_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 10971#L773_T0_init [1986] L773_T0_init-->L774_T0_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10972#L774_T0_init [2376] L774_T0_init-->L775_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 10894#L775_T0_init [1950] L775_T0_init-->L776_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 10895#L776_T0_init [2675] L776_T0_init-->L777_T0_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 11083#L777_T0_init [2052] L777_T0_init-->L778_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 10920#L778_T0_init [1963] L778_T0_init-->L779_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 10921#L779_T0_init [2374] L779_T0_init-->L780_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_27}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 11271#L780_T0_init [2171] L780_T0_init-->L781_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_28) (< v_hdr.ff_tags.path_length_28 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  AuxVars[]  AssignedVars[] 11109#L781_T0_init [2066] L781_T0_init-->L782_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 11110#L782_T0_init [2235] L782_T0_init-->L783_T0_init: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 11352#L783_T0_init [2286] L783_T0_init-->L784_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 11415#L784_T0_init [2612] L784_T0_init-->L785_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_19) (< v_hdr.ff_tags.dfs_start_19 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[] 11496#L785_T0_init [2370] L785_T0_init-->L786_T0_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 10898#L786_T0_init [1953] L786_T0_init-->L787_T0_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 10899#L787_T0_init [2019] L787_T0_init-->L788_T0_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10896#L788_T0_init [1951] L788_T0_init-->L789_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 10897#L789_T0_init [2513] L789_T0_init-->L790_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 11416#L790_T0_init [2287] L790_T0_init-->L791_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 11417#L791_T0_init [2813] L791_T0_init-->L792_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 10924#L792_T0_init [1965] L792_T0_init-->L793_T0_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_21}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 10925#L793_T0_init [2392] L793_T0_init-->L794_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 11012#L794_T0_init [2010] L794_T0_init-->L795_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 11013#L795_T0_init [2443] L795_T0_init-->L796_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 11229#L796_T0_init [2144] L796_T0_init-->L797_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 11202#L797_T0_init [2128] L797_T0_init-->L798_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 11035#L798_T0_init [2025] L798_T0_init-->L799_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 11036#L799_T0_init [2050] L799_T0_init-->L800_T0_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10874#L800_T0_init [1938] L800_T0_init-->L801_T0_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10875#L801_T0_init [2672] L801_T0_init-->L802_T0_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 10743#L802_T0_init [1884] L802_T0_init-->L803_T0_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 10745#L803_T0_init [2058] L803_T0_init-->L804_T0_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_21}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 11058#L804_T0_init [2038] L804_T0_init-->L805_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 11059#L805_T0_init [2788] L805_T0_init-->L806_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_20}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 11104#L806_T0_init [2065] L806_T0_init-->L807_T0_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 11105#L807_T0_init [2220] L807_T0_init-->L808_T0_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_21}  AuxVars[]  AssignedVars[_to_parent.action_run] 10999#L808_T0_init [2002] L808_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 11000#havocProcedureFINAL_T0_init [2780] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11062#havocProcedureEXIT_T0_init >[3040] havocProcedureEXIT_T0_init-->L870-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11063#L870-D127 [2655] L870-D127-->L870_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11455#L870_T0_init [2676] L870_T0_init-->L870_T0_init-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11567#L870_T0_init-D91 [2458] L870_T0_init-D91-->_parser_ParserImplENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10762#_parser_ParserImplENTRY_T0_init [2397] _parser_ParserImplENTRY_T0_init-->_parser_ParserImplENTRY_T0_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11505#_parser_ParserImplENTRY_T0_init-D51 [2385] _parser_ParserImplENTRY_T0_init-D51-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11506#startENTRY_T0_init [2530] startENTRY_T0_init-->L944_T0_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 11616#L944_T0_init [2548] L944_T0_init-->L945_T0_init: Formula: v_hdr.dfsTag.valid_22  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 11628#L945_T0_init [2678] L945_T0_init-->L946_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_37 v_hdr.dfsTag.pkt_v1_curr_22)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11687#L946_T0_init [2701] L946_T0_init-->L947_T0_init: Formula: (= v_meta.local_metadata.pkt_par_35 v_hdr.dfsTag.pkt_v1_par_22)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10839#L947_T0_init [1923] L947_T0_init-->L948_T0_init: Formula: (= v_hdr.ff_tags.dfs_start_22 v_meta.local_metadata.pkt_start_30)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 10840#L948_T0_init [2003] L948_T0_init-->L948_T0_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11002#L948_T0_init-D107 [2409] L948_T0_init-D107-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11524#acceptFINAL_T0_init [2598] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11324#acceptEXIT_T0_init >[3030] acceptEXIT_T0_init-->startFINAL-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10761#startFINAL-D215 [1890] startFINAL-D215-->startFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10763#startFINAL_T0_init [2195] startFINAL_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11111#startEXIT_T0_init >[2883] startEXIT_T0_init-->_parser_ParserImplFINAL-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11112#_parser_ParserImplFINAL-D159 [2436] _parser_ParserImplFINAL-D159-->_parser_ParserImplFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11528#_parser_ParserImplFINAL_T0_init [2412] _parser_ParserImplFINAL_T0_init-->_parser_ParserImplEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11454#_parser_ParserImplEXIT_T0_init >[3063] _parser_ParserImplEXIT_T0_init-->L871-D211: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11456#L871-D211 [2635] L871-D211-->L871_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10918#L871_T0_init [2371] L871_T0_init-->L871_T0_init-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11342#L871_T0_init-D109 [2226] L871_T0_init-D109-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10917#verifyChecksumFINAL_T0_init [1962] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10919#verifyChecksumEXIT_T0_init >[2896] verifyChecksumEXIT_T0_init-->L872-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11537#L872-D209 [2437] L872-D209-->L872_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10862#L872_T0_init [2698] L872_T0_init-->L872_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11511#L872_T0_init-D37 [2390] L872_T0_init-D37-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10876#ingressENTRY_T0_init [1934] ingressENTRY_T0_init-->L816_T0_init: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 10877#L816_T0_init [2034] L816_T0_init-->L823_T0_init: Formula: (not (= v_meta.local_metadata.pkt_start_26 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 10880#L823_T0_init [1944] L823_T0_init-->L823-1_T0_init: Formula: (not (= v_meta.local_metadata.pkt_curr_35 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[] 10882#L823-1_T0_init [2380] L823-1_T0_init-->L823-1_T0_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11461#L823-1_T0_init-D83 [2335] L823-1_T0_init-D83-->_curr_eq_ingress.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11321#_curr_eq_ingress.applyENTRY_T0_init [2210] _curr_eq_ingress.applyENTRY_T0_init-->L437_T0_init: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_19))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_19}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_19}  AuxVars[]  AssignedVars[] 11252#L437_T0_init [2159] L437_T0_init-->L437-1_T0_init: Formula: (not (= v__curr_eq_ingress.action_run_17 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_17}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_17}  AuxVars[]  AssignedVars[] 11253#L437-1_T0_init [2820] L437-1_T0_init-->_curr_eq_ingress.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11098#_curr_eq_ingress.applyEXIT_T0_init >[3075] _curr_eq_ingress.applyEXIT_T0_init-->L826-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11099#L826-D217 [2154] L826-D217-->L826_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11246#L826_T0_init [2549] L826_T0_init-->L828_T0_init: Formula: (= v_meta.local_metadata.out_port_98 5)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_98}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_98}  AuxVars[]  AssignedVars[] 10813#L828_T0_init [2245] L828_T0_init-->L828_T0_init-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10812#L828_T0_init-D79 [1907] L828_T0_init-D79-->_hit_depth.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10814#_hit_depth.applyENTRY_T0_init [2690] _hit_depth.applyENTRY_T0_init-->L459_T0_init: Formula: (= _hit_depth.action._send_on_parent_0 v__hit_depth.action_run_20)  InVars {_hit_depth.action_run=v__hit_depth.action_run_20}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_20}  AuxVars[]  AssignedVars[] 11009#L459_T0_init [2695] L459_T0_init-->L459_T0_init-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11609#L459_T0_init-D119 [2512] L459_T0_init-D119-->_send_on_parent_0ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11610#_send_on_parent_0ENTRY_T0_init [2746] _send_on_parent_0ENTRY_T0_init-->L529_T0_init: Formula: (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_45)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 11705#L529_T0_init [2725] L529_T0_init-->_send_on_parent_0FINAL_T0_init: Formula: (= v_meta.local_metadata.is_completed_65 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 11008#_send_on_parent_0FINAL_T0_init [2007] _send_on_parent_0FINAL_T0_init-->_send_on_parent_0EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11010#_send_on_parent_0EXIT_T0_init >[2850] _send_on_parent_0EXIT_T0_init-->L461-1-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11266#L461-1-D165 [2169] L461-1-D165-->L461-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11267#L461-1_T0_init [2381] L461-1_T0_init-->_hit_depth.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11503#_hit_depth.applyEXIT_T0_init >[2899] _hit_depth.applyEXIT_T0_init-->L827-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11742#L827-D163 [1980] L827-D163-->L827_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11741#L827_T0_init [2300] L827_T0_init-->L830_T0_init: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 11738#L830_T0_init [1932] L830_T0_init-->L853_T0_init: Formula: (= v_meta.local_metadata.is_completed_53 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 11574#L853_T0_init [2462] L853_T0_init-->L852_T0_init: Formula: (not (= v_meta.local_metadata.out_port_115 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  AuxVars[]  AssignedVars[] 11575#L852_T0_init [2317] L852_T0_init-->L859_T0_init: Formula: (= v_meta.local_metadata.is_completed_41 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[] 11286#L859_T0_init [2694] L859_T0_init-->L859_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11663#L859_T0_init-D25 [2602] L859_T0_init-D25-->fwd_parent_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11423#fwd_parent_0.applyENTRY_T0_init [2297] fwd_parent_0.applyENTRY_T0_init-->L700_T0_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 11424#L700_T0_init [2669] L700_T0_init-->L700-1_T0_init: Formula: (not (= v_fwd_parent_0.action_run_15 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  AuxVars[]  AssignedVars[] 11287#L700-1_T0_init [2648] L700-1_T0_init-->fwd_parent_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11664#fwd_parent_0.applyEXIT_T0_init >[3070] fwd_parent_0.applyEXIT_T0_init-->L815-D213: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11118#L815-D213 [2072] L815-D213-->L815_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11119#L815_T0_init [2055] L815_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11731#ingressEXIT_T0_init >[2855] ingressEXIT_T0_init-->L873-D193: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11730#L873-D193 [1989] L873-D193-->L873_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11727#L873_T0_init [2617] L873_T0_init-->L873_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11728#L873_T0_init-D57 [2110] L873_T0_init-D57-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11729#egressFINAL_T0_init [2656] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11726#egressEXIT_T0_init >[2963] egressEXIT_T0_init-->L874-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11725#L874-D225 [2758] L874-D225-->L874_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11722#L874_T0_init [2825] L874_T0_init-->L874_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11723#L874_T0_init-D67 [1981] L874_T0_init-D67-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11724#computeChecksumFINAL_T0_init [2521] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11721#computeChecksumEXIT_T0_init >[2987] computeChecksumEXIT_T0_init-->L875-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11720#L875-D143 [1911] L875-D143-->L875_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11682#L875_T0_init [2663] L875_T0_init-->L876-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 10954#L876-1_T0_init [1978] L876-1_T0_init-->L880_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 v_meta.local_metadata.pkt_par_37))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37}  AuxVars[]  AssignedVars[_p4ltl_0] 10793#L880_T0_init [1903] L880_T0_init-->L881_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_58 1))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and .cse0 v__p4ltl_1_7)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 10795#L881_T0_init [2555] L881_T0_init-->L882_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_39 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[_p4ltl_2] 11530#L882_T0_init [2416] L882_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and (not v__p4ltl_3_7) .cse0) (and v__p4ltl_3_7 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 11531#mainFINAL_T0_init [2588] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11665#mainEXIT_T0_init >[2950] mainEXIT_T0_init-->L888-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11666#L888-1-D181 [2355] L888-1-D181-->L888-1_accept_S2: Formula: (and v__p4ltl_1_8 v_hdr.dfsTag.valid_25 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[] 10726#L888-1_accept_S2 
[2023-02-06 18:48:12,542 INFO  L754   eck$LassoCheckResult]: Loop: 10726#L888-1_accept_S2 [1877] L888-1_accept_S2-->L888_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10728#L888_accept_S2 [2456] L888_accept_S2-->L888_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10729#L888_accept_S2-D40 [1879] L888_accept_S2-D40-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10730#mainENTRY_accept_S2 [2368] mainENTRY_accept_S2-->mainENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11285#mainENTRY_accept_S2-D60 [2183] mainENTRY_accept_S2-D60-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11272#havocProcedureENTRY_accept_S2 [2172] havocProcedureENTRY_accept_S2-->L720_accept_S2: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 11192#L720_accept_S2 [2121] L720_accept_S2-->L721_accept_S2: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 11193#L721_accept_S2 [2470] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11325#L722_accept_S2 [2212] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 11326#L723_accept_S2 [2711] L723_accept_S2-->L724_accept_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11688#L724_accept_S2 [2680] L724_accept_S2-->L725_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11689#L725_accept_S2 [2829] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11134#L726_accept_S2 [2082] L726_accept_S2-->L727_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 11135#L727_accept_S2 [2717] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11566#L728_accept_S2 [2457] L728_accept_S2-->L729_accept_S2: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 10867#L729_accept_S2 [1937] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10868#L730_accept_S2 [2606] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 11647#L731_accept_S2 [2576] L731_accept_S2-->L732_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11535#L732_accept_S2 [2419] L732_accept_S2-->L733_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11536#L733_accept_S2 [2734] L733_accept_S2-->L734_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 11676#L734_accept_S2 [2645] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11041#L735_accept_S2 [2028] L735_accept_S2-->L736_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 11042#L736_accept_S2 [2590] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10979#L737_accept_S2 [1990] L737_accept_S2-->L738_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 10980#L738_accept_S2 [2112] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11078#L739_accept_S2 [2049] L739_accept_S2-->L740_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11079#L740_accept_S2 [2525] L740_accept_S2-->L741_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11358#L741_accept_S2 [2243] L741_accept_S2-->L742_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11142#L742_accept_S2 [2086] L742_accept_S2-->L743_accept_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11143#L743_accept_S2 [2321] L743_accept_S2-->L744_accept_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11217#L744_accept_S2 [2135] L744_accept_S2-->L745_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11218#L745_accept_S2 [2630] L745_accept_S2-->L746_accept_S2: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 11486#L746_accept_S2 [2359] L746_accept_S2-->L747_accept_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 10934#L747_accept_S2 [1970] L747_accept_S2-->L748_accept_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 10935#L748_accept_S2 [2353] L748_accept_S2-->L749_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 11477#L749_accept_S2 [2489] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 11595#L750_accept_S2 [2783] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.local_metadata.out_port_89 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_89}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 11204#L751_accept_S2 [2130] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 11205#L752_accept_S2 [2529] L752_accept_S2-->L753_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 11615#L753_accept_S2 [2721] L753_accept_S2-->L754_accept_S2: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 11602#L754_accept_S2 [2500] L754_accept_S2-->L755_accept_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 11445#L755_accept_S2 [2319] L755_accept_S2-->L756_accept_S2: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 11115#L756_accept_S2 [2069] L756_accept_S2-->L757_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 11116#L757_accept_S2 [2323] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 11451#L758_accept_S2 [2605] L758_accept_S2-->L759_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 11556#L759_accept_S2 [2442] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 11557#L760_accept_S2 [2770] L760_accept_S2-->L761_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 11587#L761_accept_S2 [2475] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 11289#L762_accept_S2 [2187] L762_accept_S2-->L763_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_12))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 11290#L763_accept_S2 [2463] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 11576#L764_accept_S2 [2618] L764_accept_S2-->L765_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 11623#L765_accept_S2 [2539] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 11565#L766_accept_S2 [2455] L766_accept_S2-->L767_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (< v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 11509#L767_accept_S2 [2389] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 11510#L768_accept_S2 [2508] L768_accept_S2-->L769_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 11436#L769_accept_S2 [2307] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 11437#L770_accept_S2 [2775] L770_accept_S2-->L771_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 11629#L771_accept_S2 [2552] L771_accept_S2-->L772_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 11233#L772_accept_S2 [2147] L772_accept_S2-->L773_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 11234#L773_accept_S2 [2258] L773_accept_S2-->L774_accept_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10992#L774_accept_S2 [1999] L774_accept_S2-->L775_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 10993#L775_accept_S2 [2088] L775_accept_S2-->L776_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 11147#L776_accept_S2 [2667] L776_accept_S2-->L777_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 10805#L777_accept_S2 [1906] L777_accept_S2-->L778_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 10806#L778_accept_S2 [2706] L778_accept_S2-->L779_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 11698#L779_accept_S2 [2805] L779_accept_S2-->L780_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 11596#L780_accept_S2 [2491] L780_accept_S2-->L781_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 11261#L781_accept_S2 [2166] L781_accept_S2-->L782_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 11262#L782_accept_S2 [2622] L782_accept_S2-->L783_accept_S2: Formula: (and (< v_hdr.ff_tags.is_edge_9 2) (<= 0 v_hdr.ff_tags.is_edge_9))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[] 11076#L783_accept_S2 [2047] L783_accept_S2-->L784_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 11077#L784_accept_S2 [2417] L784_accept_S2-->L785_accept_S2: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 11532#L785_accept_S2 [2809] L785_accept_S2-->L786_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 11525#L786_accept_S2 [2410] L786_accept_S2-->L787_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 11526#L787_accept_S2 [2542] L787_accept_S2-->L788_accept_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 11624#L788_accept_S2 [2728] L788_accept_S2-->L789_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 11085#L789_accept_S2 [2054] L789_accept_S2-->L790_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 11086#L790_accept_S2 [2202] L790_accept_S2-->L791_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 11311#L791_accept_S2 [2403] L791_accept_S2-->L792_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 11518#L792_accept_S2 [2483] L792_accept_S2-->L793_accept_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_20}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 11593#L793_accept_S2 [2603] L793_accept_S2-->L794_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 11619#L794_accept_S2 [2536] L794_accept_S2-->L795_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 11620#L795_accept_S2 [2557] L795_accept_S2-->L796_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 11032#L796_accept_S2 [2022] L796_accept_S2-->L797_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 11033#L797_accept_S2 [2488] L797_accept_S2-->L798_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 11406#L798_accept_S2 [2281] L798_accept_S2-->L799_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 10902#L799_accept_S2 [1954] L799_accept_S2-->L800_accept_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10903#L800_accept_S2 [2045] L800_accept_S2-->L801_accept_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 11071#L801_accept_S2 [2564] L801_accept_S2-->L802_accept_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 11584#L802_accept_S2 [2473] L802_accept_S2-->L803_accept_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 11419#L803_accept_S2 [2292] L803_accept_S2-->L804_accept_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_20}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 11420#L804_accept_S2 [2347] L804_accept_S2-->L805_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 10926#L805_accept_S2 [1966] L805_accept_S2-->L806_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_21}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 10927#L806_accept_S2 [2689] L806_accept_S2-->L807_accept_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 11096#L807_accept_S2 [2062] L807_accept_S2-->L808_accept_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_20}  AuxVars[]  AssignedVars[_to_parent.action_run] 11097#L808_accept_S2 [2629] L808_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 11672#havocProcedureFINAL_accept_S2 [2641] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11186#havocProcedureEXIT_accept_S2 >[3065] havocProcedureEXIT_accept_S2-->L870-D128: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11187#L870-D128 [2607] L870-D128-->L870_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11333#L870_accept_S2 [2469] L870_accept_S2-->L870_accept_S2-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11332#L870_accept_S2-D92 [2216] L870_accept_S2-D92-->_parser_ParserImplENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10738#_parser_ParserImplENTRY_accept_S2 [2561] _parser_ParserImplENTRY_accept_S2-->_parser_ParserImplENTRY_accept_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11548#_parser_ParserImplENTRY_accept_S2-D52 [2431] _parser_ParserImplENTRY_accept_S2-D52-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11500#startENTRY_accept_S2 [2373] startENTRY_accept_S2-->L944_accept_S2: Formula: v_hdr.ff_tags.valid_15  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 10791#L944_accept_S2 [1901] L944_accept_S2-->L945_accept_S2: Formula: v_hdr.dfsTag.valid_21  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 10792#L945_accept_S2 [2081] L945_accept_S2-->L946_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_36 v_hdr.dfsTag.pkt_v1_curr_21)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 10737#L946_accept_S2 [1882] L946_accept_S2-->L947_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_34 v_hdr.dfsTag.pkt_v1_par_21)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10739#L947_accept_S2 [2005] L947_accept_S2-->L948_accept_S2: Formula: (= v_hdr.ff_tags.dfs_start_21 v_meta.local_metadata.pkt_start_29)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 11005#L948_accept_S2 [2828] L948_accept_S2-->L948_accept_S2-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11039#L948_accept_S2-D108 [2027] L948_accept_S2-D108-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11040#acceptFINAL_accept_S2 [2795] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11686#acceptEXIT_accept_S2 >[2993] acceptEXIT_accept_S2-->startFINAL-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11350#startFINAL-D216 [2234] startFINAL-D216-->startFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11351#startFINAL_accept_S2 [2697] startFINAL_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11571#startEXIT_accept_S2 >[2845] startEXIT_accept_S2-->_parser_ParserImplFINAL-D160: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11572#_parser_ParserImplFINAL-D160 [2644] _parser_ParserImplFINAL-D160-->_parser_ParserImplFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11674#_parser_ParserImplFINAL_accept_S2 [2776] _parser_ParserImplFINAL_accept_S2-->_parser_ParserImplEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11465#_parser_ParserImplEXIT_accept_S2 >[3076] _parser_ParserImplEXIT_accept_S2-->L871-D212: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10981#L871-D212 [1994] L871-D212-->L871_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10951#L871_accept_S2 [2405] L871_accept_S2-->L871_accept_S2-D110: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11260#L871_accept_S2-D110 [2165] L871_accept_S2-D110-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10950#verifyChecksumFINAL_accept_S2 [1977] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10952#verifyChecksumEXIT_accept_S2 >[2994] verifyChecksumEXIT_accept_S2-->L872-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10928#L872-D210 [1967] L872-D210-->L872_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10769#L872_accept_S2 [2485] L872_accept_S2-->L872_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11413#L872_accept_S2-D38 [2288] L872_accept_S2-D38-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11414#ingressENTRY_accept_S2 [2646] ingressENTRY_accept_S2-->L816_accept_S2: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 11489#L816_accept_S2 [2362] L816_accept_S2-->L817_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 10870#L817_accept_S2 [2712] L817_accept_S2-->L817_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11700#L817_accept_S2-D30 [2774] L817_accept_S2-D30-->default_route_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10869#default_route_0.applyENTRY_accept_S2 [1940] default_route_0.applyENTRY_accept_S2-->L672_accept_S2: Formula: (not (= v_default_route_0.action_run_19 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 10871#L672_accept_S2 [2127] L672_accept_S2-->L672-1_accept_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_17))  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 11198#L672-1_accept_S2 [2620] L672-1_accept_S2-->default_route_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11640#default_route_0.applyEXIT_accept_S2 >[2924] default_route_0.applyEXIT_accept_S2-->L817-1-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11094#L817-1-D172 [2061] L817-1-D172-->L817-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11095#L817-1_accept_S2 [2627] L817-1_accept_S2-->L852_accept_S2: Formula: (not (= v_meta.local_metadata.out_port_103 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[] 11339#L852_accept_S2 [2224] L852_accept_S2-->L862_accept_S2: Formula: (not (= v_meta.local_metadata.is_completed_48 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  AuxVars[]  AssignedVars[] 10891#L862_accept_S2 [2523] L862_accept_S2-->L862_accept_S2-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11577#L862_accept_S2-D78 [2464] L862_accept_S2-D78-->set_out_port_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11258#set_out_port_0.applyENTRY_accept_S2 [2164] set_out_port_0.applyENTRY_accept_S2-->L934_accept_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_21))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_21}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_21}  AuxVars[]  AssignedVars[] 11259#L934_accept_S2 [2435] L934_accept_S2-->L934-1_accept_S2: Formula: (not (= v_set_out_port_0.action_run_17 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_17}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_17}  AuxVars[]  AssignedVars[] 10890#L934-1_accept_S2 [1949] L934-1_accept_S2-->set_out_port_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10892#set_out_port_0.applyEXIT_accept_S2 >[2997] set_out_port_0.applyEXIT_accept_S2-->L862-1-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10941#L862-1-D232 [2161] L862-1-D232-->L862-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11081#L862-1_accept_S2 [2059] L862-1_accept_S2-->L862-1_accept_S2-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11091#L862-1_accept_S2-D86 [2349] L862-1_accept_S2-D86-->fwd_pkt_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11306#fwd_pkt_0.applyENTRY_accept_S2 [2198] fwd_pkt_0.applyENTRY_accept_S2-->L712_accept_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_15))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  AuxVars[]  AssignedVars[] 11168#L712_accept_S2 [2102] L712_accept_S2-->L712-1_accept_S2: Formula: (not (= v_fwd_pkt_0.action_run_17 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  AuxVars[]  AssignedVars[] 11082#L712-1_accept_S2 [2192] L712-1_accept_S2-->fwd_pkt_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11298#fwd_pkt_0.applyEXIT_accept_S2 >[3060] fwd_pkt_0.applyEXIT_accept_S2-->L815-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11379#L815-D186 [2262] L815-D186-->L815_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11380#L815_accept_S2 [2289] L815_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11412#ingressEXIT_accept_S2 >[2947] ingressEXIT_accept_S2-->L873-D194: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10776#L873-D194 [1895] L873-D194-->L873_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10777#L873_accept_S2 [1930] L873_accept_S2-->L873_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10857#L873_accept_S2-D58 [2739] L873_accept_S2-D58-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11048#egressFINAL_accept_S2 [2031] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11049#egressEXIT_accept_S2 >[2889] egressEXIT_accept_S2-->L874-D226: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11307#L874-D226 [2199] L874-D226-->L874_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10989#L874_accept_S2 [2352] L874_accept_S2-->L874_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11117#L874_accept_S2-D68 [2070] L874_accept_S2-D68-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10988#computeChecksumFINAL_accept_S2 [1997] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10990#computeChecksumEXIT_accept_S2 >[3071] computeChecksumEXIT_accept_S2-->L875-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11606#L875-D144 [2509] L875-D144-->L875_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10828#L875_accept_S2 [1918] L875_accept_S2-->L876-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 10830#L876-1_accept_S2 [2215] L876-1_accept_S2-->L880_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 v_meta.local_metadata.pkt_par_38))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[_p4ltl_0] 11330#L880_accept_S2 [2439] L880_accept_S2-->L881_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_57 1))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 11553#L881_accept_S2 [2496] L881_accept_S2-->L882_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_36 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[_p4ltl_2] 11599#L882_accept_S2 [2665] L882_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and (not v__p4ltl_3_6) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  AuxVars[]  AssignedVars[_p4ltl_3] 11074#mainFINAL_accept_S2 [2048] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11075#mainEXIT_accept_S2 >[3074] mainEXIT_accept_S2-->L888-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11432#L888-1-D182 [2304] L888-1-D182-->L888-1_accept_S2: Formula: (and (or v__p4ltl_3_8 v__p4ltl_2_8) v_hdr.dfsTag.valid_23)  InVars {_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  AuxVars[]  AssignedVars[] 10726#L888-1_accept_S2 
[2023-02-06 18:48:12,542 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:48:12,542 INFO  L85        PathProgramCache]: Analyzing trace with hash 1333461084, now seen corresponding path program 1 times
[2023-02-06 18:48:12,543 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:48:12,543 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [801622788]
[2023-02-06 18:48:12,543 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:48:12,543 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:48:12,551 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,592 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:12,601 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,639 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:12,644 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:48:12,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,685 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:12,686 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,686 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:48:12,687 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,687 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:48:12,688 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,694 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:48:12,696 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:48:12,707 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,711 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-02-06 18:48:12,712 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,713 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:12,714 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 29
[2023-02-06 18:48:12,722 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,724 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-02-06 18:48:12,725 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,725 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 166
[2023-02-06 18:48:12,726 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:12,728 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:48:12,728 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:48:12,728 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [801622788]
[2023-02-06 18:48:12,728 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [801622788] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:48:12,728 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:48:12,728 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-02-06 18:48:12,728 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1793835456]
[2023-02-06 18:48:12,728 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:48:12,729 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:48:12,729 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:48:12,729 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 18:48:12,729 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=48, Invalid=134, Unknown=0, NotChecked=0, Total=182
[2023-02-06 18:48:12,730 INFO  L87              Difference]: Start difference. First operand 1025 states and 1127 transitions. cyclomatic complexity: 104 Second operand  has 14 states, 14 states have (on average 11.071428571428571) internal successors, (155), 6 states have internal predecessors, (155), 5 states have call successors, (14), 9 states have call predecessors, (14), 5 states have return successors, (13), 5 states have call predecessors, (13), 5 states have call successors, (13)
[2023-02-06 18:48:15,058 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:48:15,058 INFO  L93              Difference]: Finished difference Result 2051 states and 2372 transitions.
[2023-02-06 18:48:15,058 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 35 states. 
[2023-02-06 18:48:15,059 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2051 states and 2372 transitions.
[2023-02-06 18:48:15,063 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-02-06 18:48:15,066 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2051 states to 2051 states and 2372 transitions.
[2023-02-06 18:48:15,066 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 996
[2023-02-06 18:48:15,066 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 996
[2023-02-06 18:48:15,066 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2051 states and 2372 transitions.
[2023-02-06 18:48:15,067 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:48:15,067 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2051 states and 2372 transitions.
[2023-02-06 18:48:15,068 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2051 states and 2372 transitions.
[2023-02-06 18:48:15,078 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2051 to 1185.
[2023-02-06 18:48:15,079 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1185 states, 882 states have (on average 1.1428571428571428) internal successors, (1008), 886 states have internal predecessors, (1008), 143 states have call successors, (143), 143 states have call predecessors, (143), 160 states have return successors, (164), 156 states have call predecessors, (164), 142 states have call successors, (164)
[2023-02-06 18:48:15,081 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1185 states to 1185 states and 1315 transitions.
[2023-02-06 18:48:15,081 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1185 states and 1315 transitions.
[2023-02-06 18:48:15,081 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1185 states and 1315 transitions.
[2023-02-06 18:48:15,082 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 18:48:15,082 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1185 states and 1315 transitions.
[2023-02-06 18:48:15,084 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 18:48:15,084 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 18:48:15,084 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 18:48:15,086 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:15,086 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 18:48:15,087 INFO  L752   eck$LassoCheckResult]: Stem: 14262#ULTIMATE.startENTRY_NONWA [1975] ULTIMATE.startENTRY_NONWA-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14482#L888-1_T0_init [2237] L888-1_T0_init-->L888_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14332#L888_T0_init [2608] L888_T0_init-->L888_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15122#L888_T0_init-D39 [2447] L888_T0_init-D39-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14282#mainENTRY_T0_init [2329] mainENTRY_T0_init-->mainENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15010#mainENTRY_T0_init-D59 [2773] mainENTRY_T0_init-D59-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14738#havocProcedureENTRY_T0_init [2125] havocProcedureENTRY_T0_init-->L720_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 14739#L720_T0_init [2451] L720_T0_init-->L721_T0_init: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 15125#L721_T0_init [2726] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15268#L722_T0_init [2718] L722_T0_init-->L723_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_13) (< v_standard_metadata.ingress_port_13 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 15076#L723_T0_init [2404] L723_T0_init-->L724_T0_init: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15077#L724_T0_init [2750] L724_T0_init-->L725_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15236#L725_T0_init [2637] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14450#L726_T0_init [1960] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 14451#L727_T0_init [2375] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14428#L728_T0_init [1948] L728_T0_init-->L729_T0_init: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 14402#L729_T0_init [1936] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14403#L730_T0_init [2346] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 15027#L731_T0_init [2674] L731_T0_init-->L732_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14532#L732_T0_init [2000] L732_T0_init-->L733_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14533#L733_T0_init [2634] L733_T0_init-->L734_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 14671#L734_T0_init [2080] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14672#L735_T0_init [2357] L735_T0_init-->L736_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 15039#L736_T0_init [2752] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14736#L737_T0_init [2124] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 14737#L738_T0_init [2487] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14611#L739_T0_init [2046] L739_T0_init-->L740_T0_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 14612#L740_T0_init [2568] L740_T0_init-->L741_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14771#L741_T0_init [2145] L741_T0_init-->L742_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14772#L742_T0_init [2448] L742_T0_init-->L743_T0_init: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14608#L743_T0_init [2044] L743_T0_init-->L744_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14609#L744_T0_init [2315] L744_T0_init-->L745_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14995#L745_T0_init [2812] L745_T0_init-->L746_T0_init: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14952#L746_T0_init [2280] L746_T0_init-->L747_T0_init: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14898#L747_T0_init [2236] L747_T0_init-->L748_T0_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14899#L748_T0_init [2369] L748_T0_init-->L749_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15052#L749_T0_init [2710] L749_T0_init-->L750_T0_init: Formula: (= v_meta.local_metadata.pkt_par_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 15258#L750_T0_init [2699] L750_T0_init-->L751_T0_init: Formula: (= v_meta.local_metadata.out_port_88 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_88}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 15214#L751_T0_init [2578] L751_T0_init-->L752_T0_init: Formula: (= v_meta.local_metadata.if_out_failed_18 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_18}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 15215#L752_T0_init [2615] L752_T0_init-->L753_T0_init: Formula: (= v_meta.local_metadata.pkt_start_24 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14460#L753_T0_init [1964] L753_T0_init-->L754_T0_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 14461#L754_T0_init [2591] L754_T0_init-->L755_T0_init: Formula: (= v_meta.local_metadata.is_completed_40 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 15161#L755_T0_init [2484] L755_T0_init-->L756_T0_init: Formula: (not v_hdr.dfsTag.valid_15)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 15150#L756_T0_init [2472] L756_T0_init-->L757_T0_init: Formula: (= v_emit_17 (store v_emit_18 v_hdr.dfsTag_3 false))  InVars {emit=v_emit_18, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_17, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 14847#L757_T0_init [2194] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14848#L758_T0_init [2740] L758_T0_init-->L759_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_20) (< v_hdr.dfsTag.pkt_v1_curr_20 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[] 15227#L759_T0_init [2601] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 14312#L760_T0_init [1894] L760_T0_init-->L761_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (< v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 14313#L761_T0_init [2103] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14523#L762_T0_init [1995] L762_T0_init-->L763_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_9) (< v_hdr.dfsTag.pkt_v2_curr_9 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[] 14524#L763_T0_init [2284] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 14951#L764_T0_init [2279] L764_T0_init-->L765_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (< v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 14935#L765_T0_init [2268] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 14730#L766_T0_init [2120] L766_T0_init-->L767_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_11))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[] 14731#L767_T0_init [2400] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 15071#L768_T0_init [2803] L768_T0_init-->L769_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v3_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_9))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[] 14838#L769_T0_init [2189] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 14839#L770_T0_init [2742] L770_T0_init-->L771_T0_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_12) (< v_hdr.dfsTag.pkt_v4_curr_12 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[] 14867#L771_T0_init [2211] L771_T0_init-->L772_T0_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14868#L772_T0_init [2295] L772_T0_init-->L773_T0_init: Formula: (and (< v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 14509#L773_T0_init [1986] L773_T0_init-->L774_T0_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14510#L774_T0_init [2376] L774_T0_init-->L775_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_12}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_11}  AuxVars[]  AssignedVars[emit] 14432#L775_T0_init [1950] L775_T0_init-->L776_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 14433#L776_T0_init [2675] L776_T0_init-->L777_T0_init: Formula: (and (< v_hdr.ff_tags.preamble_10 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_10))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 14622#L777_T0_init [2052] L777_T0_init-->L778_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 14458#L778_T0_init [1963] L778_T0_init-->L779_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_11) (< v_hdr.ff_tags.shortest_path_11 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[] 14459#L779_T0_init [2374] L779_T0_init-->L780_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_27}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 14814#L780_T0_init [2171] L780_T0_init-->L781_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_28) (< v_hdr.ff_tags.path_length_28 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_28}  AuxVars[]  AssignedVars[] 14648#L781_T0_init [2066] L781_T0_init-->L782_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14649#L782_T0_init [2235] L782_T0_init-->L783_T0_init: Formula: (and (< v_hdr.ff_tags.is_edge_11 2) (<= 0 v_hdr.ff_tags.is_edge_11))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[] 14897#L783_T0_init [2286] L783_T0_init-->L784_T0_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14962#L784_T0_init [2612] L784_T0_init-->L785_T0_init: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_19) (< v_hdr.ff_tags.dfs_start_19 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[] 15053#L785_T0_init [2370] L785_T0_init-->L786_T0_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 14438#L786_T0_init [1953] L786_T0_init-->L787_T0_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 14439#L787_T0_init [2019] L787_T0_init-->L788_T0_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 14434#L788_T0_init [1951] L788_T0_init-->L789_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14435#L789_T0_init [2513] L789_T0_init-->L790_T0_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 14963#L790_T0_init [2287] L790_T0_init-->L791_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14964#L791_T0_init [2813] L791_T0_init-->L792_T0_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 14462#L792_T0_init [1965] L792_T0_init-->L793_T0_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_21}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 14463#L793_T0_init [2392] L793_T0_init-->L794_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14551#L794_T0_init [2010] L794_T0_init-->L795_T0_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 14552#L795_T0_init [2443] L795_T0_init-->L796_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14770#L796_T0_init [2144] L796_T0_init-->L797_T0_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14742#L797_T0_init [2128] L797_T0_init-->L798_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 14574#L798_T0_init [2025] L798_T0_init-->L799_T0_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 14575#L799_T0_init [2050] L799_T0_init-->L800_T0_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14412#L800_T0_init [1938] L800_T0_init-->L801_T0_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14413#L801_T0_init [2672] L801_T0_init-->L802_T0_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 14281#L802_T0_init [1884] L802_T0_init-->L803_T0_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14283#L803_T0_init [2058] L803_T0_init-->L804_T0_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_21}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 14597#L804_T0_init [2038] L804_T0_init-->L805_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 14598#L805_T0_init [2788] L805_T0_init-->L806_T0_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_20}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 14646#L806_T0_init [2065] L806_T0_init-->L807_T0_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 14647#L807_T0_init [2220] L807_T0_init-->L808_T0_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_21}  AuxVars[]  AssignedVars[_to_parent.action_run] 14537#L808_T0_init [2002] L808_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 14538#havocProcedureFINAL_T0_init [2780] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14601#havocProcedureEXIT_T0_init >[3040] havocProcedureEXIT_T0_init-->L870-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14602#L870-D127 [2655] L870-D127-->L870_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15008#L870_T0_init [2676] L870_T0_init-->L870_T0_init-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15132#L870_T0_init-D91 [2458] L870_T0_init-D91-->_parser_ParserImplENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14300#_parser_ParserImplENTRY_T0_init [2397] _parser_ParserImplENTRY_T0_init-->_parser_ParserImplENTRY_T0_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15062#_parser_ParserImplENTRY_T0_init-D51 [2385] _parser_ParserImplENTRY_T0_init-D51-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15063#startENTRY_T0_init [2530] startENTRY_T0_init-->L944_T0_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 15183#L944_T0_init [2548] L944_T0_init-->L945_T0_init: Formula: v_hdr.dfsTag.valid_22  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 15195#L945_T0_init [2678] L945_T0_init-->L946_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_37 v_hdr.dfsTag.pkt_v1_curr_22)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_37, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15251#L946_T0_init [2701] L946_T0_init-->L947_T0_init: Formula: (= v_meta.local_metadata.pkt_par_35 v_hdr.dfsTag.pkt_v1_par_22)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14377#L947_T0_init [1923] L947_T0_init-->L948_T0_init: Formula: (= v_hdr.ff_tags.dfs_start_22 v_meta.local_metadata.pkt_start_30)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14378#L948_T0_init [2003] L948_T0_init-->L948_T0_init-D107: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14540#L948_T0_init-D107 [2409] L948_T0_init-D107-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15081#acceptFINAL_T0_init [2598] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14869#acceptEXIT_T0_init >[3030] acceptEXIT_T0_init-->startFINAL-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14299#startFINAL-D215 [1890] startFINAL-D215-->startFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14301#startFINAL_T0_init [2195] startFINAL_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14650#startEXIT_T0_init >[2883] startEXIT_T0_init-->_parser_ParserImplFINAL-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14651#_parser_ParserImplFINAL-D159 [2436] _parser_ParserImplFINAL-D159-->_parser_ParserImplFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15085#_parser_ParserImplFINAL_T0_init [2412] _parser_ParserImplFINAL_T0_init-->_parser_ParserImplEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15007#_parser_ParserImplEXIT_T0_init >[3063] _parser_ParserImplEXIT_T0_init-->L871-D211: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15009#L871-D211 [2635] L871-D211-->L871_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14456#L871_T0_init [2371] L871_T0_init-->L871_T0_init-D109: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14887#L871_T0_init-D109 [2226] L871_T0_init-D109-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14455#verifyChecksumFINAL_T0_init [1962] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14457#verifyChecksumEXIT_T0_init >[2896] verifyChecksumEXIT_T0_init-->L872-D209: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15097#L872-D209 [2437] L872-D209-->L872_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14400#L872_T0_init [2698] L872_T0_init-->L872_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15068#L872_T0_init-D37 [2390] L872_T0_init-D37-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14414#ingressENTRY_T0_init [1934] ingressENTRY_T0_init-->L816_T0_init: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 14415#L816_T0_init [2034] L816_T0_init-->L823_T0_init: Formula: (not (= v_meta.local_metadata.pkt_start_26 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 14421#L823_T0_init [1944] L823_T0_init-->L823-1_T0_init: Formula: (not (= v_meta.local_metadata.pkt_curr_35 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_35}  AuxVars[]  AssignedVars[] 14422#L823-1_T0_init [2380] L823-1_T0_init-->L823-1_T0_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15015#L823-1_T0_init-D83 [2335] L823-1_T0_init-D83-->_curr_eq_ingress.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14866#_curr_eq_ingress.applyENTRY_T0_init [2209] _curr_eq_ingress.applyENTRY_T0_init-->L435_T0_init: Formula: (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_18)  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  AuxVars[]  AssignedVars[] 14697#L435_T0_init [2095] L435_T0_init-->L435_T0_init-D99: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14698#L435_T0_init-D99 [2519] L435_T0_init-D99-->_set_next_port_0ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15029#_set_next_port_0ENTRY_T0_init [2350] _set_next_port_0ENTRY_T0_init-->L564_T0_init: Formula: (= v_meta.local_metadata.pkt_curr_28 (mod (+ (mod v_meta.local_metadata.pkt_curr_29 256) 1) 256))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_29}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15030#L564_T0_init [2802] L564_T0_init-->_set_next_port_0FINAL_T0_init: Formula: (= v_meta.local_metadata.out_port_83 v_meta.local_metadata.pkt_curr_27)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_27}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_27, meta.local_metadata.out_port=v_meta.local_metadata.out_port_83}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14991#_set_next_port_0FINAL_T0_init [2312] _set_next_port_0FINAL_T0_init-->_set_next_port_0EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14992#_set_next_port_0EXIT_T0_init >[3010] _set_next_port_0EXIT_T0_init-->L437-1-D199: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15222#L437-1-D199 [2683] L437-1-D199-->L437-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15255#L437-1_T0_init [2820] L437-1_T0_init-->_curr_eq_ingress.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15292#_curr_eq_ingress.applyEXIT_T0_init >[3075] _curr_eq_ingress.applyEXIT_T0_init-->L826-D217: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15291#L826-D217 [2154] L826-D217-->L826_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15289#L826_T0_init [2549] L826_T0_init-->L828_T0_init: Formula: (= v_meta.local_metadata.out_port_98 5)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_98}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_98}  AuxVars[]  AssignedVars[] 14346#L828_T0_init [2245] L828_T0_init-->L828_T0_init-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14345#L828_T0_init-D79 [1907] L828_T0_init-D79-->_hit_depth.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14347#_hit_depth.applyENTRY_T0_init [2690] _hit_depth.applyENTRY_T0_init-->L459_T0_init: Formula: (= _hit_depth.action._send_on_parent_0 v__hit_depth.action_run_20)  InVars {_hit_depth.action_run=v__hit_depth.action_run_20}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_20}  AuxVars[]  AssignedVars[] 14547#L459_T0_init [2695] L459_T0_init-->L459_T0_init-D119: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15176#L459_T0_init-D119 [2512] L459_T0_init-D119-->_send_on_parent_0ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15177#_send_on_parent_0ENTRY_T0_init [2746] _send_on_parent_0ENTRY_T0_init-->L529_T0_init: Formula: (= v_meta.local_metadata.out_port_147 v_meta.local_metadata.pkt_par_45)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_147}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 15270#L529_T0_init [2725] L529_T0_init-->_send_on_parent_0FINAL_T0_init: Formula: (= v_meta.local_metadata.is_completed_65 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14546#_send_on_parent_0FINAL_T0_init [2007] _send_on_parent_0FINAL_T0_init-->_send_on_parent_0EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14548#_send_on_parent_0EXIT_T0_init >[2850] _send_on_parent_0EXIT_T0_init-->L461-1-D165: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14809#L461-1-D165 [2169] L461-1-D165-->L461-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14810#L461-1_T0_init [2381] L461-1_T0_init-->_hit_depth.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14968#_hit_depth.applyEXIT_T0_init >[2899] _hit_depth.applyEXIT_T0_init-->L827-D163: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14969#L827-D163 [1980] L827-D163-->L827_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15310#L827_T0_init [2300] L827_T0_init-->L830_T0_init: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 15301#L830_T0_init [1932] L830_T0_init-->L853_T0_init: Formula: (= v_meta.local_metadata.is_completed_53 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_53}  AuxVars[]  AssignedVars[] 15139#L853_T0_init [2462] L853_T0_init-->L852_T0_init: Formula: (not (= v_meta.local_metadata.out_port_115 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  AuxVars[]  AssignedVars[] 15140#L852_T0_init [2317] L852_T0_init-->L859_T0_init: Formula: (= v_meta.local_metadata.is_completed_41 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[] 14831#L859_T0_init [2694] L859_T0_init-->L859_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15228#L859_T0_init-D25 [2602] L859_T0_init-D25-->fwd_parent_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14971#fwd_parent_0.applyENTRY_T0_init [2297] fwd_parent_0.applyENTRY_T0_init-->L700_T0_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 14972#L700_T0_init [2669] L700_T0_init-->L700-1_T0_init: Formula: (not (= v_fwd_parent_0.action_run_15 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  AuxVars[]  AssignedVars[] 14832#L700-1_T0_init [2648] L700-1_T0_init-->fwd_parent_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15229#fwd_parent_0.applyEXIT_T0_init >[3070] fwd_parent_0.applyEXIT_T0_init-->L815-D213: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14659#L815-D213 [2072] L815-D213-->L815_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14660#L815_T0_init [2055] L815_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15442#ingressEXIT_T0_init >[2855] ingressEXIT_T0_init-->L873-D193: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15441#L873-D193 [1989] L873-D193-->L873_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15438#L873_T0_init [2617] L873_T0_init-->L873_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15439#L873_T0_init-D57 [2110] L873_T0_init-D57-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15440#egressFINAL_T0_init [2656] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15437#egressEXIT_T0_init >[2963] egressEXIT_T0_init-->L874-D225: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15436#L874-D225 [2758] L874-D225-->L874_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15433#L874_T0_init [2825] L874_T0_init-->L874_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15434#L874_T0_init-D67 [1981] L874_T0_init-D67-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15435#computeChecksumFINAL_T0_init [2521] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15432#computeChecksumEXIT_T0_init >[2987] computeChecksumEXIT_T0_init-->L875-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15431#L875-D143 [1911] L875-D143-->L875_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15430#L875_T0_init [2663] L875_T0_init-->L876-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 15428#L876-1_T0_init [1978] L876-1_T0_init-->L880_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_123 v_meta.local_metadata.pkt_par_37))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_123, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_37}  AuxVars[]  AssignedVars[_p4ltl_0] 15427#L880_T0_init [1903] L880_T0_init-->L881_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_58 1))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and .cse0 v__p4ltl_1_7)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 15426#L881_T0_init [2555] L881_T0_init-->L882_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_39 0))) (or (and v__p4ltl_2_7 (not .cse0)) (and (not v__p4ltl_2_7) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_39}  AuxVars[]  AssignedVars[_p4ltl_2] 15425#L882_T0_init [2416] L882_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_125 0))) (or (and (not v__p4ltl_3_7) .cse0) (and v__p4ltl_3_7 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_125}  AuxVars[]  AssignedVars[_p4ltl_3] 15424#mainFINAL_T0_init [2588] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15423#mainEXIT_T0_init >[2950] mainEXIT_T0_init-->L888-1-D181: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15422#L888-1-D181 [2355] L888-1-D181-->L888-1_accept_S2: Formula: (and v__p4ltl_1_8 v_hdr.dfsTag.valid_25 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[] 14261#L888-1_accept_S2 
[2023-02-06 18:48:15,088 INFO  L754   eck$LassoCheckResult]: Loop: 14261#L888-1_accept_S2 [1877] L888-1_accept_S2-->L888_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14263#L888_accept_S2 [2456] L888_accept_S2-->L888_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14264#L888_accept_S2-D40 [1879] L888_accept_S2-D40-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14265#mainENTRY_accept_S2 [2368] mainENTRY_accept_S2-->mainENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14830#mainENTRY_accept_S2-D60 [2183] mainENTRY_accept_S2-D60-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14815#havocProcedureENTRY_accept_S2 [2172] havocProcedureENTRY_accept_S2-->L720_accept_S2: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 14732#L720_accept_S2 [2121] L720_accept_S2-->L721_accept_S2: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 14733#L721_accept_S2 [2470] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14870#L722_accept_S2 [2212] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_standard_metadata.ingress_port_10 512) (<= 0 v_standard_metadata.ingress_port_10))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[] 14871#L723_accept_S2 [2711] L723_accept_S2-->L724_accept_S2: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15252#L724_accept_S2 [2680] L724_accept_S2-->L725_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15253#L725_accept_S2 [2829] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14673#L726_accept_S2 [2082] L726_accept_S2-->L727_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 14674#L727_accept_S2 [2717] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15131#L728_accept_S2 [2457] L728_accept_S2-->L729_accept_S2: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 14404#L729_accept_S2 [1937] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14405#L730_accept_S2 [2606] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 15213#L731_accept_S2 [2576] L731_accept_S2-->L732_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15095#L732_accept_S2 [2419] L732_accept_S2-->L733_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15096#L733_accept_S2 [2734] L733_accept_S2-->L734_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 15239#L734_accept_S2 [2645] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14580#L735_accept_S2 [2028] L735_accept_S2-->L736_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 14581#L736_accept_S2 [2590] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14514#L737_accept_S2 [1990] L737_accept_S2-->L738_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 14515#L738_accept_S2 [2112] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14617#L739_accept_S2 [2049] L739_accept_S2-->L740_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 14618#L740_accept_S2 [2525] L740_accept_S2-->L741_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14903#L741_accept_S2 [2243] L741_accept_S2-->L742_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14681#L742_accept_S2 [2086] L742_accept_S2-->L743_accept_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14682#L743_accept_S2 [2321] L743_accept_S2-->L744_accept_S2: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 14755#L744_accept_S2 [2135] L744_accept_S2-->L745_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 14756#L745_accept_S2 [2630] L745_accept_S2-->L746_accept_S2: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 15043#L746_accept_S2 [2359] L746_accept_S2-->L747_accept_S2: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14472#L747_accept_S2 [1970] L747_accept_S2-->L748_accept_S2: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14473#L748_accept_S2 [2353] L748_accept_S2-->L749_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 15034#L749_accept_S2 [2489] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_28 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_28}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 15162#L750_accept_S2 [2783] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.local_metadata.out_port_89 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_89}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14744#L751_accept_S2 [2130] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.local_metadata.if_out_failed_17 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_17}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14745#L752_accept_S2 [2529] L752_accept_S2-->L753_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 15182#L753_accept_S2 [2721] L753_accept_S2-->L754_accept_S2: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 15169#L754_accept_S2 [2500] L754_accept_S2-->L755_accept_S2: Formula: (= v_meta.local_metadata.is_completed_39 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14998#L755_accept_S2 [2319] L755_accept_S2-->L756_accept_S2: Formula: (not v_hdr.dfsTag.valid_16)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14654#L756_accept_S2 [2069] L756_accept_S2-->L757_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.dfsTag_2 false))  InVars {emit=v_emit_16, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_15, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 14655#L757_accept_S2 [2323] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 15004#L758_accept_S2 [2605] L758_accept_S2-->L759_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v1_curr_18 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_18))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 15119#L759_accept_S2 [2442] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 15120#L760_accept_S2 [2770] L760_accept_S2-->L761_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (< v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 15152#L761_accept_S2 [2475] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14834#L762_accept_S2 [2187] L762_accept_S2-->L763_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v2_curr_12 256) (<= 0 v_hdr.dfsTag.pkt_v2_curr_12))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 14835#L763_accept_S2 [2463] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 15141#L764_accept_S2 [2618] L764_accept_S2-->L765_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_9) (< v_hdr.dfsTag.pkt_v2_par_9 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 15190#L765_accept_S2 [2539] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 15130#L766_accept_S2 [2455] L766_accept_S2-->L767_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (< v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 15066#L767_accept_S2 [2389] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 15067#L768_accept_S2 [2508] L768_accept_S2-->L769_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_12) (< v_hdr.dfsTag.pkt_v3_par_12 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[] 14987#L769_accept_S2 [2307] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 14988#L770_accept_S2 [2775] L770_accept_S2-->L771_accept_S2: Formula: (and (< v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 15196#L771_accept_S2 [2552] L771_accept_S2-->L772_accept_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14774#L772_accept_S2 [2147] L772_accept_S2-->L773_accept_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_9) (< v_hdr.dfsTag.pkt_v4_par_9 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 14775#L773_accept_S2 [2258] L773_accept_S2-->L774_accept_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14530#L774_accept_S2 [1999] L774_accept_S2-->L775_accept_S2: Formula: (= v_emit_13 (store v_emit_14 v_hdr.ff_tags_3 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_14}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_13}  AuxVars[]  AssignedVars[emit] 14531#L775_accept_S2 [2088] L775_accept_S2-->L776_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 14685#L776_accept_S2 [2667] L776_accept_S2-->L777_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_12) (< v_hdr.ff_tags.preamble_12 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[] 14343#L777_accept_S2 [1906] L777_accept_S2-->L778_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 14344#L778_accept_S2 [2706] L778_accept_S2-->L779_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_10) (< v_hdr.ff_tags.shortest_path_10 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[] 15262#L779_accept_S2 [2805] L779_accept_S2-->L780_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 15164#L780_accept_S2 [2491] L780_accept_S2-->L781_accept_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_29) (< v_hdr.ff_tags.path_length_29 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[] 14804#L781_accept_S2 [2166] L781_accept_S2-->L782_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14805#L782_accept_S2 [2622] L782_accept_S2-->L783_accept_S2: Formula: (and (< v_hdr.ff_tags.is_edge_9 2) (<= 0 v_hdr.ff_tags.is_edge_9))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[] 14613#L783_accept_S2 [2047] L783_accept_S2-->L784_accept_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14614#L784_accept_S2 [2417] L784_accept_S2-->L785_accept_S2: Formula: (and (< v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 15092#L785_accept_S2 [2809] L785_accept_S2-->L786_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 15082#L786_accept_S2 [2410] L786_accept_S2-->L787_accept_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 15083#L787_accept_S2 [2542] L787_accept_S2-->L788_accept_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_20}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 15191#L788_accept_S2 [2728] L788_accept_S2-->L789_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14624#L789_accept_S2 [2054] L789_accept_S2-->L790_accept_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 14625#L790_accept_S2 [2202] L790_accept_S2-->L791_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14856#L791_accept_S2 [2403] L791_accept_S2-->L792_accept_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 15075#L792_accept_S2 [2483] L792_accept_S2-->L793_accept_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_20}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 15158#L793_accept_S2 [2603] L793_accept_S2-->L794_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 15186#L794_accept_S2 [2536] L794_accept_S2-->L795_accept_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 15187#L795_accept_S2 [2557] L795_accept_S2-->L796_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14571#L796_accept_S2 [2022] L796_accept_S2-->L797_accept_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14572#L797_accept_S2 [2488] L797_accept_S2-->L798_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 14953#L798_accept_S2 [2281] L798_accept_S2-->L799_accept_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 14440#L799_accept_S2 [1954] L799_accept_S2-->L800_accept_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14441#L800_accept_S2 [2045] L800_accept_S2-->L801_accept_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14610#L801_accept_S2 [2564] L801_accept_S2-->L802_accept_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 15149#L802_accept_S2 [2473] L802_accept_S2-->L803_accept_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14966#L803_accept_S2 [2292] L803_accept_S2-->L804_accept_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_20}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 14967#L804_accept_S2 [2347] L804_accept_S2-->L805_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 14464#L805_accept_S2 [1966] L805_accept_S2-->L806_accept_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_21}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 14465#L806_accept_S2 [2689] L806_accept_S2-->L807_accept_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 14637#L807_accept_S2 [2062] L807_accept_S2-->L808_accept_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_20}  AuxVars[]  AssignedVars[_to_parent.action_run] 14638#L808_accept_S2 [2629] L808_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 15235#havocProcedureFINAL_accept_S2 [2641] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14726#havocProcedureEXIT_accept_S2 >[3065] havocProcedureEXIT_accept_S2-->L870-D128: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14727#L870-D128 [2607] L870-D128-->L870_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14877#L870_accept_S2 [2469] L870_accept_S2-->L870_accept_S2-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14876#L870_accept_S2-D92 [2216] L870_accept_S2-D92-->_parser_ParserImplENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14276#_parser_ParserImplENTRY_accept_S2 [2561] _parser_ParserImplENTRY_accept_S2-->_parser_ParserImplENTRY_accept_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15109#_parser_ParserImplENTRY_accept_S2-D52 [2431] _parser_ParserImplENTRY_accept_S2-D52-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15057#startENTRY_accept_S2 [2373] startENTRY_accept_S2-->L944_accept_S2: Formula: v_hdr.ff_tags.valid_15  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14326#L944_accept_S2 [1901] L944_accept_S2-->L945_accept_S2: Formula: v_hdr.dfsTag.valid_21  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14327#L945_accept_S2 [2081] L945_accept_S2-->L946_accept_S2: Formula: (= v_meta.local_metadata.pkt_curr_36 v_hdr.dfsTag.pkt_v1_curr_21)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14275#L946_accept_S2 [1882] L946_accept_S2-->L947_accept_S2: Formula: (= v_meta.local_metadata.pkt_par_34 v_hdr.dfsTag.pkt_v1_par_21)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14277#L947_accept_S2 [2005] L947_accept_S2-->L948_accept_S2: Formula: (= v_hdr.ff_tags.dfs_start_21 v_meta.local_metadata.pkt_start_29)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14543#L948_accept_S2 [2828] L948_accept_S2-->L948_accept_S2-D108: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14578#L948_accept_S2-D108 [2027] L948_accept_S2-D108-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14579#acceptFINAL_accept_S2 [2795] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15250#acceptEXIT_accept_S2 >[2993] acceptEXIT_accept_S2-->startFINAL-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14895#startFINAL-D216 [2234] startFINAL-D216-->startFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14896#startFINAL_accept_S2 [2697] startFINAL_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15136#startEXIT_accept_S2 >[2845] startEXIT_accept_S2-->_parser_ParserImplFINAL-D160: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15137#_parser_ParserImplFINAL-D160 [2644] _parser_ParserImplFINAL-D160-->_parser_ParserImplFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15237#_parser_ParserImplFINAL_accept_S2 [2776] _parser_ParserImplFINAL_accept_S2-->_parser_ParserImplEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15019#_parser_ParserImplEXIT_accept_S2 >[3076] _parser_ParserImplEXIT_accept_S2-->L871-D212: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14522#L871-D212 [1994] L871-D212-->L871_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14489#L871_accept_S2 [2405] L871_accept_S2-->L871_accept_S2-D110: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14803#L871_accept_S2-D110 [2165] L871_accept_S2-D110-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14488#verifyChecksumFINAL_accept_S2 [1977] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14490#verifyChecksumEXIT_accept_S2 >[2994] verifyChecksumEXIT_accept_S2-->L872-D210: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14466#L872-D210 [1967] L872-D210-->L872_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14310#L872_accept_S2 [2485] L872_accept_S2-->L872_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14959#L872_accept_S2-D38 [2288] L872_accept_S2-D38-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14960#ingressENTRY_accept_S2 [2646] ingressENTRY_accept_S2-->L816_accept_S2: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 15046#L816_accept_S2 [2362] L816_accept_S2-->L817_accept_S2: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 14407#L817_accept_S2 [2712] L817_accept_S2-->L817_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15264#L817_accept_S2-D30 [2774] L817_accept_S2-D30-->default_route_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14406#default_route_0.applyENTRY_accept_S2 [1940] default_route_0.applyENTRY_accept_S2-->L672_accept_S2: Formula: (not (= v_default_route_0.action_run_19 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 14408#L672_accept_S2 [2127] L672_accept_S2-->L672-1_accept_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_17))  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 14740#L672-1_accept_S2 [2620] L672-1_accept_S2-->default_route_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15206#default_route_0.applyEXIT_accept_S2 >[2924] default_route_0.applyEXIT_accept_S2-->L817-1-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14633#L817-1-D172 [2061] L817-1-D172-->L817-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14634#L817-1_accept_S2 [2627] L817-1_accept_S2-->L852_accept_S2: Formula: (not (= v_meta.local_metadata.out_port_103 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_103}  AuxVars[]  AssignedVars[] 14884#L852_accept_S2 [2224] L852_accept_S2-->L862_accept_S2: Formula: (not (= v_meta.local_metadata.is_completed_48 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_48}  AuxVars[]  AssignedVars[] 14430#L862_accept_S2 [2523] L862_accept_S2-->L862_accept_S2-D78: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15142#L862_accept_S2-D78 [2464] L862_accept_S2-D78-->set_out_port_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14801#set_out_port_0.applyENTRY_accept_S2 [2164] set_out_port_0.applyENTRY_accept_S2-->L934_accept_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_21))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_21}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_21}  AuxVars[]  AssignedVars[] 14802#L934_accept_S2 [2435] L934_accept_S2-->L934-1_accept_S2: Formula: (not (= v_set_out_port_0.action_run_17 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_17}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_17}  AuxVars[]  AssignedVars[] 14429#L934-1_accept_S2 [1949] L934-1_accept_S2-->set_out_port_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14431#set_out_port_0.applyEXIT_accept_S2 >[2997] set_out_port_0.applyEXIT_accept_S2-->L862-1-D232: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14479#L862-1-D232 [2161] L862-1-D232-->L862-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14620#L862-1_accept_S2 [2059] L862-1_accept_S2-->L862-1_accept_S2-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14630#L862-1_accept_S2-D86 [2349] L862-1_accept_S2-D86-->fwd_pkt_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14851#fwd_pkt_0.applyENTRY_accept_S2 [2198] fwd_pkt_0.applyENTRY_accept_S2-->L712_accept_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_15))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_15}  AuxVars[]  AssignedVars[] 14708#L712_accept_S2 [2102] L712_accept_S2-->L712-1_accept_S2: Formula: (not (= v_fwd_pkt_0.action_run_17 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_17}  AuxVars[]  AssignedVars[] 14621#L712-1_accept_S2 [2192] L712-1_accept_S2-->fwd_pkt_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14843#fwd_pkt_0.applyEXIT_accept_S2 >[3060] fwd_pkt_0.applyEXIT_accept_S2-->L815-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14924#L815-D186 [2262] L815-D186-->L815_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14925#L815_accept_S2 [2289] L815_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14961#ingressEXIT_accept_S2 >[2947] ingressEXIT_accept_S2-->L873-D194: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14314#L873-D194 [1895] L873-D194-->L873_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14315#L873_accept_S2 [1930] L873_accept_S2-->L873_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14395#L873_accept_S2-D58 [2739] L873_accept_S2-D58-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14587#egressFINAL_accept_S2 [2031] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14588#egressEXIT_accept_S2 >[2889] egressEXIT_accept_S2-->L874-D226: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14852#L874-D226 [2199] L874-D226-->L874_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14527#L874_accept_S2 [2352] L874_accept_S2-->L874_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14656#L874_accept_S2-D68 [2070] L874_accept_S2-D68-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14526#computeChecksumFINAL_accept_S2 [1997] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14528#computeChecksumEXIT_accept_S2 >[3071] computeChecksumEXIT_accept_S2-->L875-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15173#L875-D144 [2509] L875-D144-->L875_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14366#L875_accept_S2 [1918] L875_accept_S2-->L876-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 14368#L876-1_accept_S2 [2215] L876-1_accept_S2-->L880_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_124 v_meta.local_metadata.pkt_par_38))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.local_metadata.out_port=v_meta.local_metadata.out_port_124, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_38}  AuxVars[]  AssignedVars[_p4ltl_0] 14875#L880_accept_S2 [2439] L880_accept_S2-->L881_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_57 1))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_57, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 15114#L881_accept_S2 [2496] L881_accept_S2-->L882_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_36 0))) (or (and (not v__p4ltl_2_6) .cse0) (and v__p4ltl_2_6 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[_p4ltl_2] 15166#L882_accept_S2 [2665] L882_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_122 0))) (or (and v__p4ltl_3_6 (not .cse0)) (and (not v__p4ltl_3_6) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.local_metadata.out_port=v_meta.local_metadata.out_port_122}  AuxVars[]  AssignedVars[_p4ltl_3] 14615#mainFINAL_accept_S2 [2048] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14616#mainEXIT_accept_S2 >[3074] mainEXIT_accept_S2-->L888-1-D182: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14983#L888-1-D182 [2304] L888-1-D182-->L888-1_accept_S2: Formula: (and (or v__p4ltl_3_8 v__p4ltl_2_8) v_hdr.dfsTag.valid_23)  InVars {_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  OutVars{_p4ltl_2=v__p4ltl_2_8, hdr.dfsTag.valid=v_hdr.dfsTag.valid_23, _p4ltl_3=v__p4ltl_3_8}  AuxVars[]  AssignedVars[] 14261#L888-1_accept_S2 
[2023-02-06 18:48:15,089 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 18:48:15,089 INFO  L85        PathProgramCache]: Analyzing trace with hash 828890901, now seen corresponding path program 1 times
[2023-02-06 18:48:15,089 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 18:48:15,089 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1582120401]
[2023-02-06 18:48:15,089 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 18:48:15,089 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 18:48:15,101 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,138 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:15,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,176 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:15,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,185 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 18:48:15,187 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 18:48:15,191 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,191 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-02-06 18:48:15,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,192 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 18:48:15,193 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,198 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 18:48:15,200 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,204 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 18:48:15,205 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,206 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:15,206 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,209 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 18
[2023-02-06 18:48:15,210 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,211 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 18:48:15,212 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,215 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 35
[2023-02-06 18:48:15,216 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,217 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-06 18:48:15,217 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,218 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-02-06 18:48:15,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 18:48:15,219 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 18:48:15,220 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 18:48:15,220 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1582120401]
[2023-02-06 18:48:15,220 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1582120401] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 18:48:15,220 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 18:48:15,220 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 18:48:15,220 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1546542116]
[2023-02-06 18:48:15,220 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 18:48:15,220 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 18:48:15,220 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 18:48:15,220 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 18:48:15,220 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=38, Invalid=94, Unknown=0, NotChecked=0, Total=132
[2023-02-06 18:48:15,221 INFO  L87              Difference]: Start difference. First operand 1185 states and 1315 transitions. cyclomatic complexity: 132 Second operand  has 12 states, 11 states have (on average 14.454545454545455) internal successors, (159), 4 states have internal predecessors, (159), 2 states have call successors, (15), 9 states have call predecessors, (15), 3 states have return successors, (14), 3 states have call predecessors, (14), 2 states have call successors, (14)
[2023-02-06 18:48:17,309 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 18:48:17,310 INFO  L93              Difference]: Finished difference Result 1911 states and 2241 transitions.
[2023-02-06 18:48:17,310 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 50 states. 
[2023-02-06 18:48:17,310 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1911 states and 2241 transitions.
[2023-02-06 18:48:17,315 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 18:48:17,315 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1911 states to 0 states and 0 transitions.
[2023-02-06 18:48:17,315 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 18:48:17,315 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 18:48:17,315 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 18:48:17,315 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 18:48:17,315 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:48:17,315 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:48:17,315 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 18:48:17,315 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 18:48:17,316 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 18:48:17,316 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 18:48:17,316 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 18:48:17,320 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 06:48:17 BasicIcfg
[2023-02-06 18:48:17,320 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 18:48:17,320 INFO  L158              Benchmark]: Toolchain (without parser) took 18688.09ms. Allocated memory was 88.1MB in the beginning and 578.8MB in the end (delta: 490.7MB). Free memory was 52.7MB in the beginning and 285.7MB in the end (delta: -232.9MB). Peak memory consumption was 257.4MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,321 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.10ms. Allocated memory is still 88.1MB. Free memory was 56.2MB in the beginning and 56.1MB in the end (delta: 152.7kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 18:48:17,321 INFO  L158              Benchmark]: Boogie Preprocessor took 59.76ms. Allocated memory is still 88.1MB. Free memory was 52.7MB in the beginning and 68.2MB in the end (delta: -15.4MB). Peak memory consumption was 6.2MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,321 INFO  L158              Benchmark]: ThufvSpecLang took 27.99ms. Allocated memory is still 88.1MB. Free memory was 68.2MB in the beginning and 66.1MB in the end (delta: 2.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,321 INFO  L158              Benchmark]: RCFGBuilder took 478.96ms. Allocated memory is still 88.1MB. Free memory was 65.9MB in the beginning and 64.5MB in the end (delta: 1.4MB). Peak memory consumption was 26.3MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,322 INFO  L158              Benchmark]: ThufvLTL2Aut took 40.67ms. Allocated memory is still 88.1MB. Free memory was 64.5MB in the beginning and 61.4MB in the end (delta: 3.1MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,322 INFO  L158              Benchmark]: BÃ¼chi Program Product took 320.86ms. Allocated memory was 88.1MB in the beginning and 136.3MB in the end (delta: 48.2MB). Free memory was 61.4MB in the beginning and 78.3MB in the end (delta: -16.9MB). Peak memory consumption was 35.9MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,322 INFO  L158              Benchmark]: BlockEncodingV2 took 122.95ms. Allocated memory is still 136.3MB. Free memory was 78.3MB in the beginning and 66.2MB in the end (delta: 12.1MB). Peak memory consumption was 20.5MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,323 INFO  L158              Benchmark]: BuchiAutomizer took 17633.19ms. Allocated memory was 136.3MB in the beginning and 578.8MB in the end (delta: 442.5MB). Free memory was 66.2MB in the beginning and 285.7MB in the end (delta: -219.5MB). Peak memory consumption was 223.0MB. Max. memory is 4.3GB.
[2023-02-06 18:48:17,324 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    979 locations, 1201 edges
  - StatisticsResult: Encoded RCFG
    971 locations, 1190 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.10ms. Allocated memory is still 88.1MB. Free memory was 56.2MB in the beginning and 56.1MB in the end (delta: 152.7kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 59.76ms. Allocated memory is still 88.1MB. Free memory was 52.7MB in the beginning and 68.2MB in the end (delta: -15.4MB). Peak memory consumption was 6.2MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 27.99ms. Allocated memory is still 88.1MB. Free memory was 68.2MB in the beginning and 66.1MB in the end (delta: 2.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 478.96ms. Allocated memory is still 88.1MB. Free memory was 65.9MB in the beginning and 64.5MB in the end (delta: 1.4MB). Peak memory consumption was 26.3MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 40.67ms. Allocated memory is still 88.1MB. Free memory was 64.5MB in the beginning and 61.4MB in the end (delta: 3.1MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 320.86ms. Allocated memory was 88.1MB in the beginning and 136.3MB in the end (delta: 48.2MB). Free memory was 61.4MB in the beginning and 78.3MB in the end (delta: -16.9MB). Peak memory consumption was 35.9MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 122.95ms. Allocated memory is still 136.3MB. Free memory was 78.3MB in the beginning and 66.2MB in the end (delta: 12.1MB). Peak memory consumption was 20.5MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 17633.19ms. Allocated memory was 136.3MB in the beginning and 578.8MB in the end (delta: 442.5MB). Free memory was 66.2MB in the beginning and 285.7MB in the end (delta: -219.5MB). Peak memory consumption was 223.0MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 3 edges
  - StatisticsResult: Initial RCFG
    370 locations, 480 edges
  - StatisticsResult: BuchiProgram size
    979 locations, 1201 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 5 terminating modules (5 trivial, 0 deterministic, 0 nondeterministic). 5 modules have a trivial ranking function, the largest among these consists of 14 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 17.6s and 6 iterations.  TraceHistogramMax:1. Analysis of lassos took 1.3s. Construction of modules took 12.7s. BÃ¼chi inclusion checks took 3.1s. Highest rank in rank-based complementation 0. Minimization of det autom 5. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 4 MinimizatonAttempts, 4412 StatesRemovedByMinimization, 4 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 19229 SdHoareTripleChecker+Valid, 14.0s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 19026 mSDsluCounter, 11943 SdHoareTripleChecker+Invalid, 12.8s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 6929 mSDsCounter, 11887 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 22085 IncrementalHoareTripleChecker+Invalid, 33972 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 11887 mSolverCounterUnsat, 5014 mSDtfsCounter, 22085 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU5 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( []((_p4ltl_1 == true ==> _p4ltl_0 == true)) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
