read -sv run_verilog_mid/adder_32b_12_65_556150618aba54c4be92965d2723c63f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_65_556150618aba54c4be92965d2723c63f_yosys.v
