# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do cont_57_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_10
# -- Compiling architecture cont_10_arch of cont_10
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont4_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont4_completo
# -- Compiling architecture X of Cont4_completo
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_57
# -- Compiling architecture cont57_arch of cont_57
# 
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/tb_cont_57.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_cont_57
# -- Compiling architecture tb_cont_57_arch of tb_cont_57
vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57
# vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_cont_57(tb_cont_57_arch)
# Loading work.cont_57(cont57_arch)
# Loading work.cont_10(cont_10_arch)
# Loading work.cont4_completo(x)
# do cont_57_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_10
# -- Compiling architecture cont_10_arch of cont_10
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont4_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont4_completo
# -- Compiling architecture X of Cont4_completo
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_57
# -- Compiling architecture cont57_arch of cont_57
# 
run
add wave -position insertpoint  \
sim:/tb_cont_57/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: mathe  Hostname: MATH-G15  ProcessID: 22440
# 
#           Attempting to use alternate WLF file "./wlft5en5f1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5en5f1
# 
run
run
run
restart
# ** Error: (vsim-3170) Could not find 'C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/simulation/modelsim/rtl_work.tb_cont_57'.
# 
# Load canceled
do cont_57_compile.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont4_completo
# -- Compiling architecture X of Cont4_completo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_10
# -- Compiling architecture cont_10_arch of cont_10
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_57
# -- Compiling architecture cont57_arch of cont_57
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_cont_57
# -- Compiling architecture tb_cont_57_arch of tb_cont_57
vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57
# vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57 
# Error loading design
vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57
# vsim +altera -do cont_57_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_cont_57 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_cont_57(tb_cont_57_arch)
# Loading work.cont_57(cont57_arch)
# Loading work.cont_10(cont_10_arch)
# Loading work.cont4_completo(x)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: mathe  Hostname: MATH-G15  ProcessID: 22440
# 
#           Attempting to use alternate WLF file "./wlft1cfib8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1cfib8
# 
# do cont_57_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_10
# -- Compiling architecture cont_10_arch of cont_10
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont4_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont4_completo
# -- Compiling architecture X of Cont4_completo
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab1-cont_57/cont_57.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont_57
# -- Compiling architecture cont57_arch of cont_57
# 
add wave -position insertpoint  \
sim:/tb_cont_57/clk
add wave -position insertpoint  \
sim:/tb_cont_57/rst
add wave -position insertpoint  \
sim:/tb_cont_57/en
add wave -position insertpoint  \
sim:/tb_cont_57/out_un
add wave -position insertpoint  \
sim:/tb_cont_57/out_de
run
run
