

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2'
================================================================
* Date:           Sat Sep 21 01:38:29 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       83|       83|  0.553 us|  0.553 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_43_2  |       81|       81|        74|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2429|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      99|    -|
|Register         |        -|     -|     872|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     872|    2592|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln41_1_fu_172_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln41_fu_146_p2         |         +|   0|  0|    12|           4|           1|
    |add_ln43_fu_238_p2         |         +|   0|  0|     9|           2|           1|
    |add_ln45_1_fu_218_p2       |         +|   0|  0|    64|          64|          64|
    |add_ln45_fu_212_p2         |         +|   0|  0|    64|          64|          64|
    |normal_factor_fu_316_p2    |         +|   0|  0|    19|          12|          12|
    |empty_fu_198_p2            |         -|   0|  0|    12|           4|           4|
    |neg_fu_292_p2              |         -|   0|  0|    15|           1|           8|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|     2|           1|           1|
    |abscond_fu_298_p2          |      icmp|   0|  0|    15|           8|           1|
    |icmp_ln41_fu_140_p2        |      icmp|   0|  0|    12|           4|           4|
    |icmp_ln43_fu_158_p2        |      icmp|   0|  0|     9|           2|           2|
    |lshr_ln45_fu_283_p2        |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |abs_fu_304_p3              |    select|   0|  0|     8|           1|           8|
    |select_ln31_fu_164_p3      |    select|   0|  0|     2|           1|           1|
    |select_ln41_fu_178_p3      |    select|   0|  0|     2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  2429|         685|         689|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten390_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_r_load                  |   9|          2|    2|          4|
    |c_fu_80                                  |   9|          2|    2|          4|
    |gmem_blk_n_AR                            |   9|          2|    1|          2|
    |gmem_blk_n_R                             |   9|          2|    1|          2|
    |indvar_flatten390_fu_88                  |   9|          2|    4|          8|
    |normal_factor_2_fu_76                    |   9|          2|   12|         24|
    |r_fu_84                                  |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  99|         22|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |c_fu_80                            |    2|   0|    2|          0|
    |gmem_addr_13_read_reg_380          |  512|   0|  512|          0|
    |icmp_ln41_reg_360                  |    1|   0|    1|          0|
    |indvar_flatten390_fu_88            |    4|   0|    4|          0|
    |normal_factor_2_fu_76              |   12|   0|   12|          0|
    |r_fu_84                            |    2|   0|    2|          0|
    |trunc_ln45_2_reg_364               |   58|   0|   58|          0|
    |trunc_ln45_reg_369                 |    6|   0|    6|          0|
    |icmp_ln41_reg_360                  |   64|  32|    1|          0|
    |trunc_ln45_reg_369                 |   64|  32|    6|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  872|  64|  751|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WDATA            |  out|  512|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RDATA            |   in|  512|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|                                                 gmem|       pointer|
|filter                      |   in|   64|     ap_none|                                               filter|        scalar|
|normal_factor_2_out         |  out|   12|      ap_vld|                                  normal_factor_2_out|       pointer|
|normal_factor_2_out_ap_vld  |  out|    1|      ap_vld|                                  normal_factor_2_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

